

================================================================
== Vitis HLS Report for 'encode'
================================================================
* Date:           Wed Jun 19 19:06:28 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        adpcm_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.794 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.130 us|  0.130 us|   25|   25|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 25, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.89>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%xin1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xin1" [benchmarks/chstone/adpcm/src/adpcm.c:250]   --->   Operation 28 'read' 'xin1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.73ns)   --->   "%tqmf_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:262]   --->   Operation 29 'load' 'tqmf_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 30 [2/2] (0.73ns)   --->   "%tqmf_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 30 'load' 'tqmf_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 31 [1/1] (0.73ns)   --->   "%store_ln277 = store i32 %xin1_read, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:277]   --->   Operation 31 'store' 'store_ln277' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 32 [2/2] (0.73ns)   --->   "%delay_bpl_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 32 'load' 'delay_bpl_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 33 [2/2] (0.73ns)   --->   "%delay_dltx_load = load i16 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 33 'load' 'delay_dltx_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 34 [2/2] (0.73ns)   --->   "%delay_bpl_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 34 'load' 'delay_bpl_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 35 [2/2] (0.73ns)   --->   "%delay_dltx_load_2 = load i16 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 35 'load' 'delay_dltx_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%detl_load = load i15 %detl" [benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 36 'load' 'detl_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln620_7 = zext i15 %detl_load" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 37 'zext' 'zext_ln620_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.50ns)   --->   "%mul_ln620 = mul i24 %zext_ln620_7, i24 280" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 38 'mul' 'mul_ln620' <Predicate = true> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%decis = partselect i9 @_ssdm_op_PartSelect.i9.i24.i32.i32, i24 %mul_ln620, i32 15, i32 23" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 39 'partselect' 'decis' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.73ns)   --->   "%delay_bph_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 40 'load' 'delay_bph_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 41 [2/2] (0.73ns)   --->   "%delay_dhx_load = load i14 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 41 'load' 'delay_dhx_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_1 : Operation 42 [2/2] (0.73ns)   --->   "%delay_bph_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 42 'load' 'delay_bph_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 43 [2/2] (0.73ns)   --->   "%delay_dhx_load_2 = load i14 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 43 'load' 'delay_dhx_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%rh1_load = load i31 %rh1" [benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 44 'load' 'rh1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ah1_load = load i16 %ah1" [benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 45 'load' 'ah1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%rh2_load = load i31 %rh2" [benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 46 'load' 'rh2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ah2_load = load i15 %ah2" [benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 47 'load' 'ah2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%pl_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rh1_load, i1 0" [benchmarks/chstone/adpcm/src/adpcm.c:601->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 48 'bitconcatenate' 'pl_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln600_3 = sext i32 %pl_2" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 49 'sext' 'sext_ln600_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln600_4 = sext i16 %ah1_load" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 50 'sext' 'sext_ln600_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.89ns)   --->   "%mul_ln600_1 = mul i47 %sext_ln600_4, i47 %sext_ln600_3" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 51 'mul' 'mul_ln600_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%pl2_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rh2_load, i1 0" [benchmarks/chstone/adpcm/src/adpcm.c:603->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 52 'bitconcatenate' 'pl2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln600_5 = sext i32 %pl2_1" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 53 'sext' 'sext_ln600_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln604_3 = sext i15 %ah2_load" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 54 'sext' 'sext_ln604_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (2.89ns)   --->   "%mul_ln604_1 = mul i47 %sext_ln604_3, i47 %sext_ln600_5" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 55 'mul' 'mul_ln604_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%deth_load = load i15 %deth" [benchmarks/chstone/adpcm/src/adpcm.c:359]   --->   Operation 56 'load' 'deth_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln359_1 = zext i15 %deth_load" [benchmarks/chstone/adpcm/src/adpcm.c:359]   --->   Operation 57 'zext' 'zext_ln359_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (2.50ns)   --->   "%mul_ln359 = mul i25 %zext_ln359_1, i25 564" [benchmarks/chstone/adpcm/src/adpcm.c:359]   --->   Operation 58 'mul' 'mul_ln359' <Predicate = true> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln391 = store i31 %rh1_load, i31 %rh2" [benchmarks/chstone/adpcm/src/adpcm.c:391]   --->   Operation 59 'store' 'store_ln391' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.62>
ST_2 : Operation 60 [1/2] (0.73ns)   --->   "%tqmf_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:262]   --->   Operation 60 'load' 'tqmf_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 61 [1/2] (0.73ns)   --->   "%tqmf_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 61 'load' 'tqmf_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 62 [2/2] (0.73ns)   --->   "%tqmf_load_21 = load i32 21" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 62 'load' 'tqmf_load_21' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 63 [2/2] (0.73ns)   --->   "%tqmf_load_22 = load i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 63 'load' 'tqmf_load_22' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 64 [1/2] (0.73ns)   --->   "%delay_bpl_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 64 'load' 'delay_bpl_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln587_1 = sext i32 %delay_bpl_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 65 'sext' 'sext_ln587_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/2] (0.73ns)   --->   "%delay_dltx_load = load i16 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 66 'load' 'delay_dltx_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln587_3 = sext i16 %delay_dltx_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 67 'sext' 'sext_ln587_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.89ns)   --->   "%zl = mul i46 %sext_ln587_3, i46 %sext_ln587_1" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 68 'mul' 'zl' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/2] (0.73ns)   --->   "%delay_bpl_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 69 'load' 'delay_bpl_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln589_5 = sext i32 %delay_bpl_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 70 'sext' 'sext_ln589_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/2] (0.73ns)   --->   "%delay_dltx_load_2 = load i16 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 71 'load' 'delay_dltx_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln589_7 = sext i16 %delay_dltx_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 72 'sext' 'sext_ln589_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (2.89ns)   --->   "%mul_ln589_1 = mul i46 %sext_ln589_7, i46 %sext_ln589_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 73 'mul' 'mul_ln589_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [2/2] (0.73ns)   --->   "%delay_bpl_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 74 'load' 'delay_bpl_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 75 [2/2] (0.73ns)   --->   "%delay_dltx_load_3 = load i16 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 75 'load' 'delay_dltx_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 76 [2/2] (0.73ns)   --->   "%delay_bpl_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 76 'load' 'delay_bpl_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 77 [2/2] (0.73ns)   --->   "%delay_dltx_load_4 = load i16 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 77 'load' 'delay_dltx_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%rlt2_load = load i31 %rlt2" [benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 78 'load' 'rlt2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%al2_load = load i15 %al2" [benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 79 'load' 'al2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%pl2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rlt2_load, i1 0" [benchmarks/chstone/adpcm/src/adpcm.c:603->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 80 'bitconcatenate' 'pl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln600_2 = sext i32 %pl2" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 81 'sext' 'sext_ln600_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln604_1 = sext i15 %al2_load" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 82 'sext' 'sext_ln604_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (2.89ns)   --->   "%mul_ln604 = mul i47 %sext_ln604_1, i47 %sext_ln600_2" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 83 'mul' 'mul_ln604' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.73ns)   --->   "%store_ln690 = store i16 %delay_dltx_load_2, i16 3" [benchmarks/chstone/adpcm/src/adpcm.c:690->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 84 'store' 'store_ln690' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 85 [1/2] (0.73ns)   --->   "%delay_bph_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 85 'load' 'delay_bph_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln587_4 = sext i32 %delay_bph_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 86 'sext' 'sext_ln587_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln587_5 = sext i32 %delay_bph_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 87 'sext' 'sext_ln587_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/2] (0.73ns)   --->   "%delay_dhx_load = load i14 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 88 'load' 'delay_dhx_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln587_7 = sext i14 %delay_dhx_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 89 'sext' 'sext_ln587_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (2.89ns)   --->   "%zl_2 = mul i46 %sext_ln587_7, i46 %sext_ln587_5" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 90 'mul' 'zl_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/2] (0.73ns)   --->   "%delay_bph_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 91 'load' 'delay_bph_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln589_24 = sext i32 %delay_bph_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 92 'sext' 'sext_ln589_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln589_25 = sext i32 %delay_bph_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 93 'sext' 'sext_ln589_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/2] (0.73ns)   --->   "%delay_dhx_load_2 = load i14 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 94 'load' 'delay_dhx_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln589_27 = sext i14 %delay_dhx_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 95 'sext' 'sext_ln589_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (2.89ns)   --->   "%mul_ln589_6 = mul i46 %sext_ln589_27, i46 %sext_ln589_25" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 96 'mul' 'mul_ln589_6' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [2/2] (0.73ns)   --->   "%delay_bph_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 97 'load' 'delay_bph_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 98 [2/2] (0.73ns)   --->   "%delay_dhx_load_3 = load i14 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 98 'load' 'delay_dhx_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 99 [2/2] (0.73ns)   --->   "%delay_bph_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 99 'load' 'delay_bph_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 100 [2/2] (0.73ns)   --->   "%delay_dhx_load_4 = load i14 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 100 'load' 'delay_dhx_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 101 [1/2] (2.89ns)   --->   "%mul_ln600_1 = mul i47 %sext_ln600_4, i47 %sext_ln600_3" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 101 'mul' 'mul_ln600_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/2] (2.89ns)   --->   "%mul_ln604_1 = mul i47 %sext_ln604_3, i47 %sext_ln600_5" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 102 'mul' 'mul_ln604_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln672_6 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 103 'bitconcatenate' 'shl_ln672_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.18ns)   --->   "%sub_ln672_6 = sub i40 %shl_ln672_6, i40 %sext_ln587_4" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 104 'sub' 'sub_ln672_6' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%wd3_9 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_6, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 105 'partselect' 'wd3_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln672_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load_2, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 106 'bitconcatenate' 'shl_ln672_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.18ns)   --->   "%sub_ln672_8 = sub i40 %shl_ln672_8, i40 %sext_ln589_24" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 107 'sub' 'sub_ln672_8' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%wd3_10 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_8, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 108 'partselect' 'wd3_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.73ns)   --->   "%store_ln690 = store i14 %delay_dhx_load_2, i14 3" [benchmarks/chstone/adpcm/src/adpcm.c:690->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 109 'store' 'store_ln690' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>

State 3 <SV = 2> <Delay = 3.62>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln266 = sext i32 %tqmf_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 110 'sext' 'sext_ln266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln267 = sext i32 %tqmf_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 111 'sext' 'sext_ln267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [2/2] (0.73ns)   --->   "%tqmf_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 112 'load' 'tqmf_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 113 [2/2] (0.73ns)   --->   "%tqmf_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 113 'load' 'tqmf_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 114 [1/2] (0.73ns)   --->   "%tqmf_load_21 = load i32 21" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 114 'load' 'tqmf_load_21' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tqmf_load_21_cast = sext i32 %tqmf_load_21" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 115 'sext' 'tqmf_load_21_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.14ns)   --->   "%tmp = add i33 %tqmf_load_21_cast, i33 %sext_ln266" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 116 'add' 'tmp' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/2] (0.73ns)   --->   "%tqmf_load_22 = load i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 117 'load' 'tqmf_load_22' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 118 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_1, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 118 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tqmf_load_22_cast = sext i32 %tqmf_load_22" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 119 'sext' 'tqmf_load_22_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (1.14ns)   --->   "%tmp34 = add i33 %tqmf_load_22_cast, i33 %sext_ln267" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 120 'add' 'tmp34' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/2] (2.89ns)   --->   "%zl = mul i46 %sext_ln587_3, i46 %sext_ln587_1" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 121 'mul' 'zl' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [2/2] (0.73ns)   --->   "%delay_bpl_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 122 'load' 'delay_bpl_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 123 [2/2] (0.73ns)   --->   "%delay_dltx_load_1 = load i16 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 123 'load' 'delay_dltx_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 124 [1/2] (2.89ns)   --->   "%mul_ln589_1 = mul i46 %sext_ln589_7, i46 %sext_ln589_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 124 'mul' 'mul_ln589_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/2] (0.73ns)   --->   "%delay_bpl_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 125 'load' 'delay_bpl_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln589_9 = sext i32 %delay_bpl_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 126 'sext' 'sext_ln589_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/2] (0.73ns)   --->   "%delay_dltx_load_3 = load i16 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 127 'load' 'delay_dltx_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln589_11 = sext i16 %delay_dltx_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 128 'sext' 'sext_ln589_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [2/2] (2.89ns)   --->   "%mul_ln589_2 = mul i46 %sext_ln589_11, i46 %sext_ln589_9" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 129 'mul' 'mul_ln589_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/2] (0.73ns)   --->   "%delay_bpl_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 130 'load' 'delay_bpl_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln589_13 = sext i32 %delay_bpl_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 131 'sext' 'sext_ln589_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/2] (0.73ns)   --->   "%delay_dltx_load_4 = load i16 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 132 'load' 'delay_dltx_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln589_15 = sext i16 %delay_dltx_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 133 'sext' 'sext_ln589_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [2/2] (2.89ns)   --->   "%mul_ln589_3 = mul i46 %sext_ln589_15, i46 %sext_ln589_13" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 134 'mul' 'mul_ln589_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [2/2] (0.73ns)   --->   "%delay_bpl_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 135 'load' 'delay_bpl_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 136 [2/2] (0.73ns)   --->   "%delay_dltx_load_5 = load i16 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 136 'load' 'delay_dltx_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%rlt1_load = load i31 %rlt1" [benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 137 'load' 'rlt1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%al1_load = load i16 %al1" [benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 138 'load' 'al1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%pl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rlt1_load, i1 0" [benchmarks/chstone/adpcm/src/adpcm.c:601->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 139 'bitconcatenate' 'pl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln600 = sext i32 %pl" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 140 'sext' 'sext_ln600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln600_1 = sext i16 %al1_load" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 141 'sext' 'sext_ln600_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [2/2] (2.89ns)   --->   "%mul_ln600 = mul i47 %sext_ln600_1, i47 %sext_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 142 'mul' 'mul_ln600' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/2] (2.89ns)   --->   "%mul_ln604 = mul i47 %sext_ln604_1, i47 %sext_ln600_2" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 143 'mul' 'mul_ln604' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.73ns)   --->   "%store_ln688 = store i16 %delay_dltx_load_4, i16 5" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 144 'store' 'store_ln688' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 145 [1/1] (0.73ns)   --->   "%store_ln692 = store i16 %delay_dltx_load, i16 1" [benchmarks/chstone/adpcm/src/adpcm.c:692->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 145 'store' 'store_ln692' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln333 = store i31 %rlt1_load, i31 %rlt2" [benchmarks/chstone/adpcm/src/adpcm.c:333]   --->   Operation 146 'store' 'store_ln333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/2] (2.89ns)   --->   "%zl_2 = mul i46 %sext_ln587_7, i46 %sext_ln587_5" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 147 'mul' 'zl_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [2/2] (0.73ns)   --->   "%delay_bph_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 148 'load' 'delay_bph_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 149 [2/2] (0.73ns)   --->   "%delay_dhx_load_1 = load i14 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 149 'load' 'delay_dhx_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 150 [1/2] (2.89ns)   --->   "%mul_ln589_6 = mul i46 %sext_ln589_27, i46 %sext_ln589_25" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 150 'mul' 'mul_ln589_6' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/2] (0.73ns)   --->   "%delay_bph_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 151 'load' 'delay_bph_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln589_28 = sext i32 %delay_bph_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 152 'sext' 'sext_ln589_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln589_29 = sext i32 %delay_bph_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 153 'sext' 'sext_ln589_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/2] (0.73ns)   --->   "%delay_dhx_load_3 = load i14 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 154 'load' 'delay_dhx_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln589_31 = sext i14 %delay_dhx_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 155 'sext' 'sext_ln589_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [2/2] (2.89ns)   --->   "%mul_ln589_7 = mul i46 %sext_ln589_31, i46 %sext_ln589_29" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 156 'mul' 'mul_ln589_7' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/2] (0.73ns)   --->   "%delay_bph_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 157 'load' 'delay_bph_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln589_32 = sext i32 %delay_bph_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 158 'sext' 'sext_ln589_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln589_33 = sext i32 %delay_bph_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 159 'sext' 'sext_ln589_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/2] (0.73ns)   --->   "%delay_dhx_load_4 = load i14 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 160 'load' 'delay_dhx_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln589_35 = sext i14 %delay_dhx_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 161 'sext' 'sext_ln589_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [2/2] (2.89ns)   --->   "%mul_ln589_8 = mul i46 %sext_ln589_35, i46 %sext_ln589_33" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 162 'mul' 'mul_ln589_8' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [2/2] (0.73ns)   --->   "%delay_bph_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 163 'load' 'delay_bph_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 164 [2/2] (0.73ns)   --->   "%delay_dhx_load_5 = load i14 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 164 'load' 'delay_dhx_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 165 [1/1] (1.26ns)   --->   "%pl_3 = add i47 %mul_ln604_1, i47 %mul_ln600_1" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 165 'add' 'pl_3' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln605_1 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_3, i32 15, i32 46" [benchmarks/chstone/adpcm/src/adpcm.c:605->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 166 'partselect' 'trunc_ln605_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln672_9 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load_3, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 167 'bitconcatenate' 'shl_ln672_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (1.18ns)   --->   "%sub_ln672_9 = sub i40 %shl_ln672_9, i40 %sext_ln589_28" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 168 'sub' 'sub_ln672_9' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%wd3_11 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_9, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 169 'partselect' 'wd3_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln672_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load_4, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 170 'bitconcatenate' 'shl_ln672_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (1.18ns)   --->   "%sub_ln672_10 = sub i40 %shl_ln672_s, i40 %sext_ln589_32" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 171 'sub' 'sub_ln672_10' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%wd3_12 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_10, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 172 'partselect' 'wd3_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.73ns)   --->   "%store_ln688 = store i14 %delay_dhx_load_4, i14 5" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 173 'store' 'store_ln688' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 174 [1/1] (0.73ns)   --->   "%store_ln692 = store i14 %delay_dhx_load, i14 1" [benchmarks/chstone/adpcm/src/adpcm.c:692->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 174 'store' 'store_ln692' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>

State 4 <SV = 3> <Delay = 3.62>
ST_4 : Operation 175 [1/2] (0.73ns)   --->   "%tqmf_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 175 'load' 'tqmf_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln267_1 = sext i32 %tqmf_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 176 'sext' 'sext_ln267_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [2/2] (2.89ns)   --->   "%mul_ln267 = mul i41 %sext_ln267_1, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 177 'mul' 'mul_ln267' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/2] (0.73ns)   --->   "%tqmf_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 178 'load' 'tqmf_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln267_3 = sext i32 %tqmf_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 179 'sext' 'sext_ln267_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [2/2] (2.89ns)   --->   "%mul_ln267_1 = mul i43 %sext_ln267_3, i43 8796093021584" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 180 'mul' 'mul_ln267_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [2/2] (0.73ns)   --->   "%tqmf_load_7 = load i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 181 'load' 'tqmf_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 182 [2/2] (0.73ns)   --->   "%tqmf_load_8 = load i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 182 'load' 'tqmf_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_cast = sext i33 %tmp" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 183 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [2/2] (2.88ns)   --->   "%tmp33 = mul i40 %tmp_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 184 'mul' 'tmp33' <Predicate = true> <Delay = 2.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_5, i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 185 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%tmp34_cast = sext i33 %tmp34" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 186 'sext' 'tmp34_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [2/2] (2.88ns)   --->   "%tmp35 = mul i40 %tmp34_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 187 'mul' 'tmp35' <Predicate = true> <Delay = 2.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/2] (0.73ns)   --->   "%delay_bpl_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 188 'load' 'delay_bpl_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln589_1 = sext i32 %delay_bpl_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 189 'sext' 'sext_ln589_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/2] (0.73ns)   --->   "%delay_dltx_load_1 = load i16 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 190 'load' 'delay_dltx_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln589_3 = sext i16 %delay_dltx_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 191 'sext' 'sext_ln589_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [2/2] (2.89ns)   --->   "%mul_ln589 = mul i46 %sext_ln589_3, i46 %sext_ln589_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 192 'mul' 'mul_ln589' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/2] (2.89ns)   --->   "%mul_ln589_2 = mul i46 %sext_ln589_11, i46 %sext_ln589_9" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 193 'mul' 'mul_ln589_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/2] (2.89ns)   --->   "%mul_ln589_3 = mul i46 %sext_ln589_15, i46 %sext_ln589_13" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 194 'mul' 'mul_ln589_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/2] (0.73ns)   --->   "%delay_bpl_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 195 'load' 'delay_bpl_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln589_17 = sext i32 %delay_bpl_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 196 'sext' 'sext_ln589_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/2] (0.73ns)   --->   "%delay_dltx_load_5 = load i16 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 197 'load' 'delay_dltx_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln589_19 = sext i16 %delay_dltx_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 198 'sext' 'sext_ln589_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [2/2] (2.89ns)   --->   "%mul_ln589_4 = mul i46 %sext_ln589_19, i46 %sext_ln589_17" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 199 'mul' 'mul_ln589_4' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (1.25ns)   --->   "%add_ln589 = add i46 %zl, i46 %mul_ln589_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 200 'add' 'add_ln589' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/2] (2.89ns)   --->   "%mul_ln600 = mul i47 %sext_ln600_1, i47 %sext_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 201 'mul' 'mul_ln600' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.73ns)   --->   "%store_ln689 = store i16 %delay_dltx_load_3, i16 4" [benchmarks/chstone/adpcm/src/adpcm.c:689->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 202 'store' 'store_ln689' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 203 [1/1] (0.73ns)   --->   "%store_ln691 = store i16 %delay_dltx_load_1, i16 2" [benchmarks/chstone/adpcm/src/adpcm.c:691->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 203 'store' 'store_ln691' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 204 [1/2] (0.73ns)   --->   "%delay_bph_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 204 'load' 'delay_bph_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln589_21 = sext i32 %delay_bph_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 205 'sext' 'sext_ln589_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/2] (0.73ns)   --->   "%delay_dhx_load_1 = load i14 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 206 'load' 'delay_dhx_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln589_23 = sext i14 %delay_dhx_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 207 'sext' 'sext_ln589_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [2/2] (2.89ns)   --->   "%mul_ln589_5 = mul i46 %sext_ln589_23, i46 %sext_ln589_21" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 208 'mul' 'mul_ln589_5' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/2] (2.89ns)   --->   "%mul_ln589_7 = mul i46 %sext_ln589_31, i46 %sext_ln589_29" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 209 'mul' 'mul_ln589_7' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/2] (2.89ns)   --->   "%mul_ln589_8 = mul i46 %sext_ln589_35, i46 %sext_ln589_33" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 210 'mul' 'mul_ln589_8' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/2] (0.73ns)   --->   "%delay_bph_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 211 'load' 'delay_bph_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln589_37 = sext i32 %delay_bph_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 212 'sext' 'sext_ln589_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/2] (0.73ns)   --->   "%delay_dhx_load_5 = load i14 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 213 'load' 'delay_dhx_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln589_39 = sext i14 %delay_dhx_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 214 'sext' 'sext_ln589_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [2/2] (2.89ns)   --->   "%mul_ln589_9 = mul i46 %sext_ln589_39, i46 %sext_ln589_37" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 215 'mul' 'mul_ln589_9' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (1.25ns)   --->   "%add_ln589_5 = add i46 %zl_2, i46 %mul_ln589_6" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 216 'add' 'add_ln589_5' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.73ns)   --->   "%store_ln689 = store i14 %delay_dhx_load_3, i14 4" [benchmarks/chstone/adpcm/src/adpcm.c:689->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 217 'store' 'store_ln689' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_4 : Operation 218 [1/1] (0.73ns)   --->   "%store_ln691 = store i14 %delay_dhx_load_1, i14 2" [benchmarks/chstone/adpcm/src/adpcm.c:691->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 218 'store' 'store_ln691' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>

State 5 <SV = 4> <Delay = 3.62>
ST_5 : Operation 219 [1/2] (2.89ns)   --->   "%mul_ln267 = mul i41 %sext_ln267_1, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 219 'mul' 'mul_ln267' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/2] (2.89ns)   --->   "%mul_ln267_1 = mul i43 %sext_ln267_3, i43 8796093021584" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 220 'mul' 'mul_ln267_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/2] (0.73ns)   --->   "%tqmf_load_7 = load i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 221 'load' 'tqmf_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln267_5 = sext i32 %tqmf_load_7" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 222 'sext' 'sext_ln267_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [2/2] (2.89ns)   --->   "%mul_ln267_2 = mul i44 %sext_ln267_5, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 223 'mul' 'mul_ln267_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/2] (0.73ns)   --->   "%tqmf_load_8 = load i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 224 'load' 'tqmf_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln267_6 = sext i32 %tqmf_load_8" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 225 'sext' 'sext_ln267_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [2/2] (2.89ns)   --->   "%mul_ln267_3 = mul i42 %sext_ln267_6, i42 4398046510264" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 226 'mul' 'mul_ln267_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [2/2] (0.73ns)   --->   "%tqmf_load_9 = load i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 227 'load' 'tqmf_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 228 [2/2] (0.73ns)   --->   "%tqmf_load_10 = load i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 228 'load' 'tqmf_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 229 [1/2] (2.88ns)   --->   "%tmp33 = mul i40 %tmp_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 229 'mul' 'tmp33' <Predicate = true> <Delay = 2.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_8, i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 230 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 231 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_7, i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 231 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 232 [1/2] (2.88ns)   --->   "%tmp35 = mul i40 %tmp34_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 232 'mul' 'tmp35' <Predicate = true> <Delay = 2.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/2] (2.89ns)   --->   "%mul_ln589 = mul i46 %sext_ln589_3, i46 %sext_ln589_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 233 'mul' 'mul_ln589' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/2] (2.89ns)   --->   "%mul_ln589_4 = mul i46 %sext_ln589_19, i46 %sext_ln589_17" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 234 'mul' 'mul_ln589_4' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (1.26ns)   --->   "%pl_1 = add i47 %mul_ln604, i47 %mul_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 235 'add' 'pl_1' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_1, i32 15, i32 46" [benchmarks/chstone/adpcm/src/adpcm.c:605->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 236 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/2] (2.89ns)   --->   "%mul_ln589_5 = mul i46 %sext_ln589_23, i46 %sext_ln589_21" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 237 'mul' 'mul_ln589_5' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/2] (2.89ns)   --->   "%mul_ln589_9 = mul i46 %sext_ln589_39, i46 %sext_ln589_37" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 238 'mul' 'mul_ln589_9' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.62>
ST_6 : Operation 239 [1/2] (2.89ns)   --->   "%mul_ln267_2 = mul i44 %sext_ln267_5, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 239 'mul' 'mul_ln267_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 240 [1/2] (2.89ns)   --->   "%mul_ln267_3 = mul i42 %sext_ln267_6, i42 4398046510264" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 240 'mul' 'mul_ln267_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [1/2] (0.73ns)   --->   "%tqmf_load_9 = load i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 241 'load' 'tqmf_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln266_5 = sext i32 %tqmf_load_9" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 242 'sext' 'sext_ln266_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [2/2] (2.89ns)   --->   "%mul_ln266 = mul i44 %sext_ln266_5, i44 17592186041196" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 243 'mul' 'mul_ln266' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/2] (0.73ns)   --->   "%tqmf_load_10 = load i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 244 'load' 'tqmf_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln266_6 = sext i32 %tqmf_load_10" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 245 'sext' 'sext_ln266_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [2/2] (2.89ns)   --->   "%mul_ln266_1 = mul i45 %sext_ln266_6, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 246 'mul' 'mul_ln266_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [2/2] (0.73ns)   --->   "%tqmf_load_11 = load i32 11" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 247 'load' 'tqmf_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 248 [2/2] (0.73ns)   --->   "%tqmf_load_12 = load i32 12" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 248 'load' 'tqmf_load_12' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 249 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_10, i32 12" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 249 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 250 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_9, i32 11" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 250 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln589_1 = add i46 %add_ln589, i46 %mul_ln589" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 251 'add' 'add_ln589_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln589_2 = add i46 %mul_ln589_3, i46 %mul_ln589_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 252 'add' 'add_ln589_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 253 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln589_3 = add i46 %add_ln589_2, i46 %mul_ln589_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 253 'add' 'add_ln589_3' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 254 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%zl_1 = add i46 %add_ln589_3, i46 %add_ln589_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 254 'add' 'zl_1' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %zl_1, i32 14, i32 45" [benchmarks/chstone/adpcm/src/adpcm.c:591->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 255 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln589_6 = add i46 %add_ln589_5, i46 %mul_ln589_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 256 'add' 'add_ln589_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln589_7 = add i46 %mul_ln589_8, i46 %mul_ln589_9" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 257 'add' 'add_ln589_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 258 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln589_8 = add i46 %add_ln589_7, i46 %mul_ln589_7" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 258 'add' 'add_ln589_8' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 259 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%zl_3 = add i46 %add_ln589_8, i46 %add_ln589_6" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 259 'add' 'zl_3' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln591_1 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %zl_3, i32 14, i32 45" [benchmarks/chstone/adpcm/src/adpcm.c:591->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 260 'partselect' 'trunc_ln591_1' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.62>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln266_1 = sext i41 %mul_ln267" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 261 'sext' 'sext_ln266_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln266_4 = sext i43 %mul_ln267_1" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 262 'sext' 'sext_ln266_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/2] (2.89ns)   --->   "%mul_ln266 = mul i44 %sext_ln266_5, i44 17592186041196" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 263 'mul' 'mul_ln266' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [1/2] (2.89ns)   --->   "%mul_ln266_1 = mul i45 %sext_ln266_6, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 264 'mul' 'mul_ln266_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/2] (0.73ns)   --->   "%tqmf_load_11 = load i32 11" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 265 'load' 'tqmf_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln267_7 = sext i32 %tqmf_load_11" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 266 'sext' 'sext_ln267_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [2/2] (2.89ns)   --->   "%mul_ln267_4 = mul i47 %sext_ln267_7, i47 15504" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 267 'mul' 'mul_ln267_4' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 268 [1/2] (0.73ns)   --->   "%tqmf_load_12 = load i32 12" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 268 'load' 'tqmf_load_12' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln266_7 = sext i32 %tqmf_load_12" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 269 'sext' 'sext_ln266_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [2/2] (2.89ns)   --->   "%mul_ln266_2 = mul i47 %sext_ln266_7, i47 15504" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 270 'mul' 'mul_ln266_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [2/2] (0.73ns)   --->   "%tqmf_load_13 = load i32 13" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 271 'load' 'tqmf_load_13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 272 [2/2] (0.73ns)   --->   "%tqmf_load_14 = load i32 14" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 272 'load' 'tqmf_load_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 273 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_12, i32 14" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 273 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 274 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_11, i32 13" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 274 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln270 = sext i40 %tmp35" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 275 'sext' 'sext_ln270' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (1.20ns)   --->   "%add_ln270_6 = add i42 %mul_ln267_3, i42 %sext_ln270" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 276 'add' 'add_ln270_6' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln271_4 = add i44 %sext_ln266_4, i44 %mul_ln267_2" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 277 'add' 'add_ln271_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 278 [1/1] (0.95ns) (root node of TernaryAdder)   --->   "%add_ln271_5 = add i44 %add_ln271_4, i44 %sext_ln266_1" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 278 'add' 'add_ln271_5' <Predicate = true> <Delay = 0.95> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.62>
ST_8 : Operation 279 [1/2] (2.89ns)   --->   "%mul_ln267_4 = mul i47 %sext_ln267_7, i47 15504" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 279 'mul' 'mul_ln267_4' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 280 [1/2] (2.89ns)   --->   "%mul_ln266_2 = mul i47 %sext_ln266_7, i47 15504" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 280 'mul' 'mul_ln266_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 281 [1/2] (0.73ns)   --->   "%tqmf_load_13 = load i32 13" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 281 'load' 'tqmf_load_13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln267_8 = sext i32 %tqmf_load_13" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 282 'sext' 'sext_ln267_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 283 [2/2] (2.89ns)   --->   "%mul_ln267_5 = mul i45 %sext_ln267_8, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 283 'mul' 'mul_ln267_5' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 284 [1/2] (0.73ns)   --->   "%tqmf_load_14 = load i32 14" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 284 'load' 'tqmf_load_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln266_8 = sext i32 %tqmf_load_14" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 285 'sext' 'sext_ln266_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 286 [2/2] (2.89ns)   --->   "%mul_ln266_3 = mul i45 %sext_ln266_8, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 286 'mul' 'mul_ln266_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 287 [2/2] (0.73ns)   --->   "%tqmf_load_15 = load i32 15" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 287 'load' 'tqmf_load_15' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 288 [2/2] (0.73ns)   --->   "%tqmf_load_16 = load i32 16" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 288 'load' 'tqmf_load_16' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 289 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_14, i32 16" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 289 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 290 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_13, i32 15" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 290 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>

State 9 <SV = 8> <Delay = 3.62>
ST_9 : Operation 291 [1/2] (2.89ns)   --->   "%mul_ln267_5 = mul i45 %sext_ln267_8, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 291 'mul' 'mul_ln267_5' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 292 [1/2] (2.89ns)   --->   "%mul_ln266_3 = mul i45 %sext_ln266_8, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 292 'mul' 'mul_ln266_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 293 [1/2] (0.73ns)   --->   "%tqmf_load_15 = load i32 15" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 293 'load' 'tqmf_load_15' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln267_10 = sext i32 %tqmf_load_15" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 294 'sext' 'sext_ln267_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 295 [2/2] (2.89ns)   --->   "%mul_ln267_6 = mul i43 %sext_ln267_10, i43 8796093021368" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 295 'mul' 'mul_ln267_6' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 296 [1/2] (0.73ns)   --->   "%tqmf_load_16 = load i32 16" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 296 'load' 'tqmf_load_16' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln266_10 = sext i32 %tqmf_load_16" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 297 'sext' 'sext_ln266_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 298 [2/2] (2.89ns)   --->   "%mul_ln266_4 = mul i44 %sext_ln266_10, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 298 'mul' 'mul_ln266_4' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 299 [2/2] (0.73ns)   --->   "%tqmf_load_18 = load i32 18" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 299 'load' 'tqmf_load_18' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 300 [2/2] (0.73ns)   --->   "%tqmf_load_20 = load i32 20" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 300 'load' 'tqmf_load_20' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 301 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_16, i32 18" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 301 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>

State 10 <SV = 9> <Delay = 3.62>
ST_10 : Operation 302 [1/1] (0.00ns)   --->   "%xin2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xin2" [benchmarks/chstone/adpcm/src/adpcm.c:250]   --->   Operation 302 'read' 'xin2_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 303 [2/2] (0.73ns)   --->   "%tqmf_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:261]   --->   Operation 303 'load' 'tqmf_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 304 [2/2] (0.73ns)   --->   "%tqmf_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 304 'load' 'tqmf_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 305 [1/2] (2.89ns)   --->   "%mul_ln267_6 = mul i43 %sext_ln267_10, i43 8796093021368" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 305 'mul' 'mul_ln267_6' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 306 [1/2] (2.89ns)   --->   "%mul_ln266_4 = mul i44 %sext_ln266_10, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 306 'mul' 'mul_ln266_4' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 307 [1/2] (0.73ns)   --->   "%tqmf_load_18 = load i32 18" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 307 'load' 'tqmf_load_18' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln267_12 = sext i32 %tqmf_load_18" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 308 'sext' 'sext_ln267_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 309 [2/2] (2.89ns)   --->   "%mul_ln267_7 = mul i42 %sext_ln267_12, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 309 'mul' 'mul_ln267_7' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 310 [1/2] (0.73ns)   --->   "%tqmf_load_20 = load i32 20" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 310 'load' 'tqmf_load_20' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln266_13 = sext i32 %tqmf_load_20" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 311 'sext' 'sext_ln266_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 312 [2/2] (2.89ns)   --->   "%mul_ln266_5 = mul i41 %sext_ln266_13, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 312 'mul' 'mul_ln266_5' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 313 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_2, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 313 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 314 [1/1] (0.73ns)   --->   "%store_ln278 = store i32 %xin2_read, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:278]   --->   Operation 314 'store' 'store_ln278' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 315 [1/2] (0.73ns)   --->   "%tqmf_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:261]   --->   Operation 315 'load' 'tqmf_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 316 [1/2] (0.73ns)   --->   "%tqmf_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 316 'load' 'tqmf_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln267_9 = sext i45 %mul_ln266_3" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 317 'sext' 'sext_ln267_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln266_9 = sext i43 %mul_ln267_6" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 318 'sext' 'sext_ln266_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln267_11 = sext i44 %mul_ln266_4" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 319 'sext' 'sext_ln267_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 320 [1/2] (2.89ns)   --->   "%mul_ln267_7 = mul i42 %sext_ln267_12, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 320 'mul' 'mul_ln267_7' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 321 [2/2] (0.73ns)   --->   "%tqmf_load_19 = load i32 19" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 321 'load' 'tqmf_load_19' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 322 [1/2] (2.89ns)   --->   "%mul_ln266_5 = mul i41 %sext_ln266_13, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 322 'mul' 'mul_ln266_5' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 323 [2/2] (0.73ns)   --->   "%tqmf_load_23 = load i32 23" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 323 'load' 'tqmf_load_23' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 324 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_21, i32 23" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 324 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln270_1 = add i47 %sext_ln267_9, i47 %mul_ln266_2" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 325 'add' 'add_ln270_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 326 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln270_2 = add i47 %add_ln270_1, i47 %sext_ln267_11" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 326 'add' 'add_ln270_2' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 327 [1/1] (1.24ns)   --->   "%add_ln271_1 = add i45 %sext_ln266_9, i45 %mul_ln267_5" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 327 'add' 'add_ln271_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.12>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load, i4 0" [benchmarks/chstone/adpcm/src/adpcm.c:261]   --->   Operation 328 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln261 = sext i36 %shl_ln" [benchmarks/chstone/adpcm/src/adpcm.c:261]   --->   Operation 329 'sext' 'sext_ln261' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%shl_ln261_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tqmf_load, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:261]   --->   Operation 330 'bitconcatenate' 'shl_ln261_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln261_1 = sext i34 %shl_ln261_1" [benchmarks/chstone/adpcm/src/adpcm.c:261]   --->   Operation 331 'sext' 'sext_ln261_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (1.16ns)   --->   "%xa = sub i37 %sext_ln261, i37 %sext_ln261_1" [benchmarks/chstone/adpcm/src/adpcm.c:261]   --->   Operation 332 'sub' 'xa' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %tqmf_load_4, i6 0" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 333 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln266_2 = sext i38 %shl_ln1" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 334 'sext' 'sext_ln266_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%shl_ln266_1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load_4, i4 0" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 335 'bitconcatenate' 'shl_ln266_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln266_3 = sext i36 %shl_ln266_1" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 336 'sext' 'sext_ln266_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (1.17ns)   --->   "%sub_ln266 = sub i39 %sext_ln266_2, i39 %sext_ln266_3" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 337 'sub' 'sub_ln266' <Predicate = true> <Delay = 1.17> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 338 [2/2] (0.73ns)   --->   "%tqmf_load_6 = load i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 338 'load' 'tqmf_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 339 [2/2] (0.73ns)   --->   "%tqmf_load_17 = load i32 17" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 339 'load' 'tqmf_load_17' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 340 [1/2] (0.73ns)   --->   "%tqmf_load_19 = load i32 19" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 340 'load' 'tqmf_load_19' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%shl_ln267_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %tqmf_load_19, i6 0" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 341 'bitconcatenate' 'shl_ln267_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln267_13 = sext i38 %shl_ln267_1" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 342 'sext' 'sext_ln267_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "%shl_ln267_2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load_19, i4 0" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 343 'bitconcatenate' 'shl_ln267_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln267_14 = sext i36 %shl_ln267_2" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 344 'sext' 'sext_ln267_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (1.17ns)   --->   "%sub_ln267 = sub i39 %sext_ln267_13, i39 %sext_ln267_14" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 345 'sub' 'sub_ln267' <Predicate = true> <Delay = 1.17> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln266_12 = sext i39 %sub_ln267" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 346 'sext' 'sext_ln266_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln267_15 = sext i41 %mul_ln266_5" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 347 'sext' 'sext_ln267_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 348 [1/2] (0.73ns)   --->   "%tqmf_load_23 = load i32 23" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 348 'load' 'tqmf_load_23' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 349 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_15, i32 17" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 349 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 350 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_4, i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 350 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 351 [1/1] (1.20ns)   --->   "%add_ln270 = add i42 %mul_ln267_7, i42 %sext_ln267_15" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 351 'add' 'add_ln270' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load_23, i4 0" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 352 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln271 = sext i36 %shl_ln3" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 353 'sext' 'sext_ln271' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%shl_ln271_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tqmf_load_23, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 354 'bitconcatenate' 'shl_ln271_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln271_1 = sext i34 %shl_ln271_1" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 355 'sext' 'sext_ln271_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 356 [1/1] (1.16ns)   --->   "%sub_ln271 = sub i37 %sext_ln271, i37 %sext_ln271_1" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 356 'sub' 'sub_ln271' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln271_2 = sext i37 %sub_ln271" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 357 'sext' 'sext_ln271_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (1.18ns)   --->   "%add_ln271 = add i40 %sext_ln266_12, i40 %tmp33" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 358 'add' 'add_ln271' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 359 [1/1] (1.23ns)   --->   "%add_ln271_6 = add i44 %mul_ln266, i44 %sext_ln271_2" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 359 'add' 'add_ln271_6' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.60>
ST_13 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln255 = sext i37 %xa" [benchmarks/chstone/adpcm/src/adpcm.c:255]   --->   Operation 360 'sext' 'sext_ln255' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln267_2 = sext i39 %sub_ln266" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 361 'sext' 'sext_ln267_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 362 [1/2] (0.73ns)   --->   "%tqmf_load_6 = load i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 362 'load' 'tqmf_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 363 [1/1] (0.00ns)   --->   "%shl_ln266_2 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %tqmf_load_6, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 363 'bitconcatenate' 'shl_ln266_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln267_4 = sext i39 %shl_ln266_2" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 364 'sext' 'sext_ln267_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 365 [1/2] (0.73ns)   --->   "%tqmf_load_17 = load i32 17" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 365 'load' 'tqmf_load_17' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 366 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %tqmf_load_17, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 366 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln266_11 = sext i39 %shl_ln2" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 367 'sext' 'sext_ln266_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 368 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_20, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 368 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 369 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_19, i32 21" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 369 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln270_1 = sext i42 %add_ln270" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 370 'sext' 'sext_ln270_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln270_3 = add i47 %add_ln270_2, i47 %sext_ln270_1" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 371 'add' 'add_ln270_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln270_4 = add i40 %sext_ln267_2, i40 %sext_ln267_4" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 372 'add' 'add_ln270_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 373 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%add_ln270_5 = add i40 %add_ln270_4, i40 %sext_ln255" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 373 'add' 'add_ln270_5' <Predicate = true> <Delay = 0.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln270_2 = sext i40 %add_ln270_5" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 374 'sext' 'sext_ln270_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln270_3 = sext i42 %add_ln270_6" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 375 'sext' 'sext_ln270_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln270_7 = add i45 %sext_ln270_3, i45 %mul_ln266_1" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 376 'add' 'add_ln270_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 377 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln270_8 = add i45 %add_ln270_7, i45 %sext_ln270_2" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 377 'add' 'add_ln270_8' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln270_4 = sext i45 %add_ln270_8" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 378 'sext' 'sext_ln270_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 379 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%xa_2 = add i47 %sext_ln270_4, i47 %add_ln270_3" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 379 'add' 'xa_2' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln271_3 = sext i40 %add_ln271" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 380 'sext' 'sext_ln271_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln271_2 = add i45 %add_ln271_1, i45 %sext_ln266_11" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 381 'add' 'add_ln271_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 382 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln271_3 = add i45 %add_ln271_2, i45 %sext_ln271_3" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 382 'add' 'add_ln271_3' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln271_4 = sext i45 %add_ln271_3" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 383 'sext' 'sext_ln271_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln271_5 = sext i44 %add_ln271_5" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 384 'sext' 'sext_ln271_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln271_6 = sext i44 %add_ln271_6" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 385 'sext' 'sext_ln271_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 386 [1/1] (1.26ns)   --->   "%add_ln271_7 = add i47 %sext_ln271_6, i47 %mul_ln267_4" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 386 'add' 'add_ln271_7' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln271_8 = add i47 %add_ln271_7, i47 %sext_ln271_5" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 387 'add' 'add_ln271_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 388 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%xb = add i47 %add_ln271_8, i47 %sext_ln271_4" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 388 'add' 'xb' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.55>
ST_14 : Operation 389 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_18, i32 20" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 389 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_14 : Operation 390 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_17, i32 19" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 390 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_14 : Operation 391 [1/1] (1.26ns)   --->   "%add_ln281 = add i47 %xb, i47 %xa_2" [benchmarks/chstone/adpcm/src/adpcm.c:281]   --->   Operation 391 'add' 'add_ln281' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 392 [1/1] (1.26ns)   --->   "%sub_ln282 = sub i47 %xa_2, i47 %xb" [benchmarks/chstone/adpcm/src/adpcm.c:282]   --->   Operation 392 'sub' 'sub_ln282' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln281, i32 15, i32 46" [benchmarks/chstone/adpcm/src/adpcm.c:281]   --->   Operation 393 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %sub_ln282, i32 15, i32 46" [benchmarks/chstone/adpcm/src/adpcm.c:282]   --->   Operation 394 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 395 [1/1] (1.14ns)   --->   "%add_ln295 = add i32 %trunc_ln3, i32 %trunc_ln2" [benchmarks/chstone/adpcm/src/adpcm.c:295]   --->   Operation 395 'add' 'add_ln295' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln296 = trunc i32 %add_ln295" [benchmarks/chstone/adpcm/src/adpcm.c:296]   --->   Operation 396 'trunc' 'trunc_ln296' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 397 [1/1] (1.14ns)   --->   "%sub_ln296 = sub i32 %trunc_ln, i32 %add_ln295" [benchmarks/chstone/adpcm/src/adpcm.c:296]   --->   Operation 397 'sub' 'sub_ln296' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln296, i32 31" [benchmarks/chstone/adpcm/src/adpcm.c:242->benchmarks/chstone/adpcm/src/adpcm.c:616->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 398 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 399 [1/1] (1.14ns)   --->   "%add_ln345 = add i32 %trunc_ln605_1, i32 %trunc_ln591_1" [benchmarks/chstone/adpcm/src/adpcm.c:345]   --->   Operation 399 'add' 'add_ln345' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln347 = trunc i32 %add_ln345" [benchmarks/chstone/adpcm/src/adpcm.c:347]   --->   Operation 400 'trunc' 'trunc_ln347' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 401 [1/1] (1.14ns)   --->   "%sub_ln347 = sub i32 %trunc_ln1, i32 %add_ln345" [benchmarks/chstone/adpcm/src/adpcm.c:347]   --->   Operation 401 'sub' 'sub_ln347' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln347, i32 31" [benchmarks/chstone/adpcm/src/adpcm.c:351]   --->   Operation 402 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 403 [1/1] (1.14ns)   --->   "%m_2 = sub i32 0, i32 %sub_ln347" [benchmarks/chstone/adpcm/src/adpcm.c:245->benchmarks/chstone/adpcm/src/adpcm.c:360]   --->   Operation 403 'sub' 'm_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.79>
ST_15 : Operation 404 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_6, i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 404 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_15 : Operation 405 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load_3, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 405 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_15 : Operation 406 [1/1] (1.14ns)   --->   "%m = sub i32 0, i32 %sub_ln296" [benchmarks/chstone/adpcm/src/adpcm.c:245->benchmarks/chstone/adpcm/src/adpcm.c:616->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 406 'sub' 'm' <Predicate = (tmp_3)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 407 [1/1] (0.28ns)   --->   "%m_4 = select i1 %tmp_3, i32 %m, i32 %sub_ln296" [benchmarks/chstone/adpcm/src/adpcm.c:242->benchmarks/chstone/adpcm/src/adpcm.c:616->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 407 'select' 'm_4' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln620 = zext i15 %detl_load" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 408 'zext' 'zext_ln620' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln620_1 = zext i15 %detl_load" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 409 'zext' 'zext_ln620_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln620_2 = zext i15 %detl_load" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 410 'zext' 'zext_ln620_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln620_3 = zext i15 %detl_load" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 411 'zext' 'zext_ln620_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln620_5 = zext i15 %detl_load" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 412 'zext' 'zext_ln620_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln620_6 = zext i15 %detl_load" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 413 'zext' 'zext_ln620_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln613 = zext i9 %decis" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 414 'zext' 'zext_ln613' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 415 [1/1] (1.14ns)   --->   "%icmp_ln621 = icmp_slt  i32 %zext_ln613, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 415 'icmp' 'icmp_ln621' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 416 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621, void %for.end.i, void %for.inc.i23" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 416 'br' 'br_ln621' <Predicate = true> <Delay = 0.81>
ST_15 : Operation 417 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %detl_load, i9 0" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 417 'bitconcatenate' 'shl_ln4' <Predicate = (icmp_ln621)> <Delay = 0.00>
ST_15 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln620_8 = zext i24 %shl_ln4" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 418 'zext' 'zext_ln620_8' <Predicate = (icmp_ln621)> <Delay = 0.00>
ST_15 : Operation 419 [1/1] (0.00ns)   --->   "%shl_ln620_1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %detl_load, i6 0" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 419 'bitconcatenate' 'shl_ln620_1' <Predicate = (icmp_ln621)> <Delay = 0.00>
ST_15 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln620_9 = zext i21 %shl_ln620_1" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 420 'zext' 'zext_ln620_9' <Predicate = (icmp_ln621)> <Delay = 0.00>
ST_15 : Operation 421 [1/1] (1.13ns)   --->   "%add_ln620 = add i25 %zext_ln620_8, i25 %zext_ln620_9" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 421 'add' 'add_ln620' <Predicate = (icmp_ln621)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 422 [1/1] (0.00ns)   --->   "%decis_1 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %add_ln620, i32 15, i32 24" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 422 'partselect' 'decis_1' <Predicate = (icmp_ln621)> <Delay = 0.00>
ST_15 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln613_1 = zext i10 %decis_1" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 423 'zext' 'zext_ln613_1' <Predicate = (icmp_ln621)> <Delay = 0.00>
ST_15 : Operation 424 [1/1] (1.14ns)   --->   "%icmp_ln621_1 = icmp_slt  i32 %zext_ln613_1, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 424 'icmp' 'icmp_ln621_1' <Predicate = (icmp_ln621)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 425 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_1, void %for.end.i, void %for.inc.i23.1" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 425 'br' 'br_ln621' <Predicate = (icmp_ln621)> <Delay = 0.81>
ST_15 : Operation 426 [1/1] (2.50ns)   --->   "%mul_ln620_1 = mul i25 %zext_ln620_6, i25 880" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 426 'mul' 'mul_ln620_1' <Predicate = (icmp_ln621 & icmp_ln621_1)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 427 [1/1] (0.00ns)   --->   "%decis_2 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %mul_ln620_1, i32 15, i32 24" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 427 'partselect' 'decis_2' <Predicate = (icmp_ln621 & icmp_ln621_1)> <Delay = 0.00>
ST_15 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln613_2 = zext i10 %decis_2" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 428 'zext' 'zext_ln613_2' <Predicate = (icmp_ln621 & icmp_ln621_1)> <Delay = 0.00>
ST_15 : Operation 429 [1/1] (1.14ns)   --->   "%icmp_ln621_2 = icmp_slt  i32 %zext_ln613_2, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 429 'icmp' 'icmp_ln621_2' <Predicate = (icmp_ln621 & icmp_ln621_1)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 430 [1/1] (2.50ns)   --->   "%mul_ln620_2 = mul i26 %zext_ln620_5, i26 1200" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 430 'mul' 'mul_ln620_2' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 431 [1/1] (0.00ns)   --->   "%decis_3 = partselect i11 @_ssdm_op_PartSelect.i11.i26.i32.i32, i26 %mul_ln620_2, i32 15, i32 25" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 431 'partselect' 'decis_3' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2)> <Delay = 0.00>
ST_15 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln613_3 = zext i11 %decis_3" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 432 'zext' 'zext_ln613_3' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2)> <Delay = 0.00>
ST_15 : Operation 433 [1/1] (1.14ns)   --->   "%icmp_ln621_3 = icmp_slt  i32 %zext_ln613_3, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 433 'icmp' 'icmp_ln621_3' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 434 [1/1] (2.50ns)   --->   "%mul_ln620_3 = mul i26 %zext_ln620_5, i26 1520" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 434 'mul' 'mul_ln620_3' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 435 [1/1] (0.00ns)   --->   "%decis_4 = partselect i11 @_ssdm_op_PartSelect.i11.i26.i32.i32, i26 %mul_ln620_3, i32 15, i32 25" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 435 'partselect' 'decis_4' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3)> <Delay = 0.00>
ST_15 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln613_4 = zext i11 %decis_4" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 436 'zext' 'zext_ln613_4' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3)> <Delay = 0.00>
ST_15 : Operation 437 [1/1] (1.14ns)   --->   "%icmp_ln621_4 = icmp_slt  i32 %zext_ln613_4, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 437 'icmp' 'icmp_ln621_4' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 438 [1/1] (2.50ns)   --->   "%mul_ln620_4 = mul i26 %zext_ln620_5, i26 1864" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 438 'mul' 'mul_ln620_4' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 439 [1/1] (0.00ns)   --->   "%decis_5 = partselect i11 @_ssdm_op_PartSelect.i11.i26.i32.i32, i26 %mul_ln620_4, i32 15, i32 25" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 439 'partselect' 'decis_5' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4)> <Delay = 0.00>
ST_15 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln613_5 = zext i11 %decis_5" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 440 'zext' 'zext_ln613_5' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4)> <Delay = 0.00>
ST_15 : Operation 441 [1/1] (1.14ns)   --->   "%icmp_ln621_5 = icmp_slt  i32 %zext_ln613_5, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 441 'icmp' 'icmp_ln621_5' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 442 [1/1] (2.50ns)   --->   "%mul_ln620_5 = mul i27 %zext_ln620_3, i27 2208" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 442 'mul' 'mul_ln620_5' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 443 [1/1] (0.00ns)   --->   "%decis_6 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %mul_ln620_5, i32 15, i32 26" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 443 'partselect' 'decis_6' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5)> <Delay = 0.00>
ST_15 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln613_6 = zext i12 %decis_6" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 444 'zext' 'zext_ln613_6' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5)> <Delay = 0.00>
ST_15 : Operation 445 [1/1] (1.14ns)   --->   "%icmp_ln621_6 = icmp_slt  i32 %zext_ln613_6, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 445 'icmp' 'icmp_ln621_6' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 446 [1/1] (2.50ns)   --->   "%mul_ln620_6 = mul i27 %zext_ln620_3, i27 2584" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 446 'mul' 'mul_ln620_6' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 447 [1/1] (0.00ns)   --->   "%decis_7 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %mul_ln620_6, i32 15, i32 26" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 447 'partselect' 'decis_7' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6)> <Delay = 0.00>
ST_15 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln613_7 = zext i12 %decis_7" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 448 'zext' 'zext_ln613_7' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6)> <Delay = 0.00>
ST_15 : Operation 449 [1/1] (1.14ns)   --->   "%icmp_ln621_7 = icmp_slt  i32 %zext_ln613_7, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 449 'icmp' 'icmp_ln621_7' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 450 [1/1] (2.50ns)   --->   "%mul_ln620_7 = mul i27 %zext_ln620_3, i27 2960" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 450 'mul' 'mul_ln620_7' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 451 [1/1] (0.00ns)   --->   "%decis_8 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %mul_ln620_7, i32 15, i32 26" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 451 'partselect' 'decis_8' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7)> <Delay = 0.00>
ST_15 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln613_8 = zext i12 %decis_8" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 452 'zext' 'zext_ln613_8' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7)> <Delay = 0.00>
ST_15 : Operation 453 [1/1] (1.14ns)   --->   "%icmp_ln621_8 = icmp_slt  i32 %zext_ln613_8, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 453 'icmp' 'icmp_ln621_8' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 454 [1/1] (2.50ns)   --->   "%mul_ln620_8 = mul i27 %zext_ln620_3, i27 3376" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 454 'mul' 'mul_ln620_8' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 455 [1/1] (0.00ns)   --->   "%decis_9 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %mul_ln620_8, i32 15, i32 26" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 455 'partselect' 'decis_9' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8)> <Delay = 0.00>
ST_15 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln613_9 = zext i12 %decis_9" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 456 'zext' 'zext_ln613_9' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8)> <Delay = 0.00>
ST_15 : Operation 457 [1/1] (1.14ns)   --->   "%icmp_ln621_9 = icmp_slt  i32 %zext_ln613_9, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 457 'icmp' 'icmp_ln621_9' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 458 [1/1] (2.50ns)   --->   "%mul_ln620_9 = mul i27 %zext_ln620_3, i27 3784" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 458 'mul' 'mul_ln620_9' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 459 [1/1] (0.00ns)   --->   "%decis_s = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %mul_ln620_9, i32 15, i32 26" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 459 'partselect' 'decis_s' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9)> <Delay = 0.00>
ST_15 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln613_10 = zext i12 %decis_s" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 460 'zext' 'zext_ln613_10' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9)> <Delay = 0.00>
ST_15 : Operation 461 [1/1] (1.14ns)   --->   "%icmp_ln621_10 = icmp_slt  i32 %zext_ln613_10, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 461 'icmp' 'icmp_ln621_10' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 462 [1/1] (2.50ns)   --->   "%mul_ln620_10 = mul i28 %zext_ln620_2, i28 4240" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 462 'mul' 'mul_ln620_10' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 463 [1/1] (0.00ns)   --->   "%decis_10 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_10, i32 15, i32 27" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 463 'partselect' 'decis_10' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10)> <Delay = 0.00>
ST_15 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln613_11 = zext i13 %decis_10" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 464 'zext' 'zext_ln613_11' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10)> <Delay = 0.00>
ST_15 : Operation 465 [1/1] (1.14ns)   --->   "%icmp_ln621_11 = icmp_slt  i32 %zext_ln613_11, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 465 'icmp' 'icmp_ln621_11' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 466 [1/1] (2.50ns)   --->   "%mul_ln620_11 = mul i28 %zext_ln620_2, i28 4696" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 466 'mul' 'mul_ln620_11' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 467 [1/1] (0.00ns)   --->   "%decis_11 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_11, i32 15, i32 27" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 467 'partselect' 'decis_11' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11)> <Delay = 0.00>
ST_15 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln613_12 = zext i13 %decis_11" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 468 'zext' 'zext_ln613_12' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11)> <Delay = 0.00>
ST_15 : Operation 469 [1/1] (1.14ns)   --->   "%icmp_ln621_12 = icmp_slt  i32 %zext_ln613_12, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 469 'icmp' 'icmp_ln621_12' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 470 [1/1] (2.50ns)   --->   "%mul_ln620_12 = mul i28 %zext_ln620_2, i28 5200" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 470 'mul' 'mul_ln620_12' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 471 [1/1] (0.00ns)   --->   "%decis_12 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_12, i32 15, i32 27" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 471 'partselect' 'decis_12' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12)> <Delay = 0.00>
ST_15 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln613_13 = zext i13 %decis_12" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 472 'zext' 'zext_ln613_13' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12)> <Delay = 0.00>
ST_15 : Operation 473 [1/1] (1.14ns)   --->   "%icmp_ln621_13 = icmp_slt  i32 %zext_ln613_13, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 473 'icmp' 'icmp_ln621_13' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 474 [1/1] (2.50ns)   --->   "%mul_ln620_13 = mul i28 %zext_ln620_2, i28 5712" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 474 'mul' 'mul_ln620_13' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 475 [1/1] (0.00ns)   --->   "%decis_13 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_13, i32 15, i32 27" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 475 'partselect' 'decis_13' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13)> <Delay = 0.00>
ST_15 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln613_14 = zext i13 %decis_13" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 476 'zext' 'zext_ln613_14' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13)> <Delay = 0.00>
ST_15 : Operation 477 [1/1] (1.14ns)   --->   "%icmp_ln621_14 = icmp_slt  i32 %zext_ln613_14, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 477 'icmp' 'icmp_ln621_14' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 478 [1/1] (2.50ns)   --->   "%mul_ln620_14 = mul i28 %zext_ln620_2, i28 6288" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 478 'mul' 'mul_ln620_14' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 479 [1/1] (0.00ns)   --->   "%decis_14 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_14, i32 15, i32 27" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 479 'partselect' 'decis_14' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14)> <Delay = 0.00>
ST_15 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln613_15 = zext i13 %decis_14" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 480 'zext' 'zext_ln613_15' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14)> <Delay = 0.00>
ST_15 : Operation 481 [1/1] (1.14ns)   --->   "%icmp_ln621_15 = icmp_slt  i32 %zext_ln613_15, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 481 'icmp' 'icmp_ln621_15' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 482 [1/1] (2.50ns)   --->   "%mul_ln620_15 = mul i28 %zext_ln620_2, i28 6864" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 482 'mul' 'mul_ln620_15' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 483 [1/1] (0.00ns)   --->   "%decis_15 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_15, i32 15, i32 27" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 483 'partselect' 'decis_15' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15)> <Delay = 0.00>
ST_15 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln613_16 = zext i13 %decis_15" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 484 'zext' 'zext_ln613_16' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15)> <Delay = 0.00>
ST_15 : Operation 485 [1/1] (1.14ns)   --->   "%icmp_ln621_16 = icmp_slt  i32 %zext_ln613_16, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 485 'icmp' 'icmp_ln621_16' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 486 [1/1] (2.50ns)   --->   "%mul_ln620_16 = mul i28 %zext_ln620_2, i28 7520" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 486 'mul' 'mul_ln620_16' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 487 [1/1] (0.00ns)   --->   "%decis_16 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_16, i32 15, i32 27" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 487 'partselect' 'decis_16' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16)> <Delay = 0.00>
ST_15 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln613_17 = zext i13 %decis_16" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 488 'zext' 'zext_ln613_17' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16)> <Delay = 0.00>
ST_15 : Operation 489 [1/1] (1.14ns)   --->   "%icmp_ln621_17 = icmp_slt  i32 %zext_ln613_17, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 489 'icmp' 'icmp_ln621_17' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 490 [1/1] (0.00ns)   --->   "%shl_ln620_2 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i15.i13, i15 %detl_load, i13 0" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 490 'bitconcatenate' 'shl_ln620_2' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17)> <Delay = 0.00>
ST_15 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln620_10 = zext i28 %shl_ln620_2" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 491 'zext' 'zext_ln620_10' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17)> <Delay = 0.00>
ST_15 : Operation 492 [1/1] (0.00ns)   --->   "%shl_ln620_3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %detl_load, i3 0" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 492 'bitconcatenate' 'shl_ln620_3' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17)> <Delay = 0.00>
ST_15 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln620_11 = zext i18 %shl_ln620_3" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 493 'zext' 'zext_ln620_11' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17)> <Delay = 0.00>
ST_15 : Operation 494 [1/1] (1.13ns)   --->   "%sub_ln620 = sub i29 %zext_ln620_10, i29 %zext_ln620_11" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 494 'sub' 'sub_ln620' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 495 [1/1] (0.00ns)   --->   "%decis_17 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %sub_ln620, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 495 'partselect' 'decis_17' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17)> <Delay = 0.00>
ST_15 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln613 = sext i14 %decis_17" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 496 'sext' 'sext_ln613' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17)> <Delay = 0.00>
ST_15 : Operation 497 [1/1] (1.14ns)   --->   "%icmp_ln621_18 = icmp_slt  i32 %sext_ln613, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 497 'icmp' 'icmp_ln621_18' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 498 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_18, void %for.end.i, void %for.inc.i23.18" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 498 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17)> <Delay = 0.81>
ST_15 : Operation 499 [1/1] (2.50ns)   --->   "%mul_ln620_17 = mul i29 %zext_ln620_1, i29 8968" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 499 'mul' 'mul_ln620_17' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 500 [1/1] (0.00ns)   --->   "%decis_18 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_17, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 500 'partselect' 'decis_18' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18)> <Delay = 0.00>
ST_15 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln613_18 = zext i14 %decis_18" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 501 'zext' 'zext_ln613_18' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18)> <Delay = 0.00>
ST_15 : Operation 502 [1/1] (1.14ns)   --->   "%icmp_ln621_19 = icmp_slt  i32 %zext_ln613_18, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 502 'icmp' 'icmp_ln621_19' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 503 [1/1] (2.50ns)   --->   "%mul_ln620_18 = mul i29 %zext_ln620_1, i29 9752" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 503 'mul' 'mul_ln620_18' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 504 [1/1] (0.00ns)   --->   "%decis_19 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_18, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 504 'partselect' 'decis_19' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19)> <Delay = 0.00>
ST_15 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln613_19 = zext i14 %decis_19" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 505 'zext' 'zext_ln613_19' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19)> <Delay = 0.00>
ST_15 : Operation 506 [1/1] (1.14ns)   --->   "%icmp_ln621_20 = icmp_slt  i32 %zext_ln613_19, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 506 'icmp' 'icmp_ln621_20' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 507 [1/1] (2.50ns)   --->   "%mul_ln620_19 = mul i29 %zext_ln620_1, i29 10712" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 507 'mul' 'mul_ln620_19' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 508 [1/1] (0.00ns)   --->   "%decis_20 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_19, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 508 'partselect' 'decis_20' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20)> <Delay = 0.00>
ST_15 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln613_20 = zext i14 %decis_20" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 509 'zext' 'zext_ln613_20' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20)> <Delay = 0.00>
ST_15 : Operation 510 [1/1] (1.14ns)   --->   "%icmp_ln621_21 = icmp_slt  i32 %zext_ln613_20, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 510 'icmp' 'icmp_ln621_21' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 511 [1/1] (2.50ns)   --->   "%mul_ln620_20 = mul i29 %zext_ln620_1, i29 11664" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 511 'mul' 'mul_ln620_20' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 512 [1/1] (0.00ns)   --->   "%decis_21 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_20, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 512 'partselect' 'decis_21' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21)> <Delay = 0.00>
ST_15 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln613_21 = zext i14 %decis_21" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 513 'zext' 'zext_ln613_21' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21)> <Delay = 0.00>
ST_15 : Operation 514 [1/1] (1.14ns)   --->   "%icmp_ln621_22 = icmp_slt  i32 %zext_ln613_21, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 514 'icmp' 'icmp_ln621_22' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 515 [1/1] (2.50ns)   --->   "%mul_ln620_21 = mul i29 %zext_ln620_1, i29 12896" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 515 'mul' 'mul_ln620_21' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 516 [1/1] (0.00ns)   --->   "%decis_22 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_21, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 516 'partselect' 'decis_22' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22)> <Delay = 0.00>
ST_15 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln613_22 = zext i14 %decis_22" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 517 'zext' 'zext_ln613_22' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22)> <Delay = 0.00>
ST_15 : Operation 518 [1/1] (1.14ns)   --->   "%icmp_ln621_23 = icmp_slt  i32 %zext_ln613_22, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 518 'icmp' 'icmp_ln621_23' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 519 [1/1] (2.50ns)   --->   "%mul_ln620_22 = mul i29 %zext_ln620_1, i29 14120" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 519 'mul' 'mul_ln620_22' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 520 [1/1] (0.00ns)   --->   "%decis_23 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_22, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 520 'partselect' 'decis_23' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23)> <Delay = 0.00>
ST_15 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln613_23 = zext i14 %decis_23" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 521 'zext' 'zext_ln613_23' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23)> <Delay = 0.00>
ST_15 : Operation 522 [1/1] (1.14ns)   --->   "%icmp_ln621_24 = icmp_slt  i32 %zext_ln613_23, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 522 'icmp' 'icmp_ln621_24' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 523 [1/1] (2.50ns)   --->   "%mul_ln620_23 = mul i29 %zext_ln620_1, i29 15840" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 523 'mul' 'mul_ln620_23' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24)> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 524 [1/1] (0.00ns)   --->   "%decis_24 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_23, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 524 'partselect' 'decis_24' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24)> <Delay = 0.00>
ST_15 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln613_24 = zext i14 %decis_24" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 525 'zext' 'zext_ln613_24' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24)> <Delay = 0.00>
ST_15 : Operation 526 [1/1] (1.14ns)   --->   "%icmp_ln621_25 = icmp_slt  i32 %zext_ln613_24, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 526 'icmp' 'icmp_ln621_25' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 527 [1/1] (2.54ns)   --->   "%mul_ln620_24 = mul i30 %zext_ln620, i30 17560" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 527 'mul' 'mul_ln620_24' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25)> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 528 [1/1] (0.00ns)   --->   "%decis_25 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln620_24, i32 15, i32 29" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 528 'partselect' 'decis_25' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25)> <Delay = 0.00>
ST_15 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node add_ln364)   --->   "%select_ln351 = select i1 %tmp_17, i2 2, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:351]   --->   Operation 529 'select' 'select_ln351' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln360)   --->   "%decis_29 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln359, i32 12, i32 24" [benchmarks/chstone/adpcm/src/adpcm.c:359]   --->   Operation 530 'partselect' 'decis_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln360)   --->   "%zext_ln359_2 = zext i13 %decis_29" [benchmarks/chstone/adpcm/src/adpcm.c:359]   --->   Operation 531 'zext' 'zext_ln359_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln360)   --->   "%m_3 = select i1 %tmp_17, i32 %m_2, i32 %sub_ln347" [benchmarks/chstone/adpcm/src/adpcm.c:242->benchmarks/chstone/adpcm/src/adpcm.c:360]   --->   Operation 532 'select' 'm_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 533 [1/1] (1.14ns) (out node of the LUT)   --->   "%icmp_ln360 = icmp_sgt  i32 %m_3, i32 %zext_ln359_2" [benchmarks/chstone/adpcm/src/adpcm.c:360]   --->   Operation 533 'icmp' 'icmp_ln360' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node add_ln364)   --->   "%select_ln360 = select i1 %icmp_ln360, i2 2, i2 3" [benchmarks/chstone/adpcm/src/adpcm.c:360]   --->   Operation 534 'select' 'select_ln360' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 535 [1/1] (0.62ns) (out node of the LUT)   --->   "%add_ln364 = add i2 %select_ln360, i2 %select_ln351" [benchmarks/chstone/adpcm/src/adpcm.c:364]   --->   Operation 535 'add' 'add_ln364' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 536 [1/1] (0.54ns)   --->   "%tmp_1 = mux i14 @_ssdm_op_Mux.ap_auto.4i14.i2, i14 8976, i14 14768, i14 7408, i14 1616, i2 %add_ln364" [benchmarks/chstone/adpcm/src/adpcm.c:364]   --->   Operation 536 'mux' 'tmp_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 537 [1/1] (0.00ns)   --->   "%nbh_load = load i15 %nbh" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 537 'load' 'nbh_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln759 = zext i15 %nbh_load" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 538 'zext' 'zext_ln759' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 539 [1/1] (0.00ns)   --->   "%shl_ln10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %nbh_load, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 539 'bitconcatenate' 'shl_ln10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln759_1 = zext i22 %shl_ln10" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 540 'zext' 'zext_ln759_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 541 [1/1] (1.12ns)   --->   "%sub_ln759 = sub i23 %zext_ln759_1, i23 %zext_ln759" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 541 'sub' 'sub_ln759' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node add_ln760)   --->   "%wd_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln759, i32 7, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 542 'partselect' 'wd_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node add_ln760)   --->   "%sext_ln758 = sext i16 %wd_1" [benchmarks/chstone/adpcm/src/adpcm.c:758->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 543 'sext' 'sext_ln758' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln760)   --->   "%tmp_2 = mux i11 @_ssdm_op_Mux.ap_auto.4i11.i2, i11 798, i11 1834, i11 798, i11 1834, i2 %add_ln364" [benchmarks/chstone/adpcm/src/adpcm.c:760->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 544 'mux' 'tmp_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node add_ln760)   --->   "%sext_ln760 = sext i11 %tmp_2" [benchmarks/chstone/adpcm/src/adpcm.c:760->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 545 'sext' 'sext_ln760' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 546 [1/1] (1.12ns) (out node of the LUT)   --->   "%add_ln760 = add i17 %sext_ln758, i17 %sext_ln760" [benchmarks/chstone/adpcm/src/adpcm.c:760->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 546 'add' 'add_ln760' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.64>
ST_16 : Operation 547 [1/1] (0.73ns)   --->   "%store_ln276 = store i32 %tqmf_load, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 547 'store' 'store_ln276' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_16 : Operation 548 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_2, void %for.end.i, void %for.inc.i23.2" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 548 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1)> <Delay = 0.81>
ST_16 : Operation 549 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_3, void %for.end.i, void %for.inc.i23.3" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 549 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2)> <Delay = 0.81>
ST_16 : Operation 550 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_4, void %for.end.i, void %for.inc.i23.4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 550 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3)> <Delay = 0.81>
ST_16 : Operation 551 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_5, void %for.end.i, void %for.inc.i23.5" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 551 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4)> <Delay = 0.81>
ST_16 : Operation 552 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_6, void %for.end.i, void %for.inc.i23.6" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 552 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5)> <Delay = 0.81>
ST_16 : Operation 553 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_7, void %for.end.i, void %for.inc.i23.7" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 553 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6)> <Delay = 0.81>
ST_16 : Operation 554 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_8, void %for.end.i, void %for.inc.i23.8" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 554 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7)> <Delay = 0.81>
ST_16 : Operation 555 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_9, void %for.end.i, void %for.inc.i23.9" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 555 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8)> <Delay = 0.81>
ST_16 : Operation 556 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_10, void %for.end.i, void %for.inc.i23.10" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 556 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9)> <Delay = 0.81>
ST_16 : Operation 557 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_11, void %for.end.i, void %for.inc.i23.11" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 557 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10)> <Delay = 0.81>
ST_16 : Operation 558 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_12, void %for.end.i, void %for.inc.i23.12" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 558 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11)> <Delay = 0.81>
ST_16 : Operation 559 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_13, void %for.end.i, void %for.inc.i23.13" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 559 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12)> <Delay = 0.81>
ST_16 : Operation 560 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_14, void %for.end.i, void %for.inc.i23.14" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 560 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13)> <Delay = 0.81>
ST_16 : Operation 561 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_15, void %for.end.i, void %for.inc.i23.15" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 561 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14)> <Delay = 0.81>
ST_16 : Operation 562 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_16, void %for.end.i, void %for.inc.i23.16" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 562 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15)> <Delay = 0.81>
ST_16 : Operation 563 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_17, void %for.end.i, void %for.inc.i23.17" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 563 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16)> <Delay = 0.81>
ST_16 : Operation 564 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_19, void %for.end.i, void %for.inc.i23.19" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 564 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18)> <Delay = 0.81>
ST_16 : Operation 565 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_20, void %for.end.i, void %for.inc.i23.20" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 565 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19)> <Delay = 0.81>
ST_16 : Operation 566 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_21, void %for.end.i, void %for.inc.i23.21" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 566 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20)> <Delay = 0.81>
ST_16 : Operation 567 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_22, void %for.end.i, void %for.inc.i23.22" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 567 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21)> <Delay = 0.81>
ST_16 : Operation 568 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_23, void %for.end.i, void %for.inc.i23.23" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 568 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22)> <Delay = 0.81>
ST_16 : Operation 569 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_24, void %for.end.i, void %for.inc.i23.24" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 569 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23)> <Delay = 0.81>
ST_16 : Operation 570 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_25, void %for.end.i, void %for.inc.i23.25" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 570 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24)> <Delay = 0.81>
ST_16 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln613_25 = zext i15 %decis_25" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 571 'zext' 'zext_ln613_25' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25)> <Delay = 0.00>
ST_16 : Operation 572 [1/1] (1.14ns)   --->   "%icmp_ln621_26 = icmp_slt  i32 %zext_ln613_25, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 572 'icmp' 'icmp_ln621_26' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 573 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_26, void %for.end.i, void %for.inc.i23.26" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 573 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25)> <Delay = 0.81>
ST_16 : Operation 574 [1/1] (2.54ns)   --->   "%mul_ln620_25 = mul i30 %zext_ln620, i30 20456" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 574 'mul' 'mul_ln620_25' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26)> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 575 [1/1] (0.00ns)   --->   "%decis_26 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln620_25, i32 15, i32 29" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 575 'partselect' 'decis_26' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26)> <Delay = 0.00>
ST_16 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln359 = zext i15 %deth_load" [benchmarks/chstone/adpcm/src/adpcm.c:359]   --->   Operation 576 'zext' 'zext_ln359' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln364 = sext i14 %tmp_1" [benchmarks/chstone/adpcm/src/adpcm.c:364]   --->   Operation 577 'sext' 'sext_ln364' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 578 [1/1] (2.50ns)   --->   "%mul_ln364 = mul i29 %sext_ln364, i29 %zext_ln359" [benchmarks/chstone/adpcm/src/adpcm.c:364]   --->   Operation 578 'mul' 'mul_ln364' <Predicate = true> <Delay = 2.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln364, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:364]   --->   Operation 579 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln364_1 = sext i14 %trunc_ln8" [benchmarks/chstone/adpcm/src/adpcm.c:364]   --->   Operation 580 'sext' 'sext_ln364_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln759 = sext i14 %trunc_ln8" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 581 'sext' 'sext_ln759' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln756 = sext i17 %add_ln760" [benchmarks/chstone/adpcm/src/adpcm.c:756->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 582 'sext' 'sext_ln756' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln756, i32 31" [benchmarks/chstone/adpcm/src/adpcm.c:761->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 583 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 584 [1/1] (0.32ns)   --->   "%select_ln761 = select i1 %tmp_18, i17 0, i17 %add_ln760" [benchmarks/chstone/adpcm/src/adpcm.c:761->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 584 'select' 'select_ln761' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln756 = trunc i17 %select_ln761" [benchmarks/chstone/adpcm/src/adpcm.c:756->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 585 'trunc' 'trunc_ln756' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 586 [1/1] (1.12ns)   --->   "%icmp_ln763 = icmp_ugt  i17 %select_ln761, i17 22528" [benchmarks/chstone/adpcm/src/adpcm.c:763->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 586 'icmp' 'icmp_ln763' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 587 [1/1] (0.35ns)   --->   "%select_ln763 = select i1 %icmp_ln763, i15 22528, i15 %trunc_ln756" [benchmarks/chstone/adpcm/src/adpcm.c:763->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 587 'select' 'select_ln763' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 588 [1/1] (0.00ns)   --->   "%store_ln367 = store i15 %select_ln763, i15 %nbh" [benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 588 'store' 'store_ln367' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 589 [1/1] (0.00ns)   --->   "%wd1_1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln763, i32 6, i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:654->benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 589 'partselect' 'wd1_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln653_1 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln763, i32 11, i32 14" [benchmarks/chstone/adpcm/src/adpcm.c:653->benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 590 'partselect' 'trunc_ln653_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln656_1 = zext i5 %wd1_1" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 591 'zext' 'zext_ln656_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 592 [1/1] (0.00ns)   --->   "%ilb_table_addr_1 = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln656_1" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 592 'getelementptr' 'ilb_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 593 [2/2] (0.73ns)   --->   "%ilb_table_load_1 = load i5 %ilb_table_addr_1" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 593 'load' 'ilb_table_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_16 : Operation 594 [1/1] (1.14ns)   --->   "%add_ln373 = add i32 %sext_ln364_1, i32 %trunc_ln591_1" [benchmarks/chstone/adpcm/src/adpcm.c:373]   --->   Operation 594 'add' 'add_ln373' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 595 [1/1] (1.05ns)   --->   "%icmp_ln668_1 = icmp_eq  i14 %trunc_ln8, i14 0" [benchmarks/chstone/adpcm/src/adpcm.c:668->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 595 'icmp' 'icmp_ln668_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln668 = br i1 %icmp_ln668_1, void %upzero_label11.i134, void %for.inc.i132" [benchmarks/chstone/adpcm/src/adpcm.c:668->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 596 'br' 'br_ln668' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 597 [1/1] (0.73ns)   --->   "%store_ln693 = store i14 %trunc_ln8, i14 0" [benchmarks/chstone/adpcm/src/adpcm.c:693->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 597 'store' 'store_ln693' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_16 : Operation 598 [1/1] (1.14ns)   --->   "%add_ln388 = add i31 %trunc_ln347, i31 %sext_ln759" [benchmarks/chstone/adpcm/src/adpcm.c:388]   --->   Operation 598 'add' 'add_ln388' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 599 [1/1] (0.00ns)   --->   "%store_ln392 = store i31 %add_ln388, i31 %rh1" [benchmarks/chstone/adpcm/src/adpcm.c:392]   --->   Operation 599 'store' 'store_ln392' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.61>
ST_17 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln613_26 = zext i15 %decis_26" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 600 'zext' 'zext_ln613_26' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26)> <Delay = 0.00>
ST_17 : Operation 601 [1/1] (1.14ns)   --->   "%icmp_ln621_27 = icmp_slt  i32 %zext_ln613_26, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 601 'icmp' 'icmp_ln621_27' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 602 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_27, void %for.end.i, void %for.inc.i23.27" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 602 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26)> <Delay = 0.81>
ST_17 : Operation 603 [1/1] (2.54ns)   --->   "%mul_ln620_26 = mul i30 %zext_ln620, i30 23352" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 603 'mul' 'mul_ln620_26' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27)> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 604 [1/1] (0.00ns)   --->   "%decis_27 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln620_26, i32 15, i32 29" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 604 'partselect' 'decis_27' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27)> <Delay = 0.00>
ST_17 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln587_6 = sext i14 %delay_dhx_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 605 'sext' 'sext_ln587_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln589_20 = sext i32 %delay_bph_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 606 'sext' 'sext_ln589_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln589_22 = sext i14 %delay_dhx_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 607 'sext' 'sext_ln589_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln589_26 = sext i14 %delay_dhx_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 608 'sext' 'sext_ln589_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln589_30 = sext i14 %delay_dhx_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 609 'sext' 'sext_ln589_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln589_34 = sext i14 %delay_dhx_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 610 'sext' 'sext_ln589_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln589_38 = sext i14 %delay_dhx_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 611 'sext' 'sext_ln589_38' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 612 [1/2] (0.73ns)   --->   "%ilb_table_load_1 = load i5 %ilb_table_addr_1" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 612 'load' 'ilb_table_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_17 : Operation 613 [1/1] (0.80ns)   --->   "%sub_ln656_1 = sub i4 11, i4 %trunc_ln653_1" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 613 'sub' 'sub_ln656_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 614 [1/1] (0.00ns)   --->   "%sub_ln656_1cast = zext i4 %sub_ln656_1" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 614 'zext' 'sub_ln656_1cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 615 [1/1] (0.90ns)   --->   "%wd3_8 = lshr i12 %ilb_table_load_1, i12 %sub_ln656_1cast" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 615 'lshr' 'wd3_8' <Predicate = true> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 616 [1/1] (0.00ns)   --->   "%shl_ln657_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3_8, i3 0" [benchmarks/chstone/adpcm/src/adpcm.c:657->benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 616 'bitconcatenate' 'shl_ln657_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 617 [1/1] (0.00ns)   --->   "%store_ln370 = store i15 %shl_ln657_1, i15 %deth" [benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 617 'store' 'store_ln370' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 618 [1/1] (0.00ns)   --->   "%shl_ln672_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load_1, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 618 'bitconcatenate' 'shl_ln672_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 619 [1/1] (1.18ns)   --->   "%sub_ln672_7 = sub i40 %shl_ln672_7, i40 %sext_ln589_20" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 619 'sub' 'sub_ln672_7' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 620 [1/1] (0.00ns)   --->   "%wd3_14 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_7, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 620 'partselect' 'wd3_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln679_6 = sext i14 %trunc_ln8" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 621 'sext' 'sext_ln679_6' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_17 : Operation 622 [1/1] (2.46ns)   --->   "%mul_ln679_6 = mul i28 %sext_ln679_6, i28 %sext_ln587_6" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 622 'mul' 'mul_ln679_6' <Predicate = (!icmp_ln668_1)> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_6)   --->   "%sext_ln679_7 = sext i28 %mul_ln679_6" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 623 'sext' 'sext_ln679_7' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_17 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_6)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_7, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 624 'bitselect' 'tmp_19' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_17 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_6)   --->   "%select_ln666_6 = select i1 %tmp_19, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 625 'select' 'select_ln666_6' <Predicate = (!icmp_ln668_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 626 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_6 = add i32 %select_ln666_6, i32 %wd3_9" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 626 'add' 'add_ln684_6' <Predicate = (!icmp_ln668_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 627 [1/1] (2.46ns)   --->   "%mul_ln679_7 = mul i28 %sext_ln679_6, i28 %sext_ln589_22" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 627 'mul' 'mul_ln679_7' <Predicate = (!icmp_ln668_1)> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_7)   --->   "%sext_ln679_8 = sext i28 %mul_ln679_7" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 628 'sext' 'sext_ln679_8' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_17 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_7)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_8, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 629 'bitselect' 'tmp_20' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_17 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_7)   --->   "%select_ln666_7 = select i1 %tmp_20, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 630 'select' 'select_ln666_7' <Predicate = (!icmp_ln668_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 631 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_7 = add i32 %select_ln666_7, i32 %wd3_14" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 631 'add' 'add_ln684_7' <Predicate = (!icmp_ln668_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 632 [1/1] (2.46ns)   --->   "%mul_ln679_8 = mul i28 %sext_ln679_6, i28 %sext_ln589_26" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 632 'mul' 'mul_ln679_8' <Predicate = (!icmp_ln668_1)> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 633 [1/1] (2.46ns)   --->   "%mul_ln679_9 = mul i28 %sext_ln679_6, i28 %sext_ln589_30" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 633 'mul' 'mul_ln679_9' <Predicate = (!icmp_ln668_1)> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 634 [1/1] (2.46ns)   --->   "%mul_ln679_10 = mul i28 %sext_ln679_6, i28 %sext_ln589_34" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 634 'mul' 'mul_ln679_10' <Predicate = (!icmp_ln668_1)> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 635 [1/1] (2.46ns)   --->   "%mul_ln679_11 = mul i28 %sext_ln679_6, i28 %sext_ln589_38" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 635 'mul' 'mul_ln679_11' <Predicate = (!icmp_ln668_1)> <Delay = 2.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 636 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %wd3_9, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 636 'store' 'store_ln672' <Predicate = (icmp_ln668_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_17 : Operation 637 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %wd3_14, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 637 'store' 'store_ln672' <Predicate = (icmp_ln668_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_17 : Operation 638 [1/1] (0.00ns)   --->   "%ph1_load = load i32 %ph1" [benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 638 'load' 'ph1_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 639 [1/1] (0.00ns)   --->   "%ph2_load = load i32 %ph2" [benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 639 'load' 'ph2_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln705_2 = sext i32 %add_ln373" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 640 'sext' 'sext_ln705_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln705_3 = sext i32 %ph1_load" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 641 'sext' 'sext_ln705_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 642 [2/2] (2.89ns)   --->   "%mul_ln705_1 = mul i64 %sext_ln705_3, i64 %sext_ln705_2" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 642 'mul' 'mul_ln705_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i32 %ph2_load" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 643 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 644 [2/2] (2.89ns)   --->   "%mul_ln708_1 = mul i64 %sext_ln708_1, i64 %sext_ln705_2" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 644 'mul' 'mul_ln708_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 645 [1/1] (0.00ns)   --->   "%store_ln393 = store i32 %ph1_load, i32 %ph2" [benchmarks/chstone/adpcm/src/adpcm.c:393]   --->   Operation 645 'store' 'store_ln393' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 646 [1/1] (0.00ns)   --->   "%store_ln394 = store i32 %add_ln373, i32 %ph1" [benchmarks/chstone/adpcm/src/adpcm.c:394]   --->   Operation 646 'store' 'store_ln394' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 3.43>
ST_18 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln620_4 = zext i15 %detl_load" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 647 'zext' 'zext_ln620_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln613_27 = zext i15 %decis_27" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 648 'zext' 'zext_ln613_27' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27)> <Delay = 0.00>
ST_18 : Operation 649 [1/1] (1.14ns)   --->   "%icmp_ln621_28 = icmp_slt  i32 %zext_ln613_27, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 649 'icmp' 'icmp_ln621_28' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 650 [1/1] (0.81ns)   --->   "%br_ln621 = br i1 %icmp_ln621_28, void %for.end.i, void %for.inc.i23.28" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 650 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27)> <Delay = 0.81>
ST_18 : Operation 651 [1/1] (0.00ns)   --->   "%shl_ln620_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i15.i15, i15 %detl_load, i15 0" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 651 'bitconcatenate' 'shl_ln620_4' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27 & icmp_ln621_28)> <Delay = 0.00>
ST_18 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln620_12 = zext i30 %shl_ln620_4" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 652 'zext' 'zext_ln620_12' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27 & icmp_ln621_28)> <Delay = 0.00>
ST_18 : Operation 653 [1/1] (1.13ns)   --->   "%sub_ln620_1 = sub i31 %zext_ln620_12, i31 %zext_ln620_4" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 653 'sub' 'sub_ln620_1' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27 & icmp_ln621_28)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 654 [1/1] (0.00ns)   --->   "%decis_28 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln620_1, i32 15, i32 30" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 654 'partselect' 'decis_28' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27 & icmp_ln621_28)> <Delay = 0.00>
ST_18 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln613_1 = sext i16 %decis_28" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 655 'sext' 'sext_ln613_1' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27 & icmp_ln621_28)> <Delay = 0.00>
ST_18 : Operation 656 [1/1] (1.14ns)   --->   "%icmp_ln621_29 = icmp_slt  i32 %sext_ln613_1, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 656 'icmp' 'icmp_ln621_29' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27 & icmp_ln621_28)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 657 [1/1] (0.34ns)   --->   "%select_ln621 = select i1 %icmp_ln621_29, i5 30, i5 29" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 657 'select' 'select_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27 & icmp_ln621_28)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 658 [1/1] (0.81ns)   --->   "%br_ln621 = br void %for.end.i" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 658 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27 & icmp_ln621_28)> <Delay = 0.81>
ST_18 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln589_36 = sext i32 %delay_bph_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 659 'sext' 'sext_ln589_36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 660 [1/1] (0.00ns)   --->   "%shl_ln672_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load_5, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 660 'bitconcatenate' 'shl_ln672_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 661 [1/1] (1.18ns)   --->   "%sub_ln672_11 = sub i40 %shl_ln672_10, i40 %sext_ln589_36" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 661 'sub' 'sub_ln672_11' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 662 [1/1] (0.00ns)   --->   "%wd3_13 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_11, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 662 'partselect' 'wd3_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 663 [1/1] (0.73ns)   --->   "%store_ln684 = store i32 %add_ln684_6, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 663 'store' 'store_ln684' <Predicate = (!icmp_ln668_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_18 : Operation 664 [1/1] (0.73ns)   --->   "%store_ln684 = store i32 %add_ln684_7, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 664 'store' 'store_ln684' <Predicate = (!icmp_ln668_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_18 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_8)   --->   "%sext_ln679_9 = sext i28 %mul_ln679_8" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 665 'sext' 'sext_ln679_9' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_18 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_8)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_9, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 666 'bitselect' 'tmp_21' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_18 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_8)   --->   "%select_ln666_8 = select i1 %tmp_21, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 667 'select' 'select_ln666_8' <Predicate = (!icmp_ln668_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 668 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_8 = add i32 %select_ln666_8, i32 %wd3_10" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 668 'add' 'add_ln684_8' <Predicate = (!icmp_ln668_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_9)   --->   "%sext_ln679_10 = sext i28 %mul_ln679_9" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 669 'sext' 'sext_ln679_10' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_18 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_9)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_10, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 670 'bitselect' 'tmp_22' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_18 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_9)   --->   "%select_ln666_9 = select i1 %tmp_22, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 671 'select' 'select_ln666_9' <Predicate = (!icmp_ln668_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 672 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_9 = add i32 %select_ln666_9, i32 %wd3_11" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 672 'add' 'add_ln684_9' <Predicate = (!icmp_ln668_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_11)   --->   "%sext_ln679_12 = sext i28 %mul_ln679_11" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 673 'sext' 'sext_ln679_12' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_18 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_11)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_12, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 674 'bitselect' 'tmp_24' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_18 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_11)   --->   "%select_ln666_11 = select i1 %tmp_24, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 675 'select' 'select_ln666_11' <Predicate = (!icmp_ln668_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 676 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_11 = add i32 %select_ln666_11, i32 %wd3_13" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 676 'add' 'add_ln684_11' <Predicate = (!icmp_ln668_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 677 [1/1] (0.46ns)   --->   "%br_ln688 = br void %upzero.exit152" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 677 'br' 'br_ln688' <Predicate = (!icmp_ln668_1)> <Delay = 0.46>
ST_18 : Operation 678 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %wd3_10, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 678 'store' 'store_ln672' <Predicate = (icmp_ln668_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_18 : Operation 679 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %wd3_11, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 679 'store' 'store_ln672' <Predicate = (icmp_ln668_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_18 : Operation 680 [1/1] (0.46ns)   --->   "%br_ln688 = br void %upzero.exit152" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 680 'br' 'br_ln688' <Predicate = (icmp_ln668_1)> <Delay = 0.46>
ST_18 : Operation 681 [1/2] (2.89ns)   --->   "%mul_ln705_1 = mul i64 %sext_ln705_3, i64 %sext_ln705_2" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 681 'mul' 'mul_ln705_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln705_1, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 682 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 683 [1/2] (2.89ns)   --->   "%mul_ln708_1 = mul i64 %sext_ln708_1, i64 %sext_ln705_2" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 683 'mul' 'mul_ln708_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln708_1, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 684 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 3.45>
ST_19 : Operation 685 [1/1] (0.00ns)   --->   "%mil_02_i = phi i5 0, void %entry, i5 1, void %for.inc.i23, i5 2, void %for.inc.i23.1, i5 3, void %for.inc.i23.2, i5 4, void %for.inc.i23.3, i5 5, void %for.inc.i23.4, i5 6, void %for.inc.i23.5, i5 7, void %for.inc.i23.6, i5 8, void %for.inc.i23.7, i5 9, void %for.inc.i23.8, i5 10, void %for.inc.i23.9, i5 11, void %for.inc.i23.10, i5 12, void %for.inc.i23.11, i5 13, void %for.inc.i23.12, i5 14, void %for.inc.i23.13, i5 15, void %for.inc.i23.14, i5 16, void %for.inc.i23.15, i5 17, void %for.inc.i23.16, i5 18, void %for.inc.i23.17, i5 19, void %for.inc.i23.18, i5 20, void %for.inc.i23.19, i5 21, void %for.inc.i23.20, i5 22, void %for.inc.i23.21, i5 23, void %for.inc.i23.22, i5 24, void %for.inc.i23.23, i5 25, void %for.inc.i23.24, i5 26, void %for.inc.i23.25, i5 27, void %for.inc.i23.26, i5 28, void %for.inc.i23.27, i5 %select_ln621, void %for.inc.i23.28" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 685 'phi' 'mil_02_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i5 %mil_02_i" [benchmarks/chstone/adpcm/src/adpcm.c:628->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 686 'zext' 'zext_ln628' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 687 [1/1] (0.00ns)   --->   "%br_ln625 = br i1 %tmp_3, void %if.then5.i, void %if.else.i" [benchmarks/chstone/adpcm/src/adpcm.c:625->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 687 'br' 'br_ln625' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 688 [1/1] (0.00ns)   --->   "%quant26bt_pos_addr = getelementptr i6 %quant26bt_pos, i64 0, i64 %zext_ln628" [benchmarks/chstone/adpcm/src/adpcm.c:626->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 688 'getelementptr' 'quant26bt_pos_addr' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_19 : Operation 689 [2/2] (0.73ns)   --->   "%ril = load i5 %quant26bt_pos_addr" [benchmarks/chstone/adpcm/src/adpcm.c:626->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 689 'load' 'ril' <Predicate = (!tmp_3)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>
ST_19 : Operation 690 [1/1] (0.00ns)   --->   "%quant26bt_neg_addr = getelementptr i6 %quant26bt_neg, i64 0, i64 %zext_ln628" [benchmarks/chstone/adpcm/src/adpcm.c:628->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 690 'getelementptr' 'quant26bt_neg_addr' <Predicate = (tmp_3)> <Delay = 0.00>
ST_19 : Operation 691 [2/2] (0.73ns)   --->   "%ril_1 = load i5 %quant26bt_neg_addr" [benchmarks/chstone/adpcm/src/adpcm.c:628->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 691 'load' 'ril_1' <Predicate = (tmp_3)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>
ST_19 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln604_2 = sext i15 %ah2_load" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 692 'sext' 'sext_ln604_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 693 [1/1] (0.73ns)   --->   "%store_ln684 = store i32 %add_ln684_8, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 693 'store' 'store_ln684' <Predicate = (!icmp_ln668_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_19 : Operation 694 [1/1] (0.73ns)   --->   "%store_ln684 = store i32 %add_ln684_9, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 694 'store' 'store_ln684' <Predicate = (!icmp_ln668_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_19 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_10)   --->   "%sext_ln679_11 = sext i28 %mul_ln679_10" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 695 'sext' 'sext_ln679_11' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_19 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_10)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_11, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 696 'bitselect' 'tmp_23' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_19 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_10)   --->   "%select_ln666_10 = select i1 %tmp_23, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 697 'select' 'select_ln666_10' <Predicate = (!icmp_ln668_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 698 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_10 = add i32 %select_ln666_10, i32 %wd3_12" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 698 'add' 'add_ln684_10' <Predicate = (!icmp_ln668_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 699 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %wd3_12, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 699 'store' 'store_ln672' <Predicate = (icmp_ln668_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_19 : Operation 700 [1/1] (0.00ns)   --->   "%storemerge29 = phi i32 %add_ln684_11, void %upzero_label11.i134, i32 %wd3_13, void %for.inc.i132"   --->   Operation 700 'phi' 'storemerge29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 701 [1/1] (0.00ns)   --->   "%wd2_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %ah1_load, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:704->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 701 'bitconcatenate' 'wd2_1' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_19 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln702_1 = sext i18 %wd2_1" [benchmarks/chstone/adpcm/src/adpcm.c:702->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 702 'sext' 'sext_ln702_1' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_19 : Operation 703 [1/1] (1.12ns)   --->   "%sub_ln706_1 = sub i19 0, i19 %sext_ln702_1" [benchmarks/chstone/adpcm/src/adpcm.c:706->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 703 'sub' 'sub_ln706_1' <Predicate = (!tmp_25)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %ah1_load, i32 5, i32 15" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 704 'partselect' 'tmp_7' <Predicate = (tmp_25)> <Delay = 0.00>
ST_19 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln707_1 = sext i11 %tmp_7" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 705 'sext' 'sext_ln707_1' <Predicate = (tmp_25)> <Delay = 0.00>
ST_19 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln706_1, i32 7, i32 18" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 706 'partselect' 'tmp_8' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_19 : Operation 707 [1/1] (0.36ns)   --->   "%select_ln705_1 = select i1 %tmp_25, i12 %sext_ln707_1, i12 %tmp_8" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 707 'select' 'select_ln705_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln708_3 = sext i12 %select_ln705_1" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 708 'sext' 'sext_ln708_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 709 [1/1] (0.00ns)   --->   "%shl_ln716_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %ah2_load, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 709 'bitconcatenate' 'shl_ln716_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln716_2 = sext i22 %shl_ln716_1" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 710 'sext' 'sext_ln716_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 711 [1/1] (1.12ns)   --->   "%sub_ln716_1 = sub i23 %sext_ln716_2, i23 %sext_ln604_2" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 711 'sub' 'sub_ln716_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln716_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln716_1, i32 7, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 712 'partselect' 'trunc_ln716_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln716_3 = sext i16 %trunc_ln716_1" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 713 'sext' 'sext_ln716_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 714 [1/1] (0.38ns)   --->   "%select_ln716_1 = select i1 %tmp_26, i17 130944, i17 128" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 714 'select' 'select_ln716_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln716_2 = add i17 %sext_ln716_3, i17 %select_ln716_1" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 715 'add' 'add_ln716_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 716 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%apl2_3 = add i17 %add_ln716_2, i17 %sext_ln708_3" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 716 'add' 'apl2_3' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 717 [1/1] (1.12ns)   --->   "%icmp_ln719_1 = icmp_sgt  i17 %apl2_3, i17 12288" [benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 717 'icmp' 'icmp_ln719_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.89>
ST_20 : Operation 718 [1/2] (0.73ns)   --->   "%ril = load i5 %quant26bt_pos_addr" [benchmarks/chstone/adpcm/src/adpcm.c:626->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 718 'load' 'ril' <Predicate = (!tmp_3)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>
ST_20 : Operation 719 [1/1] (0.46ns)   --->   "%br_ln626 = br void %quantl.exit" [benchmarks/chstone/adpcm/src/adpcm.c:626->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 719 'br' 'br_ln626' <Predicate = (!tmp_3)> <Delay = 0.46>
ST_20 : Operation 720 [1/2] (0.73ns)   --->   "%ril_1 = load i5 %quant26bt_neg_addr" [benchmarks/chstone/adpcm/src/adpcm.c:628->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 720 'load' 'ril_1' <Predicate = (tmp_3)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>
ST_20 : Operation 721 [1/1] (0.46ns)   --->   "%br_ln0 = br void %quantl.exit"   --->   Operation 721 'br' 'br_ln0' <Predicate = (tmp_3)> <Delay = 0.46>
ST_20 : Operation 722 [1/1] (0.00ns)   --->   "%ril_2 = phi i6 %ril, void %if.then5.i, i6 %ril_1, void %if.else.i"   --->   Operation 722 'phi' 'ril_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 723 [1/1] (0.00ns)   --->   "%store_ln299 = store i6 %ril_2, i6 %il" [benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 723 'store' 'store_ln299' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 724 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %ril_2, i32 2, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:303]   --->   Operation 724 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln303 = zext i4 %lshr_ln" [benchmarks/chstone/adpcm/src/adpcm.c:303]   --->   Operation 725 'zext' 'zext_ln303' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 726 [1/1] (0.00ns)   --->   "%qq4_code4_table_addr = getelementptr i16 %qq4_code4_table, i64 0, i64 %zext_ln303" [benchmarks/chstone/adpcm/src/adpcm.c:303]   --->   Operation 726 'getelementptr' 'qq4_code4_table_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 727 [2/2] (0.73ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:303]   --->   Operation 727 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_20 : Operation 728 [1/1] (0.00ns)   --->   "%wl_code_table_addr = getelementptr i13 %wl_code_table, i64 0, i64 %zext_ln303" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 728 'getelementptr' 'wl_code_table_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 729 [2/2] (0.73ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 729 'load' 'wl_code_table_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_20 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln602_1 = sext i16 %ah1_load" [benchmarks/chstone/adpcm/src/adpcm.c:602->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 730 'sext' 'sext_ln602_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 731 [1/1] (0.73ns)   --->   "%store_ln684 = store i32 %add_ln684_10, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 731 'store' 'store_ln684' <Predicate = (!icmp_ln668_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_20 : Operation 732 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %storemerge29, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 732 'store' 'store_ln672' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_20 : Operation 733 [1/1] (0.32ns)   --->   "%apl2_4 = select i1 %icmp_ln719_1, i17 12288, i17 %apl2_3" [benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 733 'select' 'apl2_4' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 734 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i17 %apl2_4" [benchmarks/chstone/adpcm/src/adpcm.c:703->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 734 'trunc' 'trunc_ln703_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 735 [1/1] (1.12ns)   --->   "%icmp_ln721_1 = icmp_slt  i17 %apl2_4, i17 118784" [benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 735 'icmp' 'icmp_ln721_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 736 [1/1] (0.35ns)   --->   "%apl2_5 = select i1 %icmp_ln721_1, i15 20480, i15 %trunc_ln703_1" [benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 736 'select' 'apl2_5' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 737 [1/1] (0.00ns)   --->   "%store_ln382 = store i15 %apl2_5, i15 %ah2" [benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 737 'store' 'store_ln382' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 738 [1/1] (0.00ns)   --->   "%shl_ln734_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %ah1_load, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 738 'bitconcatenate' 'shl_ln734_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln734_1 = sext i24 %shl_ln734_1" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 739 'sext' 'sext_ln734_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 740 [1/1] (1.13ns)   --->   "%sub_ln734_1 = sub i25 %sext_ln734_1, i25 %sext_ln602_1" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 740 'sub' 'sub_ln734_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node apl1_4)   --->   "%trunc_ln734_1 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln734_1, i32 8, i32 24" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 741 'partselect' 'trunc_ln734_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node apl1_4)   --->   "%sext_ln735_1 = sext i17 %trunc_ln734_1" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 742 'sext' 'sext_ln735_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node apl1_4)   --->   "%select_ln735_1 = select i1 %tmp_25, i18 261952, i18 192" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 743 'select' 'select_ln735_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 744 [1/1] (1.12ns) (out node of the LUT)   --->   "%apl1_4 = add i18 %select_ln735_1, i18 %sext_ln735_1" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 744 'add' 'apl1_4' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 745 [1/1] (1.08ns)   --->   "%wd3_15 = sub i15 15360, i15 %apl2_5" [benchmarks/chstone/adpcm/src/adpcm.c:744->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 745 'sub' 'wd3_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.27>
ST_21 : Operation 746 [1/2] (0.73ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:303]   --->   Operation 746 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_21 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln303 = sext i16 %qq4_code4_table_load" [benchmarks/chstone/adpcm/src/adpcm.c:303]   --->   Operation 747 'sext' 'sext_ln303' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 748 [1/1] (2.54ns)   --->   "%mul_ln303 = mul i31 %sext_ln303, i31 %zext_ln620_4" [benchmarks/chstone/adpcm/src/adpcm.c:303]   --->   Operation 748 'mul' 'mul_ln303' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln303, i32 15, i32 30" [benchmarks/chstone/adpcm/src/adpcm.c:303]   --->   Operation 749 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 750 [1/1] (0.00ns)   --->   "%nbl_load = load i15 %nbl" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 750 'load' 'nbl_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln639 = zext i15 %nbl_load" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 751 'zext' 'zext_ln639' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 752 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %nbl_load, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 752 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln639_1 = zext i22 %shl_ln5" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 753 'zext' 'zext_ln639_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 754 [1/1] (1.12ns)   --->   "%sub_ln639 = sub i23 %zext_ln639_1, i23 %zext_ln639" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 754 'sub' 'sub_ln639' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 755 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln639, i32 7, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 755 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln640 = sext i16 %trunc_ln7" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 756 'sext' 'sext_ln640' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 757 [1/2] (0.73ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 757 'load' 'wl_code_table_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_21 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln640_1 = sext i13 %wl_code_table_load" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 758 'sext' 'sext_ln640_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 759 [1/1] (1.12ns)   --->   "%add_ln640 = add i17 %sext_ln640_1, i17 %sext_ln640" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 759 'add' 'add_ln640' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln733_2 = zext i15 %wd3_15" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 760 'zext' 'zext_ln733_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln733_3 = zext i15 %wd3_15" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 761 'zext' 'zext_ln733_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 762 [1/1] (1.12ns)   --->   "%icmp_ln745_1 = icmp_sgt  i18 %apl1_4, i18 %zext_ln733_2" [benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 762 'icmp' 'icmp_ln745_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 763 [1/1] (0.35ns)   --->   "%apl1_5 = select i1 %icmp_ln745_1, i18 %zext_ln733_2, i18 %apl1_4" [benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 763 'select' 'apl1_5' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln733_1 = trunc i18 %apl1_5" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 764 'trunc' 'trunc_ln733_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 765 [1/1] (1.08ns)   --->   "%apl1_6 = sub i16 0, i16 %zext_ln733_3" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 765 'sub' 'apl1_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln747_1 = sext i16 %apl1_6" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 766 'sext' 'sext_ln747_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 767 [1/1] (1.12ns)   --->   "%icmp_ln747_1 = icmp_slt  i18 %apl1_5, i18 %sext_ln747_1" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 767 'icmp' 'icmp_ln747_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 768 [1/1] (0.29ns)   --->   "%apl1_7 = select i1 %icmp_ln747_1, i16 %apl1_6, i16 %trunc_ln733_1" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 768 'select' 'apl1_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 769 [1/1] (0.00ns)   --->   "%store_ln385 = store i16 %apl1_7, i16 %ah1" [benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 769 'store' 'store_ln385' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 2.54>
ST_22 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln587 = sext i32 %delay_bpl_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 770 'sext' 'sext_ln587' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln587_2 = sext i16 %delay_dltx_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 771 'sext' 'sext_ln587_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln589 = sext i32 %delay_bpl_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 772 'sext' 'sext_ln589' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln589_2 = sext i16 %delay_dltx_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 773 'sext' 'sext_ln589_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln589_6 = sext i16 %delay_dltx_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 774 'sext' 'sext_ln589_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln589_10 = sext i16 %delay_dltx_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 775 'sext' 'sext_ln589_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln589_14 = sext i16 %delay_dltx_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 776 'sext' 'sext_ln589_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln589_18 = sext i16 %delay_dltx_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 777 'sext' 'sext_ln589_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln303_1 = sext i16 %trunc_ln6" [benchmarks/chstone/adpcm/src/adpcm.c:303]   --->   Operation 778 'sext' 'sext_ln303_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln639 = sext i16 %trunc_ln6" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 779 'sext' 'sext_ln639' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln636 = sext i17 %add_ln640" [benchmarks/chstone/adpcm/src/adpcm.c:636->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 780 'sext' 'sext_ln636' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln636, i32 31" [benchmarks/chstone/adpcm/src/adpcm.c:641->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 781 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 782 [1/1] (0.32ns)   --->   "%select_ln641 = select i1 %tmp_6, i17 0, i17 %add_ln640" [benchmarks/chstone/adpcm/src/adpcm.c:641->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 782 'select' 'select_ln641' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln636 = trunc i17 %select_ln641" [benchmarks/chstone/adpcm/src/adpcm.c:636->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 783 'trunc' 'trunc_ln636' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 784 [1/1] (1.12ns)   --->   "%icmp_ln643 = icmp_ugt  i17 %select_ln641, i17 18432" [benchmarks/chstone/adpcm/src/adpcm.c:643->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 784 'icmp' 'icmp_ln643' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 785 [1/1] (0.35ns)   --->   "%select_ln643 = select i1 %icmp_ln643, i15 18432, i15 %trunc_ln636" [benchmarks/chstone/adpcm/src/adpcm.c:643->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 785 'select' 'select_ln643' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 786 [1/1] (0.00ns)   --->   "%store_ln306 = store i15 %select_ln643, i15 %nbl" [benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 786 'store' 'store_ln306' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 787 [1/1] (0.00ns)   --->   "%wd1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln643, i32 6, i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:654->benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 787 'partselect' 'wd1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln643, i32 11, i32 14" [benchmarks/chstone/adpcm/src/adpcm.c:653->benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 788 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln656 = zext i5 %wd1" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 789 'zext' 'zext_ln656' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 790 [1/1] (0.00ns)   --->   "%ilb_table_addr = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln656" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 790 'getelementptr' 'ilb_table_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 791 [2/2] (0.73ns)   --->   "%ilb_table_load = load i5 %ilb_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 791 'load' 'ilb_table_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_22 : Operation 792 [1/1] (1.14ns)   --->   "%add_ln313 = add i32 %sext_ln303_1, i32 %trunc_ln2" [benchmarks/chstone/adpcm/src/adpcm.c:313]   --->   Operation 792 'add' 'add_ln313' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 793 [1/1] (1.12ns)   --->   "%icmp_ln668 = icmp_eq  i16 %trunc_ln6, i16 0" [benchmarks/chstone/adpcm/src/adpcm.c:668->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 793 'icmp' 'icmp_ln668' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 794 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 794 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 795 [1/1] (1.18ns)   --->   "%sub_ln672 = sub i40 %shl_ln7, i40 %sext_ln587" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 795 'sub' 'sub_ln672' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 796 [1/1] (0.00ns)   --->   "%wd3_1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 796 'partselect' 'wd3_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 797 [1/1] (0.00ns)   --->   "%shl_ln672_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load_1, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 797 'bitconcatenate' 'shl_ln672_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 798 [1/1] (1.18ns)   --->   "%sub_ln672_1 = sub i40 %shl_ln672_1, i40 %sext_ln589" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 798 'sub' 'sub_ln672_1' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 799 [1/1] (0.00ns)   --->   "%wd3_2 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_1, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 799 'partselect' 'wd3_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 800 [1/1] (0.00ns)   --->   "%br_ln668 = br i1 %icmp_ln668, void %upzero_label11.i, void %for.inc.i44" [benchmarks/chstone/adpcm/src/adpcm.c:668->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 800 'br' 'br_ln668' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 801 [1/1] (2.54ns)   --->   "%mul_ln679 = mul i32 %sext_ln303_1, i32 %sext_ln587_2" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 801 'mul' 'mul_ln679' <Predicate = (!icmp_ln668)> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 802 [1/1] (2.54ns)   --->   "%mul_ln679_1 = mul i32 %sext_ln303_1, i32 %sext_ln589_2" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 802 'mul' 'mul_ln679_1' <Predicate = (!icmp_ln668)> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 803 [1/1] (2.54ns)   --->   "%mul_ln679_2 = mul i32 %sext_ln303_1, i32 %sext_ln589_6" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 803 'mul' 'mul_ln679_2' <Predicate = (!icmp_ln668)> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 804 [1/1] (2.54ns)   --->   "%mul_ln679_3 = mul i32 %sext_ln303_1, i32 %sext_ln589_10" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 804 'mul' 'mul_ln679_3' <Predicate = (!icmp_ln668)> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 805 [1/1] (2.54ns)   --->   "%mul_ln679_4 = mul i32 %sext_ln303_1, i32 %sext_ln589_14" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 805 'mul' 'mul_ln679_4' <Predicate = (!icmp_ln668)> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 806 [1/1] (2.54ns)   --->   "%mul_ln679_5 = mul i32 %sext_ln303_1, i32 %sext_ln589_18" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 806 'mul' 'mul_ln679_5' <Predicate = (!icmp_ln668)> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 807 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %wd3_1, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 807 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_22 : Operation 808 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %wd3_2, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 808 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_22 : Operation 809 [1/1] (0.73ns)   --->   "%store_ln693 = store i16 %trunc_ln6, i16 0" [benchmarks/chstone/adpcm/src/adpcm.c:693->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 809 'store' 'store_ln693' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_22 : Operation 810 [1/1] (1.14ns)   --->   "%add_ln330 = add i31 %sext_ln639, i31 %trunc_ln296" [benchmarks/chstone/adpcm/src/adpcm.c:330]   --->   Operation 810 'add' 'add_ln330' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 811 [1/1] (0.00ns)   --->   "%store_ln334 = store i31 %add_ln330, i31 %rlt1" [benchmarks/chstone/adpcm/src/adpcm.c:334]   --->   Operation 811 'store' 'store_ln334' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 2.89>
ST_23 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln589_4 = sext i32 %delay_bpl_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 812 'sext' 'sext_ln589_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln589_8 = sext i32 %delay_bpl_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 813 'sext' 'sext_ln589_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln589_16 = sext i32 %delay_bpl_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 814 'sext' 'sext_ln589_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 815 [1/2] (0.73ns)   --->   "%ilb_table_load = load i5 %ilb_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 815 'load' 'ilb_table_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_23 : Operation 816 [1/1] (0.80ns)   --->   "%sub_ln656 = sub i4 9, i4 %trunc_ln9" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 816 'sub' 'sub_ln656' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 817 [1/1] (0.00ns)   --->   "%sub_ln656cast = zext i4 %sub_ln656" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 817 'zext' 'sub_ln656cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 818 [1/1] (0.90ns)   --->   "%wd3 = lshr i12 %ilb_table_load, i12 %sub_ln656cast" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 818 'lshr' 'wd3' <Predicate = true> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 819 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3, i3 0" [benchmarks/chstone/adpcm/src/adpcm.c:657->benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 819 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 820 [1/1] (0.00ns)   --->   "%store_ln310 = store i15 %shl_ln6, i15 %detl" [benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 820 'store' 'store_ln310' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 821 [1/1] (0.00ns)   --->   "%shl_ln672_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load_2, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 821 'bitconcatenate' 'shl_ln672_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 822 [1/1] (1.18ns)   --->   "%sub_ln672_2 = sub i40 %shl_ln672_2, i40 %sext_ln589_4" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 822 'sub' 'sub_ln672_2' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 823 [1/1] (0.00ns)   --->   "%wd3_3 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_2, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 823 'partselect' 'wd3_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 824 [1/1] (0.00ns)   --->   "%shl_ln672_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load_3, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 824 'bitconcatenate' 'shl_ln672_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 825 [1/1] (1.18ns)   --->   "%sub_ln672_3 = sub i40 %shl_ln672_3, i40 %sext_ln589_8" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 825 'sub' 'sub_ln672_3' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 826 [1/1] (0.00ns)   --->   "%wd3_4 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_3, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 826 'partselect' 'wd3_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 827 [1/1] (0.00ns)   --->   "%shl_ln672_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load_5, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 827 'bitconcatenate' 'shl_ln672_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 828 [1/1] (1.18ns)   --->   "%sub_ln672_5 = sub i40 %shl_ln672_5, i40 %sext_ln589_16" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 828 'sub' 'sub_ln672_5' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 829 [1/1] (0.00ns)   --->   "%wd3_6 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_5, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 829 'partselect' 'wd3_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node add_ln684)   --->   "%sext_ln679 = sext i32 %mul_ln679" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 830 'sext' 'sext_ln679' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_23 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node add_ln684)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 831 'bitselect' 'tmp_9' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_23 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node add_ln684)   --->   "%select_ln666 = select i1 %tmp_9, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 832 'select' 'select_ln666' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 833 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684 = add i32 %select_ln666, i32 %wd3_1" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 833 'add' 'add_ln684' <Predicate = (!icmp_ln668)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 834 [1/1] (0.73ns)   --->   "%store_ln684 = store i32 %add_ln684, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 834 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_23 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_1)   --->   "%sext_ln679_1 = sext i32 %mul_ln679_1" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 835 'sext' 'sext_ln679_1' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_23 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_1)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_1, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 836 'bitselect' 'tmp_10' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_23 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_1)   --->   "%select_ln666_1 = select i1 %tmp_10, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 837 'select' 'select_ln666_1' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 838 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_1 = add i32 %select_ln666_1, i32 %wd3_2" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 838 'add' 'add_ln684_1' <Predicate = (!icmp_ln668)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 839 [1/1] (0.73ns)   --->   "%store_ln684 = store i32 %add_ln684_1, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 839 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_23 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_2)   --->   "%sext_ln679_2 = sext i32 %mul_ln679_2" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 840 'sext' 'sext_ln679_2' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_23 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_2)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_2, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 841 'bitselect' 'tmp_11' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_23 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_2)   --->   "%select_ln666_2 = select i1 %tmp_11, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 842 'select' 'select_ln666_2' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 843 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_2 = add i32 %select_ln666_2, i32 %wd3_3" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 843 'add' 'add_ln684_2' <Predicate = (!icmp_ln668)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_3)   --->   "%sext_ln679_3 = sext i32 %mul_ln679_3" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 844 'sext' 'sext_ln679_3' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_23 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_3)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_3, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 845 'bitselect' 'tmp_12' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_23 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_3)   --->   "%select_ln666_3 = select i1 %tmp_12, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 846 'select' 'select_ln666_3' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 847 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_3 = add i32 %select_ln666_3, i32 %wd3_4" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 847 'add' 'add_ln684_3' <Predicate = (!icmp_ln668)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_5)   --->   "%sext_ln679_5 = sext i32 %mul_ln679_5" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 848 'sext' 'sext_ln679_5' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_23 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_5)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_5, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 849 'bitselect' 'tmp_14' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_23 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_5)   --->   "%select_ln666_5 = select i1 %tmp_14, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 850 'select' 'select_ln666_5' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 851 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_5 = add i32 %select_ln666_5, i32 %wd3_6" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 851 'add' 'add_ln684_5' <Predicate = (!icmp_ln668)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 852 [1/1] (0.46ns)   --->   "%br_ln688 = br void %upzero.exit" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 852 'br' 'br_ln688' <Predicate = (!icmp_ln668)> <Delay = 0.46>
ST_23 : Operation 853 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %wd3_3, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 853 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_23 : Operation 854 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %wd3_4, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 854 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_23 : Operation 855 [1/1] (0.46ns)   --->   "%br_ln688 = br void %upzero.exit" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 855 'br' 'br_ln688' <Predicate = (icmp_ln668)> <Delay = 0.46>
ST_23 : Operation 856 [1/1] (0.00ns)   --->   "%plt1_load = load i32 %plt1" [benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 856 'load' 'plt1_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 857 [1/1] (0.00ns)   --->   "%plt2_load = load i32 %plt2" [benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 857 'load' 'plt2_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln705 = sext i32 %add_ln313" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 858 'sext' 'sext_ln705' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln705_1 = sext i32 %plt1_load" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 859 'sext' 'sext_ln705_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 860 [2/2] (2.89ns)   --->   "%mul_ln705 = mul i64 %sext_ln705_1, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 860 'mul' 'mul_ln705' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i32 %plt2_load" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 861 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 862 [2/2] (2.89ns)   --->   "%mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 862 'mul' 'mul_ln708' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 863 [1/1] (0.00ns)   --->   "%store_ln335 = store i32 %plt1_load, i32 %plt2" [benchmarks/chstone/adpcm/src/adpcm.c:335]   --->   Operation 863 'store' 'store_ln335' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 864 [1/1] (0.00ns)   --->   "%store_ln336 = store i32 %add_ln313, i32 %plt1" [benchmarks/chstone/adpcm/src/adpcm.c:336]   --->   Operation 864 'store' 'store_ln336' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 2.89>
ST_24 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln589_12 = sext i32 %delay_bpl_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 865 'sext' 'sext_ln589_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 866 [1/1] (0.00ns)   --->   "%shl_ln672_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load_4, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 866 'bitconcatenate' 'shl_ln672_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 867 [1/1] (1.18ns)   --->   "%sub_ln672_4 = sub i40 %shl_ln672_4, i40 %sext_ln589_12" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 867 'sub' 'sub_ln672_4' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 868 [1/1] (0.00ns)   --->   "%wd3_5 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_4, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 868 'partselect' 'wd3_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 869 [1/1] (0.73ns)   --->   "%store_ln684 = store i32 %add_ln684_2, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 869 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_24 : Operation 870 [1/1] (0.73ns)   --->   "%store_ln684 = store i32 %add_ln684_3, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 870 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_24 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_4)   --->   "%sext_ln679_4 = sext i32 %mul_ln679_4" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 871 'sext' 'sext_ln679_4' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_24 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_4)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_4, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 872 'bitselect' 'tmp_13' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_24 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_4)   --->   "%select_ln666_4 = select i1 %tmp_13, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 873 'select' 'select_ln666_4' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 874 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln684_4 = add i32 %select_ln666_4, i32 %wd3_5" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 874 'add' 'add_ln684_4' <Predicate = (!icmp_ln668)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 875 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %wd3_5, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 875 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_24 : Operation 876 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln684_5, void %upzero_label11.i, i32 %wd3_6, void %for.inc.i44"   --->   Operation 876 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 877 [1/2] (2.89ns)   --->   "%mul_ln705 = mul i64 %sext_ln705_1, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 877 'mul' 'mul_ln705' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln705, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 878 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 879 [1/2] (2.89ns)   --->   "%mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 879 'mul' 'mul_ln708' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln708, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 880 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 3.45>
ST_25 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln604 = sext i15 %al2_load" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 881 'sext' 'sext_ln604' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 882 [1/1] (0.73ns)   --->   "%store_ln684 = store i32 %add_ln684_4, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 882 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_25 : Operation 883 [1/1] (0.73ns)   --->   "%store_ln672 = store i32 %storemerge, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 883 'store' 'store_ln672' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_25 : Operation 884 [1/1] (0.00ns)   --->   "%wd2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %al1_load, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:704->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 884 'bitconcatenate' 'wd2' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_25 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln702 = sext i18 %wd2" [benchmarks/chstone/adpcm/src/adpcm.c:702->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 885 'sext' 'sext_ln702' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_25 : Operation 886 [1/1] (1.12ns)   --->   "%sub_ln706 = sub i19 0, i19 %sext_ln702" [benchmarks/chstone/adpcm/src/adpcm.c:706->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 886 'sub' 'sub_ln706' <Predicate = (!tmp_15)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %al1_load, i32 5, i32 15" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 887 'partselect' 'tmp_4' <Predicate = (tmp_15)> <Delay = 0.00>
ST_25 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln707 = sext i11 %tmp_4" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 888 'sext' 'sext_ln707' <Predicate = (tmp_15)> <Delay = 0.00>
ST_25 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln706, i32 7, i32 18" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 889 'partselect' 'tmp_5' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_25 : Operation 890 [1/1] (0.36ns)   --->   "%select_ln705 = select i1 %tmp_15, i12 %sext_ln707, i12 %tmp_5" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 890 'select' 'select_ln705' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i12 %select_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 891 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 892 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %al2_load, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 892 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln716 = sext i22 %shl_ln8" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 893 'sext' 'sext_ln716' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 894 [1/1] (1.12ns)   --->   "%sub_ln716 = sub i23 %sext_ln716, i23 %sext_ln604" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 894 'sub' 'sub_ln716' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln716, i32 7, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 895 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln716_1 = sext i16 %trunc_ln4" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 896 'sext' 'sext_ln716_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 897 [1/1] (0.38ns)   --->   "%select_ln716 = select i1 %tmp_16, i17 130944, i17 128" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 897 'select' 'select_ln716' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln716 = add i17 %sext_ln716_1, i17 %select_ln716" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 898 'add' 'add_ln716' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 899 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%apl2 = add i17 %add_ln716, i17 %sext_ln708_2" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 899 'add' 'apl2' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 900 [1/1] (1.12ns)   --->   "%icmp_ln719 = icmp_sgt  i17 %apl2, i17 12288" [benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 900 'icmp' 'icmp_ln719' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.89>
ST_26 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln602 = sext i16 %al1_load" [benchmarks/chstone/adpcm/src/adpcm.c:602->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 901 'sext' 'sext_ln602' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 902 [1/1] (0.32ns)   --->   "%apl2_1 = select i1 %icmp_ln719, i17 12288, i17 %apl2" [benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 902 'select' 'apl2_1' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i17 %apl2_1" [benchmarks/chstone/adpcm/src/adpcm.c:703->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 903 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 904 [1/1] (1.12ns)   --->   "%icmp_ln721 = icmp_slt  i17 %apl2_1, i17 118784" [benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 904 'icmp' 'icmp_ln721' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 905 [1/1] (0.35ns)   --->   "%apl2_2 = select i1 %icmp_ln721, i15 20480, i15 %trunc_ln703" [benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 905 'select' 'apl2_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 906 [1/1] (0.00ns)   --->   "%store_ln323 = store i15 %apl2_2, i15 %al2" [benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 906 'store' 'store_ln323' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 907 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %al1_load, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 907 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln734 = sext i24 %shl_ln9" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 908 'sext' 'sext_ln734' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 909 [1/1] (1.13ns)   --->   "%sub_ln734 = sub i25 %sext_ln734, i25 %sext_ln602" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 909 'sub' 'sub_ln734' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%trunc_ln5 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln734, i32 8, i32 24" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 910 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%sext_ln735 = sext i17 %trunc_ln5" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 911 'sext' 'sext_ln735' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%select_ln735 = select i1 %tmp_15, i18 261952, i18 192" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 912 'select' 'select_ln735' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 913 [1/1] (1.12ns) (out node of the LUT)   --->   "%apl1 = add i18 %select_ln735, i18 %sext_ln735" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 913 'add' 'apl1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 914 [1/1] (1.08ns)   --->   "%wd3_7 = sub i15 15360, i15 %apl2_2" [benchmarks/chstone/adpcm/src/adpcm.c:744->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 914 'sub' 'wd3_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.90>
ST_27 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln733 = zext i15 %wd3_7" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 915 'zext' 'zext_ln733' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln733_1 = zext i15 %wd3_7" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 916 'zext' 'zext_ln733_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 917 [1/1] (1.12ns)   --->   "%icmp_ln745 = icmp_sgt  i18 %apl1, i18 %zext_ln733" [benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 917 'icmp' 'icmp_ln745' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 918 [1/1] (0.35ns)   --->   "%apl1_1 = select i1 %icmp_ln745, i18 %zext_ln733, i18 %apl1" [benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 918 'select' 'apl1_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 919 [1/1] (0.00ns)   --->   "%trunc_ln733 = trunc i18 %apl1_1" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 919 'trunc' 'trunc_ln733' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 920 [1/1] (1.08ns)   --->   "%apl1_2 = sub i16 0, i16 %zext_ln733_1" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 920 'sub' 'apl1_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln747 = sext i16 %apl1_2" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 921 'sext' 'sext_ln747' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 922 [1/1] (1.12ns)   --->   "%icmp_ln747 = icmp_slt  i18 %apl1_1, i18 %sext_ln747" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 922 'icmp' 'icmp_ln747' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 923 [1/1] (0.29ns)   --->   "%apl1_3 = select i1 %icmp_ln747, i16 %apl1_2, i16 %trunc_ln733" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 923 'select' 'apl1_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 924 [1/1] (0.00ns)   --->   "%store_ln327 = store i16 %apl1_3, i16 %al1" [benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 924 'store' 'store_ln327' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 925 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %add_ln364, i6 %ril_2" [benchmarks/chstone/adpcm/src/adpcm.c:397]   --->   Operation 925 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 926 [1/1] (0.00ns)   --->   "%ret_ln397 = ret i8 %or_ln" [benchmarks/chstone/adpcm/src/adpcm.c:397]   --->   Operation 926 'ret' 'ret_ln397' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.893ns
The critical path consists of the following:
	'load' operation 31 bit ('rlt1', benchmarks/chstone/adpcm/src/adpcm.c:342) on static variable 'rh1' [677]  (0.000 ns)
	'mul' operation 47 bit ('mul_ln600_1', benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:342) [685]  (2.893 ns)

 <State 2>: 3.623ns
The critical path consists of the following:
	'load' operation 32 bit ('delay_bph_load', benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340) on array 'delay_bph' [629]  (0.730 ns)
	'mul' operation 46 bit ('zl', benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340) [635]  (2.893 ns)

 <State 3>: 3.623ns
The critical path consists of the following:
	'load' operation 32 bit ('delay_bph_load_3', benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340) on array 'delay_bph' [650]  (0.730 ns)
	'mul' operation 46 bit ('mul_ln589_7', benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340) [656]  (2.893 ns)

 <State 4>: 3.623ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_load_3', benchmarks/chstone/adpcm/src/adpcm.c:267) on array 'tqmf' [38]  (0.730 ns)
	'mul' operation 41 bit ('mul_ln267', benchmarks/chstone/adpcm/src/adpcm.c:267) [40]  (2.893 ns)

 <State 5>: 3.623ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_load_7', benchmarks/chstone/adpcm/src/adpcm.c:267) on array 'tqmf' [56]  (0.730 ns)
	'mul' operation 44 bit ('mul_ln267_2', benchmarks/chstone/adpcm/src/adpcm.c:267) [58]  (2.893 ns)

 <State 6>: 3.623ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_load_9', benchmarks/chstone/adpcm/src/adpcm.c:267) on array 'tqmf' [62]  (0.730 ns)
	'mul' operation 44 bit ('mul_ln266', benchmarks/chstone/adpcm/src/adpcm.c:266) [64]  (2.893 ns)

 <State 7>: 3.623ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_load_11', benchmarks/chstone/adpcm/src/adpcm.c:267) on array 'tqmf' [68]  (0.730 ns)
	'mul' operation 47 bit ('mul_ln267_4', benchmarks/chstone/adpcm/src/adpcm.c:267) [70]  (2.893 ns)

 <State 8>: 3.623ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_load_13', benchmarks/chstone/adpcm/src/adpcm.c:267) on array 'tqmf' [74]  (0.730 ns)
	'mul' operation 45 bit ('mul_ln267_5', benchmarks/chstone/adpcm/src/adpcm.c:267) [76]  (2.893 ns)

 <State 9>: 3.623ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_load_15', benchmarks/chstone/adpcm/src/adpcm.c:267) on array 'tqmf' [81]  (0.730 ns)
	'mul' operation 43 bit ('mul_ln267_6', benchmarks/chstone/adpcm/src/adpcm.c:267) [83]  (2.893 ns)

 <State 10>: 3.623ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_load_18', benchmarks/chstone/adpcm/src/adpcm.c:266) on array 'tqmf' [92]  (0.730 ns)
	'mul' operation 42 bit ('mul_ln267_7', benchmarks/chstone/adpcm/src/adpcm.c:267) [94]  (2.893 ns)

 <State 11>: 2.893ns
The critical path consists of the following:
	'mul' operation 42 bit ('mul_ln267_7', benchmarks/chstone/adpcm/src/adpcm.c:267) [94]  (2.893 ns)

 <State 12>: 3.126ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_load_23', benchmarks/chstone/adpcm/src/adpcm.c:271) on array 'tqmf' [112]  (0.730 ns)
	'sub' operation 37 bit ('sub_ln271', benchmarks/chstone/adpcm/src/adpcm.c:271) [207]  (1.163 ns)
	'add' operation 44 bit ('add_ln271_6', benchmarks/chstone/adpcm/src/adpcm.c:271) [218]  (1.233 ns)

 <State 13>: 3.606ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_load_6', benchmarks/chstone/adpcm/src/adpcm.c:266) on array 'tqmf' [53]  (0.730 ns)
	'add' operation 40 bit ('add_ln270_4', benchmarks/chstone/adpcm/src/adpcm.c:270) [145]  (0.000 ns)
	'add' operation 40 bit ('add_ln270_5', benchmarks/chstone/adpcm/src/adpcm.c:270) [146]  (0.944 ns)
	'add' operation 45 bit ('add_ln270_8', benchmarks/chstone/adpcm/src/adpcm.c:270) [151]  (0.962 ns)
	'add' operation 47 bit ('xa_2', benchmarks/chstone/adpcm/src/adpcm.c:270) [153]  (0.970 ns)

 <State 14>: 3.554ns
The critical path consists of the following:
	'sub' operation 47 bit ('sub_ln282', benchmarks/chstone/adpcm/src/adpcm.c:282) [224]  (1.270 ns)
	'sub' operation 32 bit ('n', benchmarks/chstone/adpcm/src/adpcm.c:347) [695]  (1.142 ns)
	'sub' operation 32 bit ('m', benchmarks/chstone/adpcm/src/adpcm.c:245->benchmarks/chstone/adpcm/src/adpcm.c:360) [704]  (1.142 ns)

 <State 15>: 3.794ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln620_14', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [353]  (2.504 ns)
	'icmp' operation 1 bit ('icmp_ln621_15', benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299) [356]  (1.142 ns)
	blocking operation 0.148 ns on control path)

 <State 16>: 3.646ns
The critical path consists of the following:
	'mul' operation 29 bit ('mul_ln364', benchmarks/chstone/adpcm/src/adpcm.c:364) [711]  (2.504 ns)
	'add' operation 32 bit ('plt', benchmarks/chstone/adpcm/src/adpcm.c:373) [742]  (1.142 ns)

 <State 17>: 3.610ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln679_6', benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378) [765]  (2.468 ns)
	'select' operation 32 bit ('select_ln666_6', benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:378) [768]  (0.000 ns)
	'add' operation 32 bit ('add_ln684_6', benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378) [769]  (1.142 ns)

 <State 18>: 3.439ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln705_1', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382) [823]  (2.893 ns)
	blocking operation 0.546423 ns on control path)

 <State 19>: 3.453ns
The critical path consists of the following:
	'sub' operation 19 bit ('sub_ln706_1', benchmarks/chstone/adpcm/src/adpcm.c:706->benchmarks/chstone/adpcm/src/adpcm.c:382) [825]  (1.124 ns)
	'select' operation 12 bit ('select_ln705_1', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382) [829]  (0.369 ns)
	'add' operation 17 bit ('apl2', benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:382) [841]  (0.838 ns)
	'icmp' operation 1 bit ('icmp_ln719_1', benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:382) [842]  (1.122 ns)

 <State 20>: 2.895ns
The critical path consists of the following:
	'select' operation 17 bit ('apl2', benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:382) [843]  (0.327 ns)
	'icmp' operation 1 bit ('icmp_ln721_1', benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:382) [845]  (1.122 ns)
	'select' operation 15 bit ('apl2', benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:382) [846]  (0.356 ns)
	'sub' operation 15 bit ('wd3', benchmarks/chstone/adpcm/src/adpcm.c:744->benchmarks/chstone/adpcm/src/adpcm.c:385) [855]  (1.090 ns)

 <State 21>: 3.270ns
The critical path consists of the following:
	'load' operation 16 bit ('qq4_code4_table_load', benchmarks/chstone/adpcm/src/adpcm.c:303) on array 'qq4_code4_table' [467]  (0.730 ns)
	'mul' operation 31 bit ('mul_ln303', benchmarks/chstone/adpcm/src/adpcm.c:303) [469]  (2.540 ns)

 <State 22>: 2.540ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln679', benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319) [523]  (2.540 ns)

 <State 23>: 2.893ns
The critical path consists of the following:
	'load' operation 32 bit ('plt1', benchmarks/chstone/adpcm/src/adpcm.c:323) on static variable 'plt1' [575]  (0.000 ns)
	'mul' operation 64 bit ('mul_ln705', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323) [581]  (2.893 ns)

 <State 24>: 2.893ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln705', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323) [581]  (2.893 ns)

 <State 25>: 3.453ns
The critical path consists of the following:
	'sub' operation 19 bit ('sub_ln706', benchmarks/chstone/adpcm/src/adpcm.c:706->benchmarks/chstone/adpcm/src/adpcm.c:323) [583]  (1.124 ns)
	'select' operation 12 bit ('select_ln705', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323) [587]  (0.369 ns)
	'add' operation 17 bit ('apl2', benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:323) [599]  (0.838 ns)
	'icmp' operation 1 bit ('icmp_ln719', benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:323) [600]  (1.122 ns)

 <State 26>: 2.895ns
The critical path consists of the following:
	'select' operation 17 bit ('apl2', benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:323) [601]  (0.327 ns)
	'icmp' operation 1 bit ('icmp_ln721', benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:323) [603]  (1.122 ns)
	'select' operation 15 bit ('apl2', benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:323) [604]  (0.356 ns)
	'sub' operation 15 bit ('wd3', benchmarks/chstone/adpcm/src/adpcm.c:744->benchmarks/chstone/adpcm/src/adpcm.c:327) [613]  (1.090 ns)

 <State 27>: 2.900ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln745', benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:327) [616]  (1.124 ns)
	'select' operation 18 bit ('apl1', benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:327) [617]  (0.359 ns)
	'icmp' operation 1 bit ('icmp_ln747', benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:327) [621]  (1.124 ns)
	'select' operation 16 bit ('apl1', benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:327) [622]  (0.294 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
