$date
	Mon Sep 19 19:04:01 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module behavioralDecoder $end
$var wire 1 ! address0 $end
$var wire 1 " address1 $end
$var wire 1 # enable $end
$var wire 1 $ out0 $end
$var wire 1 % out1 $end
$var wire 1 & out2 $end
$var wire 1 ' out3 $end
$upscope $end
$scope module testDecoder $end
$var wire 1 ( out0 $end
$var wire 1 ) out1 $end
$var wire 1 * out2 $end
$var wire 1 + out3 $end
$var reg 1 , addr0 $end
$var reg 1 - addr1 $end
$var reg 1 . enable $end
$scope module decoder $end
$var wire 1 / address0 $end
$var wire 1 0 address1 $end
$var wire 1 1 d0 $end
$var wire 1 2 d1 $end
$var wire 1 3 d2 $end
$var wire 1 4 d3 $end
$var wire 1 5 enable $end
$var wire 1 6 nadd0 $end
$var wire 1 7 nadd1 $end
$var wire 1 ( out0 $end
$var wire 1 ) out1 $end
$var wire 1 * out2 $end
$var wire 1 + out3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
z#
z"
z!
$end
#200000
11
17
03
16
02
04
0(
0)
0*
0+
0-
00
0,
0/
0.
05
#1200000
01
06
12
1,
1/
#2200000
07
13
16
02
1-
10
0,
0/
#3200000
03
06
14
1,
1/
#4200000
1(
11
17
16
04
0+
0-
00
0,
0/
1.
15
#5200000
0(
01
1)
06
12
1,
1/
#6200000
1*
0)
07
13
16
02
1-
10
0,
0/
#7200000
0*
03
1+
06
14
1,
1/
#8200000
