# Verilog

Lab 2 Verilog PDF is a Project report of Binary Combinational Array Multiplier Design, Sequential Multiplier Design and Introduction to LCD in Verilog Hardware Language. Consists of 4x4 Binary combination Array Multiplier (Half Adders, Full Adders), 4x4 Sequential multiplier (D-Flip Flops, 2-to-1 Mux, Adder, Product register, Finite State Machine, Top level design.)

Lab 3 PDF is a Project report of VHDL Structural Design and Usage of Logic Analyzer. Consists of LFSR, DFF, Hamming, MUX, FSM.
