Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ed4d92abe9e24e47949938a6bf3d934d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/imports/new/mips_top.sv:18]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'a' [D:/my_project/COS/2/MIPS_IO/MIPS_IO.srcs/sources_1/new/dMemoryDecoder.sv:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_dec
Compiling module xil_defaultlib.ALU_dec
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.ALU_adder
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_5
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.getx
Compiling module xil_defaultlib.digit_led
Compiling module xil_defaultlib.m7seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
