
==============================================================================
XRT Build Version: 2.11.634 (2021.1)
       Build Date: 2021-06-08 22:10:49
          Hash ID: 5ad5998d67080f00bca5bf15b3838cf35e0a7b26
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2021.1) on 2021-06-09-14:19:56
   Version:                2.11.634
   Kernels:                ydma
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          b7f36af8-2555-0178-413b-a87a18dfbff5
   UUID (IINTF):           862c7020a250293e32036f19956669e5
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, DEBUG_DATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u50
   Name:                   gen3x16_xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2708876)
   Created:                Wed Feb 19 10:53:31 2020
   FPGA Device:            xcu50
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au50:1.0
   Board Part:             xilinx.com:au50:part0:1.0
   Platform VBNV:          <not defined>
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x1
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x2
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x3
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        4
   Type:         MEM_DDR4
   Base Address: 0x4
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[14]
   Index:        5
   Type:         MEM_DDR4
   Base Address: 0x5
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[15]
   Index:        6
   Type:         MEM_DDR4
   Base Address: 0x6
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[16]
   Index:        7
   Type:         MEM_DDR4
   Base Address: 0x7
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[17]
   Index:        8
   Type:         MEM_DDR4
   Base Address: 0x8
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[18]
   Index:        9
   Type:         MEM_DDR4
   Base Address: 0x9
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        10
   Type:         MEM_DDR4
   Base Address: 0xa
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        11
   Type:         MEM_DDR4
   Base Address: 0xb
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[20]
   Index:        12
   Type:         MEM_DDR4
   Base Address: 0xc
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        13
   Type:         MEM_DDR4
   Base Address: 0xd
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        14
   Type:         MEM_DDR4
   Base Address: 0xe
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[23]
   Index:        15
   Type:         MEM_DDR4
   Base Address: 0xf
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[24]
   Index:        16
   Type:         MEM_DDR4
   Base Address: 0x10
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[25]
   Index:        17
   Type:         MEM_DDR4
   Base Address: 0x11
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[26]
   Index:        18
   Type:         MEM_DDR4
   Base Address: 0x12
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[27]
   Index:        19
   Type:         MEM_DDR4
   Base Address: 0x13
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[28]
   Index:        20
   Type:         MEM_DDR4
   Base Address: 0x14
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[29]
   Index:        21
   Type:         MEM_DDR4
   Base Address: 0x15
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        22
   Type:         MEM_DDR4
   Base Address: 0x16
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[30]
   Index:        23
   Type:         MEM_DDR4
   Base Address: 0x17
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[31]
   Index:        24
   Type:         MEM_DDR4
   Base Address: 0x18
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        25
   Type:         MEM_DDR4
   Base Address: 0x19
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        26
   Type:         MEM_DDR4
   Base Address: 0x1a
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        27
   Type:         MEM_DDR4
   Base Address: 0x1b
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        28
   Type:         MEM_DDR4
   Base Address: 0x1c
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        29
   Type:         MEM_DDR4
   Base Address: 0x1d
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        30
   Type:         MEM_DDR4
   Base Address: 0x1e
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        31
   Type:         MEM_DDR4
   Base Address: 0x1f
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        32
   Type:         MEM_DDR4
   Base Address: 0x20
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[1]
   Index:        33
   Type:         MEM_DDR4
   Base Address: 0x21
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[2]
   Index:        34
   Type:         MEM_DDR4
   Base Address: 0x22
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[3]
   Index:        35
   Type:         MEM_DDR4
   Base Address: 0x23
   Address Size: 0x100000000000
   Bank Used:    Yes
==============================================================================
Kernel: ydma

Definition
----------
   Signature: ydma (void* input1, void* input2, void* output1, void* output2, unsigned int config_size, unsigned int input_size, unsigned int output_size)

Ports
-----
   Port:          M_AXI_AXIMM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          M_AXI_AXIMM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        ydma_1
   Base Address: 0x0

   Argument:          input1
   Register Offset:   0x10
   Port:              M_AXI_AXIMM1
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          input2
   Register Offset:   0x1C
   Port:              M_AXI_AXIMM2
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          output1
   Register Offset:   0x28
   Port:              M_AXI_AXIMM1
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          output2
   Register Offset:   0x34
   Port:              M_AXI_AXIMM2
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          config_size
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          input_size
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          output_size
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2021.1 - 2021-06-09-14:19:56 (SW BUILD: 3246112)
   Command Line:  v++ --config ../cfg/u50.cfg --connectivity.nk ydma:1:ydma_1 --connectivity.sp ydma_1.input1:HBM[0] --connectivity.sp ydma_1.input2:HBM[1] --connectivity.sp ydma_1.output1:HBM[0] --connectivity.sp ydma_1.output2:HBM[1] --debug --input_files ./ydma.xo --link --optimize 0 --output ydma.xclbin --platform xilinx_u50_gen3x16_xdma_201920_3 --profile.data all:all:all --report_level 0 --save-temps --target sw_emu 
   Options:       --config ../cfg/u50.cfg
                  --connectivity.nk ydma:1:ydma_1
                  --connectivity.sp ydma_1.input1:HBM[0]
                  --connectivity.sp ydma_1.input2:HBM[1]
                  --connectivity.sp ydma_1.output1:HBM[0]
                  --connectivity.sp ydma_1.output2:HBM[1]
                  --debug
                  --input_files ./ydma.xo
                  --link
                  --optimize 0
                  --output ydma.xclbin
                  --platform xilinx_u50_gen3x16_xdma_201920_3
                  --profile.data all:all:all
                  --report_level 0
                  --save-temps
                  --target sw_emu 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
