INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aarusso/systolic_array/systolic_array.srcs/sources_1/new/mac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aarusso/systolic_array/systolic_array.srcs/sim_1/new/nonsynth_clock_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nonsynth_clock_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aarusso/systolic_array/systolic_array.srcs/sim_1/new/nonsynth_reset_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nonsynth_reset_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aarusso/systolic_array/systolic_array.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
