
---------- Begin Simulation Statistics ----------
simSeconds                                   0.001445                       # Number of seconds simulated (Second)
simTicks                                   1444982840                       # Number of ticks simulated (Tick)
finalTick                                  1444982840                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      5.80                       # Real time elapsed on the host (Second)
hostTickRate                                249106153                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     810964                       # Number of bytes of host memory used (Byte)
simInsts                                      1916896                       # Number of instructions simulated (Count)
simOps                                        3412735                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   330456                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     588326                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          2598891                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.355781                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.737582                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3522426                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      127                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        3506499                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     79                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               109797                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            138318                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  25                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             2470236                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.419500                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.227912                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    746336     30.21%     30.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    546634     22.13%     52.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    739632     29.94%     82.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    302522     12.25%     94.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    109113      4.42%     98.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     21644      0.88%     99.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      2782      0.11%     99.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       964      0.04%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       563      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::9                        43      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::10                        1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::11                        2      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::12                        0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                11                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               2470236                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1025     71.48%     71.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     71.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     71.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     71.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     71.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     71.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     71.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     71.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     71.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     71.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     71.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     71.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     71.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      4      0.28%     71.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     71.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      2      0.14%     71.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.14%     72.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     72.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     72.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     72.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    2      0.14%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     72.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     78      5.44%     77.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    75      5.23%     82.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               213     14.85%     97.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               33      2.30%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        33424      0.95%      0.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2379337     67.86%     68.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        71013      2.03%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1616      0.05%     70.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       115816      3.30%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          362      0.01%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1066      0.03%     74.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     74.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          961      0.03%     74.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3159      0.09%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          245      0.01%     74.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     74.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     74.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       110593      3.15%     77.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       110593      3.15%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       213213      6.08%     86.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       104220      2.97%     89.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       234842      6.70%     96.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       126007      3.59%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3506499                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.349229                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                1434                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000409                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8073212                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 2918824                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2761180                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1411535                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   713555                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           702193                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     2768615                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       705894                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                         663104                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                   4734268                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         1.82                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       7.14                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.26                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                     25492                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1192                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          128655                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         448385                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        237070                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        65552                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        55308                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          136      0.05%      0.05% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         24502      8.47%      8.52% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         4084      1.41%      9.93% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        20328      7.03%     16.96% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       226706     78.38%     95.33% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         6033      2.09%     97.42% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.42% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         7461      2.58%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         289250                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          118      0.53%      0.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         1277      5.78%      6.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          370      1.67%      7.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          812      3.67%     11.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        17339     78.45%     90.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         1256      5.68%     95.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     95.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          930      4.21%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         22102                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch           23      0.12%      0.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          307      1.67%      1.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          296      1.61%      3.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        15725     85.44%     88.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          298      1.62%     90.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     90.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1755      9.54%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        18404                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           18      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        23225      8.69%      8.70% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         3714      1.39%     10.09% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect        19516      7.31%     17.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       209364     78.37%     95.77% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond         4777      1.79%     97.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         6531      2.44%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       267145                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           18      0.10%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          233      1.29%      1.39% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          294      1.63%      3.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        15574     86.24%     89.26% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          200      1.11%     90.36% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     90.36% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1740      9.64%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        18059                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch           18      0.12%      0.12% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.12% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.12% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.12% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond        14853     99.88%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total        14871                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          233      7.31%      7.31% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect          294      9.22%     16.53% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          721     22.62%     39.15% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          200      6.27%     45.42% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     45.42% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond         1740     54.58%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total         3188                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        39541     13.67%     13.67% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       198937     68.78%     82.45% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        24502      8.47%     90.92% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        26270      9.08%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       289250                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         8398     46.08%     46.08% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         8542     46.87%     92.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%     92.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect         1283      7.04%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        18223                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            226842                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       190364                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             18404                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            821                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups               289250                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7749                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  220241                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.761421                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1386                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           27789                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              26270                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1519                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          136      0.05%      0.05% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        24502      8.47%      8.52% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         4084      1.41%      9.93% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        20328      7.03%     16.96% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       226706     78.38%     95.33% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         6033      2.09%     97.42% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.42% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         7461      2.58%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       289250                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           56      0.08%      0.08% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        24502     35.51%     35.59% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          340      0.49%     36.08% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        20328     29.46%     65.54% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        16003     23.19%     88.73% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          319      0.46%     89.19% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     89.19% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         7461     10.81%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         69009                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          307      3.96%      3.96% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      3.96% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         7144     92.19%     96.15% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          298      3.85%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         7749                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          307      3.96%      3.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         7144     92.19%     96.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          298      3.85%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         7749                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1444982840                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        27789                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        26270                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1519                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         2051                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        29840                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                25689                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  25684                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               2459                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  23225                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               23225                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          108562                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             102                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             17978                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      2449087                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.393472                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.912680                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1080168     44.10%     44.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          640125     26.14%     70.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          243341      9.94%     80.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          134333      5.49%     85.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          131983      5.39%     91.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          116162      4.74%     95.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           15342      0.63%     96.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           18929      0.77%     97.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           68704      2.81%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      2449087                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          56                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 23230                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        31840      0.93%      0.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2313702     67.80%     68.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        70988      2.08%     70.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1421      0.04%     70.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       113329      3.32%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     74.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          346      0.01%     74.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          832      0.02%     74.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     74.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          854      0.03%     74.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3116      0.09%     74.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     74.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          162      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       110592      3.24%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       110592      3.24%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       195432      5.73%     86.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       102645      3.01%     89.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       231422      6.78%     96.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       125430      3.68%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3412735                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         68704                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              1916896                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                3412735                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        1916896                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          3412735                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.355781                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.737582                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             654929                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             698645                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           3038924                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           426854                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          228075                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        31840      0.93%      0.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      2313702     67.80%     68.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        70988      2.08%     70.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1421      0.04%     70.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       113329      3.32%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           32      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          346      0.01%     74.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          832      0.02%     74.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     74.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          854      0.03%     74.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         3116      0.09%     74.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     74.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          162      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       110592      3.24%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       110592      3.24%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       195432      5.73%     86.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       102645      3.01%     89.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       231422      6.78%     96.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       125430      3.68%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      3412735                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       267145                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       217855                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        49272                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       209364                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        57763                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        23230                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        23225                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data         623817                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            623817                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        623833                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           623833                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        39201                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           39201                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        39215                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          39215                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    978751820                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    978751820                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    978751820                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    978751820                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       663018                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        663018                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       663048                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       663048                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.059125                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.059125                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.059144                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.059144                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 24967.521747                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 24967.521747                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 24958.608186                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 24958.608186                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          940                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           39                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      24.102564                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        15451                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             15451                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        22036                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         22036                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        22036                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        22036                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        17165                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        17165                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        17179                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        17179                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    469598712                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    469598712                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    470730728                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    470730728                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.025889                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.025889                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.025909                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.025909                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 27357.920886                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 27357.920886                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 27401.520927                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 27401.520927                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  16926                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           25                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           25                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       117872                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       117872                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           28                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           28                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.107143                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.107143                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 39290.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 39290.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       345832                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       345832                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.107143                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.107143                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data 115277.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 115277.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           28                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           28                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           28                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           28                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       397937                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          397937                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        36788                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         36788                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    793293016                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    793293016                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       434725                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       434725                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.084624                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.084624                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 21563.907144                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 21563.907144                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        22036                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        22036                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        14752                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        14752                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    286823164                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    286823164                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.033934                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.033934                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 19443.001898                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 19443.001898                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data           16                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total            16                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data           14                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           14                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data           30                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total           30                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.466667                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.466667                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data           14                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           14                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data      1132016                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      1132016                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.466667                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.466667                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 80858.285714                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 80858.285714                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       225880                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         225880                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2413                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2413                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    185458804                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    185458804                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       228293                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       228293                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.010570                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.010570                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 76858.186490                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 76858.186490                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2413                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2413                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    182775548                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    182775548                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.010570                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.010570                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 75746.186490                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 75746.186490                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1444982840                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           252.801366                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               641068                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              17182                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              37.310441                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              185148                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   252.801366                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.987505                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.987505                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           69                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          186                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            1343390                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           1343390                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1444982840                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   318120                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                574298                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1492798                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 66846                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  18174                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               191891                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   622                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3618307                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1135                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1444982840                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1444982840                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts             3481007                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           269053                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          446526                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         229792                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.339420                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        1486221                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       1326329                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         809462                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        575828                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       3616379                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      2162220                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            676318                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      1192952                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             249709                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       2215289                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   37574                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  210                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1477                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    178872                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5689                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            2470236                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.476977                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.864443                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   614831     24.89%     24.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    62328      2.52%     27.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1793077     72.59%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                2                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              2470236                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               2051798                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.789490                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             289250                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.111297                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       234473                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst         177136                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            177136                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        177136                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           177136                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1736                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1736                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1736                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1736                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    137852416                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    137852416                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    137852416                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    137852416                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       178872                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        178872                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       178872                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       178872                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.009705                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.009705                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.009705                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.009705                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 79408.073733                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 79408.073733                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 79408.073733                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 79408.073733                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          210                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               210                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          290                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           290                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          290                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          290                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1446                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1446                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1446                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1446                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    117339908                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    117339908                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    117339908                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    117339908                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.008084                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.008084                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.008084                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.008084                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 81147.930844                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 81147.930844                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 81147.930844                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 81147.930844                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    210                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       177136                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          177136                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1736                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1736                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    137852416                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    137852416                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       178872                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       178872                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.009705                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.009705                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 79408.073733                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 79408.073733                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          290                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          290                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1446                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1446                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    117339908                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    117339908                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.008084                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.008084                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 81147.930844                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 81147.930844                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1444982840                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1032.847134                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               178581                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1445                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             123.585467                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               88960                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1032.847134                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.504320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.504320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1235                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          129                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           35                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          114                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          957                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.603027                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             359189                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            359189                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1444982840                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     18174                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       3033                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   120477                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                3522553                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                31410                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   448385                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  237070                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    59                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   119208                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             29                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           9961                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         8290                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                18251                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  3464098                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 3463373                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   2344857                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   3365475                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.332635                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.696739                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8896                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1444982840                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1444982840                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       11604                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   21531                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   11                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  29                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   8995                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     23                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             426854                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.999595                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            17.007301                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 396991     93.00%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 6397      1.50%     94.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                17852      4.18%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   23      0.01%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   11      0.00%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   23      0.01%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   10      0.00%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   15      0.00%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   16      0.00%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   43      0.01%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 84      0.02%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                135      0.03%     98.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1088      0.25%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3321      0.78%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 76      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                216      0.05%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                257      0.06%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 41      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                153      0.04%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 22      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  4      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  4      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  4      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  2      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               63      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              649                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               426854                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.addedLoadsAndStores            685455                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.dtb.rdAccesses                  446596                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  230044                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       318                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        96                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1444982840                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  179090                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       371                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1444982840                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1444982840                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  18174                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   365612                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  148140                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1673                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1509877                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                426760                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3588003                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                  84051                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 245055                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  83207                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             6563962                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    11737820                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  3739044                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    827527                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               6199854                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   364079                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      66                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  57                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    339214                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                 2120497                       # count of registers freed and written back to integer free list (Count)
system.cpu.rename.fpReturned                   572711                       # count of registers freed and written back to floating point free list (Count)
system.cpu.rob.reads                          5899496                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7063774                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1916896                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3412735                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    40                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       556                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     12                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  13581                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     13593                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    12                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 13581                       # number of overall hits (Count)
system.l2.overallHits::total                    13593                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1434                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 3601                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    5035                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1434                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                3601                       # number of overall misses (Count)
system.l2.overallMisses::total                   5035                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       114772856                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       283151896                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          397924752                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      114772856                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      283151896                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         397924752                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               1446                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              17182                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 18628                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1446                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             17182                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                18628                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.991701                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.209580                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.270292                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.991701                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.209580                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.270292                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80036.859135                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 78631.462372                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    79031.728302                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80036.859135                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 78631.462372                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   79031.728302                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrMisses::cpu.inst             1434                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             3601                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                5035                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1434                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            3601                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               5035                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     98455144                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    242133236                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      340588380                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     98455144                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    242133236                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     340588380                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.991701                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.209580                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.270292                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.991701                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.209580                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.270292                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 68657.701534                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 67240.554290                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 67644.166832                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 68657.701534                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 67240.554290                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 67644.166832                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst              12                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 12                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1434                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1434                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    114772856                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    114772856                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1446                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1446                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.991701                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.991701                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80036.859135                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80036.859135                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1434                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1434                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     98455144                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     98455144                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.991701                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.991701                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 68657.701534                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 68657.701534                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                128                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   128                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             2288                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                2288                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    177225556                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      177225556                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2416                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2416                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.947020                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.947020                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 77458.722028                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 77458.722028                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         2288                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            2288                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    151158392                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    151158392                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.947020                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.947020                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 66065.730769                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 66065.730769                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          13453                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             13453                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         1313                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            1313                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    105926340                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    105926340                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        14766                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         14766                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.088920                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.088920                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 80675.049505                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 80675.049505                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         1313                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         1313                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     90974844                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     90974844                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.088920                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.088920                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 69287.771516                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 69287.771516                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          210                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              210                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          210                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          210                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        15451                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            15451                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        15451                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        15451                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1444982840                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  3693.746868                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        35763                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       5034                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       7.104291                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst      1123.781736                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      2569.965132                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.034295                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.078429                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.112724                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           5034                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  130                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   38                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1022                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3844                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.153625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     291146                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    291146                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1444982840                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu.inst::samples      1434.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      3601.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000579788                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               10408                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        5035                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      5035                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  5035                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    4202                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     746                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      77                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  322240                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              223006108.50160685                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    1444968940                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     286984.89                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        91776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       230464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 63513557.019126959145                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 159492551.482479900122                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1434                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         3601                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     37527926                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     89165734                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     26170.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     24761.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        91712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       230464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         322176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        91712                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        91712                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1433                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         3601                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            5034                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       63469266                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      159492551                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         222961817                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     63469266                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      63469266                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      63469266                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     159492551                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        222961817                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 5035                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          297                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          314                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          284                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          246                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          350                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          348                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          294                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          365                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          393                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          266                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          236                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                32287410                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              25175000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          126693660                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 6412.59                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           25162.59                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                4230                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            84.01                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          797                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   401.345044                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   243.029254                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   367.101971                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          215     26.98%     26.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          182     22.84%     49.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           80     10.04%     59.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           63      7.90%     67.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           35      4.39%     72.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           23      2.89%     75.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           33      4.14%     79.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           15      1.88%     81.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          151     18.95%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          797                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            322240                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten              0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              223.006109                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.74                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               84.01                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1444982840                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         2963100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         1552155                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       16386300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 113708400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    201395250                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    385277760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     721282965                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   499.163689                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    999349060                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     48100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    397533780                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         2784600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1472460                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       19563600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 113708400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    190266000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    394649760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     722444820                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   499.967750                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1024153908                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     48100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    372728932                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1444982840                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2746                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2288                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2288                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2747                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        10069                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        10069                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   10069                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       322176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       322176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   322176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               5035                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     5035    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 5035                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1444982840                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             7378772                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           26681896                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           5035                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              16211                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        15451                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          210                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             1475                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2416                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2416                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1446                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         14766                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3101                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        51290                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  54391                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       105920                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2088512                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 2194432                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               0                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             18628                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   18628    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               18628                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1444982840                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           37299816                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2411370                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          28659576                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         35764                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        17136                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
