<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>【Verilog学习】-12-verification | Xuanyao's Blog</title><meta name="author" content="Xuanyao Peng"><meta name="copyright" content="Xuanyao Peng"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="Bugs mux2QuestionThis 8-bit wide 2-to-1 multiplexer doesn’t work. Fix the bug(s). Module Declaration12345module top_module (    input sel,    input [7:0] a,    input [7:0] b,    output [7:0] out  );">
<meta property="og:type" content="article">
<meta property="og:title" content="【Verilog学习】-12-verification">
<meta property="og:url" content="https://pengxuanyao.github.io/2022/08/28/%E3%80%90Verilog%E5%AD%A6%E4%B9%A0%E3%80%91-12-verification/index.html">
<meta property="og:site_name" content="Xuanyao&#39;s Blog">
<meta property="og:description" content="Bugs mux2QuestionThis 8-bit wide 2-to-1 multiplexer doesn’t work. Fix the bug(s). Module Declaration12345module top_module (    input sel,    input [7:0] a,    input [7:0] b,    output [7:0] out  );">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://s2.loli.net/2023/01/10/K5ZwIitHl2xDTVq.jpg">
<meta property="article:published_time" content="2022-08-28T03:43:00.000Z">
<meta property="article:modified_time" content="2023-01-11T04:16:35.870Z">
<meta property="article:author" content="Xuanyao Peng">
<meta property="article:tag" content="verilog">
<meta property="article:tag" content="rtl verification">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://s2.loli.net/2023/01/10/K5ZwIitHl2xDTVq.jpg"><link rel="shortcut icon" href="https://s2.loli.net/2023/01/10/ARwIOr2ym4q5kxY.png"><link rel="canonical" href="https://pengxuanyao.github.io/2022/08/28/%E3%80%90Verilog%E5%AD%A6%E4%B9%A0%E3%80%91-12-verification/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '【Verilog学习】-12-verification',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-01-11 12:16:35'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.3.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="https://s2.loli.net/2023/01/11/uxgHFMtiBm1kKcf.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">105</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">72</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">5</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://api.ixiaowai.cn/gqapi/gqapi.php/')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">Xuanyao's Blog</a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">【Verilog学习】-12-verification</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2022-08-28T03:43:00.000Z" title="发表于 2022-08-28 11:43:00">2022-08-28</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-01-11T04:16:35.870Z" title="更新于 2023-01-11 12:16:35">2023-01-11</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E5%AD%A6%E4%B9%A0/">学习</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="【Verilog学习】-12-verification"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h2 id="Bugs-mux2"><a href="#Bugs-mux2" class="headerlink" title="Bugs mux2"></a>Bugs mux2</h2><h3 id="Question"><a href="#Question" class="headerlink" title="Question"></a>Question</h3><p>This 8-bit wide 2-to-1 multiplexer doesn’t work. Fix the bug(s).</p>
<h3 id="Module-Declaration"><a href="#Module-Declaration" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> sel,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out  );</span><br></pre></td></tr></table></figure>

<h3 id="Solution"><a href="#Solution" class="headerlink" title="Solution"></a>Solution</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/**</span></span><br><span class="line"><span class="comment">module top_module (</span></span><br><span class="line"><span class="comment">    input sel,</span></span><br><span class="line"><span class="comment">    input [7:0] a,</span></span><br><span class="line"><span class="comment">    input [7:0] b,</span></span><br><span class="line"><span class="comment">    output out  );</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">    assign out = (~sel &amp; a) | (sel &amp; b);</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">endmodule</span></span><br><span class="line"><span class="comment">**/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> sel,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out  );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> out = sel ? a : b;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Referrence"><a href="#Referrence" class="headerlink" title="Referrence"></a>Referrence</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">	<span class="keyword">input</span> sel,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] out</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">	<span class="comment">// 1. A mux coded as (~sel &amp; a) | (sel &amp; b) does not work for vectors.</span></span><br><span class="line">	<span class="comment">// This is because these are bitwise operators, and sel is only a 1 bit wide quantity,</span></span><br><span class="line">	<span class="comment">// which leaves the upper bits of a and b zeroed. It is possible to code it using</span></span><br><span class="line">	<span class="comment">// the replication operator, but this is somewhat difficult to read:</span></span><br><span class="line">	<span class="comment">//   ( &#123;8&#123;~sel&#125;&#125; &amp; a ) | ( &#123;8&#123;sel&#125;&#125; &amp; b )</span></span><br><span class="line">	</span><br><span class="line">	<span class="comment">// 2. The simulation waveform shows that when sel = 1, a should be selected. This</span></span><br><span class="line">	<span class="comment">// is flipped in the suggested code.</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> out = sel ? a : b;</span><br><span class="line">	</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Bugs-nand3"><a href="#Bugs-nand3" class="headerlink" title="Bugs nand3"></a>Bugs nand3</h2><h3 id="Question-1"><a href="#Question-1" class="headerlink" title="Question"></a>Question</h3><p>This three-input NAND gate doesn’t work. Fix the bug(s).</p>
<p>You must use the provided 5-input AND gate:</p>
<pre><code>module andgate ( output out, input a, input b, input c, input d, input e );
</code></pre>
<h3 id="Module-Declaration-1"><a href="#Module-Declaration-1" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> a, <span class="keyword">input</span> b, <span class="keyword">input</span> c, <span class="keyword">output</span> out);</span><br></pre></td></tr></table></figure>

<h3 id="Solution-1"><a href="#Solution-1" class="headerlink" title="Solution"></a>Solution</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/**</span></span><br><span class="line"><span class="comment">module top_module (input a, input b, input c, output out);//</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">    andgate inst1 ( a, b, c, out );</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">endmodule</span></span><br><span class="line"><span class="comment">**/</span></span><br><span class="line"></span><br><span class="line"><span class="comment">/** bug exists</span></span><br><span class="line"><span class="comment">module top_module (input a, input b, input c, output out);//</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">    andgate inst1 ( .a(a), .b(b), .c(c), .out(out) );</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">endmodule</span></span><br><span class="line"><span class="comment">**/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> a, <span class="keyword">input</span> b, <span class="keyword">input</span> c, <span class="keyword">output</span> out);<span class="comment">//</span></span><br><span class="line">    <span class="keyword">wire</span> out_n;</span><br><span class="line">    andgate inst1 ( <span class="variable">.a</span>(a), <span class="variable">.b</span>(b), <span class="variable">.c</span>(c), <span class="variable">.d</span>(<span class="number">1&#x27;b1</span>), <span class="variable">.e</span>(<span class="number">1&#x27;b1</span>), <span class="variable">.out</span>(out_n) );</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> out = ~out_n;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Bugs-mux4"><a href="#Bugs-mux4" class="headerlink" title="Bugs mux4"></a>Bugs mux4</h2><p>This 4-to-1 multiplexer doesn’t work. Fix the bug(s).</p>
<p>You are provided with a bug-free 2-to-1 multiplexer:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mux2 (</span><br><span class="line">    <span class="keyword">input</span> sel,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out</span><br><span class="line">);</span><br></pre></td></tr></table></figure>
<h3 id="Module-Declaration-2"><a href="#Module-Declaration-2" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] sel,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] c,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] d,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out  );</span><br></pre></td></tr></table></figure>

<h3 id="Solution-2"><a href="#Solution-2" class="headerlink" title="Solution"></a>Solution</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/**</span></span><br><span class="line"><span class="comment">module top_module (</span></span><br><span class="line"><span class="comment">    input [1:0] sel,</span></span><br><span class="line"><span class="comment">    input [7:0] a,</span></span><br><span class="line"><span class="comment">    input [7:0] b,</span></span><br><span class="line"><span class="comment">    input [7:0] c,</span></span><br><span class="line"><span class="comment">    input [7:0] d,</span></span><br><span class="line"><span class="comment">    output [7:0] out  ); //</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">    wire mux0, mux1;</span></span><br><span class="line"><span class="comment">    mux2 mux0 ( sel[0],    a,    b, mux0 );</span></span><br><span class="line"><span class="comment">    mux2 mux1 ( sel[1],    c,    d, mux1 );</span></span><br><span class="line"><span class="comment">    mux2 mux2 ( sel[1], mux0, mux1,  out );</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">endmodule</span></span><br><span class="line"><span class="comment">**/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] sel,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] c,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] d,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out  ); <span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] mux_0, mux_1;</span><br><span class="line">    mux2 mux0 ( sel[<span class="number">0</span>],    a,    b, mux_0 );</span><br><span class="line">    mux2 mux1 ( sel[<span class="number">0</span>],    c,    d, mux_1 );</span><br><span class="line">    mux2 mux2 ( sel[<span class="number">1</span>], mux_0, mux_1,  out );</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h2 id="Bugs-addsubz"><a href="#Bugs-addsubz" class="headerlink" title="Bugs addsubz"></a>Bugs addsubz</h2><h3 id="Question-2"><a href="#Question-2" class="headerlink" title="Question"></a>Question</h3><p>The following adder-subtractor with zero flag doesn’t work. Fix the bug(s).</p>
<h3 id="Module-Declaration-3"><a href="#Module-Declaration-3" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// synthesis verilog_input_version verilog_2001</span></span><br><span class="line"><span class="keyword">module</span> top_module ( </span><br><span class="line">    <span class="keyword">input</span> do_sub,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] out,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> result_is_zero</span><br><span class="line">);</span><br></pre></td></tr></table></figure>

<h3 id="Solution-3"><a href="#Solution-3" class="headerlink" title="Solution"></a>Solution</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/**</span></span><br><span class="line"><span class="comment">// synthesis verilog_input_version verilog_2001</span></span><br><span class="line"><span class="comment">module top_module ( </span></span><br><span class="line"><span class="comment">    input do_sub,</span></span><br><span class="line"><span class="comment">    input [7:0] a,</span></span><br><span class="line"><span class="comment">    input [7:0] b,</span></span><br><span class="line"><span class="comment">    output reg [7:0] out,</span></span><br><span class="line"><span class="comment">    output reg result_is_zero</span></span><br><span class="line"><span class="comment">);//</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">    always @(*) begin</span></span><br><span class="line"><span class="comment">        case (do_sub)</span></span><br><span class="line"><span class="comment">          0: out = a+b;</span></span><br><span class="line"><span class="comment">          1: out = a-b;</span></span><br><span class="line"><span class="comment">        endcase</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">        if (~out)</span></span><br><span class="line"><span class="comment">            result_is_zero = 1;</span></span><br><span class="line"><span class="comment">    end</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">endmodule</span></span><br><span class="line"><span class="comment">**/</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// synthesis verilog_input_version verilog_2001</span></span><br><span class="line"><span class="comment">// synthesis verilog_input_version verilog_2001</span></span><br><span class="line"><span class="keyword">module</span> top_module ( </span><br><span class="line">    <span class="keyword">input</span> do_sub,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] out,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> result_is_zero</span><br><span class="line">);<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (do_sub)</span><br><span class="line">          <span class="number">0</span>: out = a+b;</span><br><span class="line">          <span class="number">1</span>: out = a-b;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line"></span><br><span class="line">        <span class="keyword">if</span> (!out)</span><br><span class="line">            result_is_zero = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            result_is_zero = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Bugs-case"><a href="#Bugs-case" class="headerlink" title="Bugs case"></a>Bugs case</h2><h3 id="Question-3"><a href="#Question-3" class="headerlink" title="Question"></a>Question</h3><p>This combinational circuit is supposed to recognize 8-bit keyboard scancodes for keys 0 through 9. It should indicate whether one of the 10 cases were recognized (valid), and if so, which key was detected. Fix the bug(s).</p>
<h3 id="Module-Declaration-4"><a href="#Module-Declaration-4" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] code,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] out,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> valid=<span class="number">1</span> );</span><br></pre></td></tr></table></figure>

<h3 id="Solution-4"><a href="#Solution-4" class="headerlink" title="Solution"></a>Solution</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] code,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] out,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> valid=<span class="number">1</span> );<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">     <span class="keyword">always</span> @(*)</span><br><span class="line">        <span class="keyword">case</span> (code)</span><br><span class="line">            <span class="number">8&#x27;h45</span>: out = <span class="number">0</span>;</span><br><span class="line">            <span class="number">8&#x27;h16</span>: out = <span class="number">1</span>;</span><br><span class="line">            <span class="number">8&#x27;h1e</span>: out = <span class="number">2</span>;</span><br><span class="line">            <span class="number">8&#x27;d26</span>: out = <span class="number">3</span>;</span><br><span class="line">            <span class="number">8&#x27;h25</span>: out = <span class="number">4</span>;</span><br><span class="line">            <span class="number">8&#x27;h2e</span>: out = <span class="number">5</span>;</span><br><span class="line">            <span class="number">8&#x27;h36</span>: out = <span class="number">6</span>;</span><br><span class="line">            <span class="number">8&#x27;h3d</span>: out = <span class="number">7</span>;</span><br><span class="line">            <span class="number">8&#x27;h3e</span>: out = <span class="number">8</span>;</span><br><span class="line">            <span class="number">6&#x27;h46</span>: out = <span class="number">9</span>;</span><br><span class="line">            <span class="keyword">default</span>: valid = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Bugs-case-1"><a href="#Bugs-case-1" class="headerlink" title="Bugs case"></a>Bugs case</h2><h3 id="Quesiton"><a href="#Quesiton" class="headerlink" title="Quesiton"></a>Quesiton</h3><p>This combinational circuit is supposed to recognize 8-bit keyboard scancodes for keys 0 through 9. It should indicate whether one of the 10 cases were recognized (valid), and if so, which key was detected. Fix the bug(s).</p>
<h3 id="Module-Declaration-5"><a href="#Module-Declaration-5" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] code,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] out,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> valid=<span class="number">1</span> );</span><br></pre></td></tr></table></figure>

<h3 id="Solution-5"><a href="#Solution-5" class="headerlink" title="Solution"></a>Solution</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] code,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] out,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> valid=<span class="number">1</span> );<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (code)</span><br><span class="line">            <span class="number">8&#x27;h45</span>: out = <span class="number">0</span>;</span><br><span class="line">            <span class="number">8&#x27;h16</span>: out = <span class="number">1</span>;</span><br><span class="line">            <span class="number">8&#x27;h1e</span>: out = <span class="number">2</span>;</span><br><span class="line">            <span class="number">8&#x27;h26</span>: out = <span class="number">3</span>;</span><br><span class="line">            <span class="number">8&#x27;h25</span>: out = <span class="number">4</span>;</span><br><span class="line">            <span class="number">8&#x27;h2e</span>: out = <span class="number">5</span>;</span><br><span class="line">            <span class="number">8&#x27;h36</span>: out = <span class="number">6</span>;</span><br><span class="line">            <span class="number">8&#x27;h3d</span>: out = <span class="number">7</span>;</span><br><span class="line">            <span class="number">8&#x27;h3e</span>: out = <span class="number">8</span>;</span><br><span class="line">            <span class="number">8&#x27;h46</span>: out = <span class="number">9</span>;</span><br><span class="line">            <span class="keyword">default</span>: out = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    	</span><br><span class="line">        <span class="keyword">case</span> (code)</span><br><span class="line">			<span class="number">8&#x27;h45</span>: valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="number">8&#x27;h16</span>: valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="number">8&#x27;h1e</span>: valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="number">8&#x27;h26</span>: valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="number">8&#x27;h25</span>: valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="number">8&#x27;h2e</span>: valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="number">8&#x27;h36</span>: valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="number">8&#x27;h3d</span>: valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="number">8&#x27;h3e</span>: valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="number">8&#x27;h46</span>: valid = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">default</span>: valid = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Referrence-1"><a href="#Referrence-1" class="headerlink" title="Referrence"></a>Referrence</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] code,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] out,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> valid</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">	<span class="comment">// A combinational always block.</span></span><br><span class="line">	<span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">		out = <span class="number">0</span>;		<span class="comment">// To avoid latches, give the outputs a default assignment</span></span><br><span class="line">		valid = <span class="number">1</span>;		<span class="comment">//   then override them in the case statement. This is less</span></span><br><span class="line">						<span class="comment">//   code than assigning a value to every variable for every case.</span></span><br><span class="line">		<span class="keyword">case</span> (code)</span><br><span class="line">			<span class="number">8&#x27;h45</span>: out = <span class="number">0</span>;</span><br><span class="line">			<span class="number">8&#x27;h16</span>: out = <span class="number">1</span>;</span><br><span class="line">			<span class="number">8&#x27;h1e</span>: out = <span class="number">2</span>;</span><br><span class="line">			<span class="number">8&#x27;h26</span>: out = <span class="number">3</span>;		<span class="comment">// 8&#x27;d26 is 8&#x27;h1a</span></span><br><span class="line">			<span class="number">8&#x27;h25</span>: out = <span class="number">4</span>;</span><br><span class="line">			<span class="number">8&#x27;h2e</span>: out = <span class="number">5</span>;</span><br><span class="line">			<span class="number">8&#x27;h36</span>: out = <span class="number">6</span>;</span><br><span class="line">			<span class="number">8&#x27;h3d</span>: out = <span class="number">7</span>;</span><br><span class="line">			<span class="number">8&#x27;h3e</span>: out = <span class="number">8</span>;</span><br><span class="line">			<span class="number">8&#x27;h46</span>: out = <span class="number">9</span>;</span><br><span class="line">			<span class="keyword">default</span>: valid = <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h3 id="Solution-6"><a href="#Solution-6" class="headerlink" title="Solution"></a>Solution</h3><p>这里参考答案里面描述的更加简洁，阻塞赋值在逻辑上相当于是按顺序依次往下赋值。因此，首先是相当于给out和valid了一个默认值，然后再在case模块中进行了分别的赋值。</p>
<h2 id="Sim-x2F-circuit1"><a href="#Sim-x2F-circuit1" class="headerlink" title="Sim&#x2F;circuit1"></a>Sim&#x2F;circuit1</h2><h3 id="Question-4"><a href="#Question-4" class="headerlink" title="Question"></a>Question</h3><p>This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.</p>
<p><img src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829100802.png" alt="wf"></p>
<h3 id="Module-Declaration-6"><a href="#Module-Declaration-6" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">output</span> q );</span><br></pre></td></tr></table></figure>

<h3 id="Solution-7"><a href="#Solution-7" class="headerlink" title="Solution"></a>Solution</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/**</span></span><br><span class="line"><span class="comment">module top_module (</span></span><br><span class="line"><span class="comment">    input a,</span></span><br><span class="line"><span class="comment">    input b,</span></span><br><span class="line"><span class="comment">    output q );//</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">    assign q = 0; // Fix me</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">endmodule</span></span><br><span class="line"><span class="comment">**/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">output</span> q );<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> q = a &amp; b; <span class="comment">// Fix me</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Sim-x2F-circuit2"><a href="#Sim-x2F-circuit2" class="headerlink" title="Sim&#x2F;circuit2"></a>Sim&#x2F;circuit2</h2><h3 id="Question-5"><a href="#Question-5" class="headerlink" title="Question"></a>Question</h3><p>This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.</p>
<p><img src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829101130.png" alt="wf"></p>
<h3 id="Module-Declaration-7"><a href="#Module-Declaration-7" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">input</span> c,</span><br><span class="line">    <span class="keyword">input</span> d,</span><br><span class="line">    <span class="keyword">output</span> q );</span><br></pre></td></tr></table></figure>

<h3 id="Solution-8"><a href="#Solution-8" class="headerlink" title="Solution"></a>Solution</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/**</span></span><br><span class="line"><span class="comment">module top_module (</span></span><br><span class="line"><span class="comment">    input a,</span></span><br><span class="line"><span class="comment">    input b,</span></span><br><span class="line"><span class="comment">    input c,</span></span><br><span class="line"><span class="comment">    input d,</span></span><br><span class="line"><span class="comment">    output q );//</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">    assign q = 0; // Fix me</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">endmodule</span></span><br><span class="line"><span class="comment">**/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">input</span> c,</span><br><span class="line">    <span class="keyword">input</span> d,</span><br><span class="line">    <span class="keyword">output</span> q );<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> q = ~ (a ^ b ^ c ^ d); <span class="comment">// Fix me</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Sim-x2F-circuit3"><a href="#Sim-x2F-circuit3" class="headerlink" title="Sim&#x2F;circuit3"></a>Sim&#x2F;circuit3</h2><h3 id="Question-6"><a href="#Question-6" class="headerlink" title="Question"></a>Question</h3><p>This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.</p>
<p><img src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829101424.png" alt="wf"></p>
<h3 id="Module-Declaration-8"><a href="#Module-Declaration-8" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">input</span> c,</span><br><span class="line">    <span class="keyword">input</span> d,</span><br><span class="line">    <span class="keyword">output</span> q );</span><br></pre></td></tr></table></figure>

<h3 id="Solution-9"><a href="#Solution-9" class="headerlink" title="Solution"></a>Solution</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/**</span></span><br><span class="line"><span class="comment">module top_module (</span></span><br><span class="line"><span class="comment">    input a,</span></span><br><span class="line"><span class="comment">    input b,</span></span><br><span class="line"><span class="comment">    input c,</span></span><br><span class="line"><span class="comment">    input d,</span></span><br><span class="line"><span class="comment">    output q );//</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">    assign q = 0; // Fix me</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">endmodule </span></span><br><span class="line"><span class="comment">**/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">input</span> c,</span><br><span class="line">    <span class="keyword">input</span> d,</span><br><span class="line">    <span class="keyword">output</span> q );<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> q = (a | b) &amp; (c | d); <span class="comment">// Fix me, 画卡诺图得到</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span> </span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h2 id="Sim-x2F-circuit4"><a href="#Sim-x2F-circuit4" class="headerlink" title="Sim&#x2F;circuit4"></a>Sim&#x2F;circuit4</h2><h3 id="Question-7"><a href="#Question-7" class="headerlink" title="Question"></a>Question</h3><p>This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.</p>
<p><img src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829102619.png" alt="wf"></p>
<h3 id="Module-Declaration-9"><a href="#Module-Declaration-9" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">input</span> c,</span><br><span class="line">    <span class="keyword">input</span> d,</span><br><span class="line">    <span class="keyword">output</span> q );</span><br></pre></td></tr></table></figure>

<h3 id="Solution-10"><a href="#Solution-10" class="headerlink" title="Solution"></a>Solution</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">input</span> c,</span><br><span class="line">    <span class="keyword">input</span> d,</span><br><span class="line">    <span class="keyword">output</span> q );<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> q = b | c; <span class="comment">// Fix me, 画卡诺图得到</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Sim-x2F-circuit5"><a href="#Sim-x2F-circuit5" class="headerlink" title="Sim&#x2F;circuit5"></a>Sim&#x2F;circuit5</h2><h3 id="Question-8"><a href="#Question-8" class="headerlink" title="Question"></a>Question</h3><p>This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.</p>
<h4 id="Simulation-1"><a href="#Simulation-1" class="headerlink" title="Simulation 1"></a>Simulation 1</h4><p><img src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829103328.png" alt="wf1"></p>
<h4 id="Simulation-2"><a href="#Simulation-2" class="headerlink" title="Simulation 2"></a>Simulation 2</h4><p><img src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829103352.png" alt="wf2"></p>
<h3 id="Module-Declaration-10"><a href="#Module-Declaration-10" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] c,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] d,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] e,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] q );</span><br></pre></td></tr></table></figure>

<h3 id="Solution-11"><a href="#Solution-11" class="headerlink" title="Solution"></a>Solution</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] c,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] d,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] e,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] q );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        q = <span class="number">4&#x27;hf</span>;</span><br><span class="line">        <span class="keyword">case</span> (c) </span><br><span class="line">            <span class="number">4&#x27;d0</span>: q = b;</span><br><span class="line">            <span class="number">4&#x27;d1</span>: q = e;</span><br><span class="line">            <span class="number">4&#x27;d2</span>: q = a;</span><br><span class="line">            <span class="number">4&#x27;d3</span>: q = d;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Sim-x2F-circuit6"><a href="#Sim-x2F-circuit6" class="headerlink" title="Sim&#x2F;circuit6"></a>Sim&#x2F;circuit6</h2><h3 id="Solution-12"><a href="#Solution-12" class="headerlink" title="Solution"></a>Solution</h3><p>This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.</p>
<p><img src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829103804.png" alt="wf"></p>
<h3 id="Module-Declaration-11"><a href="#Module-Declaration-11" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">15</span>:<span class="number">0</span>] q );</span><br></pre></td></tr></table></figure>

<h3 id="Solution-13"><a href="#Solution-13" class="headerlink" title="Solution"></a>Solution</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">15</span>:<span class="number">0</span>] q ); </span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (a)</span><br><span class="line">            <span class="number">3&#x27;d0</span>: q = <span class="number">16&#x27;h1232</span>;</span><br><span class="line">            <span class="number">3&#x27;d1</span>: q = <span class="number">16&#x27;haee0</span>;</span><br><span class="line">            <span class="number">3&#x27;d2</span>: q = <span class="number">16&#x27;h27d4</span>;</span><br><span class="line">            <span class="number">3&#x27;d3</span>: q = <span class="number">16&#x27;h5a0e</span>;</span><br><span class="line">            <span class="number">3&#x27;d4</span>: q = <span class="number">16&#x27;h2066</span>;</span><br><span class="line">            <span class="number">3&#x27;d5</span>: q = <span class="number">16&#x27;h64ce</span>;</span><br><span class="line">            <span class="number">3&#x27;d6</span>: q = <span class="number">16&#x27;hc526</span>;</span><br><span class="line">            <span class="number">3&#x27;d7</span>: q = <span class="number">16&#x27;h2f19</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Sim-x2F-circuit7"><a href="#Sim-x2F-circuit7" class="headerlink" title="Sim&#x2F;circuit7"></a>Sim&#x2F;circuit7</h2><h3 id="Question-9"><a href="#Question-9" class="headerlink" title="Question"></a>Question</h3><p>This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.</p>
<p><img src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829104236.png" alt="wf"></p>
<h3 id="Module-Declaration-12"><a href="#Module-Declaration-12" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">output</span> q );</span><br></pre></td></tr></table></figure>

<h3 id="Solution-14"><a href="#Solution-14" class="headerlink" title="Solution"></a>Solution</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">output</span> q );</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        q &lt;= ~a;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Sim-x2F-circuit8"><a href="#Sim-x2F-circuit8" class="headerlink" title="Sim&#x2F;circuit8"></a>Sim&#x2F;circuit8</h2><h3 id="Question-10"><a href="#Question-10" class="headerlink" title="Question"></a>Question</h3><p>This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.</p>
<p><img src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829104511.png" alt="wf"></p>
<h3 id="Module-Declaration-13"><a href="#Module-Declaration-13" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clock,</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">output</span> p,</span><br><span class="line">    <span class="keyword">output</span> q );</span><br></pre></td></tr></table></figure>

<h3 id="Solution-15"><a href="#Solution-15" class="headerlink" title="Solution"></a>Solution</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clock,</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">output</span> p,</span><br><span class="line">    <span class="keyword">output</span> q);</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (clock)</span><br><span class="line">            p = a;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            p = p;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">negedge</span> clock) <span class="keyword">begin</span></span><br><span class="line">        q &lt;= a;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Sim-x2F-circuit9"><a href="#Sim-x2F-circuit9" class="headerlink" title="Sim&#x2F;circuit9"></a>Sim&#x2F;circuit9</h2><h3 id="Question-11"><a href="#Question-11" class="headerlink" title="Question"></a>Question</h3><p>This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.</p>
<p><img src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829105631.png" alt="wf"></p>
<h3 id="Module-Declaration-14"><a href="#Module-Declaration-14" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] q );</span><br></pre></td></tr></table></figure>

<h3 id="Solution-16"><a href="#Solution-16" class="headerlink" title="Solution"></a>Solution</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] q );</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (a) </span><br><span class="line">            q &lt;= <span class="number">4&#x27;d4</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (q &gt; <span class="number">4&#x27;d5</span>)</span><br><span class="line">                q &lt;= <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">else</span> </span><br><span class="line">                q &lt;= q + <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Sim-x2F-circuit10"><a href="#Sim-x2F-circuit10" class="headerlink" title="Sim&#x2F;circuit10"></a>Sim&#x2F;circuit10</h2><h3 id="Question-12"><a href="#Question-12" class="headerlink" title="Question"></a>Question</h3><p>This is a sequential circuit. The circuit consists of combinational logic and one bit of memory (i.e., one flip-flop). The output of the flip-flop has been made observable through the output state.</p>
<p>Read the simulation waveforms to determine what the circuit does, then implement it.</p>
<p><img src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220829110342.png" alt="wf"></p>
<h3 id="Module-Declaration-15"><a href="#Module-Declaration-15" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">output</span> q,</span><br><span class="line">    <span class="keyword">output</span> state  );</span><br></pre></td></tr></table></figure>

<h3 id="Solution-17"><a href="#Solution-17" class="headerlink" title="Solution"></a>Solution</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">output</span> q,</span><br><span class="line">    <span class="keyword">output</span> state  );</span><br><span class="line">    <span class="keyword">reg</span> next_state;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(*)</span><br><span class="line">        <span class="keyword">case</span> (state)</span><br><span class="line">            <span class="number">1&#x27;b0</span> : next_state = (a &amp; b) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="number">1&#x27;b1</span> : next_state = ~(a | b) ? <span class="number">1&#x27;b0</span> : <span class="number">1&#x27;b1</span>; <span class="comment">// 这里逻辑开始写错了，写成了~(a &amp; b);</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        state &lt;= next_state; </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> q = state ? ~(a ^ b) : (a ^ b);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Tb-x2F-clock"><a href="#Tb-x2F-clock" class="headerlink" title="Tb&#x2F;clock"></a>Tb&#x2F;clock</h2><h3 id="Question-13"><a href="#Question-13" class="headerlink" title="Question"></a>Question</h3><p>You are provided a module with the following declaration:</p>
<pre><code>module dut (input clk)
</code></pre>
<p>Write a testbench that creates one instance of module dut (with any instance name), and create a clock signal to drive the module’s clk input. The clock has a period of 10 ps. The clock should be initialized to zero with its first transition being 0 to 1.</p>
<p><img src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220830111529.png" alt="wf"></p>
<h3 id="Module-Declaration-16"><a href="#Module-Declaration-16" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ( );</span><br></pre></td></tr></table></figure>

<h3 id="Solution-18"><a href="#Solution-18" class="headerlink" title="Solution"></a>Solution</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ( );</span><br><span class="line">	<span class="keyword">reg</span> clk;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> #<span class="number">5</span> clk = ~clk;</span><br><span class="line">    </span><br><span class="line">    dut dut_ins(clk);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Tb-x2F-tb1"><a href="#Tb-x2F-tb1" class="headerlink" title="Tb&#x2F;tb1"></a>Tb&#x2F;tb1</h2><h3 id="Question-14"><a href="#Question-14" class="headerlink" title="Question"></a>Question</h3><p>Create a Verilog testbench that will produce the following waveform for outputs A and B:</p>
<p><img src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220830112049.png" alt="wf"></p>
<h3 id="Module-Declaration-17"><a href="#Module-Declaration-17" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ( <span class="keyword">output</span> <span class="keyword">reg</span> A, <span class="keyword">output</span> <span class="keyword">reg</span> B );</span><br></pre></td></tr></table></figure>

<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ( <span class="keyword">output</span> <span class="keyword">reg</span> A, <span class="keyword">output</span> <span class="keyword">reg</span> B );<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// generate input patterns here</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        A = <span class="number">0</span>;</span><br><span class="line">        B = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">10</span> A = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">5</span> B = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">5</span> A = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">20</span> B = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Tb-x2F-and"><a href="#Tb-x2F-and" class="headerlink" title="Tb&#x2F;and"></a>Tb&#x2F;and</h2><h3 id="Question-15"><a href="#Question-15" class="headerlink" title="Question"></a>Question</h3><p>You are given the following AND gate you wish to test:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> andgate(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] in;</span><br><span class="line">    <span class="keyword">output</span> out</span><br><span class="line">);</span><br></pre></td></tr></table></figure>

<p>Write a testbench that instantiates this AND gate and tests all 4 input combinations, by generating the following timing diagram:<br><img src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220830112448.png" alt="wf"></p>
<h3 id="Module-Declaration-18"><a href="#Module-Declaration-18" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module();</span><br></pre></td></tr></table></figure>

<h3 id="Solution-19"><a href="#Solution-19" class="headerlink" title="Solution"></a>Solution</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module();</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] in;</span><br><span class="line">    <span class="keyword">wire</span> out;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        in = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">10</span> in = <span class="number">2&#x27;b01</span>;</span><br><span class="line">        #<span class="number">10</span> in = <span class="number">2&#x27;b10</span>;</span><br><span class="line">        #<span class="number">10</span> in = <span class="number">2&#x27;b11</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    andgate andgate_ins(in, out);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="Tb-x2F-tb2"><a href="#Tb-x2F-tb2" class="headerlink" title="Tb&#x2F;tb2"></a>Tb&#x2F;tb2</h2><h3 id="Question-16"><a href="#Question-16" class="headerlink" title="Question"></a>Question</h3><p>The waveform below sets clk, in, and s:</p>
<p><img src="https://raw.githubusercontent.com/PengXuanyao/img-bed/main/20220830112921.png" alt="wf"></p>
<p>Module q7 has the following declaration:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> q7 ( </span><br><span class="line">     <span class="keyword">input</span> clk, </span><br><span class="line">     <span class="keyword">input</span> in, </span><br><span class="line">     <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] s, </span><br><span class="line">     <span class="keyword">output</span> out );</span><br></pre></td></tr></table></figure>


<p>Write a testbench that instantiates module q7 and generates these input signals exactly as shown in the waveform above</p>
<h3 id="Module-Declaration-19"><a href="#Module-Declaration-19" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module();</span><br></pre></td></tr></table></figure>

<h3 id="Solution-20"><a href="#Solution-20" class="headerlink" title="Solution"></a>Solution</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module();</span><br><span class="line">    <span class="keyword">reg</span> clk, in;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] s;</span><br><span class="line">    <span class="keyword">wire</span> out;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk = <span class="number">0</span>;</span><br><span class="line">        in = <span class="number">0</span>;</span><br><span class="line">        s = <span class="number">2</span>;</span><br><span class="line">        #<span class="number">10</span> s = <span class="number">6</span>;</span><br><span class="line">        #<span class="number">10</span> s = <span class="number">2</span>;</span><br><span class="line">        in = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span> s = <span class="number">7</span>;</span><br><span class="line">        in = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">10</span> s = <span class="number">0</span>;</span><br><span class="line">        in = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">30</span> in = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> #<span class="number">5</span> clk = ~clk;</span><br><span class="line">    </span><br><span class="line">    q7 q7_inst(clk, in, s, out);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Debug"><a href="#Debug" class="headerlink" title="Debug"></a>Debug</h3><p>注意：clk反转是半个时钟。</p>
<h2 id="Tb-x2F-tff"><a href="#Tb-x2F-tff" class="headerlink" title="Tb&#x2F;tff"></a>Tb&#x2F;tff</h2><h3 id="Question-17"><a href="#Question-17" class="headerlink" title="Question"></a>Question</h3><p>You are given a T flip-flop module with the following declaration:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> tff ( </span><br><span class="line">    <span class="keyword">input</span> clk, </span><br><span class="line">    <span class="keyword">input</span> reset,   <span class="comment">// active-high synchronous reset </span></span><br><span class="line">    <span class="keyword">input</span> t,       <span class="comment">// toggle </span></span><br><span class="line">    <span class="keyword">output</span> q </span><br><span class="line">);</span><br></pre></td></tr></table></figure>
<p>Write a testbench that instantiates one tff and will reset the T flip-flop then toggle it to the “1” state.</p>
<h3 id="Module-Declaration-20"><a href="#Module-Declaration-20" class="headerlink" title="Module Declaration"></a>Module Declaration</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ();</span><br></pre></td></tr></table></figure>

<h3 id="Solution-21"><a href="#Solution-21" class="headerlink" title="Solution"></a>Solution</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module();</span><br><span class="line">    <span class="keyword">reg</span> clk, t;</span><br><span class="line">    <span class="keyword">reg</span> reset;</span><br><span class="line">    <span class="keyword">wire</span> q;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk = <span class="number">0</span>;</span><br><span class="line">        t = <span class="number">0</span>;</span><br><span class="line">        reset = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span> t = <span class="number">1</span>;</span><br><span class="line">        reset = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">10</span> t = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> #<span class="number">5</span> clk = ~clk;</span><br><span class="line">    </span><br><span class="line">    tff tff_inst(clk, reset, t, q);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Debug-1"><a href="#Debug-1" class="headerlink" title="Debug"></a>Debug</h3><p>注意：clk反转是半个时钟。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="https://pengxuanyao.github.io">Xuanyao Peng</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="https://pengxuanyao.github.io/2022/08/28/%E3%80%90Verilog%E5%AD%A6%E4%B9%A0%E3%80%91-12-verification/">https://pengxuanyao.github.io/2022/08/28/%E3%80%90Verilog%E5%AD%A6%E4%B9%A0%E3%80%91-12-verification/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="https://pengxuanyao.github.io" target="_blank">Xuanyao's Blog</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/verilog/">verilog</a><a class="post-meta__tags" href="/tags/rtl-verification/">rtl verification</a></div><div class="post_share"><div class="social-share" data-image="https://s2.loli.net/2023/01/10/K5ZwIitHl2xDTVq.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2022/08/29/%E3%80%90HLK-W801%E3%80%91-00-%E8%B7%91%E9%A9%AC%E7%81%AF/"><img class="prev-cover" src="https://s2.loli.net/2023/01/10/nHyIhzp368clORX.png" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">【HLK-W801】-00-跑马灯</div></div></a></div><div class="next-post pull-right"><a href="/2022/08/17/%E3%80%90%E8%9C%82%E9%B8%9FE203%E3%80%91-00-%E5%88%9D%E8%AF%86CPU%E8%AE%BE%E8%AE%A1/"><img class="next-cover" src="https://s2.loli.net/2023/01/10/Noum4xY86cqvMQy.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">【蜂鸟E203】-00-初识CPU设计</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2022/01/12/%E3%80%90CAG_SLAM%E3%80%91-01-%E6%8E%A7%E5%88%B6%E4%BF%A1%E5%8F%B7/" title="【CAG_SLAM】-01-控制信号"><img class="cover" src="https://s2.loli.net/2023/01/10/MhktI1loSdFYmJT.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-01-12</div><div class="title">【CAG_SLAM】-01-控制信号</div></div></a></div><div><a href="/2022/01/05/%E3%80%90CAG_SLAM%E3%80%91-00-%E6%AF%94%E8%BE%83%E6%A0%91/" title="【CAG_SLAM】-00-比较树"><img class="cover" src="https://s2.loli.net/2023/01/10/MhktI1loSdFYmJT.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-01-05</div><div class="title">【CAG_SLAM】-00-比较树</div></div></a></div><div><a href="/2022/01/17/%E3%80%90CAG_SLAM%E3%80%91-02-%E9%A1%B9%E7%9B%AE%E6%80%BB%E7%BB%93/" title="【CAG-SLAM】-02-项目总结"><img class="cover" src="https://s2.loli.net/2023/01/10/MhktI1loSdFYmJT.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-01-17</div><div class="title">【CAG-SLAM】-02-项目总结</div></div></a></div><div><a href="/2022/02/28/%E3%80%90CAG_SLAM%E3%80%91-03-Padding-Modules/" title="【CAG_SLAM】-03-Padding-Modules"><img class="cover" src="https://s2.loli.net/2023/01/10/MhktI1loSdFYmJT.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-02-28</div><div class="title">【CAG_SLAM】-03-Padding-Modules</div></div></a></div><div><a href="/2022/03/17/%E3%80%90CAG_SLAM%E3%80%91-04-%E9%99%A4%E6%B3%95%E5%99%A8/" title="【CAG_SLAM】-04-除法器"><img class="cover" src="https://s2.loli.net/2023/01/10/MhktI1loSdFYmJT.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-03-17</div><div class="title">【CAG_SLAM】-04-除法器</div></div></a></div><div><a href="/2022/03/20/%E3%80%90CAG_SLAM%E3%80%91-05-Zero-Padding/" title="【CAG_SLAM】-05-Zero-Padding"><img class="cover" src="https://s2.loli.net/2023/01/10/MhktI1loSdFYmJT.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-03-20</div><div class="title">【CAG_SLAM】-05-Zero-Padding</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="https://s2.loli.net/2023/01/11/uxgHFMtiBm1kKcf.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">Xuanyao Peng</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">105</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">72</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">5</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/PengXuanyao"><i class="fab fa-github"></i><span>Follow Me</span></a></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">新手学电脑，也请多多指教。</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#Bugs-mux2"><span class="toc-number">1.</span> <span class="toc-text">Bugs mux2</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Question"><span class="toc-number">1.1.</span> <span class="toc-text">Question</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration"><span class="toc-number">1.2.</span> <span class="toc-text">Module Declaration</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution"><span class="toc-number">1.3.</span> <span class="toc-text">Solution</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Referrence"><span class="toc-number">1.4.</span> <span class="toc-text">Referrence</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Bugs-nand3"><span class="toc-number">2.</span> <span class="toc-text">Bugs nand3</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Question-1"><span class="toc-number">2.1.</span> <span class="toc-text">Question</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration-1"><span class="toc-number">2.2.</span> <span class="toc-text">Module Declaration</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-1"><span class="toc-number">2.3.</span> <span class="toc-text">Solution</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Bugs-mux4"><span class="toc-number">3.</span> <span class="toc-text">Bugs mux4</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration-2"><span class="toc-number">3.1.</span> <span class="toc-text">Module Declaration</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-2"><span class="toc-number">3.2.</span> <span class="toc-text">Solution</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Bugs-addsubz"><span class="toc-number">4.</span> <span class="toc-text">Bugs addsubz</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Question-2"><span class="toc-number">4.1.</span> <span class="toc-text">Question</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration-3"><span class="toc-number">4.2.</span> <span class="toc-text">Module Declaration</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-3"><span class="toc-number">4.3.</span> <span class="toc-text">Solution</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Bugs-case"><span class="toc-number">5.</span> <span class="toc-text">Bugs case</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Question-3"><span class="toc-number">5.1.</span> <span class="toc-text">Question</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration-4"><span class="toc-number">5.2.</span> <span class="toc-text">Module Declaration</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-4"><span class="toc-number">5.3.</span> <span class="toc-text">Solution</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Bugs-case-1"><span class="toc-number">6.</span> <span class="toc-text">Bugs case</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Quesiton"><span class="toc-number">6.1.</span> <span class="toc-text">Quesiton</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration-5"><span class="toc-number">6.2.</span> <span class="toc-text">Module Declaration</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-5"><span class="toc-number">6.3.</span> <span class="toc-text">Solution</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Referrence-1"><span class="toc-number">6.4.</span> <span class="toc-text">Referrence</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-6"><span class="toc-number">6.5.</span> <span class="toc-text">Solution</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Sim-x2F-circuit1"><span class="toc-number">7.</span> <span class="toc-text">Sim&#x2F;circuit1</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Question-4"><span class="toc-number">7.1.</span> <span class="toc-text">Question</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration-6"><span class="toc-number">7.2.</span> <span class="toc-text">Module Declaration</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-7"><span class="toc-number">7.3.</span> <span class="toc-text">Solution</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Sim-x2F-circuit2"><span class="toc-number">8.</span> <span class="toc-text">Sim&#x2F;circuit2</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Question-5"><span class="toc-number">8.1.</span> <span class="toc-text">Question</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration-7"><span class="toc-number">8.2.</span> <span class="toc-text">Module Declaration</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-8"><span class="toc-number">8.3.</span> <span class="toc-text">Solution</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Sim-x2F-circuit3"><span class="toc-number">9.</span> <span class="toc-text">Sim&#x2F;circuit3</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Question-6"><span class="toc-number">9.1.</span> <span class="toc-text">Question</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration-8"><span class="toc-number">9.2.</span> <span class="toc-text">Module Declaration</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-9"><span class="toc-number">9.3.</span> <span class="toc-text">Solution</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Sim-x2F-circuit4"><span class="toc-number">10.</span> <span class="toc-text">Sim&#x2F;circuit4</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Question-7"><span class="toc-number">10.1.</span> <span class="toc-text">Question</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration-9"><span class="toc-number">10.2.</span> <span class="toc-text">Module Declaration</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-10"><span class="toc-number">10.3.</span> <span class="toc-text">Solution</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Sim-x2F-circuit5"><span class="toc-number">11.</span> <span class="toc-text">Sim&#x2F;circuit5</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Question-8"><span class="toc-number">11.1.</span> <span class="toc-text">Question</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Simulation-1"><span class="toc-number">11.1.1.</span> <span class="toc-text">Simulation 1</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Simulation-2"><span class="toc-number">11.1.2.</span> <span class="toc-text">Simulation 2</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration-10"><span class="toc-number">11.2.</span> <span class="toc-text">Module Declaration</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-11"><span class="toc-number">11.3.</span> <span class="toc-text">Solution</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Sim-x2F-circuit6"><span class="toc-number">12.</span> <span class="toc-text">Sim&#x2F;circuit6</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-12"><span class="toc-number">12.1.</span> <span class="toc-text">Solution</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration-11"><span class="toc-number">12.2.</span> <span class="toc-text">Module Declaration</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-13"><span class="toc-number">12.3.</span> <span class="toc-text">Solution</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Sim-x2F-circuit7"><span class="toc-number">13.</span> <span class="toc-text">Sim&#x2F;circuit7</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Question-9"><span class="toc-number">13.1.</span> <span class="toc-text">Question</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration-12"><span class="toc-number">13.2.</span> <span class="toc-text">Module Declaration</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-14"><span class="toc-number">13.3.</span> <span class="toc-text">Solution</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Sim-x2F-circuit8"><span class="toc-number">14.</span> <span class="toc-text">Sim&#x2F;circuit8</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Question-10"><span class="toc-number">14.1.</span> <span class="toc-text">Question</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration-13"><span class="toc-number">14.2.</span> <span class="toc-text">Module Declaration</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-15"><span class="toc-number">14.3.</span> <span class="toc-text">Solution</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Sim-x2F-circuit9"><span class="toc-number">15.</span> <span class="toc-text">Sim&#x2F;circuit9</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Question-11"><span class="toc-number">15.1.</span> <span class="toc-text">Question</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration-14"><span class="toc-number">15.2.</span> <span class="toc-text">Module Declaration</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-16"><span class="toc-number">15.3.</span> <span class="toc-text">Solution</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Sim-x2F-circuit10"><span class="toc-number">16.</span> <span class="toc-text">Sim&#x2F;circuit10</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Question-12"><span class="toc-number">16.1.</span> <span class="toc-text">Question</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration-15"><span class="toc-number">16.2.</span> <span class="toc-text">Module Declaration</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-17"><span class="toc-number">16.3.</span> <span class="toc-text">Solution</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Tb-x2F-clock"><span class="toc-number">17.</span> <span class="toc-text">Tb&#x2F;clock</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Question-13"><span class="toc-number">17.1.</span> <span class="toc-text">Question</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration-16"><span class="toc-number">17.2.</span> <span class="toc-text">Module Declaration</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-18"><span class="toc-number">17.3.</span> <span class="toc-text">Solution</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Tb-x2F-tb1"><span class="toc-number">18.</span> <span class="toc-text">Tb&#x2F;tb1</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Question-14"><span class="toc-number">18.1.</span> <span class="toc-text">Question</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration-17"><span class="toc-number">18.2.</span> <span class="toc-text">Module Declaration</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Tb-x2F-and"><span class="toc-number">19.</span> <span class="toc-text">Tb&#x2F;and</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Question-15"><span class="toc-number">19.1.</span> <span class="toc-text">Question</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration-18"><span class="toc-number">19.2.</span> <span class="toc-text">Module Declaration</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-19"><span class="toc-number">19.3.</span> <span class="toc-text">Solution</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Tb-x2F-tb2"><span class="toc-number">20.</span> <span class="toc-text">Tb&#x2F;tb2</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Question-16"><span class="toc-number">20.1.</span> <span class="toc-text">Question</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration-19"><span class="toc-number">20.2.</span> <span class="toc-text">Module Declaration</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-20"><span class="toc-number">20.3.</span> <span class="toc-text">Solution</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Debug"><span class="toc-number">20.4.</span> <span class="toc-text">Debug</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Tb-x2F-tff"><span class="toc-number">21.</span> <span class="toc-text">Tb&#x2F;tff</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Question-17"><span class="toc-number">21.1.</span> <span class="toc-text">Question</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Module-Declaration-20"><span class="toc-number">21.2.</span> <span class="toc-text">Module Declaration</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-21"><span class="toc-number">21.3.</span> <span class="toc-text">Solution</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Debug-1"><span class="toc-number">21.4.</span> <span class="toc-text">Debug</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2023/01/13/%E3%80%90bkyun%E3%80%9100-%E4%BA%91%E5%B9%B3%E5%8F%B0%E5%9F%B9%E8%AE%AD%E5%92%8CEDA%E4%BD%BF%E7%94%A8/" title="【bkyun】00_云平台培训和EDA使用"><img src="https://www.cloudam.cn/commons/images/v1/Header/logo.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="【bkyun】00_云平台培训和EDA使用"/></a><div class="content"><a class="title" href="/2023/01/13/%E3%80%90bkyun%E3%80%9100-%E4%BA%91%E5%B9%B3%E5%8F%B0%E5%9F%B9%E8%AE%AD%E5%92%8CEDA%E4%BD%BF%E7%94%A8/" title="【bkyun】00_云平台培训和EDA使用">【bkyun】00_云平台培训和EDA使用</a><time datetime="2023-01-13T02:17:38.000Z" title="发表于 2023-01-13 10:17:38">2023-01-13</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/01/12/%E3%80%90Hexo%E3%80%91-06-%E4%BD%BF%E7%94%A8github%E5%90%8C%E6%AD%A5%E5%8D%9A%E5%AE%A2%E6%97%B6%E7%9A%84%E8%8B%A5%E5%B9%B2%E9%97%AE%E9%A2%98%E5%8F%8A%E8%A7%A3%E5%86%B3/" title="【Hexo】-06-使用github同步博客时的若干问题及解决"><img src="https://s2.loli.net/2023/01/10/Gnz3RKpxZOYeulf.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="【Hexo】-06-使用github同步博客时的若干问题及解决"/></a><div class="content"><a class="title" href="/2023/01/12/%E3%80%90Hexo%E3%80%91-06-%E4%BD%BF%E7%94%A8github%E5%90%8C%E6%AD%A5%E5%8D%9A%E5%AE%A2%E6%97%B6%E7%9A%84%E8%8B%A5%E5%B9%B2%E9%97%AE%E9%A2%98%E5%8F%8A%E8%A7%A3%E5%86%B3/" title="【Hexo】-06-使用github同步博客时的若干问题及解决">【Hexo】-06-使用github同步博客时的若干问题及解决</a><time datetime="2023-01-12T09:56:23.000Z" title="发表于 2023-01-12 17:56:23">2023-01-12</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/01/10/%E3%80%90Fluid%E3%80%9100_Hexo%E4%B8%BB%E9%A2%98Fluid%E9%85%8D%E7%BD%AE/" title="【Fluid】00_Hexo主题Fluid配置"><img src="https://avatars2.githubusercontent.com/t/3419353?s=280&amp;v=4" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="【Fluid】00_Hexo主题Fluid配置"/></a><div class="content"><a class="title" href="/2023/01/10/%E3%80%90Fluid%E3%80%9100_Hexo%E4%B8%BB%E9%A2%98Fluid%E9%85%8D%E7%BD%AE/" title="【Fluid】00_Hexo主题Fluid配置">【Fluid】00_Hexo主题Fluid配置</a><time datetime="2023-01-10T07:10:00.000Z" title="发表于 2023-01-10 15:10:00">2023-01-10</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/12/18/%E3%80%90ChiselBookByLiang%E3%80%9100_Chisel/" title="【ChiselBookByLiang】00_Chisel"><img src="https://s2.loli.net/2023/01/10/WrvaUEYJ4xioHbm.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="【ChiselBookByLiang】00_Chisel"/></a><div class="content"><a class="title" href="/2022/12/18/%E3%80%90ChiselBookByLiang%E3%80%9100_Chisel/" title="【ChiselBookByLiang】00_Chisel">【ChiselBookByLiang】00_Chisel</a><time datetime="2022-12-18T03:36:20.000Z" title="发表于 2022-12-18 11:36:20">2022-12-18</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/12/10/%E3%80%90ChiselBookV1%E3%80%9100_Combinational_Circuit/" title="【ChiselBookV1】00_Combinational_Circuit"><img src="https://s2.loli.net/2023/01/10/w6JK7dIO8ijpDg3.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="【ChiselBookV1】00_Combinational_Circuit"/></a><div class="content"><a class="title" href="/2022/12/10/%E3%80%90ChiselBookV1%E3%80%9100_Combinational_Circuit/" title="【ChiselBookV1】00_Combinational_Circuit">【ChiselBookV1】00_Combinational_Circuit</a><time datetime="2022-12-10T11:20:20.000Z" title="发表于 2022-12-10 19:20:20">2022-12-10</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2023 By Xuanyao Peng</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div><div class="footer_custom_text">❤️🧡💚🇨🇳💙💜🤎</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><div class="js-pjax"></div><script id="canvas_nest" defer="defer" color="0,0,255" opacity="0.7" zIndex="-1" count="99" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-nest.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>