#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov  5 14:51:08 2020
# Process ID: 19556
# Current directory: C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17216
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1013.156 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu__1' [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu__1.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_adder_6' [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_adder_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'full_adder_14' [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/full_adder_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_14' (1#1) [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/full_adder_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_adder_XB_15' [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_adder_XB_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_adder_XB_15' (2#1) [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_adder_XB_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_adder_6' (3#1) [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_adder_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_shifter_7' [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_shifter_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_shiftleft_16' [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_shiftleft_16.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_shiftleft_16.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_shiftleft_16.v:36]
INFO: [Synth 8-226] default block is never used [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_shiftleft_16.v:49]
INFO: [Synth 8-226] default block is never used [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_shiftleft_16.v:62]
INFO: [Synth 8-6155] done synthesizing module 'alu_shiftleft_16' (4#1) [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_shiftleft_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_shiftright_17' [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_shiftright_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_shiftright_mux_18' [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_shiftright_mux_18.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_shiftright_mux_18.v:17]
INFO: [Synth 8-6155] done synthesizing module 'alu_shiftright_mux_18' (5#1) [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_shiftright_mux_18.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_shiftright_17.v:38]
INFO: [Synth 8-226] default block is never used [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_shiftright_17.v:51]
INFO: [Synth 8-226] default block is never used [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_shiftright_17.v:64]
INFO: [Synth 8-226] default block is never used [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_shiftright_17.v:77]
INFO: [Synth 8-6155] done synthesizing module 'alu_shiftright_17' (6#1) [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_shiftright_17.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_shifter_7.v:43]
INFO: [Synth 8-6155] done synthesizing module 'alu_shifter_7' (7#1) [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_shifter_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_bool_8' [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_bool_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_bool_8' (8#1) [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_bool_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_cmp_9' [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_cmp_9.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_cmp_9.v:26]
INFO: [Synth 8-6155] done synthesizing module 'alu_cmp_9' (9#1) [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_cmp_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_mul_10' [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_mul_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_mul_10' (10#1) [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_mul_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_mod_11' [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_mod_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_mod_11' (11#1) [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_mod_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu__1' (12#1) [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu__1.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_tester_2' [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_tester_2.v:7]
	Parameter IDLE_state bound to: 6'b000000 
	Parameter ADD1_state bound to: 6'b000001 
	Parameter ADD2_state bound to: 6'b000010 
	Parameter ADD3_state bound to: 6'b000011 
	Parameter SUB1_state bound to: 6'b000100 
	Parameter SUB2_state bound to: 6'b000101 
	Parameter AND_state bound to: 6'b000110 
	Parameter OR_state bound to: 6'b000111 
	Parameter XOR_state bound to: 6'b001000 
	Parameter A_state bound to: 6'b001001 
	Parameter B_state bound to: 6'b001010 
	Parameter SHL1_state bound to: 6'b001011 
	Parameter SHL2_state bound to: 6'b001100 
	Parameter SHR1_state bound to: 6'b001101 
	Parameter SHR2_state bound to: 6'b001110 
	Parameter SRA1_state bound to: 6'b001111 
	Parameter SRA2_state bound to: 6'b010000 
	Parameter CMPEQ1_state bound to: 6'b010001 
	Parameter CMPEQ2_state bound to: 6'b010010 
	Parameter CMPLT1_state bound to: 6'b010011 
	Parameter CMPLT2_state bound to: 6'b010100 
	Parameter CMPLT3_state bound to: 6'b010101 
	Parameter CMPLE1_state bound to: 6'b010110 
	Parameter CMPLE2_state bound to: 6'b010111 
	Parameter CMPLE3_state bound to: 6'b011000 
	Parameter MUL1_state bound to: 6'b011001 
	Parameter MUL2_state bound to: 6'b011010 
	Parameter MUL3_state bound to: 6'b011011 
	Parameter MUL4_state bound to: 6'b011100 
	Parameter MUL5_state bound to: 6'b011101 
	Parameter MOD1_state bound to: 6'b011110 
	Parameter MOD2_state bound to: 6'b011111 
	Parameter MOD3_state bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'state_counter_12' [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/state_counter_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'state_counter_12' (13#1) [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/state_counter_12.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_tester_2.v:78]
INFO: [Synth 8-6155] done synthesizing module 'alu_tester_2' (14#1) [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_tester_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_3' [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/reset_conditioner_3.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_3' (15#1) [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/reset_conditioner_3.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_4' [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/button_conditioner_4.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_13' [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/pipeline_13.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_13' (16#1) [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/pipeline_13.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_4' (17#1) [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/button_conditioner_4.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_5' [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/edge_detector_5.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_5' (18#1) [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/edge_detector_5.v:12]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (19#1) [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.156 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1013.156 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1013.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1013.156 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1013.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1013.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1013.156 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'alu_tester_2'
WARNING: [Synth 8-327] inferring latch for variable 'q_reg' [C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_cmp_9.v:28]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state | 000000000000000000000000000000001 |                           000000
              ADD1_state | 000000000000000000000000000000010 |                           000001
              ADD2_state | 000000000000000000000000000000100 |                           000010
              ADD3_state | 000000000000000000000000000001000 |                           000011
              SUB1_state | 000000000000000000000000000010000 |                           000100
              SUB2_state | 000000000000000000000000000100000 |                           000101
               AND_state | 000000000000000000000000001000000 |                           000110
                OR_state | 000000000000000000000000010000000 |                           000111
               XOR_state | 000000000000000000000000100000000 |                           001000
                 A_state | 000000000000000000000001000000000 |                           001001
                 B_state | 000000000000000000000010000000000 |                           001010
              SHL1_state | 000000000000000000000100000000000 |                           001011
              SHL2_state | 000000000000000000001000000000000 |                           001100
              SHR1_state | 000000000000000000010000000000000 |                           001101
              SHR2_state | 000000000000000000100000000000000 |                           001110
              SRA1_state | 000000000000000001000000000000000 |                           001111
              SRA2_state | 000000000000000010000000000000000 |                           010000
            CMPEQ1_state | 000000000000000100000000000000000 |                           010001
            CMPEQ2_state | 000000000000001000000000000000000 |                           010010
            CMPLT1_state | 000000000000010000000000000000000 |                           010011
            CMPLT2_state | 000000000000100000000000000000000 |                           010100
            CMPLT3_state | 000000000001000000000000000000000 |                           010101
            CMPLE1_state | 000000000010000000000000000000000 |                           010110
            CMPLE2_state | 000000000100000000000000000000000 |                           010111
            CMPLE3_state | 000000001000000000000000000000000 |                           011000
              MUL1_state | 000000010000000000000000000000000 |                           011001
              MUL2_state | 000000100000000000000000000000000 |                           011010
              MUL3_state | 000001000000000000000000000000000 |                           011011
              MUL4_state | 000010000000000000000000000000000 |                           011100
              MUL5_state | 000100000000000000000000000000000 |                           011101
              MOD1_state | 001000000000000000000000000000000 |                           011110
              MOD2_state | 010000000000000000000000000000000 |                           011111
              MOD3_state | 100000000000000000000000000000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'one-hot' in module 'alu_tester_2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 529   
	   3 Input      1 Bit         XORs := 528   
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 437   
	   7 Input   16 Bit        Muxes := 1     
	  33 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	  33 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 62    
	  16 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 66    
	   4 Input    1 Bit        Muxes := 18    
	  33 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1013.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1013.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1178.328 ; gain = 165.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1179.969 ; gain = 166.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1186.750 ; gain = 173.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1186.750 ; gain = 173.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1186.750 ; gain = 173.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1186.750 ; gain = 173.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1186.750 ; gain = 173.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1186.750 ; gain = 173.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    85|
|3     |LUT1   |    34|
|4     |LUT2   |    83|
|5     |LUT3   |   326|
|6     |LUT4   |    78|
|7     |LUT5   |   193|
|8     |LUT6   |   385|
|9     |MUXF7  |     2|
|10    |FDRE   |    93|
|11    |FDSE   |     5|
|12    |LD     |     1|
|13    |IBUF   |    28|
|14    |OBUF   |    45|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1186.750 ; gain = 173.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 1186.750 ; gain = 173.594
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1186.750 ; gain = 173.594
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1190.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'au_top_0' is not ideal for floorplanning, since the cellview 'alu_tester_2' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1190.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 1190.316 ; gain = 177.160
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kaye/Desktop/ComStruc 50.002/alchitry/500021D/ALU/work/vivado/ALU/ALU.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 14:52:19 2020...
