Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sistema_tb_behav xil_defaultlib.sistema_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'an_in' has no actual or default value [D:/ULL/SED/Actividad7/Actividad7.srcs/sources_1/new/sistema.vhd:10]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sistema_tb in library work failed.
