{
  "name": "ostd::arch::timer::apic::timer_callback",
  "span": "ostd/src/arch/x86/timer/apic.rs:42:1: 42:31",
  "mir": "fn ostd::arch::timer::apic::timer_callback() -> () {\n    let mut _0: ();\n    let mut _1: &arch::timer::apic::Config;\n    let mut _2: core::option::Option<&arch::timer::apic::Config>;\n    let mut _3: &spin::once::Once<arch::timer::apic::Config>;\n    let mut _4: &str;\n    let mut _5: isize;\n    let  _6: &u64;\n    let  _7: u64;\n    let  _8: u64;\n    let  _9: ();\n    debug tsc_interval => _6;\n    debug tsc_value => _7;\n    debug next_tsc_value => _8;\n    bb0: {\n        StorageLive(_1);\n        StorageLive(_2);\n        StorageLive(_3);\n        _3 = {alloc538: &spin::once::Once<arch::timer::apic::Config>};\n        _2 = spin::once::Once::<arch::timer::apic::Config>::get(move _3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_3);\n        StorageLive(_4);\n        _4 = \"ACPI timer config is not initialized\";\n        _1 = core::option::Option::<&arch::timer::apic::Config>::expect(move _2, move _4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        StorageDead(_2);\n        _5 = discriminant((*_1));\n        switchInt(move _5) -> [0: bb4, 1: bb8, otherwise: bb3];\n    }\n    bb3: {\n        unreachable;\n    }\n    bb4: {\n        _6 = &(((*_1) as variant#0).0: u64);\n        _7 = arch::read_tsc() -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        _8 = <&u64 as core::ops::Add<u64>>::add(_6, _7) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        _9 = x86::msr::wrmsr(x86::msr::IA32_TSC_DEADLINE, _8) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        goto -> bb8;\n    }\n    bb8: {\n        StorageDead(_1);\n        return;\n    }\n}\n"
}