<profile>

<section name = "Vivado HLS Report for 'dct_1d'" level="0">
<item name = "Date">Fri Mar 13 22:09:04 2015
</item>
<item name = "Version">2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)</item>
<item name = "Project">DCT_HLS_Project</item>
<item name = "Solution">solution4</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">8.00, 6.38, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">37, 37, 37, 37, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- DCT_Outer_Loop">35, 35, 8, 4, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, 5, 0, 104</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 3, -, -</column>
<column name="Memory">8, -, -, -</column>
<column name="Multiplexer">-, -, -, 36</column>
<column name="Register">-, -, 426, -</column>
<column name="ShiftMemory">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">2, 3, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="dct_mul_16s_14ns_29_3_U3">dct_mul_16s_14ns_29_3, 0, 1, 0, 0</column>
<column name="dct_mul_16s_15s_29_3_U4">dct_mul_16s_15s_29_3, 0, 1, 0, 0</column>
<column name="dct_mul_16s_15s_29_3_U5">dct_mul_16s_15s_29_3, 0, 1, 0, 0</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dct_coeff_table_0_U">dct_1d_dct_coeff_table_0, 1, 8, 14, 1, 112</column>
<column name="dct_coeff_table_1_U">dct_1d_dct_coeff_table_1, 1, 8, 15, 1, 120</column>
<column name="dct_coeff_table_2_U">dct_1d_dct_coeff_table_2, 1, 8, 15, 1, 120</column>
<column name="dct_coeff_table_3_U">dct_1d_dct_coeff_table_3, 1, 8, 15, 1, 120</column>
<column name="dct_coeff_table_4_U">dct_1d_dct_coeff_table_4, 1, 8, 15, 1, 120</column>
<column name="dct_coeff_table_5_U">dct_1d_dct_coeff_table_5, 1, 8, 15, 1, 120</column>
<column name="dct_coeff_table_6_U">dct_1d_dct_coeff_table_6, 1, 8, 15, 1, 120</column>
<column name="dct_coeff_table_7_U">dct_1d_dct_coeff_table_7, 1, 8, 15, 1, 120</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Shift register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_8_1_fu_442_p2">*, 1, 0, 0, 16, 15</column>
<column name="tmp_8_2_fu_469_p2">*, 1, 0, 0, 16, 15</column>
<column name="tmp_8_4_fu_500_p2">*, 1, 0, 0, 16, 15</column>
<column name="tmp_8_6_fu_513_p2">*, 1, 0, 0, 16, 15</column>
<column name="tmp_8_7_fu_536_p2">*, 1, 0, 0, 16, 15</column>
<column name="k_1_fu_388_p2">+, 0, 0, 4, 4, 1</column>
<column name="p_addr8_fu_415_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp1_fu_524_p2">+, 0, 0, 29, 29, 29</column>
<column name="tmp4_fu_557_p2">+, 0, 0, 29, 29, 29</column>
<column name="tmp_2_fu_562_p2">+, 0, 0, 29, 29, 29</column>
<column name="exitcond1_fu_382_p2">icmp, 0, 0, 5, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="k_phi_fu_265_p4">4, 2, 4, 8</column>
<column name="k_reg_261">4, 2, 4, 8</column>
<column name="reg_273">16, 2, 16, 32</column>
<column name="src_address0">6, 5, 6, 30</column>
<column name="src_address1">6, 5, 6, 30</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="4">Name, FF, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 3, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 1, 0</column>
<column name="ap_reg_ppstg_exitcond1_reg_626_pp0_it1">1, 1, 0</column>
<column name="ap_reg_ppstg_p_addr8_reg_655_pp0_it1">8, 8, 0</column>
<column name="dct_coeff_table_1_load_reg_670">15, 15, 0</column>
<column name="dct_coeff_table_2_load_reg_710">15, 15, 0</column>
<column name="dct_coeff_table_4_load_reg_725">15, 15, 0</column>
<column name="dct_coeff_table_5_load_reg_730">15, 15, 0</column>
<column name="dct_coeff_table_6_load_reg_735">15, 15, 0</column>
<column name="dct_coeff_table_7_load_reg_740">15, 15, 0</column>
<column name="exitcond1_reg_626">1, 1, 0</column>
<column name="k_1_reg_630">4, 4, 0</column>
<column name="k_reg_261">4, 4, 0</column>
<column name="p_addr8_reg_655">8, 8, 0</column>
<column name="reg_273">16, 16, 0</column>
<column name="src_addr_1_reg_591">3, 6, 3</column>
<column name="src_addr_2_reg_596">3, 6, 3</column>
<column name="src_addr_3_reg_601">3, 6, 3</column>
<column name="src_addr_4_reg_606">3, 6, 3</column>
<column name="src_addr_5_reg_611">3, 6, 3</column>
<column name="src_addr_6_reg_616">3, 6, 3</column>
<column name="src_addr_7_reg_621">3, 6, 3</column>
<column name="src_addr_reg_586">3, 6, 3</column>
<column name="tmp1_reg_775">29, 29, 0</column>
<column name="tmp2_reg_760">29, 29, 0</column>
<column name="tmp4_reg_790">29, 29, 0</column>
<column name="tmp5_reg_780">29, 29, 0</column>
<column name="tmp7_reg_785">29, 29, 0</column>
<column name="tmp_8_1_reg_705">29, 29, 0</column>
<column name="tmp_8_2_reg_745">29, 29, 0</column>
<column name="tmp_8_4_reg_765">29, 29, 0</column>
<column name="tmp_8_6_reg_770">29, 29, 0</column>
<column name="tmp_reg_635">4, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct_1d, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct_1d, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct_1d, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct_1d, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct_1d, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct_1d, return value</column>
<column name="src_address0">out, 6, ap_memory, src, array</column>
<column name="src_ce0">out, 1, ap_memory, src, array</column>
<column name="src_q0">in, 16, ap_memory, src, array</column>
<column name="src_address1">out, 6, ap_memory, src, array</column>
<column name="src_ce1">out, 1, ap_memory, src, array</column>
<column name="src_q1">in, 16, ap_memory, src, array</column>
<column name="tmp_1">in, 4, ap_none, tmp_1, scalar</column>
<column name="dst_address0">out, 6, ap_memory, dst, array</column>
<column name="dst_ce0">out, 1, ap_memory, dst, array</column>
<column name="dst_we0">out, 1, ap_memory, dst, array</column>
<column name="dst_d0">out, 16, ap_memory, dst, array</column>
<column name="tmp_11">in, 4, ap_none, tmp_11, scalar</column>
</table>
</item>
</section>
</profile>
