|CPU
AMX <= CU:inst1.AMX
Start => inst2.IN0
CLK_DC => CU:inst1.CLK_DC
REG_CLK => REG:inst4.CLK_REG
WRITE_REG => REG:inst4.WRITE
RAM_CLK => RAM_256:inst7.clock
MICR_CLK => CU:inst1.MICR_CLK
BMX <= CU:inst1.BMX
CMX <= CU:inst1.CMX
MR <= CU:inst1.MR
MW <= CU:inst1.MW
WF <= CU:inst1.WF
ATS <= CU:inst1.ATS
ACODE[0] <= CU:inst1.ACODE[0]
ACODE[1] <= CU:inst1.ACODE[1]
ADDR_TYPE[0] <= CU:inst1.ADDR_TYPE[0]
ADDR_TYPE[1] <= CU:inst1.ADDR_TYPE[1]
AIR[0] <= REG:inst4.AI_out[0]
AIR[1] <= REG:inst4.AI_out[1]
AIR[2] <= REG:inst4.AI_out[2]
AIR[3] <= REG:inst4.AI_out[3]
AIR[4] <= REG:inst4.AI_out[4]
AIR[5] <= REG:inst4.AI_out[5]
AIR[6] <= REG:inst4.AI_out[6]
AIR[7] <= REG:inst4.AI_out[7]
ALU[0] <= CU:inst1.ALU[0]
ALU[1] <= CU:inst1.ALU[1]
ALU[2] <= CU:inst1.ALU[2]
ALU_OUTPUT[0] <= RESULT[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[1] <= RESULT[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[2] <= RESULT[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[3] <= RESULT[3].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[4] <= RESULT[4].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[5] <= RESULT[5].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[6] <= RESULT[6].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUTPUT[7] <= RESULT[7].DB_MAX_OUTPUT_PORT_TYPE
C_in[0] <= MEM_OR_REG:inst3.result[0]
C_in[1] <= MEM_OR_REG:inst3.result[1]
C_in[2] <= MEM_OR_REG:inst3.result[2]
C_in[3] <= MEM_OR_REG:inst3.result[3]
C_in[4] <= MEM_OR_REG:inst3.result[4]
C_in[5] <= MEM_OR_REG:inst3.result[5]
C_in[6] <= MEM_OR_REG:inst3.result[6]
C_in[7] <= MEM_OR_REG:inst3.result[7]
INDEX[0] <= REG:inst4.IND_out[0]
INDEX[1] <= REG:inst4.IND_out[1]
INDEX[2] <= REG:inst4.IND_out[2]
INDEX[3] <= REG:inst4.IND_out[3]
INDEX[4] <= REG:inst4.IND_out[4]
INDEX[5] <= REG:inst4.IND_out[5]
INDEX[6] <= REG:inst4.IND_out[6]
INDEX[7] <= REG:inst4.IND_out[7]
IR[0] <= REG:inst4.IR_out[0]
IR[1] <= REG:inst4.IR_out[1]
IR[2] <= REG:inst4.IR_out[2]
IR[3] <= REG:inst4.IR_out[3]
IR[4] <= REG:inst4.IR_out[4]
IR[5] <= REG:inst4.IR_out[5]
IR[6] <= REG:inst4.IR_out[6]
IR[7] <= REG:inst4.IR_out[7]
JMP_ADDR[0] <= CU:inst1.JMP_ADDR[0]
JMP_ADDR[1] <= CU:inst1.JMP_ADDR[1]
JMP_ADDR[2] <= CU:inst1.JMP_ADDR[2]
JMP_ADDR[3] <= CU:inst1.JMP_ADDR[3]
JMP_ADDR[4] <= CU:inst1.JMP_ADDR[4]
JMP_ADDR[5] <= CU:inst1.JMP_ADDR[5]
MICR_ADDR_OUT[0] <= CU:inst1.MC_ADDR[0]
MICR_ADDR_OUT[1] <= CU:inst1.MC_ADDR[1]
MICR_ADDR_OUT[2] <= CU:inst1.MC_ADDR[2]
MICR_ADDR_OUT[3] <= CU:inst1.MC_ADDR[3]
MICR_ADDR_OUT[4] <= CU:inst1.MC_ADDR[4]
MICR_ADDR_OUT[5] <= CU:inst1.MC_ADDR[5]
NA[0] <= CU:inst1.NA[0]
NA[1] <= CU:inst1.NA[1]
NA[2] <= CU:inst1.NA[2]
NB[0] <= CU:inst1.NB[0]
NB[1] <= CU:inst1.NB[1]
NB[2] <= CU:inst1.NB[2]
NC[0] <= CU:inst1.NC[0]
NC[1] <= CU:inst1.NC[1]
NC[2] <= CU:inst1.NC[2]
PC[0] <= REG:inst4.PC_out[0]
PC[1] <= REG:inst4.PC_out[1]
PC[2] <= REG:inst4.PC_out[2]
PC[3] <= REG:inst4.PC_out[3]
PC[4] <= REG:inst4.PC_out[4]
PC[5] <= REG:inst4.PC_out[5]
PC[6] <= REG:inst4.PC_out[6]
PC[7] <= REG:inst4.PC_out[7]
RAM_ADDR[0] <= ADRESATION:inst9.ADDR[0]
RAM_ADDR[1] <= ADRESATION:inst9.ADDR[1]
RAM_ADDR[2] <= ADRESATION:inst9.ADDR[2]
RAM_ADDR[3] <= ADRESATION:inst9.ADDR[3]
RAM_ADDR[4] <= ADRESATION:inst9.ADDR[4]
RAM_ADDR[5] <= ADRESATION:inst9.ADDR[5]
RAM_ADDR[6] <= ADRESATION:inst9.ADDR[6]
RAM_ADDR[7] <= ADRESATION:inst9.ADDR[7]
RAM_OUT[0] <= RAM_256:inst7.q[0]
RAM_OUT[1] <= RAM_256:inst7.q[1]
RAM_OUT[2] <= RAM_256:inst7.q[2]
RAM_OUT[3] <= RAM_256:inst7.q[3]
RAM_OUT[4] <= RAM_256:inst7.q[4]
RAM_OUT[5] <= RAM_256:inst7.q[5]
RAM_OUT[6] <= RAM_256:inst7.q[6]
RAM_OUT[7] <= RAM_256:inst7.q[7]
REG_A[0] <= REG:inst4.A_out[0]
REG_A[1] <= REG:inst4.A_out[1]
REG_A[2] <= REG:inst4.A_out[2]
REG_A[3] <= REG:inst4.A_out[3]
REG_A[4] <= REG:inst4.A_out[4]
REG_A[5] <= REG:inst4.A_out[5]
REG_A[6] <= REG:inst4.A_out[6]
REG_A[7] <= REG:inst4.A_out[7]
REG_B[0] <= REG:inst4.B_out[0]
REG_B[1] <= REG:inst4.B_out[1]
REG_B[2] <= REG:inst4.B_out[2]
REG_B[3] <= REG:inst4.B_out[3]
REG_B[4] <= REG:inst4.B_out[4]
REG_B[5] <= REG:inst4.B_out[5]
REG_B[6] <= REG:inst4.B_out[6]
REG_B[7] <= REG:inst4.B_out[7]


|CPU|CU:inst1
AMX <= <GND>
BMX <= <GND>
CMX <= <GND>
MR <= MICROCMD[8].DB_MAX_OUTPUT_PORT_TYPE
MICR_CLK => MICROCODE:inst.clock
Start => MICR_ADDR:inst1.START
CLK_DC => MICR_ADDR:inst1.CLK_CSADDR
EQU => MICR_ADDR:inst1.EF
IR[0] => ~NO_FANOUT~
IR[1] => REG_SRC_SWITCHER:inst4.CODE[0]
IR[2] => REG_SRC_SWITCHER:inst4.CODE[1]
IR[3] => ADDR_TYPE_SW:inst6.CMD[0]
IR[4] => ADDR_TYPE_SW:inst6.CMD[1]
IR[5] => MICR_ADDR:inst1.OP_CODE[0]
IR[6] => MICR_ADDR:inst1.OP_CODE[1]
IR[7] => MICR_ADDR:inst1.OP_CODE[2]
MW <= MICROCMD[9].DB_MAX_OUTPUT_PORT_TYPE
WF <= MICROCMD[10].DB_MAX_OUTPUT_PORT_TYPE
ATS <= MICROCMD[28].DB_MAX_OUTPUT_PORT_TYPE
ACODE[0] <= MICROCMD[6].DB_MAX_OUTPUT_PORT_TYPE
ACODE[1] <= MICROCMD[7].DB_MAX_OUTPUT_PORT_TYPE
ADDR_TYPE[0] <= ADDR_TYPE_SW:inst6.ADDR_TYPE[0]
ADDR_TYPE[1] <= ADDR_TYPE_SW:inst6.ADDR_TYPE[1]
ALU[0] <= MICROCMD[11].DB_MAX_OUTPUT_PORT_TYPE
ALU[1] <= MICROCMD[12].DB_MAX_OUTPUT_PORT_TYPE
ALU[2] <= MICROCMD[13].DB_MAX_OUTPUT_PORT_TYPE
JMP_ADDR[0] <= MICROCMD[0].DB_MAX_OUTPUT_PORT_TYPE
JMP_ADDR[1] <= MICROCMD[1].DB_MAX_OUTPUT_PORT_TYPE
JMP_ADDR[2] <= MICROCMD[2].DB_MAX_OUTPUT_PORT_TYPE
JMP_ADDR[3] <= MICROCMD[3].DB_MAX_OUTPUT_PORT_TYPE
JMP_ADDR[4] <= MICROCMD[4].DB_MAX_OUTPUT_PORT_TYPE
JMP_ADDR[5] <= MICROCMD[5].DB_MAX_OUTPUT_PORT_TYPE
MC_ADDR[0] <= MICR_ADDR:inst1.MC_ADDR[0]
MC_ADDR[1] <= MICR_ADDR:inst1.MC_ADDR[1]
MC_ADDR[2] <= MICR_ADDR:inst1.MC_ADDR[2]
MC_ADDR[3] <= MICR_ADDR:inst1.MC_ADDR[3]
MC_ADDR[4] <= MICR_ADDR:inst1.MC_ADDR[4]
MC_ADDR[5] <= MICR_ADDR:inst1.MC_ADDR[5]
NA[0] <= REG_SRC_SWITCHER:inst2.REG_VAL[0]
NA[1] <= REG_SRC_SWITCHER:inst2.REG_VAL[1]
NA[2] <= REG_SRC_SWITCHER:inst2.REG_VAL[2]
AIR[0] => ~NO_FANOUT~
AIR[1] => ~NO_FANOUT~
AIR[2] => ~NO_FANOUT~
AIR[3] => ~NO_FANOUT~
AIR[4] => REG_SRC_SWITCHER:inst3.CODE[0]
AIR[5] => REG_SRC_SWITCHER:inst3.CODE[1]
AIR[6] => REG_SRC_SWITCHER:inst2.CODE[0]
AIR[7] => REG_SRC_SWITCHER:inst2.CODE[1]
NB[0] <= REG_SRC_SWITCHER:inst3.REG_VAL[0]
NB[1] <= REG_SRC_SWITCHER:inst3.REG_VAL[1]
NB[2] <= REG_SRC_SWITCHER:inst3.REG_VAL[2]
NC[0] <= REG_SRC_SWITCHER:inst4.REG_VAL[0]
NC[1] <= REG_SRC_SWITCHER:inst4.REG_VAL[1]
NC[2] <= REG_SRC_SWITCHER:inst4.REG_VAL[2]


|CPU|CU:inst1|MICROCODE:inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]


|CPU|CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_as51:auto_generated.address_a[0]
address_a[1] => altsyncram_as51:auto_generated.address_a[1]
address_a[2] => altsyncram_as51:auto_generated.address_a[2]
address_a[3] => altsyncram_as51:auto_generated.address_a[3]
address_a[4] => altsyncram_as51:auto_generated.address_a[4]
address_a[5] => altsyncram_as51:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_as51:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_as51:auto_generated.q_a[0]
q_a[1] <= altsyncram_as51:auto_generated.q_a[1]
q_a[2] <= altsyncram_as51:auto_generated.q_a[2]
q_a[3] <= altsyncram_as51:auto_generated.q_a[3]
q_a[4] <= altsyncram_as51:auto_generated.q_a[4]
q_a[5] <= altsyncram_as51:auto_generated.q_a[5]
q_a[6] <= altsyncram_as51:auto_generated.q_a[6]
q_a[7] <= altsyncram_as51:auto_generated.q_a[7]
q_a[8] <= altsyncram_as51:auto_generated.q_a[8]
q_a[9] <= altsyncram_as51:auto_generated.q_a[9]
q_a[10] <= altsyncram_as51:auto_generated.q_a[10]
q_a[11] <= altsyncram_as51:auto_generated.q_a[11]
q_a[12] <= altsyncram_as51:auto_generated.q_a[12]
q_a[13] <= altsyncram_as51:auto_generated.q_a[13]
q_a[14] <= altsyncram_as51:auto_generated.q_a[14]
q_a[15] <= altsyncram_as51:auto_generated.q_a[15]
q_a[16] <= altsyncram_as51:auto_generated.q_a[16]
q_a[17] <= altsyncram_as51:auto_generated.q_a[17]
q_a[18] <= altsyncram_as51:auto_generated.q_a[18]
q_a[19] <= altsyncram_as51:auto_generated.q_a[19]
q_a[20] <= altsyncram_as51:auto_generated.q_a[20]
q_a[21] <= altsyncram_as51:auto_generated.q_a[21]
q_a[22] <= altsyncram_as51:auto_generated.q_a[22]
q_a[23] <= altsyncram_as51:auto_generated.q_a[23]
q_a[24] <= altsyncram_as51:auto_generated.q_a[24]
q_a[25] <= altsyncram_as51:auto_generated.q_a[25]
q_a[26] <= altsyncram_as51:auto_generated.q_a[26]
q_a[27] <= altsyncram_as51:auto_generated.q_a[27]
q_a[28] <= altsyncram_as51:auto_generated.q_a[28]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT


|CPU|CU:inst1|MICR_ADDR:inst1
MC_ADDR[0] <= LPM_MUX:inst2.result[0]
MC_ADDR[1] <= LPM_MUX:inst2.result[1]
MC_ADDR[2] <= LPM_MUX:inst2.result[2]
MC_ADDR[3] <= LPM_MUX:inst2.result[3]
MC_ADDR[4] <= LPM_MUX:inst2.result[4]
MC_ADDR[5] <= LPM_MUX:inst2.result[5]
EF => MICR_ADR_CHOOSER:inst.EF
ACODE[0] => MICR_ADR_CHOOSER:inst.ACode[0]
ACODE[1] => MICR_ADR_CHOOSER:inst.ACode[1]
CLK_CSADDR => LPM_COUNTER:inst3.clock
CLK_CSADDR => DECODE_ADDR:inst1.clock
START => LPM_COUNTER:inst3.cnt_en
OP_CODE[0] => DECODE_ADDR:inst1.address[0]
OP_CODE[1] => DECODE_ADDR:inst1.address[1]
OP_CODE[2] => DECODE_ADDR:inst1.address[2]
JMP_ADDR[0] => LPM_MUX:inst2.data[3][0]
JMP_ADDR[1] => LPM_MUX:inst2.data[3][1]
JMP_ADDR[2] => LPM_MUX:inst2.data[3][2]
JMP_ADDR[3] => LPM_MUX:inst2.data[3][3]
JMP_ADDR[4] => LPM_MUX:inst2.data[3][4]
JMP_ADDR[5] => LPM_MUX:inst2.data[3][5]


|CPU|CU:inst1|MICR_ADDR:inst1|LPM_MUX:inst2
data[0][0] => mux_bfc:auto_generated.data[0]
data[0][1] => mux_bfc:auto_generated.data[1]
data[0][2] => mux_bfc:auto_generated.data[2]
data[0][3] => mux_bfc:auto_generated.data[3]
data[0][4] => mux_bfc:auto_generated.data[4]
data[0][5] => mux_bfc:auto_generated.data[5]
data[1][0] => mux_bfc:auto_generated.data[6]
data[1][1] => mux_bfc:auto_generated.data[7]
data[1][2] => mux_bfc:auto_generated.data[8]
data[1][3] => mux_bfc:auto_generated.data[9]
data[1][4] => mux_bfc:auto_generated.data[10]
data[1][5] => mux_bfc:auto_generated.data[11]
data[2][0] => mux_bfc:auto_generated.data[12]
data[2][1] => mux_bfc:auto_generated.data[13]
data[2][2] => mux_bfc:auto_generated.data[14]
data[2][3] => mux_bfc:auto_generated.data[15]
data[2][4] => mux_bfc:auto_generated.data[16]
data[2][5] => mux_bfc:auto_generated.data[17]
data[3][0] => mux_bfc:auto_generated.data[18]
data[3][1] => mux_bfc:auto_generated.data[19]
data[3][2] => mux_bfc:auto_generated.data[20]
data[3][3] => mux_bfc:auto_generated.data[21]
data[3][4] => mux_bfc:auto_generated.data[22]
data[3][5] => mux_bfc:auto_generated.data[23]
sel[0] => mux_bfc:auto_generated.sel[0]
sel[1] => mux_bfc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_bfc:auto_generated.result[0]
result[1] <= mux_bfc:auto_generated.result[1]
result[2] <= mux_bfc:auto_generated.result[2]
result[3] <= mux_bfc:auto_generated.result[3]
result[4] <= mux_bfc:auto_generated.result[4]
result[5] <= mux_bfc:auto_generated.result[5]


|CPU|CU:inst1|MICR_ADDR:inst1|LPM_MUX:inst2|mux_bfc:auto_generated
data[0] => _~92.IN0
data[0] => _~100.IN0
data[1] => _~74.IN0
data[1] => _~82.IN0
data[2] => _~56.IN0
data[2] => _~64.IN0
data[3] => _~38.IN0
data[3] => _~46.IN0
data[4] => _~20.IN0
data[4] => _~28.IN0
data[5] => _~2.IN0
data[5] => _~10.IN0
data[6] => _~90.IN0
data[7] => _~72.IN0
data[8] => _~54.IN0
data[9] => _~36.IN0
data[10] => _~18.IN0
data[11] => _~0.IN0
data[12] => _~95.IN1
data[12] => _~103.IN1
data[13] => _~77.IN1
data[13] => _~85.IN1
data[14] => _~59.IN1
data[14] => _~67.IN1
data[15] => _~41.IN1
data[15] => _~49.IN1
data[16] => _~23.IN1
data[16] => _~31.IN1
data[17] => _~5.IN1
data[17] => _~13.IN1
data[18] => _~107.IN0
data[19] => _~89.IN0
data[20] => _~71.IN0
data[21] => _~53.IN0
data[22] => _~35.IN0
data[23] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[0] => _~72.IN1
sel[0] => _~75.IN0
sel[0] => _~77.IN0
sel[0] => _~83.IN0
sel[0] => _~85.IN0
sel[0] => _~88.IN0
sel[0] => _~90.IN1
sel[0] => _~93.IN0
sel[0] => _~95.IN0
sel[0] => _~101.IN0
sel[0] => _~103.IN0
sel[0] => _~106.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0
sel[1] => _~73.IN0
sel[1] => _~78.IN0
sel[1] => _~81.IN0
sel[1] => _~86.IN0
sel[1] => _~91.IN0
sel[1] => _~96.IN0
sel[1] => _~99.IN0
sel[1] => _~104.IN0


|CPU|CU:inst1|MICR_ADDR:inst1|LPM_COUNTER:inst3
clock => cntr_c1j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_c1j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_c1j:auto_generated.sload
data[0] => cntr_c1j:auto_generated.data[0]
data[1] => cntr_c1j:auto_generated.data[1]
data[2] => cntr_c1j:auto_generated.data[2]
data[3] => cntr_c1j:auto_generated.data[3]
data[4] => cntr_c1j:auto_generated.data[4]
data[5] => cntr_c1j:auto_generated.data[5]
cin => ~NO_FANOUT~
q[0] <= cntr_c1j:auto_generated.q[0]
q[1] <= cntr_c1j:auto_generated.q[1]
q[2] <= cntr_c1j:auto_generated.q[2]
q[3] <= cntr_c1j:auto_generated.q[3]
q[4] <= cntr_c1j:auto_generated.q[4]
q[5] <= cntr_c1j:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|CPU|CU:inst1|MICR_ADDR:inst1|LPM_COUNTER:inst3|cntr_c1j:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
data[0] => _~13.IN1
data[1] => _~12.IN1
data[2] => _~11.IN1
data[3] => _~10.IN1
data[4] => _~9.IN1
data[5] => _~8.IN1
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
sload => counter_cella0~1.IN1


|CPU|CU:inst1|MICR_ADDR:inst1|MICR_ADR_CHOOSER:inst
S_LOAD <= inst7.DB_MAX_OUTPUT_PORT_TYPE
ACode[0] => inst.IN0
ACode[0] => inst7.IN1
ACode[0] => inst2.IN0
ACode[0] => inst5.IN1
ACode[0] => inst6.IN0
ACode[1] => inst4.IN0
ACode[1] => inst1.IN0
ACode[1] => inst5.IN0
EF => inst4.IN2
EF => inst1.IN1
ASel[0] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
ASel[1] <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|CPU|CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]


|CPU|CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_po51:auto_generated.address_a[0]
address_a[1] => altsyncram_po51:auto_generated.address_a[1]
address_a[2] => altsyncram_po51:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_po51:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_po51:auto_generated.q_a[0]
q_a[1] <= altsyncram_po51:auto_generated.q_a[1]
q_a[2] <= altsyncram_po51:auto_generated.q_a[2]
q_a[3] <= altsyncram_po51:auto_generated.q_a[3]
q_a[4] <= altsyncram_po51:auto_generated.q_a[4]
q_a[5] <= altsyncram_po51:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT


|CPU|CU:inst1|ADDR_TYPE_SW:inst6
ADDR_TYPE[0] <= ATS:inst.result[0]
ADDR_TYPE[1] <= ATS:inst.result[1]
ATS => ATS:inst.sel
CMD[0] => ATS:inst.data0x[0]
CMD[1] => ATS:inst.data0x[1]
MCCMD[0] => ATS:inst.data1x[0]
MCCMD[1] => ATS:inst.data1x[1]


|CPU|CU:inst1|ADDR_TYPE_SW:inst6|ATS:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]


|CPU|CU:inst1|ADDR_TYPE_SW:inst6|ATS:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_frd:auto_generated.data[0]
data[0][1] => mux_frd:auto_generated.data[1]
data[1][0] => mux_frd:auto_generated.data[2]
data[1][1] => mux_frd:auto_generated.data[3]
sel[0] => mux_frd:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_frd:auto_generated.result[0]
result[1] <= mux_frd:auto_generated.result[1]


|CPU|CU:inst1|ADDR_TYPE_SW:inst6|ATS:inst|LPM_MUX:lpm_mux_component|mux_frd:auto_generated
data[0] => result_node[0]~3.IN1
data[1] => result_node[1]~1.IN1
data[2] => result_node[0]~2.IN1
data[3] => result_node[1]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[1]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[0]~2.IN0
sel[0] => _~1.IN0


|CPU|CU:inst1|REG_SRC_SWITCHER:inst2
REG_VAL[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
REG_VAL[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
REG_VAL[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
Switcher => REG_SW:inst3.sel
CODE[0] => REG_SW:inst3.data0x[0]
CODE[1] => REG_SW:inst3.data0x[1]
MCCODE[0] => REG_SW:inst3.data1x[0]
MCCODE[1] => REG_SW:inst3.data1x[1]
MCCODE[2] => REG_SW:inst3.data1x[2]


|CPU|CU:inst1|REG_SRC_SWITCHER:inst2|REG_SW:inst3
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]


|CPU|CU:inst1|REG_SRC_SWITCHER:inst2|REG_SW:inst3|LPM_MUX:lpm_mux_component
data[0][0] => mux_grd:auto_generated.data[0]
data[0][1] => mux_grd:auto_generated.data[1]
data[0][2] => mux_grd:auto_generated.data[2]
data[1][0] => mux_grd:auto_generated.data[3]
data[1][1] => mux_grd:auto_generated.data[4]
data[1][2] => mux_grd:auto_generated.data[5]
sel[0] => mux_grd:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_grd:auto_generated.result[0]
result[1] <= mux_grd:auto_generated.result[1]
result[2] <= mux_grd:auto_generated.result[2]


|CPU|CU:inst1|REG_SRC_SWITCHER:inst2|REG_SW:inst3|LPM_MUX:lpm_mux_component|mux_grd:auto_generated
data[0] => result_node[0]~5.IN1
data[1] => result_node[1]~3.IN1
data[2] => result_node[2]~1.IN1
data[3] => result_node[0]~4.IN1
data[4] => result_node[1]~2.IN1
data[5] => result_node[2]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[1]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[0]~4.IN0
sel[0] => _~2.IN0


|CPU|CU:inst1|REG_SRC_SWITCHER:inst3
REG_VAL[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
REG_VAL[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
REG_VAL[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
Switcher => REG_SW:inst3.sel
CODE[0] => REG_SW:inst3.data0x[0]
CODE[1] => REG_SW:inst3.data0x[1]
MCCODE[0] => REG_SW:inst3.data1x[0]
MCCODE[1] => REG_SW:inst3.data1x[1]
MCCODE[2] => REG_SW:inst3.data1x[2]


|CPU|CU:inst1|REG_SRC_SWITCHER:inst3|REG_SW:inst3
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]


|CPU|CU:inst1|REG_SRC_SWITCHER:inst3|REG_SW:inst3|LPM_MUX:lpm_mux_component
data[0][0] => mux_grd:auto_generated.data[0]
data[0][1] => mux_grd:auto_generated.data[1]
data[0][2] => mux_grd:auto_generated.data[2]
data[1][0] => mux_grd:auto_generated.data[3]
data[1][1] => mux_grd:auto_generated.data[4]
data[1][2] => mux_grd:auto_generated.data[5]
sel[0] => mux_grd:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_grd:auto_generated.result[0]
result[1] <= mux_grd:auto_generated.result[1]
result[2] <= mux_grd:auto_generated.result[2]


|CPU|CU:inst1|REG_SRC_SWITCHER:inst3|REG_SW:inst3|LPM_MUX:lpm_mux_component|mux_grd:auto_generated
data[0] => result_node[0]~5.IN1
data[1] => result_node[1]~3.IN1
data[2] => result_node[2]~1.IN1
data[3] => result_node[0]~4.IN1
data[4] => result_node[1]~2.IN1
data[5] => result_node[2]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[1]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[0]~4.IN0
sel[0] => _~2.IN0


|CPU|CU:inst1|REG_SRC_SWITCHER:inst4
REG_VAL[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
REG_VAL[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
REG_VAL[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
Switcher => REG_SW:inst3.sel
CODE[0] => REG_SW:inst3.data0x[0]
CODE[1] => REG_SW:inst3.data0x[1]
MCCODE[0] => REG_SW:inst3.data1x[0]
MCCODE[1] => REG_SW:inst3.data1x[1]
MCCODE[2] => REG_SW:inst3.data1x[2]


|CPU|CU:inst1|REG_SRC_SWITCHER:inst4|REG_SW:inst3
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]


|CPU|CU:inst1|REG_SRC_SWITCHER:inst4|REG_SW:inst3|LPM_MUX:lpm_mux_component
data[0][0] => mux_grd:auto_generated.data[0]
data[0][1] => mux_grd:auto_generated.data[1]
data[0][2] => mux_grd:auto_generated.data[2]
data[1][0] => mux_grd:auto_generated.data[3]
data[1][1] => mux_grd:auto_generated.data[4]
data[1][2] => mux_grd:auto_generated.data[5]
sel[0] => mux_grd:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_grd:auto_generated.result[0]
result[1] <= mux_grd:auto_generated.result[1]
result[2] <= mux_grd:auto_generated.result[2]


|CPU|CU:inst1|REG_SRC_SWITCHER:inst4|REG_SW:inst3|LPM_MUX:lpm_mux_component|mux_grd:auto_generated
data[0] => result_node[0]~5.IN1
data[1] => result_node[1]~3.IN1
data[2] => result_node[2]~1.IN1
data[3] => result_node[0]~4.IN1
data[4] => result_node[1]~2.IN1
data[5] => result_node[2]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[1]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[0]~4.IN0
sel[0] => _~2.IN0


|CPU|REG:inst4
EF_out <= inst7.DB_MAX_OUTPUT_PORT_TYPE
CLK_REG => inst8.IN0
CLK_REG => lpm_ff0:R0.clock
CLK_REG => lpm_ff0:R1.clock
CLK_REG => lpm_ff0:R2.clock
CLK_REG => lpm_ff0:R3.clock
CLK_REG => lpm_ff0:temp0.clock
CLK_REG => lpm_ff0:IR.clock
CLK_REG => lpm_ff0:temp1.clock
CLK_REG => lpm_ff0:PC.clock
WF_ => inst8.IN1
EF => inst7.DATAIN
A_out[0] <= LPM_MUX:inst4.result[0]
A_out[1] <= LPM_MUX:inst4.result[1]
A_out[2] <= LPM_MUX:inst4.result[2]
A_out[3] <= LPM_MUX:inst4.result[3]
A_out[4] <= LPM_MUX:inst4.result[4]
A_out[5] <= LPM_MUX:inst4.result[5]
A_out[6] <= LPM_MUX:inst4.result[6]
A_out[7] <= LPM_MUX:inst4.result[7]
WRITE => RW_REG:inst.WRITE
NC[0] => RW_REG:inst.data[0]
NC[1] => RW_REG:inst.data[1]
NC[2] => RW_REG:inst.data[2]
C_in[0] => lpm_ff0:R0.data[0]
C_in[0] => lpm_ff0:R1.data[0]
C_in[0] => lpm_ff0:R2.data[0]
C_in[0] => lpm_ff0:R3.data[0]
C_in[0] => lpm_ff0:temp0.data[0]
C_in[0] => lpm_ff0:IR.data[0]
C_in[0] => lpm_ff0:temp1.data[0]
C_in[0] => lpm_ff0:PC.data[0]
C_in[1] => lpm_ff0:R0.data[1]
C_in[1] => lpm_ff0:R1.data[1]
C_in[1] => lpm_ff0:R2.data[1]
C_in[1] => lpm_ff0:R3.data[1]
C_in[1] => lpm_ff0:temp0.data[1]
C_in[1] => lpm_ff0:IR.data[1]
C_in[1] => lpm_ff0:temp1.data[1]
C_in[1] => lpm_ff0:PC.data[1]
C_in[2] => lpm_ff0:R0.data[2]
C_in[2] => lpm_ff0:R1.data[2]
C_in[2] => lpm_ff0:R2.data[2]
C_in[2] => lpm_ff0:R3.data[2]
C_in[2] => lpm_ff0:temp0.data[2]
C_in[2] => lpm_ff0:IR.data[2]
C_in[2] => lpm_ff0:temp1.data[2]
C_in[2] => lpm_ff0:PC.data[2]
C_in[3] => lpm_ff0:R0.data[3]
C_in[3] => lpm_ff0:R1.data[3]
C_in[3] => lpm_ff0:R2.data[3]
C_in[3] => lpm_ff0:R3.data[3]
C_in[3] => lpm_ff0:temp0.data[3]
C_in[3] => lpm_ff0:IR.data[3]
C_in[3] => lpm_ff0:temp1.data[3]
C_in[3] => lpm_ff0:PC.data[3]
C_in[4] => lpm_ff0:R0.data[4]
C_in[4] => lpm_ff0:R1.data[4]
C_in[4] => lpm_ff0:R2.data[4]
C_in[4] => lpm_ff0:R3.data[4]
C_in[4] => lpm_ff0:temp0.data[4]
C_in[4] => lpm_ff0:IR.data[4]
C_in[4] => lpm_ff0:temp1.data[4]
C_in[4] => lpm_ff0:PC.data[4]
C_in[5] => lpm_ff0:R0.data[5]
C_in[5] => lpm_ff0:R1.data[5]
C_in[5] => lpm_ff0:R2.data[5]
C_in[5] => lpm_ff0:R3.data[5]
C_in[5] => lpm_ff0:temp0.data[5]
C_in[5] => lpm_ff0:IR.data[5]
C_in[5] => lpm_ff0:temp1.data[5]
C_in[5] => lpm_ff0:PC.data[5]
C_in[6] => lpm_ff0:R0.data[6]
C_in[6] => lpm_ff0:R1.data[6]
C_in[6] => lpm_ff0:R2.data[6]
C_in[6] => lpm_ff0:R3.data[6]
C_in[6] => lpm_ff0:temp0.data[6]
C_in[6] => lpm_ff0:IR.data[6]
C_in[6] => lpm_ff0:temp1.data[6]
C_in[6] => lpm_ff0:PC.data[6]
C_in[7] => lpm_ff0:R0.data[7]
C_in[7] => lpm_ff0:R1.data[7]
C_in[7] => lpm_ff0:R2.data[7]
C_in[7] => lpm_ff0:R3.data[7]
C_in[7] => lpm_ff0:temp0.data[7]
C_in[7] => lpm_ff0:IR.data[7]
C_in[7] => lpm_ff0:temp1.data[7]
C_in[7] => lpm_ff0:PC.data[7]
NA[0] => LPM_MUX:inst4.sel[0]
NA[1] => LPM_MUX:inst4.sel[1]
NA[2] => LPM_MUX:inst4.sel[2]
AI_out[0] <= data[6][0].DB_MAX_OUTPUT_PORT_TYPE
AI_out[1] <= data[6][1].DB_MAX_OUTPUT_PORT_TYPE
AI_out[2] <= data[6][2].DB_MAX_OUTPUT_PORT_TYPE
AI_out[3] <= data[6][3].DB_MAX_OUTPUT_PORT_TYPE
AI_out[4] <= data[6][4].DB_MAX_OUTPUT_PORT_TYPE
AI_out[5] <= data[6][5].DB_MAX_OUTPUT_PORT_TYPE
AI_out[6] <= data[6][6].DB_MAX_OUTPUT_PORT_TYPE
AI_out[7] <= data[6][7].DB_MAX_OUTPUT_PORT_TYPE
B_out[0] <= LPM_MUX:inst6.result[0]
B_out[1] <= LPM_MUX:inst6.result[1]
B_out[2] <= LPM_MUX:inst6.result[2]
B_out[3] <= LPM_MUX:inst6.result[3]
B_out[4] <= LPM_MUX:inst6.result[4]
B_out[5] <= LPM_MUX:inst6.result[5]
B_out[6] <= LPM_MUX:inst6.result[6]
B_out[7] <= LPM_MUX:inst6.result[7]
NB[0] => LPM_MUX:inst6.sel[0]
NB[1] => LPM_MUX:inst6.sel[1]
NB[2] => LPM_MUX:inst6.sel[2]
IND_out[0] <= data[7][0].DB_MAX_OUTPUT_PORT_TYPE
IND_out[1] <= data[7][1].DB_MAX_OUTPUT_PORT_TYPE
IND_out[2] <= data[7][2].DB_MAX_OUTPUT_PORT_TYPE
IND_out[3] <= data[7][3].DB_MAX_OUTPUT_PORT_TYPE
IND_out[4] <= data[7][4].DB_MAX_OUTPUT_PORT_TYPE
IND_out[5] <= data[7][5].DB_MAX_OUTPUT_PORT_TYPE
IND_out[6] <= data[7][6].DB_MAX_OUTPUT_PORT_TYPE
IND_out[7] <= data[7][7].DB_MAX_OUTPUT_PORT_TYPE
IR_out[0] <= data[5][0].DB_MAX_OUTPUT_PORT_TYPE
IR_out[1] <= data[5][1].DB_MAX_OUTPUT_PORT_TYPE
IR_out[2] <= data[5][2].DB_MAX_OUTPUT_PORT_TYPE
IR_out[3] <= data[5][3].DB_MAX_OUTPUT_PORT_TYPE
IR_out[4] <= data[5][4].DB_MAX_OUTPUT_PORT_TYPE
IR_out[5] <= data[5][5].DB_MAX_OUTPUT_PORT_TYPE
IR_out[6] <= data[5][6].DB_MAX_OUTPUT_PORT_TYPE
IR_out[7] <= data[5][7].DB_MAX_OUTPUT_PORT_TYPE
PC_out[0] <= data[4][0].DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= data[4][1].DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= data[4][2].DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= data[4][3].DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= data[4][4].DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= data[4][5].DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= data[4][6].DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= data[4][7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|REG:inst4|LPM_MUX:inst4
data[0][0] => mux_ifc:auto_generated.data[0]
data[0][1] => mux_ifc:auto_generated.data[1]
data[0][2] => mux_ifc:auto_generated.data[2]
data[0][3] => mux_ifc:auto_generated.data[3]
data[0][4] => mux_ifc:auto_generated.data[4]
data[0][5] => mux_ifc:auto_generated.data[5]
data[0][6] => mux_ifc:auto_generated.data[6]
data[0][7] => mux_ifc:auto_generated.data[7]
data[1][0] => mux_ifc:auto_generated.data[8]
data[1][1] => mux_ifc:auto_generated.data[9]
data[1][2] => mux_ifc:auto_generated.data[10]
data[1][3] => mux_ifc:auto_generated.data[11]
data[1][4] => mux_ifc:auto_generated.data[12]
data[1][5] => mux_ifc:auto_generated.data[13]
data[1][6] => mux_ifc:auto_generated.data[14]
data[1][7] => mux_ifc:auto_generated.data[15]
data[2][0] => mux_ifc:auto_generated.data[16]
data[2][1] => mux_ifc:auto_generated.data[17]
data[2][2] => mux_ifc:auto_generated.data[18]
data[2][3] => mux_ifc:auto_generated.data[19]
data[2][4] => mux_ifc:auto_generated.data[20]
data[2][5] => mux_ifc:auto_generated.data[21]
data[2][6] => mux_ifc:auto_generated.data[22]
data[2][7] => mux_ifc:auto_generated.data[23]
data[3][0] => mux_ifc:auto_generated.data[24]
data[3][1] => mux_ifc:auto_generated.data[25]
data[3][2] => mux_ifc:auto_generated.data[26]
data[3][3] => mux_ifc:auto_generated.data[27]
data[3][4] => mux_ifc:auto_generated.data[28]
data[3][5] => mux_ifc:auto_generated.data[29]
data[3][6] => mux_ifc:auto_generated.data[30]
data[3][7] => mux_ifc:auto_generated.data[31]
data[4][0] => mux_ifc:auto_generated.data[32]
data[4][1] => mux_ifc:auto_generated.data[33]
data[4][2] => mux_ifc:auto_generated.data[34]
data[4][3] => mux_ifc:auto_generated.data[35]
data[4][4] => mux_ifc:auto_generated.data[36]
data[4][5] => mux_ifc:auto_generated.data[37]
data[4][6] => mux_ifc:auto_generated.data[38]
data[4][7] => mux_ifc:auto_generated.data[39]
data[5][0] => mux_ifc:auto_generated.data[40]
data[5][1] => mux_ifc:auto_generated.data[41]
data[5][2] => mux_ifc:auto_generated.data[42]
data[5][3] => mux_ifc:auto_generated.data[43]
data[5][4] => mux_ifc:auto_generated.data[44]
data[5][5] => mux_ifc:auto_generated.data[45]
data[5][6] => mux_ifc:auto_generated.data[46]
data[5][7] => mux_ifc:auto_generated.data[47]
data[6][0] => mux_ifc:auto_generated.data[48]
data[6][1] => mux_ifc:auto_generated.data[49]
data[6][2] => mux_ifc:auto_generated.data[50]
data[6][3] => mux_ifc:auto_generated.data[51]
data[6][4] => mux_ifc:auto_generated.data[52]
data[6][5] => mux_ifc:auto_generated.data[53]
data[6][6] => mux_ifc:auto_generated.data[54]
data[6][7] => mux_ifc:auto_generated.data[55]
data[7][0] => mux_ifc:auto_generated.data[56]
data[7][1] => mux_ifc:auto_generated.data[57]
data[7][2] => mux_ifc:auto_generated.data[58]
data[7][3] => mux_ifc:auto_generated.data[59]
data[7][4] => mux_ifc:auto_generated.data[60]
data[7][5] => mux_ifc:auto_generated.data[61]
data[7][6] => mux_ifc:auto_generated.data[62]
data[7][7] => mux_ifc:auto_generated.data[63]
sel[0] => mux_ifc:auto_generated.sel[0]
sel[1] => mux_ifc:auto_generated.sel[1]
sel[2] => mux_ifc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ifc:auto_generated.result[0]
result[1] <= mux_ifc:auto_generated.result[1]
result[2] <= mux_ifc:auto_generated.result[2]
result[3] <= mux_ifc:auto_generated.result[3]
result[4] <= mux_ifc:auto_generated.result[4]
result[5] <= mux_ifc:auto_generated.result[5]
result[6] <= mux_ifc:auto_generated.result[6]
result[7] <= mux_ifc:auto_generated.result[7]


|CPU|REG:inst4|LPM_MUX:inst4|mux_ifc:auto_generated
data[0] => _~325.IN0
data[0] => _~334.IN0
data[1] => _~282.IN0
data[1] => _~291.IN0
data[2] => _~239.IN0
data[2] => _~248.IN0
data[3] => _~196.IN0
data[3] => _~205.IN0
data[4] => _~153.IN0
data[4] => _~162.IN0
data[5] => _~110.IN0
data[5] => _~119.IN0
data[6] => _~67.IN0
data[6] => _~76.IN0
data[7] => _~24.IN0
data[7] => _~33.IN0
data[8] => _~323.IN0
data[9] => _~280.IN0
data[10] => _~237.IN0
data[11] => _~194.IN0
data[12] => _~151.IN0
data[13] => _~108.IN0
data[14] => _~65.IN0
data[15] => _~22.IN0
data[16] => _~328.IN1
data[16] => _~337.IN1
data[17] => _~285.IN1
data[17] => _~294.IN1
data[18] => _~242.IN1
data[18] => _~251.IN1
data[19] => _~199.IN1
data[19] => _~208.IN1
data[20] => _~156.IN1
data[20] => _~165.IN1
data[21] => _~113.IN1
data[21] => _~122.IN1
data[22] => _~70.IN1
data[22] => _~79.IN1
data[23] => _~27.IN1
data[23] => _~36.IN1
data[24] => _~341.IN0
data[25] => _~298.IN0
data[26] => _~255.IN0
data[27] => _~212.IN0
data[28] => _~169.IN0
data[29] => _~126.IN0
data[30] => _~83.IN0
data[31] => _~40.IN0
data[32] => _~303.IN0
data[32] => _~312.IN0
data[33] => _~260.IN0
data[33] => _~269.IN0
data[34] => _~217.IN0
data[34] => _~226.IN0
data[35] => _~174.IN0
data[35] => _~183.IN0
data[36] => _~131.IN0
data[36] => _~140.IN0
data[37] => _~88.IN0
data[37] => _~97.IN0
data[38] => _~45.IN0
data[38] => _~54.IN0
data[39] => _~2.IN0
data[39] => _~11.IN0
data[40] => _~301.IN0
data[41] => _~258.IN0
data[42] => _~215.IN0
data[43] => _~172.IN0
data[44] => _~129.IN0
data[45] => _~86.IN0
data[46] => _~43.IN0
data[47] => _~0.IN0
data[48] => _~306.IN1
data[48] => _~315.IN1
data[49] => _~263.IN1
data[49] => _~272.IN1
data[50] => _~220.IN1
data[50] => _~229.IN1
data[51] => _~177.IN1
data[51] => _~186.IN1
data[52] => _~134.IN1
data[52] => _~143.IN1
data[53] => _~91.IN1
data[53] => _~100.IN1
data[54] => _~48.IN1
data[54] => _~57.IN1
data[55] => _~5.IN1
data[55] => _~14.IN1
data[56] => _~319.IN0
data[57] => _~276.IN0
data[58] => _~233.IN0
data[59] => _~190.IN0
data[60] => _~147.IN0
data[61] => _~104.IN0
data[62] => _~61.IN0
data[63] => _~18.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~258.IN1
sel[0] => _~261.IN0
sel[0] => _~263.IN0
sel[0] => _~270.IN0
sel[0] => _~272.IN0
sel[0] => _~275.IN0
sel[0] => _~280.IN1
sel[0] => _~283.IN0
sel[0] => _~285.IN0
sel[0] => _~292.IN0
sel[0] => _~294.IN0
sel[0] => _~297.IN0
sel[0] => _~215.IN1
sel[0] => _~218.IN0
sel[0] => _~220.IN0
sel[0] => _~227.IN0
sel[0] => _~229.IN0
sel[0] => _~232.IN0
sel[0] => _~237.IN1
sel[0] => _~240.IN0
sel[0] => _~242.IN0
sel[0] => _~249.IN0
sel[0] => _~251.IN0
sel[0] => _~254.IN0
sel[0] => _~172.IN1
sel[0] => _~175.IN0
sel[0] => _~177.IN0
sel[0] => _~184.IN0
sel[0] => _~186.IN0
sel[0] => _~189.IN0
sel[0] => _~194.IN1
sel[0] => _~197.IN0
sel[0] => _~199.IN0
sel[0] => _~206.IN0
sel[0] => _~208.IN0
sel[0] => _~211.IN0
sel[0] => _~129.IN1
sel[0] => _~132.IN0
sel[0] => _~134.IN0
sel[0] => _~141.IN0
sel[0] => _~143.IN0
sel[0] => _~146.IN0
sel[0] => _~151.IN1
sel[0] => _~154.IN0
sel[0] => _~156.IN0
sel[0] => _~163.IN0
sel[0] => _~165.IN0
sel[0] => _~168.IN0
sel[0] => _~301.IN1
sel[0] => _~304.IN0
sel[0] => _~306.IN0
sel[0] => _~313.IN0
sel[0] => _~315.IN0
sel[0] => _~318.IN0
sel[0] => _~323.IN1
sel[0] => _~326.IN0
sel[0] => _~328.IN0
sel[0] => _~335.IN0
sel[0] => _~337.IN0
sel[0] => _~340.IN0
sel[0] => _~86.IN1
sel[0] => _~89.IN0
sel[0] => _~91.IN0
sel[0] => _~98.IN0
sel[0] => _~100.IN0
sel[0] => _~103.IN0
sel[0] => _~108.IN1
sel[0] => _~111.IN0
sel[0] => _~113.IN0
sel[0] => _~120.IN0
sel[0] => _~122.IN0
sel[0] => _~125.IN0
sel[0] => _~43.IN1
sel[0] => _~46.IN0
sel[0] => _~48.IN0
sel[0] => _~55.IN0
sel[0] => _~57.IN0
sel[0] => _~60.IN0
sel[0] => _~65.IN1
sel[0] => _~68.IN0
sel[0] => _~70.IN0
sel[0] => _~77.IN0
sel[0] => _~79.IN0
sel[0] => _~82.IN0
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~12.IN0
sel[0] => _~14.IN0
sel[0] => _~17.IN0
sel[0] => _~22.IN1
sel[0] => _~25.IN0
sel[0] => _~27.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN0
sel[0] => _~39.IN0
sel[1] => _~259.IN0
sel[1] => _~264.IN0
sel[1] => _~268.IN0
sel[1] => _~273.IN0
sel[1] => _~281.IN0
sel[1] => _~286.IN0
sel[1] => _~290.IN0
sel[1] => _~295.IN0
sel[1] => _~216.IN0
sel[1] => _~221.IN0
sel[1] => _~225.IN0
sel[1] => _~230.IN0
sel[1] => _~238.IN0
sel[1] => _~243.IN0
sel[1] => _~247.IN0
sel[1] => _~252.IN0
sel[1] => _~173.IN0
sel[1] => _~178.IN0
sel[1] => _~182.IN0
sel[1] => _~187.IN0
sel[1] => _~195.IN0
sel[1] => _~200.IN0
sel[1] => _~204.IN0
sel[1] => _~209.IN0
sel[1] => _~130.IN0
sel[1] => _~135.IN0
sel[1] => _~139.IN0
sel[1] => _~144.IN0
sel[1] => _~152.IN0
sel[1] => _~157.IN0
sel[1] => _~161.IN0
sel[1] => _~166.IN0
sel[1] => _~302.IN0
sel[1] => _~307.IN0
sel[1] => _~311.IN0
sel[1] => _~316.IN0
sel[1] => _~324.IN0
sel[1] => _~329.IN0
sel[1] => _~333.IN0
sel[1] => _~338.IN0
sel[1] => _~87.IN0
sel[1] => _~92.IN0
sel[1] => _~96.IN0
sel[1] => _~101.IN0
sel[1] => _~109.IN0
sel[1] => _~114.IN0
sel[1] => _~118.IN0
sel[1] => _~123.IN0
sel[1] => _~44.IN0
sel[1] => _~49.IN0
sel[1] => _~53.IN0
sel[1] => _~58.IN0
sel[1] => _~66.IN0
sel[1] => _~71.IN0
sel[1] => _~75.IN0
sel[1] => _~80.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~10.IN0
sel[1] => _~15.IN0
sel[1] => _~23.IN0
sel[1] => _~28.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[2] => result_node[7]~0.IN0
sel[2] => _~21.IN0
sel[2] => result_node[6]~2.IN0
sel[2] => _~64.IN0
sel[2] => result_node[5]~4.IN0
sel[2] => _~107.IN0
sel[2] => result_node[4]~6.IN0
sel[2] => _~150.IN0
sel[2] => result_node[3]~8.IN0
sel[2] => _~193.IN0
sel[2] => result_node[2]~10.IN0
sel[2] => _~236.IN0
sel[2] => result_node[1]~12.IN0
sel[2] => _~279.IN0
sel[2] => result_node[0]~14.IN0
sel[2] => _~322.IN0


|CPU|REG:inst4|lpm_ff0:R0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|CPU|REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|REG:inst4|RW_REG:inst
R0 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
data[0] => lpm_decode0:inst.data[0]
data[1] => lpm_decode0:inst.data[1]
data[2] => lpm_decode0:inst.data[2]
WRITE => inst1.IN1
WRITE => inst2.IN1
WRITE => inst4.IN1
WRITE => inst3.IN1
WRITE => inst6.IN1
WRITE => inst5.IN1
WRITE => inst7.IN1
WRITE => inst8.IN1
R1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
R2 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
R3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
R4 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
R5 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
R6 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
R7 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|CPU|REG:inst4|RW_REG:inst|lpm_decode0:inst
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|CPU|REG:inst4|RW_REG:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component
data[0] => decode_ave:auto_generated.data[0]
data[1] => decode_ave:auto_generated.data[1]
data[2] => decode_ave:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ave:auto_generated.eq[0]
eq[1] <= decode_ave:auto_generated.eq[1]
eq[2] <= decode_ave:auto_generated.eq[2]
eq[3] <= decode_ave:auto_generated.eq[3]
eq[4] <= decode_ave:auto_generated.eq[4]
eq[5] <= decode_ave:auto_generated.eq[5]
eq[6] <= decode_ave:auto_generated.eq[6]
eq[7] <= decode_ave:auto_generated.eq[7]


|CPU|REG:inst4|RW_REG:inst|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_ave:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|CPU|REG:inst4|lpm_ff0:R1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|CPU|REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|REG:inst4|lpm_ff0:R2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|CPU|REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|REG:inst4|lpm_ff0:R3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|CPU|REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|REG:inst4|lpm_ff0:temp0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|CPU|REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|REG:inst4|lpm_ff0:IR
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|CPU|REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|REG:inst4|lpm_ff0:temp1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|CPU|REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|REG:inst4|lpm_ff0:PC
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|CPU|REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|REG:inst4|LPM_MUX:inst6
data[0][0] => mux_ifc:auto_generated.data[0]
data[0][1] => mux_ifc:auto_generated.data[1]
data[0][2] => mux_ifc:auto_generated.data[2]
data[0][3] => mux_ifc:auto_generated.data[3]
data[0][4] => mux_ifc:auto_generated.data[4]
data[0][5] => mux_ifc:auto_generated.data[5]
data[0][6] => mux_ifc:auto_generated.data[6]
data[0][7] => mux_ifc:auto_generated.data[7]
data[1][0] => mux_ifc:auto_generated.data[8]
data[1][1] => mux_ifc:auto_generated.data[9]
data[1][2] => mux_ifc:auto_generated.data[10]
data[1][3] => mux_ifc:auto_generated.data[11]
data[1][4] => mux_ifc:auto_generated.data[12]
data[1][5] => mux_ifc:auto_generated.data[13]
data[1][6] => mux_ifc:auto_generated.data[14]
data[1][7] => mux_ifc:auto_generated.data[15]
data[2][0] => mux_ifc:auto_generated.data[16]
data[2][1] => mux_ifc:auto_generated.data[17]
data[2][2] => mux_ifc:auto_generated.data[18]
data[2][3] => mux_ifc:auto_generated.data[19]
data[2][4] => mux_ifc:auto_generated.data[20]
data[2][5] => mux_ifc:auto_generated.data[21]
data[2][6] => mux_ifc:auto_generated.data[22]
data[2][7] => mux_ifc:auto_generated.data[23]
data[3][0] => mux_ifc:auto_generated.data[24]
data[3][1] => mux_ifc:auto_generated.data[25]
data[3][2] => mux_ifc:auto_generated.data[26]
data[3][3] => mux_ifc:auto_generated.data[27]
data[3][4] => mux_ifc:auto_generated.data[28]
data[3][5] => mux_ifc:auto_generated.data[29]
data[3][6] => mux_ifc:auto_generated.data[30]
data[3][7] => mux_ifc:auto_generated.data[31]
data[4][0] => mux_ifc:auto_generated.data[32]
data[4][1] => mux_ifc:auto_generated.data[33]
data[4][2] => mux_ifc:auto_generated.data[34]
data[4][3] => mux_ifc:auto_generated.data[35]
data[4][4] => mux_ifc:auto_generated.data[36]
data[4][5] => mux_ifc:auto_generated.data[37]
data[4][6] => mux_ifc:auto_generated.data[38]
data[4][7] => mux_ifc:auto_generated.data[39]
data[5][0] => mux_ifc:auto_generated.data[40]
data[5][1] => mux_ifc:auto_generated.data[41]
data[5][2] => mux_ifc:auto_generated.data[42]
data[5][3] => mux_ifc:auto_generated.data[43]
data[5][4] => mux_ifc:auto_generated.data[44]
data[5][5] => mux_ifc:auto_generated.data[45]
data[5][6] => mux_ifc:auto_generated.data[46]
data[5][7] => mux_ifc:auto_generated.data[47]
data[6][0] => mux_ifc:auto_generated.data[48]
data[6][1] => mux_ifc:auto_generated.data[49]
data[6][2] => mux_ifc:auto_generated.data[50]
data[6][3] => mux_ifc:auto_generated.data[51]
data[6][4] => mux_ifc:auto_generated.data[52]
data[6][5] => mux_ifc:auto_generated.data[53]
data[6][6] => mux_ifc:auto_generated.data[54]
data[6][7] => mux_ifc:auto_generated.data[55]
data[7][0] => mux_ifc:auto_generated.data[56]
data[7][1] => mux_ifc:auto_generated.data[57]
data[7][2] => mux_ifc:auto_generated.data[58]
data[7][3] => mux_ifc:auto_generated.data[59]
data[7][4] => mux_ifc:auto_generated.data[60]
data[7][5] => mux_ifc:auto_generated.data[61]
data[7][6] => mux_ifc:auto_generated.data[62]
data[7][7] => mux_ifc:auto_generated.data[63]
sel[0] => mux_ifc:auto_generated.sel[0]
sel[1] => mux_ifc:auto_generated.sel[1]
sel[2] => mux_ifc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ifc:auto_generated.result[0]
result[1] <= mux_ifc:auto_generated.result[1]
result[2] <= mux_ifc:auto_generated.result[2]
result[3] <= mux_ifc:auto_generated.result[3]
result[4] <= mux_ifc:auto_generated.result[4]
result[5] <= mux_ifc:auto_generated.result[5]
result[6] <= mux_ifc:auto_generated.result[6]
result[7] <= mux_ifc:auto_generated.result[7]


|CPU|REG:inst4|LPM_MUX:inst6|mux_ifc:auto_generated
data[0] => _~325.IN0
data[0] => _~334.IN0
data[1] => _~282.IN0
data[1] => _~291.IN0
data[2] => _~239.IN0
data[2] => _~248.IN0
data[3] => _~196.IN0
data[3] => _~205.IN0
data[4] => _~153.IN0
data[4] => _~162.IN0
data[5] => _~110.IN0
data[5] => _~119.IN0
data[6] => _~67.IN0
data[6] => _~76.IN0
data[7] => _~24.IN0
data[7] => _~33.IN0
data[8] => _~323.IN0
data[9] => _~280.IN0
data[10] => _~237.IN0
data[11] => _~194.IN0
data[12] => _~151.IN0
data[13] => _~108.IN0
data[14] => _~65.IN0
data[15] => _~22.IN0
data[16] => _~328.IN1
data[16] => _~337.IN1
data[17] => _~285.IN1
data[17] => _~294.IN1
data[18] => _~242.IN1
data[18] => _~251.IN1
data[19] => _~199.IN1
data[19] => _~208.IN1
data[20] => _~156.IN1
data[20] => _~165.IN1
data[21] => _~113.IN1
data[21] => _~122.IN1
data[22] => _~70.IN1
data[22] => _~79.IN1
data[23] => _~27.IN1
data[23] => _~36.IN1
data[24] => _~341.IN0
data[25] => _~298.IN0
data[26] => _~255.IN0
data[27] => _~212.IN0
data[28] => _~169.IN0
data[29] => _~126.IN0
data[30] => _~83.IN0
data[31] => _~40.IN0
data[32] => _~303.IN0
data[32] => _~312.IN0
data[33] => _~260.IN0
data[33] => _~269.IN0
data[34] => _~217.IN0
data[34] => _~226.IN0
data[35] => _~174.IN0
data[35] => _~183.IN0
data[36] => _~131.IN0
data[36] => _~140.IN0
data[37] => _~88.IN0
data[37] => _~97.IN0
data[38] => _~45.IN0
data[38] => _~54.IN0
data[39] => _~2.IN0
data[39] => _~11.IN0
data[40] => _~301.IN0
data[41] => _~258.IN0
data[42] => _~215.IN0
data[43] => _~172.IN0
data[44] => _~129.IN0
data[45] => _~86.IN0
data[46] => _~43.IN0
data[47] => _~0.IN0
data[48] => _~306.IN1
data[48] => _~315.IN1
data[49] => _~263.IN1
data[49] => _~272.IN1
data[50] => _~220.IN1
data[50] => _~229.IN1
data[51] => _~177.IN1
data[51] => _~186.IN1
data[52] => _~134.IN1
data[52] => _~143.IN1
data[53] => _~91.IN1
data[53] => _~100.IN1
data[54] => _~48.IN1
data[54] => _~57.IN1
data[55] => _~5.IN1
data[55] => _~14.IN1
data[56] => _~319.IN0
data[57] => _~276.IN0
data[58] => _~233.IN0
data[59] => _~190.IN0
data[60] => _~147.IN0
data[61] => _~104.IN0
data[62] => _~61.IN0
data[63] => _~18.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~258.IN1
sel[0] => _~261.IN0
sel[0] => _~263.IN0
sel[0] => _~270.IN0
sel[0] => _~272.IN0
sel[0] => _~275.IN0
sel[0] => _~280.IN1
sel[0] => _~283.IN0
sel[0] => _~285.IN0
sel[0] => _~292.IN0
sel[0] => _~294.IN0
sel[0] => _~297.IN0
sel[0] => _~215.IN1
sel[0] => _~218.IN0
sel[0] => _~220.IN0
sel[0] => _~227.IN0
sel[0] => _~229.IN0
sel[0] => _~232.IN0
sel[0] => _~237.IN1
sel[0] => _~240.IN0
sel[0] => _~242.IN0
sel[0] => _~249.IN0
sel[0] => _~251.IN0
sel[0] => _~254.IN0
sel[0] => _~172.IN1
sel[0] => _~175.IN0
sel[0] => _~177.IN0
sel[0] => _~184.IN0
sel[0] => _~186.IN0
sel[0] => _~189.IN0
sel[0] => _~194.IN1
sel[0] => _~197.IN0
sel[0] => _~199.IN0
sel[0] => _~206.IN0
sel[0] => _~208.IN0
sel[0] => _~211.IN0
sel[0] => _~129.IN1
sel[0] => _~132.IN0
sel[0] => _~134.IN0
sel[0] => _~141.IN0
sel[0] => _~143.IN0
sel[0] => _~146.IN0
sel[0] => _~151.IN1
sel[0] => _~154.IN0
sel[0] => _~156.IN0
sel[0] => _~163.IN0
sel[0] => _~165.IN0
sel[0] => _~168.IN0
sel[0] => _~301.IN1
sel[0] => _~304.IN0
sel[0] => _~306.IN0
sel[0] => _~313.IN0
sel[0] => _~315.IN0
sel[0] => _~318.IN0
sel[0] => _~323.IN1
sel[0] => _~326.IN0
sel[0] => _~328.IN0
sel[0] => _~335.IN0
sel[0] => _~337.IN0
sel[0] => _~340.IN0
sel[0] => _~86.IN1
sel[0] => _~89.IN0
sel[0] => _~91.IN0
sel[0] => _~98.IN0
sel[0] => _~100.IN0
sel[0] => _~103.IN0
sel[0] => _~108.IN1
sel[0] => _~111.IN0
sel[0] => _~113.IN0
sel[0] => _~120.IN0
sel[0] => _~122.IN0
sel[0] => _~125.IN0
sel[0] => _~43.IN1
sel[0] => _~46.IN0
sel[0] => _~48.IN0
sel[0] => _~55.IN0
sel[0] => _~57.IN0
sel[0] => _~60.IN0
sel[0] => _~65.IN1
sel[0] => _~68.IN0
sel[0] => _~70.IN0
sel[0] => _~77.IN0
sel[0] => _~79.IN0
sel[0] => _~82.IN0
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~12.IN0
sel[0] => _~14.IN0
sel[0] => _~17.IN0
sel[0] => _~22.IN1
sel[0] => _~25.IN0
sel[0] => _~27.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN0
sel[0] => _~39.IN0
sel[1] => _~259.IN0
sel[1] => _~264.IN0
sel[1] => _~268.IN0
sel[1] => _~273.IN0
sel[1] => _~281.IN0
sel[1] => _~286.IN0
sel[1] => _~290.IN0
sel[1] => _~295.IN0
sel[1] => _~216.IN0
sel[1] => _~221.IN0
sel[1] => _~225.IN0
sel[1] => _~230.IN0
sel[1] => _~238.IN0
sel[1] => _~243.IN0
sel[1] => _~247.IN0
sel[1] => _~252.IN0
sel[1] => _~173.IN0
sel[1] => _~178.IN0
sel[1] => _~182.IN0
sel[1] => _~187.IN0
sel[1] => _~195.IN0
sel[1] => _~200.IN0
sel[1] => _~204.IN0
sel[1] => _~209.IN0
sel[1] => _~130.IN0
sel[1] => _~135.IN0
sel[1] => _~139.IN0
sel[1] => _~144.IN0
sel[1] => _~152.IN0
sel[1] => _~157.IN0
sel[1] => _~161.IN0
sel[1] => _~166.IN0
sel[1] => _~302.IN0
sel[1] => _~307.IN0
sel[1] => _~311.IN0
sel[1] => _~316.IN0
sel[1] => _~324.IN0
sel[1] => _~329.IN0
sel[1] => _~333.IN0
sel[1] => _~338.IN0
sel[1] => _~87.IN0
sel[1] => _~92.IN0
sel[1] => _~96.IN0
sel[1] => _~101.IN0
sel[1] => _~109.IN0
sel[1] => _~114.IN0
sel[1] => _~118.IN0
sel[1] => _~123.IN0
sel[1] => _~44.IN0
sel[1] => _~49.IN0
sel[1] => _~53.IN0
sel[1] => _~58.IN0
sel[1] => _~66.IN0
sel[1] => _~71.IN0
sel[1] => _~75.IN0
sel[1] => _~80.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~10.IN0
sel[1] => _~15.IN0
sel[1] => _~23.IN0
sel[1] => _~28.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[2] => result_node[7]~0.IN0
sel[2] => _~21.IN0
sel[2] => result_node[6]~2.IN0
sel[2] => _~64.IN0
sel[2] => result_node[5]~4.IN0
sel[2] => _~107.IN0
sel[2] => result_node[4]~6.IN0
sel[2] => _~150.IN0
sel[2] => result_node[3]~8.IN0
sel[2] => _~193.IN0
sel[2] => result_node[2]~10.IN0
sel[2] => _~236.IN0
sel[2] => result_node[1]~12.IN0
sel[2] => _~279.IN0
sel[2] => result_node[0]~14.IN0
sel[2] => _~322.IN0


|CPU|ALU:inst
C[0] <= LPM_MUX:inst6.result[0]
C[1] <= LPM_MUX:inst6.result[1]
C[2] <= LPM_MUX:inst6.result[2]
C[3] <= LPM_MUX:inst6.result[3]
C[4] <= LPM_MUX:inst6.result[4]
C[5] <= LPM_MUX:inst6.result[5]
C[6] <= LPM_MUX:inst6.result[6]
C[7] <= LPM_MUX:inst6.result[7]
A[0] => ADD:inst.A[0]
A[0] => EQU_:inst3.A[0]
A[0] => NOR_:inst2.A[0]
A[0] => SHR_MONTAGE:inst1.A[0]
A[0] => INC:inst4.A[0]
A[0] => INC_2:inst5.A[0]
A[0] => LPM_MUX:inst6.data[6][0]
A[1] => ADD:inst.A[1]
A[1] => EQU_:inst3.A[1]
A[1] => NOR_:inst2.A[1]
A[1] => SHR_MONTAGE:inst1.A[1]
A[1] => INC:inst4.A[1]
A[1] => INC_2:inst5.A[1]
A[1] => LPM_MUX:inst6.data[6][1]
A[2] => ADD:inst.A[2]
A[2] => EQU_:inst3.A[2]
A[2] => NOR_:inst2.A[2]
A[2] => SHR_MONTAGE:inst1.A[2]
A[2] => INC:inst4.A[2]
A[2] => INC_2:inst5.A[2]
A[2] => LPM_MUX:inst6.data[6][2]
A[3] => ADD:inst.A[3]
A[3] => EQU_:inst3.A[3]
A[3] => NOR_:inst2.A[3]
A[3] => SHR_MONTAGE:inst1.A[3]
A[3] => INC:inst4.A[3]
A[3] => INC_2:inst5.A[3]
A[3] => LPM_MUX:inst6.data[6][3]
A[4] => ADD:inst.A[4]
A[4] => EQU_:inst3.A[4]
A[4] => NOR_:inst2.A[4]
A[4] => SHR_MONTAGE:inst1.A[4]
A[4] => INC:inst4.A[4]
A[4] => INC_2:inst5.A[4]
A[4] => LPM_MUX:inst6.data[6][4]
A[5] => ADD:inst.A[5]
A[5] => EQU_:inst3.A[5]
A[5] => NOR_:inst2.A[5]
A[5] => SHR_MONTAGE:inst1.A[5]
A[5] => INC:inst4.A[5]
A[5] => INC_2:inst5.A[5]
A[5] => LPM_MUX:inst6.data[6][5]
A[6] => ADD:inst.A[6]
A[6] => EQU_:inst3.A[6]
A[6] => NOR_:inst2.A[6]
A[6] => SHR_MONTAGE:inst1.A[6]
A[6] => INC:inst4.A[6]
A[6] => INC_2:inst5.A[6]
A[6] => LPM_MUX:inst6.data[6][6]
A[7] => ADD:inst.A[7]
A[7] => EQU_:inst3.A[7]
A[7] => NOR_:inst2.A[7]
A[7] => SHR_MONTAGE:inst1.A[7]
A[7] => INC:inst4.A[7]
A[7] => INC_2:inst5.A[7]
A[7] => LPM_MUX:inst6.data[6][7]
B[0] => ADD:inst.B[0]
B[0] => EQU_:inst3.B[0]
B[0] => NOR_:inst2.B[0]
B[0] => LPM_MUX:inst6.data[7][0]
B[1] => ADD:inst.B[1]
B[1] => EQU_:inst3.B[1]
B[1] => NOR_:inst2.B[1]
B[1] => LPM_MUX:inst6.data[7][1]
B[2] => ADD:inst.B[2]
B[2] => EQU_:inst3.B[2]
B[2] => NOR_:inst2.B[2]
B[2] => LPM_MUX:inst6.data[7][2]
B[3] => ADD:inst.B[3]
B[3] => EQU_:inst3.B[3]
B[3] => NOR_:inst2.B[3]
B[3] => LPM_MUX:inst6.data[7][3]
B[4] => ADD:inst.B[4]
B[4] => EQU_:inst3.B[4]
B[4] => NOR_:inst2.B[4]
B[4] => LPM_MUX:inst6.data[7][4]
B[5] => ADD:inst.B[5]
B[5] => EQU_:inst3.B[5]
B[5] => NOR_:inst2.B[5]
B[5] => LPM_MUX:inst6.data[7][5]
B[6] => ADD:inst.B[6]
B[6] => EQU_:inst3.B[6]
B[6] => NOR_:inst2.B[6]
B[6] => LPM_MUX:inst6.data[7][6]
B[7] => ADD:inst.B[7]
B[7] => EQU_:inst3.B[7]
B[7] => NOR_:inst2.B[7]
B[7] => LPM_MUX:inst6.data[7][7]
ALU_C[0] => LPM_MUX:inst6.sel[0]
ALU_C[1] => LPM_MUX:inst6.sel[1]
ALU_C[2] => LPM_MUX:inst6.sel[2]


|CPU|ALU:inst|LPM_MUX:inst6
data[0][0] => mux_ifc:auto_generated.data[0]
data[0][1] => mux_ifc:auto_generated.data[1]
data[0][2] => mux_ifc:auto_generated.data[2]
data[0][3] => mux_ifc:auto_generated.data[3]
data[0][4] => mux_ifc:auto_generated.data[4]
data[0][5] => mux_ifc:auto_generated.data[5]
data[0][6] => mux_ifc:auto_generated.data[6]
data[0][7] => mux_ifc:auto_generated.data[7]
data[1][0] => mux_ifc:auto_generated.data[8]
data[1][1] => mux_ifc:auto_generated.data[9]
data[1][2] => mux_ifc:auto_generated.data[10]
data[1][3] => mux_ifc:auto_generated.data[11]
data[1][4] => mux_ifc:auto_generated.data[12]
data[1][5] => mux_ifc:auto_generated.data[13]
data[1][6] => mux_ifc:auto_generated.data[14]
data[1][7] => mux_ifc:auto_generated.data[15]
data[2][0] => mux_ifc:auto_generated.data[16]
data[2][1] => mux_ifc:auto_generated.data[17]
data[2][2] => mux_ifc:auto_generated.data[18]
data[2][3] => mux_ifc:auto_generated.data[19]
data[2][4] => mux_ifc:auto_generated.data[20]
data[2][5] => mux_ifc:auto_generated.data[21]
data[2][6] => mux_ifc:auto_generated.data[22]
data[2][7] => mux_ifc:auto_generated.data[23]
data[3][0] => mux_ifc:auto_generated.data[24]
data[3][1] => mux_ifc:auto_generated.data[25]
data[3][2] => mux_ifc:auto_generated.data[26]
data[3][3] => mux_ifc:auto_generated.data[27]
data[3][4] => mux_ifc:auto_generated.data[28]
data[3][5] => mux_ifc:auto_generated.data[29]
data[3][6] => mux_ifc:auto_generated.data[30]
data[3][7] => mux_ifc:auto_generated.data[31]
data[4][0] => mux_ifc:auto_generated.data[32]
data[4][1] => mux_ifc:auto_generated.data[33]
data[4][2] => mux_ifc:auto_generated.data[34]
data[4][3] => mux_ifc:auto_generated.data[35]
data[4][4] => mux_ifc:auto_generated.data[36]
data[4][5] => mux_ifc:auto_generated.data[37]
data[4][6] => mux_ifc:auto_generated.data[38]
data[4][7] => mux_ifc:auto_generated.data[39]
data[5][0] => mux_ifc:auto_generated.data[40]
data[5][1] => mux_ifc:auto_generated.data[41]
data[5][2] => mux_ifc:auto_generated.data[42]
data[5][3] => mux_ifc:auto_generated.data[43]
data[5][4] => mux_ifc:auto_generated.data[44]
data[5][5] => mux_ifc:auto_generated.data[45]
data[5][6] => mux_ifc:auto_generated.data[46]
data[5][7] => mux_ifc:auto_generated.data[47]
data[6][0] => mux_ifc:auto_generated.data[48]
data[6][1] => mux_ifc:auto_generated.data[49]
data[6][2] => mux_ifc:auto_generated.data[50]
data[6][3] => mux_ifc:auto_generated.data[51]
data[6][4] => mux_ifc:auto_generated.data[52]
data[6][5] => mux_ifc:auto_generated.data[53]
data[6][6] => mux_ifc:auto_generated.data[54]
data[6][7] => mux_ifc:auto_generated.data[55]
data[7][0] => mux_ifc:auto_generated.data[56]
data[7][1] => mux_ifc:auto_generated.data[57]
data[7][2] => mux_ifc:auto_generated.data[58]
data[7][3] => mux_ifc:auto_generated.data[59]
data[7][4] => mux_ifc:auto_generated.data[60]
data[7][5] => mux_ifc:auto_generated.data[61]
data[7][6] => mux_ifc:auto_generated.data[62]
data[7][7] => mux_ifc:auto_generated.data[63]
sel[0] => mux_ifc:auto_generated.sel[0]
sel[1] => mux_ifc:auto_generated.sel[1]
sel[2] => mux_ifc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ifc:auto_generated.result[0]
result[1] <= mux_ifc:auto_generated.result[1]
result[2] <= mux_ifc:auto_generated.result[2]
result[3] <= mux_ifc:auto_generated.result[3]
result[4] <= mux_ifc:auto_generated.result[4]
result[5] <= mux_ifc:auto_generated.result[5]
result[6] <= mux_ifc:auto_generated.result[6]
result[7] <= mux_ifc:auto_generated.result[7]


|CPU|ALU:inst|LPM_MUX:inst6|mux_ifc:auto_generated
data[0] => _~325.IN0
data[0] => _~334.IN0
data[1] => _~282.IN0
data[1] => _~291.IN0
data[2] => _~239.IN0
data[2] => _~248.IN0
data[3] => _~196.IN0
data[3] => _~205.IN0
data[4] => _~153.IN0
data[4] => _~162.IN0
data[5] => _~110.IN0
data[5] => _~119.IN0
data[6] => _~67.IN0
data[6] => _~76.IN0
data[7] => _~24.IN0
data[7] => _~33.IN0
data[8] => _~323.IN0
data[9] => _~280.IN0
data[10] => _~237.IN0
data[11] => _~194.IN0
data[12] => _~151.IN0
data[13] => _~108.IN0
data[14] => _~65.IN0
data[15] => _~22.IN0
data[16] => _~328.IN1
data[16] => _~337.IN1
data[17] => _~285.IN1
data[17] => _~294.IN1
data[18] => _~242.IN1
data[18] => _~251.IN1
data[19] => _~199.IN1
data[19] => _~208.IN1
data[20] => _~156.IN1
data[20] => _~165.IN1
data[21] => _~113.IN1
data[21] => _~122.IN1
data[22] => _~70.IN1
data[22] => _~79.IN1
data[23] => _~27.IN1
data[23] => _~36.IN1
data[24] => _~341.IN0
data[25] => _~298.IN0
data[26] => _~255.IN0
data[27] => _~212.IN0
data[28] => _~169.IN0
data[29] => _~126.IN0
data[30] => _~83.IN0
data[31] => _~40.IN0
data[32] => _~303.IN0
data[32] => _~312.IN0
data[33] => _~260.IN0
data[33] => _~269.IN0
data[34] => _~217.IN0
data[34] => _~226.IN0
data[35] => _~174.IN0
data[35] => _~183.IN0
data[36] => _~131.IN0
data[36] => _~140.IN0
data[37] => _~88.IN0
data[37] => _~97.IN0
data[38] => _~45.IN0
data[38] => _~54.IN0
data[39] => _~2.IN0
data[39] => _~11.IN0
data[40] => _~301.IN0
data[41] => _~258.IN0
data[42] => _~215.IN0
data[43] => _~172.IN0
data[44] => _~129.IN0
data[45] => _~86.IN0
data[46] => _~43.IN0
data[47] => _~0.IN0
data[48] => _~306.IN1
data[48] => _~315.IN1
data[49] => _~263.IN1
data[49] => _~272.IN1
data[50] => _~220.IN1
data[50] => _~229.IN1
data[51] => _~177.IN1
data[51] => _~186.IN1
data[52] => _~134.IN1
data[52] => _~143.IN1
data[53] => _~91.IN1
data[53] => _~100.IN1
data[54] => _~48.IN1
data[54] => _~57.IN1
data[55] => _~5.IN1
data[55] => _~14.IN1
data[56] => _~319.IN0
data[57] => _~276.IN0
data[58] => _~233.IN0
data[59] => _~190.IN0
data[60] => _~147.IN0
data[61] => _~104.IN0
data[62] => _~61.IN0
data[63] => _~18.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~258.IN1
sel[0] => _~261.IN0
sel[0] => _~263.IN0
sel[0] => _~270.IN0
sel[0] => _~272.IN0
sel[0] => _~275.IN0
sel[0] => _~280.IN1
sel[0] => _~283.IN0
sel[0] => _~285.IN0
sel[0] => _~292.IN0
sel[0] => _~294.IN0
sel[0] => _~297.IN0
sel[0] => _~215.IN1
sel[0] => _~218.IN0
sel[0] => _~220.IN0
sel[0] => _~227.IN0
sel[0] => _~229.IN0
sel[0] => _~232.IN0
sel[0] => _~237.IN1
sel[0] => _~240.IN0
sel[0] => _~242.IN0
sel[0] => _~249.IN0
sel[0] => _~251.IN0
sel[0] => _~254.IN0
sel[0] => _~172.IN1
sel[0] => _~175.IN0
sel[0] => _~177.IN0
sel[0] => _~184.IN0
sel[0] => _~186.IN0
sel[0] => _~189.IN0
sel[0] => _~194.IN1
sel[0] => _~197.IN0
sel[0] => _~199.IN0
sel[0] => _~206.IN0
sel[0] => _~208.IN0
sel[0] => _~211.IN0
sel[0] => _~129.IN1
sel[0] => _~132.IN0
sel[0] => _~134.IN0
sel[0] => _~141.IN0
sel[0] => _~143.IN0
sel[0] => _~146.IN0
sel[0] => _~151.IN1
sel[0] => _~154.IN0
sel[0] => _~156.IN0
sel[0] => _~163.IN0
sel[0] => _~165.IN0
sel[0] => _~168.IN0
sel[0] => _~301.IN1
sel[0] => _~304.IN0
sel[0] => _~306.IN0
sel[0] => _~313.IN0
sel[0] => _~315.IN0
sel[0] => _~318.IN0
sel[0] => _~323.IN1
sel[0] => _~326.IN0
sel[0] => _~328.IN0
sel[0] => _~335.IN0
sel[0] => _~337.IN0
sel[0] => _~340.IN0
sel[0] => _~86.IN1
sel[0] => _~89.IN0
sel[0] => _~91.IN0
sel[0] => _~98.IN0
sel[0] => _~100.IN0
sel[0] => _~103.IN0
sel[0] => _~108.IN1
sel[0] => _~111.IN0
sel[0] => _~113.IN0
sel[0] => _~120.IN0
sel[0] => _~122.IN0
sel[0] => _~125.IN0
sel[0] => _~43.IN1
sel[0] => _~46.IN0
sel[0] => _~48.IN0
sel[0] => _~55.IN0
sel[0] => _~57.IN0
sel[0] => _~60.IN0
sel[0] => _~65.IN1
sel[0] => _~68.IN0
sel[0] => _~70.IN0
sel[0] => _~77.IN0
sel[0] => _~79.IN0
sel[0] => _~82.IN0
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~12.IN0
sel[0] => _~14.IN0
sel[0] => _~17.IN0
sel[0] => _~22.IN1
sel[0] => _~25.IN0
sel[0] => _~27.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN0
sel[0] => _~39.IN0
sel[1] => _~259.IN0
sel[1] => _~264.IN0
sel[1] => _~268.IN0
sel[1] => _~273.IN0
sel[1] => _~281.IN0
sel[1] => _~286.IN0
sel[1] => _~290.IN0
sel[1] => _~295.IN0
sel[1] => _~216.IN0
sel[1] => _~221.IN0
sel[1] => _~225.IN0
sel[1] => _~230.IN0
sel[1] => _~238.IN0
sel[1] => _~243.IN0
sel[1] => _~247.IN0
sel[1] => _~252.IN0
sel[1] => _~173.IN0
sel[1] => _~178.IN0
sel[1] => _~182.IN0
sel[1] => _~187.IN0
sel[1] => _~195.IN0
sel[1] => _~200.IN0
sel[1] => _~204.IN0
sel[1] => _~209.IN0
sel[1] => _~130.IN0
sel[1] => _~135.IN0
sel[1] => _~139.IN0
sel[1] => _~144.IN0
sel[1] => _~152.IN0
sel[1] => _~157.IN0
sel[1] => _~161.IN0
sel[1] => _~166.IN0
sel[1] => _~302.IN0
sel[1] => _~307.IN0
sel[1] => _~311.IN0
sel[1] => _~316.IN0
sel[1] => _~324.IN0
sel[1] => _~329.IN0
sel[1] => _~333.IN0
sel[1] => _~338.IN0
sel[1] => _~87.IN0
sel[1] => _~92.IN0
sel[1] => _~96.IN0
sel[1] => _~101.IN0
sel[1] => _~109.IN0
sel[1] => _~114.IN0
sel[1] => _~118.IN0
sel[1] => _~123.IN0
sel[1] => _~44.IN0
sel[1] => _~49.IN0
sel[1] => _~53.IN0
sel[1] => _~58.IN0
sel[1] => _~66.IN0
sel[1] => _~71.IN0
sel[1] => _~75.IN0
sel[1] => _~80.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~10.IN0
sel[1] => _~15.IN0
sel[1] => _~23.IN0
sel[1] => _~28.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[2] => result_node[7]~0.IN0
sel[2] => _~21.IN0
sel[2] => result_node[6]~2.IN0
sel[2] => _~64.IN0
sel[2] => result_node[5]~4.IN0
sel[2] => _~107.IN0
sel[2] => result_node[4]~6.IN0
sel[2] => _~150.IN0
sel[2] => result_node[3]~8.IN0
sel[2] => _~193.IN0
sel[2] => result_node[2]~10.IN0
sel[2] => _~236.IN0
sel[2] => result_node[1]~12.IN0
sel[2] => _~279.IN0
sel[2] => result_node[0]~14.IN0
sel[2] => _~322.IN0


|CPU|ALU:inst|ADD:inst
C[0] <= lpm_add_sub0:inst1.result[0]
C[1] <= lpm_add_sub0:inst1.result[1]
C[2] <= lpm_add_sub0:inst1.result[2]
C[3] <= lpm_add_sub0:inst1.result[3]
C[4] <= lpm_add_sub0:inst1.result[4]
C[5] <= lpm_add_sub0:inst1.result[5]
C[6] <= lpm_add_sub0:inst1.result[6]
C[7] <= lpm_add_sub0:inst1.result[7]
A[0] => lpm_add_sub0:inst1.dataa[0]
A[1] => lpm_add_sub0:inst1.dataa[1]
A[2] => lpm_add_sub0:inst1.dataa[2]
A[3] => lpm_add_sub0:inst1.dataa[3]
A[4] => lpm_add_sub0:inst1.dataa[4]
A[5] => lpm_add_sub0:inst1.dataa[5]
A[6] => lpm_add_sub0:inst1.dataa[6]
A[7] => lpm_add_sub0:inst1.dataa[7]
B[0] => lpm_add_sub0:inst1.datab[0]
B[1] => lpm_add_sub0:inst1.datab[1]
B[2] => lpm_add_sub0:inst1.datab[2]
B[3] => lpm_add_sub0:inst1.datab[3]
B[4] => lpm_add_sub0:inst1.datab[4]
B[5] => lpm_add_sub0:inst1.datab[5]
B[6] => lpm_add_sub0:inst1.datab[6]
B[7] => lpm_add_sub0:inst1.datab[7]


|CPU|ALU:inst|ADD:inst|lpm_add_sub0:inst1
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]


|CPU|ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component
dataa[0] => addcore:adder.dataa[0]
dataa[1] => addcore:adder.dataa[1]
dataa[2] => addcore:adder.dataa[2]
dataa[3] => addcore:adder.dataa[3]
dataa[4] => addcore:adder.dataa[4]
dataa[5] => addcore:adder.dataa[5]
dataa[6] => addcore:adder.dataa[6]
dataa[7] => addcore:adder.dataa[7]
datab[0] => addcore:adder.datab[0]
datab[1] => addcore:adder.datab[1]
datab[2] => addcore:adder.datab[2]
datab[3] => addcore:adder.datab[3]
datab[4] => addcore:adder.datab[4]
datab[5] => addcore:adder.datab[5]
datab[6] => addcore:adder.datab[6]
datab[7] => addcore:adder.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:result_ext_latency_ffs.result[0]
result[1] <= altshift:result_ext_latency_ffs.result[1]
result[2] <= altshift:result_ext_latency_ffs.result[2]
result[3] <= altshift:result_ext_latency_ffs.result[3]
result[4] <= altshift:result_ext_latency_ffs.result[4]
result[5] <= altshift:result_ext_latency_ffs.result[5]
result[6] <= altshift:result_ext_latency_ffs.result[6]
result[7] <= altshift:result_ext_latency_ffs.result[7]
cout <= cout~0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder
dataa[0] => unreg_res_node[0]~0.IN0
dataa[0] => _~0.IN0
dataa[0] => _~1.IN0
dataa[0] => prop_node[0]~1.IN0
dataa[0] => _~39.IN0
dataa[1] => unreg_res_node[1]~7.IN0
dataa[1] => _~10.IN0
dataa[1] => _~17.IN0
dataa[1] => prop_node[0]~0.IN0
dataa[1] => genr_node[0]~0.IN0
dataa[1] => _~38.IN0
dataa[2] => unreg_res_node[2]~6.IN0
dataa[2] => _~9.IN0
dataa[2] => _~16.IN0
dataa[2] => prop_node[1]~3.IN0
dataa[2] => _~41.IN0
dataa[3] => unreg_res_node[3]~5.IN0
dataa[3] => _~8.IN0
dataa[3] => _~15.IN0
dataa[3] => prop_node[1]~2.IN0
dataa[3] => genr_node[1]~2.IN0
dataa[3] => _~40.IN0
dataa[4] => unreg_res_node[4]~4.IN0
dataa[4] => _~7.IN0
dataa[4] => _~14.IN0
dataa[4] => prop_node[2]~5.IN0
dataa[4] => _~43.IN0
dataa[5] => unreg_res_node[5]~3.IN0
dataa[5] => _~6.IN0
dataa[5] => _~13.IN0
dataa[5] => prop_node[2]~4.IN0
dataa[5] => genr_node[2]~4.IN0
dataa[5] => _~42.IN0
dataa[6] => unreg_res_node[6]~2.IN0
dataa[6] => _~5.IN0
dataa[6] => _~12.IN0
dataa[6] => prop_node[3]~7.IN0
dataa[6] => _~45.IN0
dataa[7] => unreg_res_node[7]~1.IN0
dataa[7] => _~4.IN0
dataa[7] => _~11.IN0
dataa[7] => _~34.IN0
dataa[7] => _~36.IN0
dataa[7] => prop_node[3]~6.IN0
dataa[7] => genr_node[3]~6.IN0
dataa[7] => _~44.IN0
datab[0] => datab_node[0].IN0
datab[0] => prop_node[0]~1.IN1
datab[0] => _~39.IN1
datab[1] => datab_node[1].IN0
datab[1] => prop_node[0]~0.IN1
datab[1] => genr_node[0]~0.IN1
datab[1] => _~38.IN1
datab[2] => datab_node[2].IN0
datab[2] => prop_node[1]~3.IN1
datab[2] => _~41.IN1
datab[3] => datab_node[3].IN0
datab[3] => prop_node[1]~2.IN1
datab[3] => genr_node[1]~2.IN1
datab[3] => _~40.IN1
datab[4] => datab_node[4].IN0
datab[4] => prop_node[2]~5.IN1
datab[4] => _~43.IN1
datab[5] => datab_node[5].IN0
datab[5] => prop_node[2]~4.IN1
datab[5] => genr_node[2]~4.IN1
datab[5] => _~42.IN1
datab[6] => datab_node[6].IN0
datab[6] => prop_node[3]~7.IN1
datab[6] => _~45.IN1
datab[7] => datab_node[7].IN0
datab[7] => _~33.IN0
datab[7] => prop_node[3]~6.IN1
datab[7] => genr_node[3]~6.IN1
datab[7] => _~44.IN1
cin => ~NO_FANOUT~
add_sub => _~32.IN0
add_sub => cin_node.IN0
add_sub => datab_node[0]~0.IN0
add_sub => datab_node[7]~1.IN0
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= a_csnbuffer:result_node.sout[0]
result[1] <= a_csnbuffer:result_node.sout[1]
result[2] <= a_csnbuffer:result_node.sout[2]
result[3] <= a_csnbuffer:result_node.sout[3]
result[4] <= a_csnbuffer:result_node.sout[4]
result[5] <= a_csnbuffer:result_node.sout[5]
result[6] <= a_csnbuffer:result_node.sout[6]
result[7] <= a_csnbuffer:result_node.sout[7]
cout <= a_csnbuffer:cout_node.sout[0]
unreg_result[0] <= unreg_res_node[0].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[1] <= unreg_res_node[1].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[2] <= unreg_res_node[2].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[3] <= unreg_res_node[3].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[4] <= unreg_res_node[4].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[5] <= unreg_res_node[5].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[6] <= unreg_res_node[6].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[7] <= unreg_res_node[7].DB_MAX_OUTPUT_PORT_TYPE
unreg_cout <= unreg_cout_node.DB_MAX_OUTPUT_PORT_TYPE
overflow <= a_csnbuffer:oflow_node.sout[0]
bg_out <= bg_out~0.DB_MAX_OUTPUT_PORT_TYPE
bp_out <= bp_out~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
sin[0] => sout_node[0].DATAIN
sin[1] => sout_node[1].DATAIN
sin[2] => sout_node[2].DATAIN
sin[3] => sout_node[3].DATAIN
sin[4] => sout_node[4].DATAIN
sin[5] => sout_node[5].DATAIN
sin[6] => sout_node[6].DATAIN
sin[7] => sout_node[7].DATAIN
cin[0] => cout[0]~7.IN0
cin[1] => cout[1]~6.IN0
cin[2] => cout[2]~5.IN0
cin[3] => cout[3]~4.IN0
cin[4] => cout[4]~3.IN0
cin[5] => cout[5]~2.IN0
cin[6] => cout[6]~1.IN0
cin[7] => cout[7]~0.IN0
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= sout_node[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= sout_node[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= sout_node[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= sout_node[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= sout_node[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= sout_node[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= sout_node[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= sout_node[7].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0]~7.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1]~6.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2]~5.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3]~4.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4]~3.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5]~2.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6]~1.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
sin[0] => cs_buffer[0].SUM_IN
sin[1] => cs_buffer[1].SUM_IN
sin[2] => cs_buffer[2].SUM_IN
sin[3] => cs_buffer[3].SUM_IN
sin[4] => cs_buffer[4].SUM_IN
sin[5] => cs_buffer[5].SUM_IN
sin[6] => cs_buffer[6].SUM_IN
sin[7] => cs_buffer[7].SUM_IN
cin[0] => cs_buffer[0].CIN
cin[1] => cs_buffer[1].CIN
cin[2] => cs_buffer[2].CIN
cin[3] => cs_buffer[3].CIN
cin[4] => cs_buffer[4].CIN
cin[5] => cs_buffer[5].CIN
cin[6] => cs_buffer[6].CIN
cin[7] => cs_buffer[7].CIN
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= cs_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= cs_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= cs_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= cs_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= cs_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= cs_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= cs_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= cs_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cs_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cs_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cs_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cs_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cs_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cs_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cs_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cs_buffer[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
sin[0] => sout_node[0].DATAIN
sin[1] => sout_node[1].DATAIN
sin[2] => sout_node[2].DATAIN
sin[3] => sout_node[3].DATAIN
sin[4] => sout_node[4].DATAIN
sin[5] => sout_node[5].DATAIN
sin[6] => sout_node[6].DATAIN
sin[7] => sout_node[7].DATAIN
cin[0] => cout[0]~7.IN0
cin[1] => cout[1]~6.IN0
cin[2] => cout[2]~5.IN0
cin[3] => cout[3]~4.IN0
cin[4] => cout[4]~3.IN0
cin[5] => cout[5]~2.IN0
cin[6] => cout[6]~1.IN0
cin[7] => cout[7]~0.IN0
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= sout_node[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= sout_node[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= sout_node[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= sout_node[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= sout_node[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= sout_node[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= sout_node[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= sout_node[7].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0]~7.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1]~6.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2]~5.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3]~4.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4]~3.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5]~2.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6]~1.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
data[0] => result[0].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
data[0] => result[0].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|EQU_:inst3
EQU[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
EQU[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
EQU[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
EQU[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
EQU[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
EQU[5] <= inst2[5].DB_MAX_OUTPUT_PORT_TYPE
EQU[6] <= inst2[6].DB_MAX_OUTPUT_PORT_TYPE
EQU[7] <= inst2[7].DB_MAX_OUTPUT_PORT_TYPE
A[0] => lpm_compare1:inst.dataa[0]
A[1] => lpm_compare1:inst.dataa[1]
A[2] => lpm_compare1:inst.dataa[2]
A[3] => lpm_compare1:inst.dataa[3]
A[4] => lpm_compare1:inst.dataa[4]
A[5] => lpm_compare1:inst.dataa[5]
A[6] => lpm_compare1:inst.dataa[6]
A[7] => lpm_compare1:inst.dataa[7]
B[0] => lpm_compare1:inst.datab[0]
B[1] => lpm_compare1:inst.datab[1]
B[2] => lpm_compare1:inst.datab[2]
B[3] => lpm_compare1:inst.datab[3]
B[4] => lpm_compare1:inst.datab[4]
B[5] => lpm_compare1:inst.datab[5]
B[6] => lpm_compare1:inst.datab[6]
B[7] => lpm_compare1:inst.datab[7]


|CPU|ALU:inst|EQU_:inst3|lpm_compare1:inst
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AeB <= lpm_compare:lpm_compare_component.AeB


|CPU|ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component
dataa[0] => cmpr_o2g:auto_generated.dataa[0]
dataa[1] => cmpr_o2g:auto_generated.dataa[1]
dataa[2] => cmpr_o2g:auto_generated.dataa[2]
dataa[3] => cmpr_o2g:auto_generated.dataa[3]
dataa[4] => cmpr_o2g:auto_generated.dataa[4]
dataa[5] => cmpr_o2g:auto_generated.dataa[5]
dataa[6] => cmpr_o2g:auto_generated.dataa[6]
dataa[7] => cmpr_o2g:auto_generated.dataa[7]
datab[0] => cmpr_o2g:auto_generated.datab[0]
datab[1] => cmpr_o2g:auto_generated.datab[1]
datab[2] => cmpr_o2g:auto_generated.datab[2]
datab[3] => cmpr_o2g:auto_generated.datab[3]
datab[4] => cmpr_o2g:auto_generated.datab[4]
datab[5] => cmpr_o2g:auto_generated.datab[5]
datab[6] => cmpr_o2g:auto_generated.datab[6]
datab[7] => cmpr_o2g:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_o2g:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|CPU|ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~6.IN0
dataa[1] => data_wire[0]~7.IN0
dataa[2] => data_wire[1]~4.IN0
dataa[3] => data_wire[1]~5.IN0
dataa[4] => data_wire[2]~2.IN0
dataa[5] => data_wire[2]~3.IN0
dataa[6] => data_wire[3]~0.IN0
dataa[7] => data_wire[3]~1.IN0
datab[0] => data_wire[0]~6.IN1
datab[1] => data_wire[0]~7.IN1
datab[2] => data_wire[1]~4.IN1
datab[3] => data_wire[1]~5.IN1
datab[4] => data_wire[2]~2.IN1
datab[5] => data_wire[2]~3.IN1
datab[6] => data_wire[3]~0.IN1
datab[7] => data_wire[3]~1.IN1


|CPU|ALU:inst|NOR_:inst2
C[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
C[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
C[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
C[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
C[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
C[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
C[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
C[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
B[0] => inst[0].IN0
B[1] => inst[1].IN0
B[2] => inst[2].IN0
B[3] => inst[3].IN0
B[4] => inst[4].IN0
B[5] => inst[5].IN0
B[6] => inst[6].IN0
B[7] => inst[7].IN0
A[0] => inst[0].IN1
A[1] => inst[1].IN1
A[2] => inst[2].IN1
A[3] => inst[3].IN1
A[4] => inst[4].IN1
A[5] => inst[5].IN1
A[6] => inst[6].IN1
A[7] => inst[7].IN1


|CPU|ALU:inst|SHR_MONTAGE:inst1
C[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
C[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
C[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
C[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
C[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
C[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
C[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
C[7] <= <GND>
A[0] => C[0].DATAIN
A[1] => C[1].DATAIN
A[2] => C[2].DATAIN
A[3] => C[3].DATAIN
A[4] => C[4].DATAIN
A[5] => C[5].DATAIN
A[6] => C[6].DATAIN
A[7] => ~NO_FANOUT~


|CPU|ALU:inst|INC:inst4
C[0] <= lpm_add_sub0:inst1.result[0]
C[1] <= lpm_add_sub0:inst1.result[1]
C[2] <= lpm_add_sub0:inst1.result[2]
C[3] <= lpm_add_sub0:inst1.result[3]
C[4] <= lpm_add_sub0:inst1.result[4]
C[5] <= lpm_add_sub0:inst1.result[5]
C[6] <= lpm_add_sub0:inst1.result[6]
C[7] <= lpm_add_sub0:inst1.result[7]
A[0] => lpm_add_sub0:inst1.dataa[0]
A[1] => lpm_add_sub0:inst1.dataa[1]
A[2] => lpm_add_sub0:inst1.dataa[2]
A[3] => lpm_add_sub0:inst1.dataa[3]
A[4] => lpm_add_sub0:inst1.dataa[4]
A[5] => lpm_add_sub0:inst1.dataa[5]
A[6] => lpm_add_sub0:inst1.dataa[6]
A[7] => lpm_add_sub0:inst1.dataa[7]


|CPU|ALU:inst|INC:inst4|lpm_add_sub0:inst1
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]


|CPU|ALU:inst|INC:inst4|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component
dataa[0] => addcore:adder.dataa[0]
dataa[1] => addcore:adder.dataa[1]
dataa[2] => addcore:adder.dataa[2]
dataa[3] => addcore:adder.dataa[3]
dataa[4] => addcore:adder.dataa[4]
dataa[5] => addcore:adder.dataa[5]
dataa[6] => addcore:adder.dataa[6]
dataa[7] => addcore:adder.dataa[7]
datab[0] => addcore:adder.datab[0]
datab[1] => addcore:adder.datab[1]
datab[2] => addcore:adder.datab[2]
datab[3] => addcore:adder.datab[3]
datab[4] => addcore:adder.datab[4]
datab[5] => addcore:adder.datab[5]
datab[6] => addcore:adder.datab[6]
datab[7] => addcore:adder.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:result_ext_latency_ffs.result[0]
result[1] <= altshift:result_ext_latency_ffs.result[1]
result[2] <= altshift:result_ext_latency_ffs.result[2]
result[3] <= altshift:result_ext_latency_ffs.result[3]
result[4] <= altshift:result_ext_latency_ffs.result[4]
result[5] <= altshift:result_ext_latency_ffs.result[5]
result[6] <= altshift:result_ext_latency_ffs.result[6]
result[7] <= altshift:result_ext_latency_ffs.result[7]
cout <= cout~0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|INC:inst4|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder
dataa[0] => unreg_res_node[0]~0.IN0
dataa[0] => _~0.IN0
dataa[0] => _~1.IN0
dataa[0] => prop_node[0]~1.IN0
dataa[0] => _~39.IN0
dataa[1] => unreg_res_node[1]~7.IN0
dataa[1] => _~10.IN0
dataa[1] => _~17.IN0
dataa[1] => prop_node[0]~0.IN0
dataa[1] => genr_node[0]~0.IN0
dataa[1] => _~38.IN0
dataa[2] => unreg_res_node[2]~6.IN0
dataa[2] => _~9.IN0
dataa[2] => _~16.IN0
dataa[2] => prop_node[1]~3.IN0
dataa[2] => _~41.IN0
dataa[3] => unreg_res_node[3]~5.IN0
dataa[3] => _~8.IN0
dataa[3] => _~15.IN0
dataa[3] => prop_node[1]~2.IN0
dataa[3] => genr_node[1]~2.IN0
dataa[3] => _~40.IN0
dataa[4] => unreg_res_node[4]~4.IN0
dataa[4] => _~7.IN0
dataa[4] => _~14.IN0
dataa[4] => prop_node[2]~5.IN0
dataa[4] => _~43.IN0
dataa[5] => unreg_res_node[5]~3.IN0
dataa[5] => _~6.IN0
dataa[5] => _~13.IN0
dataa[5] => prop_node[2]~4.IN0
dataa[5] => genr_node[2]~4.IN0
dataa[5] => _~42.IN0
dataa[6] => unreg_res_node[6]~2.IN0
dataa[6] => _~5.IN0
dataa[6] => _~12.IN0
dataa[6] => prop_node[3]~7.IN0
dataa[6] => _~45.IN0
dataa[7] => unreg_res_node[7]~1.IN0
dataa[7] => _~4.IN0
dataa[7] => _~11.IN0
dataa[7] => _~34.IN0
dataa[7] => _~36.IN0
dataa[7] => prop_node[3]~6.IN0
dataa[7] => genr_node[3]~6.IN0
dataa[7] => _~44.IN0
datab[0] => datab_node[0].IN0
datab[0] => prop_node[0]~1.IN1
datab[0] => _~39.IN1
datab[1] => datab_node[1].IN0
datab[1] => prop_node[0]~0.IN1
datab[1] => genr_node[0]~0.IN1
datab[1] => _~38.IN1
datab[2] => datab_node[2].IN0
datab[2] => prop_node[1]~3.IN1
datab[2] => _~41.IN1
datab[3] => datab_node[3].IN0
datab[3] => prop_node[1]~2.IN1
datab[3] => genr_node[1]~2.IN1
datab[3] => _~40.IN1
datab[4] => datab_node[4].IN0
datab[4] => prop_node[2]~5.IN1
datab[4] => _~43.IN1
datab[5] => datab_node[5].IN0
datab[5] => prop_node[2]~4.IN1
datab[5] => genr_node[2]~4.IN1
datab[5] => _~42.IN1
datab[6] => datab_node[6].IN0
datab[6] => prop_node[3]~7.IN1
datab[6] => _~45.IN1
datab[7] => datab_node[7].IN0
datab[7] => _~33.IN0
datab[7] => prop_node[3]~6.IN1
datab[7] => genr_node[3]~6.IN1
datab[7] => _~44.IN1
cin => ~NO_FANOUT~
add_sub => _~32.IN0
add_sub => cin_node.IN0
add_sub => datab_node[0]~0.IN0
add_sub => datab_node[7]~1.IN0
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= a_csnbuffer:result_node.sout[0]
result[1] <= a_csnbuffer:result_node.sout[1]
result[2] <= a_csnbuffer:result_node.sout[2]
result[3] <= a_csnbuffer:result_node.sout[3]
result[4] <= a_csnbuffer:result_node.sout[4]
result[5] <= a_csnbuffer:result_node.sout[5]
result[6] <= a_csnbuffer:result_node.sout[6]
result[7] <= a_csnbuffer:result_node.sout[7]
cout <= a_csnbuffer:cout_node.sout[0]
unreg_result[0] <= unreg_res_node[0].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[1] <= unreg_res_node[1].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[2] <= unreg_res_node[2].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[3] <= unreg_res_node[3].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[4] <= unreg_res_node[4].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[5] <= unreg_res_node[5].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[6] <= unreg_res_node[6].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[7] <= unreg_res_node[7].DB_MAX_OUTPUT_PORT_TYPE
unreg_cout <= unreg_cout_node.DB_MAX_OUTPUT_PORT_TYPE
overflow <= a_csnbuffer:oflow_node.sout[0]
bg_out <= bg_out~0.DB_MAX_OUTPUT_PORT_TYPE
bp_out <= bp_out~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|INC:inst4|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
sin[0] => sout_node[0].DATAIN
sin[1] => sout_node[1].DATAIN
sin[2] => sout_node[2].DATAIN
sin[3] => sout_node[3].DATAIN
sin[4] => sout_node[4].DATAIN
sin[5] => sout_node[5].DATAIN
sin[6] => sout_node[6].DATAIN
sin[7] => sout_node[7].DATAIN
cin[0] => cout[0]~7.IN0
cin[1] => cout[1]~6.IN0
cin[2] => cout[2]~5.IN0
cin[3] => cout[3]~4.IN0
cin[4] => cout[4]~3.IN0
cin[5] => cout[5]~2.IN0
cin[6] => cout[6]~1.IN0
cin[7] => cout[7]~0.IN0
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= sout_node[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= sout_node[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= sout_node[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= sout_node[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= sout_node[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= sout_node[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= sout_node[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= sout_node[7].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0]~7.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1]~6.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2]~5.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3]~4.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4]~3.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5]~2.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6]~1.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|INC:inst4|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
sin[0] => cs_buffer[0].SUM_IN
sin[1] => cs_buffer[1].SUM_IN
sin[2] => cs_buffer[2].SUM_IN
sin[3] => cs_buffer[3].SUM_IN
sin[4] => cs_buffer[4].SUM_IN
sin[5] => cs_buffer[5].SUM_IN
sin[6] => cs_buffer[6].SUM_IN
sin[7] => cs_buffer[7].SUM_IN
cin[0] => cs_buffer[0].CIN
cin[1] => cs_buffer[1].CIN
cin[2] => cs_buffer[2].CIN
cin[3] => cs_buffer[3].CIN
cin[4] => cs_buffer[4].CIN
cin[5] => cs_buffer[5].CIN
cin[6] => cs_buffer[6].CIN
cin[7] => cs_buffer[7].CIN
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= cs_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= cs_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= cs_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= cs_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= cs_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= cs_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= cs_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= cs_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cs_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cs_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cs_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cs_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cs_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cs_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cs_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cs_buffer[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|INC:inst4|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
sin[0] => sout_node[0].DATAIN
sin[1] => sout_node[1].DATAIN
sin[2] => sout_node[2].DATAIN
sin[3] => sout_node[3].DATAIN
sin[4] => sout_node[4].DATAIN
sin[5] => sout_node[5].DATAIN
sin[6] => sout_node[6].DATAIN
sin[7] => sout_node[7].DATAIN
cin[0] => cout[0]~7.IN0
cin[1] => cout[1]~6.IN0
cin[2] => cout[2]~5.IN0
cin[3] => cout[3]~4.IN0
cin[4] => cout[4]~3.IN0
cin[5] => cout[5]~2.IN0
cin[6] => cout[6]~1.IN0
cin[7] => cout[7]~0.IN0
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= sout_node[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= sout_node[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= sout_node[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= sout_node[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= sout_node[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= sout_node[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= sout_node[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= sout_node[7].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0]~7.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1]~6.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2]~5.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3]~4.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4]~3.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5]~2.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6]~1.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|INC:inst4|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|INC:inst4|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
data[0] => result[0].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|INC:inst4|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
data[0] => result[0].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|INC:inst4|ONE:inst
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]


|CPU|ALU:inst|INC:inst4|ONE:inst|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|CPU|ALU:inst|INC_2:inst5
C[0] <= lpm_add_sub0:inst1.result[0]
C[1] <= lpm_add_sub0:inst1.result[1]
C[2] <= lpm_add_sub0:inst1.result[2]
C[3] <= lpm_add_sub0:inst1.result[3]
C[4] <= lpm_add_sub0:inst1.result[4]
C[5] <= lpm_add_sub0:inst1.result[5]
C[6] <= lpm_add_sub0:inst1.result[6]
C[7] <= lpm_add_sub0:inst1.result[7]
A[0] => lpm_add_sub0:inst1.dataa[0]
A[1] => lpm_add_sub0:inst1.dataa[1]
A[2] => lpm_add_sub0:inst1.dataa[2]
A[3] => lpm_add_sub0:inst1.dataa[3]
A[4] => lpm_add_sub0:inst1.dataa[4]
A[5] => lpm_add_sub0:inst1.dataa[5]
A[6] => lpm_add_sub0:inst1.dataa[6]
A[7] => lpm_add_sub0:inst1.dataa[7]


|CPU|ALU:inst|INC_2:inst5|lpm_add_sub0:inst1
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]


|CPU|ALU:inst|INC_2:inst5|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component
dataa[0] => addcore:adder.dataa[0]
dataa[1] => addcore:adder.dataa[1]
dataa[2] => addcore:adder.dataa[2]
dataa[3] => addcore:adder.dataa[3]
dataa[4] => addcore:adder.dataa[4]
dataa[5] => addcore:adder.dataa[5]
dataa[6] => addcore:adder.dataa[6]
dataa[7] => addcore:adder.dataa[7]
datab[0] => addcore:adder.datab[0]
datab[1] => addcore:adder.datab[1]
datab[2] => addcore:adder.datab[2]
datab[3] => addcore:adder.datab[3]
datab[4] => addcore:adder.datab[4]
datab[5] => addcore:adder.datab[5]
datab[6] => addcore:adder.datab[6]
datab[7] => addcore:adder.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:result_ext_latency_ffs.result[0]
result[1] <= altshift:result_ext_latency_ffs.result[1]
result[2] <= altshift:result_ext_latency_ffs.result[2]
result[3] <= altshift:result_ext_latency_ffs.result[3]
result[4] <= altshift:result_ext_latency_ffs.result[4]
result[5] <= altshift:result_ext_latency_ffs.result[5]
result[6] <= altshift:result_ext_latency_ffs.result[6]
result[7] <= altshift:result_ext_latency_ffs.result[7]
cout <= cout~0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|INC_2:inst5|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder
dataa[0] => unreg_res_node[0]~0.IN0
dataa[0] => _~0.IN0
dataa[0] => _~1.IN0
dataa[0] => prop_node[0]~1.IN0
dataa[0] => _~39.IN0
dataa[1] => unreg_res_node[1]~7.IN0
dataa[1] => _~10.IN0
dataa[1] => _~17.IN0
dataa[1] => prop_node[0]~0.IN0
dataa[1] => genr_node[0]~0.IN0
dataa[1] => _~38.IN0
dataa[2] => unreg_res_node[2]~6.IN0
dataa[2] => _~9.IN0
dataa[2] => _~16.IN0
dataa[2] => prop_node[1]~3.IN0
dataa[2] => _~41.IN0
dataa[3] => unreg_res_node[3]~5.IN0
dataa[3] => _~8.IN0
dataa[3] => _~15.IN0
dataa[3] => prop_node[1]~2.IN0
dataa[3] => genr_node[1]~2.IN0
dataa[3] => _~40.IN0
dataa[4] => unreg_res_node[4]~4.IN0
dataa[4] => _~7.IN0
dataa[4] => _~14.IN0
dataa[4] => prop_node[2]~5.IN0
dataa[4] => _~43.IN0
dataa[5] => unreg_res_node[5]~3.IN0
dataa[5] => _~6.IN0
dataa[5] => _~13.IN0
dataa[5] => prop_node[2]~4.IN0
dataa[5] => genr_node[2]~4.IN0
dataa[5] => _~42.IN0
dataa[6] => unreg_res_node[6]~2.IN0
dataa[6] => _~5.IN0
dataa[6] => _~12.IN0
dataa[6] => prop_node[3]~7.IN0
dataa[6] => _~45.IN0
dataa[7] => unreg_res_node[7]~1.IN0
dataa[7] => _~4.IN0
dataa[7] => _~11.IN0
dataa[7] => _~34.IN0
dataa[7] => _~36.IN0
dataa[7] => prop_node[3]~6.IN0
dataa[7] => genr_node[3]~6.IN0
dataa[7] => _~44.IN0
datab[0] => datab_node[0].IN0
datab[0] => prop_node[0]~1.IN1
datab[0] => _~39.IN1
datab[1] => datab_node[1].IN0
datab[1] => prop_node[0]~0.IN1
datab[1] => genr_node[0]~0.IN1
datab[1] => _~38.IN1
datab[2] => datab_node[2].IN0
datab[2] => prop_node[1]~3.IN1
datab[2] => _~41.IN1
datab[3] => datab_node[3].IN0
datab[3] => prop_node[1]~2.IN1
datab[3] => genr_node[1]~2.IN1
datab[3] => _~40.IN1
datab[4] => datab_node[4].IN0
datab[4] => prop_node[2]~5.IN1
datab[4] => _~43.IN1
datab[5] => datab_node[5].IN0
datab[5] => prop_node[2]~4.IN1
datab[5] => genr_node[2]~4.IN1
datab[5] => _~42.IN1
datab[6] => datab_node[6].IN0
datab[6] => prop_node[3]~7.IN1
datab[6] => _~45.IN1
datab[7] => datab_node[7].IN0
datab[7] => _~33.IN0
datab[7] => prop_node[3]~6.IN1
datab[7] => genr_node[3]~6.IN1
datab[7] => _~44.IN1
cin => ~NO_FANOUT~
add_sub => _~32.IN0
add_sub => cin_node.IN0
add_sub => datab_node[0]~0.IN0
add_sub => datab_node[7]~1.IN0
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= a_csnbuffer:result_node.sout[0]
result[1] <= a_csnbuffer:result_node.sout[1]
result[2] <= a_csnbuffer:result_node.sout[2]
result[3] <= a_csnbuffer:result_node.sout[3]
result[4] <= a_csnbuffer:result_node.sout[4]
result[5] <= a_csnbuffer:result_node.sout[5]
result[6] <= a_csnbuffer:result_node.sout[6]
result[7] <= a_csnbuffer:result_node.sout[7]
cout <= a_csnbuffer:cout_node.sout[0]
unreg_result[0] <= unreg_res_node[0].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[1] <= unreg_res_node[1].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[2] <= unreg_res_node[2].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[3] <= unreg_res_node[3].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[4] <= unreg_res_node[4].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[5] <= unreg_res_node[5].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[6] <= unreg_res_node[6].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[7] <= unreg_res_node[7].DB_MAX_OUTPUT_PORT_TYPE
unreg_cout <= unreg_cout_node.DB_MAX_OUTPUT_PORT_TYPE
overflow <= a_csnbuffer:oflow_node.sout[0]
bg_out <= bg_out~0.DB_MAX_OUTPUT_PORT_TYPE
bp_out <= bp_out~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|INC_2:inst5|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
sin[0] => sout_node[0].DATAIN
sin[1] => sout_node[1].DATAIN
sin[2] => sout_node[2].DATAIN
sin[3] => sout_node[3].DATAIN
sin[4] => sout_node[4].DATAIN
sin[5] => sout_node[5].DATAIN
sin[6] => sout_node[6].DATAIN
sin[7] => sout_node[7].DATAIN
cin[0] => cout[0]~7.IN0
cin[1] => cout[1]~6.IN0
cin[2] => cout[2]~5.IN0
cin[3] => cout[3]~4.IN0
cin[4] => cout[4]~3.IN0
cin[5] => cout[5]~2.IN0
cin[6] => cout[6]~1.IN0
cin[7] => cout[7]~0.IN0
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= sout_node[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= sout_node[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= sout_node[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= sout_node[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= sout_node[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= sout_node[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= sout_node[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= sout_node[7].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0]~7.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1]~6.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2]~5.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3]~4.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4]~3.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5]~2.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6]~1.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|INC_2:inst5|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
sin[0] => cs_buffer[0].SUM_IN
sin[1] => cs_buffer[1].SUM_IN
sin[2] => cs_buffer[2].SUM_IN
sin[3] => cs_buffer[3].SUM_IN
sin[4] => cs_buffer[4].SUM_IN
sin[5] => cs_buffer[5].SUM_IN
sin[6] => cs_buffer[6].SUM_IN
sin[7] => cs_buffer[7].SUM_IN
cin[0] => cs_buffer[0].CIN
cin[1] => cs_buffer[1].CIN
cin[2] => cs_buffer[2].CIN
cin[3] => cs_buffer[3].CIN
cin[4] => cs_buffer[4].CIN
cin[5] => cs_buffer[5].CIN
cin[6] => cs_buffer[6].CIN
cin[7] => cs_buffer[7].CIN
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= cs_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= cs_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= cs_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= cs_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= cs_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= cs_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= cs_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= cs_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cs_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cs_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cs_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cs_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cs_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cs_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cs_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cs_buffer[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|INC_2:inst5|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
sin[0] => sout_node[0].DATAIN
sin[1] => sout_node[1].DATAIN
sin[2] => sout_node[2].DATAIN
sin[3] => sout_node[3].DATAIN
sin[4] => sout_node[4].DATAIN
sin[5] => sout_node[5].DATAIN
sin[6] => sout_node[6].DATAIN
sin[7] => sout_node[7].DATAIN
cin[0] => cout[0]~7.IN0
cin[1] => cout[1]~6.IN0
cin[2] => cout[2]~5.IN0
cin[3] => cout[3]~4.IN0
cin[4] => cout[4]~3.IN0
cin[5] => cout[5]~2.IN0
cin[6] => cout[6]~1.IN0
cin[7] => cout[7]~0.IN0
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= sout_node[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= sout_node[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= sout_node[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= sout_node[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= sout_node[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= sout_node[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= sout_node[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= sout_node[7].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0]~7.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1]~6.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2]~5.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3]~4.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4]~3.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5]~2.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6]~1.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|INC_2:inst5|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|INC_2:inst5|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
data[0] => result[0].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|INC_2:inst5|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
data[0] => result[0].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst|INC_2:inst5|TWO:inst
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]


|CPU|ALU:inst|INC_2:inst5|TWO:inst|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|CPU|MEM_OR_REG:inst3
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|CPU|MEM_OR_REG:inst3|LPM_MUX:lpm_mux_component
data[0][0] => mux_lrd:auto_generated.data[0]
data[0][1] => mux_lrd:auto_generated.data[1]
data[0][2] => mux_lrd:auto_generated.data[2]
data[0][3] => mux_lrd:auto_generated.data[3]
data[0][4] => mux_lrd:auto_generated.data[4]
data[0][5] => mux_lrd:auto_generated.data[5]
data[0][6] => mux_lrd:auto_generated.data[6]
data[0][7] => mux_lrd:auto_generated.data[7]
data[1][0] => mux_lrd:auto_generated.data[8]
data[1][1] => mux_lrd:auto_generated.data[9]
data[1][2] => mux_lrd:auto_generated.data[10]
data[1][3] => mux_lrd:auto_generated.data[11]
data[1][4] => mux_lrd:auto_generated.data[12]
data[1][5] => mux_lrd:auto_generated.data[13]
data[1][6] => mux_lrd:auto_generated.data[14]
data[1][7] => mux_lrd:auto_generated.data[15]
sel[0] => mux_lrd:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lrd:auto_generated.result[0]
result[1] <= mux_lrd:auto_generated.result[1]
result[2] <= mux_lrd:auto_generated.result[2]
result[3] <= mux_lrd:auto_generated.result[3]
result[4] <= mux_lrd:auto_generated.result[4]
result[5] <= mux_lrd:auto_generated.result[5]
result[6] <= mux_lrd:auto_generated.result[6]
result[7] <= mux_lrd:auto_generated.result[7]


|CPU|MEM_OR_REG:inst3|LPM_MUX:lpm_mux_component|mux_lrd:auto_generated
data[0] => result_node[0]~15.IN1
data[1] => result_node[1]~13.IN1
data[2] => result_node[2]~11.IN1
data[3] => result_node[3]~9.IN1
data[4] => result_node[4]~7.IN1
data[5] => result_node[5]~5.IN1
data[6] => result_node[6]~3.IN1
data[7] => result_node[7]~1.IN1
data[8] => result_node[0]~14.IN1
data[9] => result_node[1]~12.IN1
data[10] => result_node[2]~10.IN1
data[11] => result_node[3]~8.IN1
data[12] => result_node[4]~6.IN1
data[13] => result_node[5]~4.IN1
data[14] => result_node[6]~2.IN1
data[15] => result_node[7]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[6]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[5]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[4]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[3]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[2]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[1]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[0]~14.IN0
sel[0] => _~7.IN0


|CPU|RAM_256:inst7
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|CPU|RAM_256:inst7|altsyncram:altsyncram_component
wren_a => altsyncram_s7f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_s7f1:auto_generated.data_a[0]
data_a[1] => altsyncram_s7f1:auto_generated.data_a[1]
data_a[2] => altsyncram_s7f1:auto_generated.data_a[2]
data_a[3] => altsyncram_s7f1:auto_generated.data_a[3]
data_a[4] => altsyncram_s7f1:auto_generated.data_a[4]
data_a[5] => altsyncram_s7f1:auto_generated.data_a[5]
data_a[6] => altsyncram_s7f1:auto_generated.data_a[6]
data_a[7] => altsyncram_s7f1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s7f1:auto_generated.address_a[0]
address_a[1] => altsyncram_s7f1:auto_generated.address_a[1]
address_a[2] => altsyncram_s7f1:auto_generated.address_a[2]
address_a[3] => altsyncram_s7f1:auto_generated.address_a[3]
address_a[4] => altsyncram_s7f1:auto_generated.address_a[4]
address_a[5] => altsyncram_s7f1:auto_generated.address_a[5]
address_a[6] => altsyncram_s7f1:auto_generated.address_a[6]
address_a[7] => altsyncram_s7f1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s7f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s7f1:auto_generated.q_a[0]
q_a[1] <= altsyncram_s7f1:auto_generated.q_a[1]
q_a[2] <= altsyncram_s7f1:auto_generated.q_a[2]
q_a[3] <= altsyncram_s7f1:auto_generated.q_a[3]
q_a[4] <= altsyncram_s7f1:auto_generated.q_a[4]
q_a[5] <= altsyncram_s7f1:auto_generated.q_a[5]
q_a[6] <= altsyncram_s7f1:auto_generated.q_a[6]
q_a[7] <= altsyncram_s7f1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|CPU|ADRESATION:inst9
ADDR[0] <= ADDRESATION_MUX:inst1.result[0]
ADDR[1] <= ADDRESATION_MUX:inst1.result[1]
ADDR[2] <= ADDRESATION_MUX:inst1.result[2]
ADDR[3] <= ADDRESATION_MUX:inst1.result[3]
ADDR[4] <= ADDRESATION_MUX:inst1.result[4]
ADDR[5] <= ADDRESATION_MUX:inst1.result[5]
ADDR[6] <= ADDRESATION_MUX:inst1.result[6]
ADDR[7] <= ADDRESATION_MUX:inst1.result[7]
REG_A[0] => ADDRESATION_MUX:inst1.data0x[0]
REG_A[0] => ADDRESS_SUMMATOR:inst.data1x[0]
REG_A[1] => ADDRESATION_MUX:inst1.data0x[1]
REG_A[1] => ADDRESS_SUMMATOR:inst.data1x[1]
REG_A[2] => ADDRESATION_MUX:inst1.data0x[2]
REG_A[2] => ADDRESS_SUMMATOR:inst.data1x[2]
REG_A[3] => ADDRESATION_MUX:inst1.data0x[3]
REG_A[3] => ADDRESS_SUMMATOR:inst.data1x[3]
REG_A[4] => ADDRESATION_MUX:inst1.data0x[4]
REG_A[4] => ADDRESS_SUMMATOR:inst.data1x[4]
REG_A[5] => ADDRESATION_MUX:inst1.data0x[5]
REG_A[5] => ADDRESS_SUMMATOR:inst.data1x[5]
REG_A[6] => ADDRESATION_MUX:inst1.data0x[6]
REG_A[6] => ADDRESS_SUMMATOR:inst.data1x[6]
REG_A[7] => ADDRESATION_MUX:inst1.data0x[7]
REG_A[7] => ADDRESS_SUMMATOR:inst.data1x[7]
REG_B[0] => ADDRESS_SUMMATOR:inst.data0x[0]
REG_B[1] => ADDRESS_SUMMATOR:inst.data0x[1]
REG_B[2] => ADDRESS_SUMMATOR:inst.data0x[2]
REG_B[3] => ADDRESS_SUMMATOR:inst.data0x[3]
REG_B[4] => ADDRESS_SUMMATOR:inst.data0x[4]
REG_B[5] => ADDRESS_SUMMATOR:inst.data0x[5]
REG_B[6] => ADDRESS_SUMMATOR:inst.data0x[6]
REG_B[7] => ADDRESS_SUMMATOR:inst.data0x[7]
CONST[0] => ADDRESATION_MUX:inst1.data2x[0]
CONST[1] => ADDRESATION_MUX:inst1.data2x[1]
CONST[2] => ADDRESATION_MUX:inst1.data2x[2]
CONST[3] => ADDRESATION_MUX:inst1.data2x[3]
CONST[4] => ADDRESATION_MUX:inst1.data2x[4]
CONST[5] => ADDRESATION_MUX:inst1.data2x[5]
CONST[6] => ADDRESATION_MUX:inst1.data2x[6]
CONST[7] => ADDRESATION_MUX:inst1.data2x[7]
ADDR_TYPE[0] => ADDRESATION_MUX:inst1.sel[0]
ADDR_TYPE[1] => ADDRESATION_MUX:inst1.sel[1]


|CPU|ADRESATION:inst9|ADDRESATION_MUX:inst1
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]


|CPU|ADRESATION:inst9|ADDRESATION_MUX:inst1|LPM_MUX:lpm_mux_component
data[0][0] => mux_ord:auto_generated.data[0]
data[0][1] => mux_ord:auto_generated.data[1]
data[0][2] => mux_ord:auto_generated.data[2]
data[0][3] => mux_ord:auto_generated.data[3]
data[0][4] => mux_ord:auto_generated.data[4]
data[0][5] => mux_ord:auto_generated.data[5]
data[0][6] => mux_ord:auto_generated.data[6]
data[0][7] => mux_ord:auto_generated.data[7]
data[1][0] => mux_ord:auto_generated.data[8]
data[1][1] => mux_ord:auto_generated.data[9]
data[1][2] => mux_ord:auto_generated.data[10]
data[1][3] => mux_ord:auto_generated.data[11]
data[1][4] => mux_ord:auto_generated.data[12]
data[1][5] => mux_ord:auto_generated.data[13]
data[1][6] => mux_ord:auto_generated.data[14]
data[1][7] => mux_ord:auto_generated.data[15]
data[2][0] => mux_ord:auto_generated.data[16]
data[2][1] => mux_ord:auto_generated.data[17]
data[2][2] => mux_ord:auto_generated.data[18]
data[2][3] => mux_ord:auto_generated.data[19]
data[2][4] => mux_ord:auto_generated.data[20]
data[2][5] => mux_ord:auto_generated.data[21]
data[2][6] => mux_ord:auto_generated.data[22]
data[2][7] => mux_ord:auto_generated.data[23]
data[3][0] => mux_ord:auto_generated.data[24]
data[3][1] => mux_ord:auto_generated.data[25]
data[3][2] => mux_ord:auto_generated.data[26]
data[3][3] => mux_ord:auto_generated.data[27]
data[3][4] => mux_ord:auto_generated.data[28]
data[3][5] => mux_ord:auto_generated.data[29]
data[3][6] => mux_ord:auto_generated.data[30]
data[3][7] => mux_ord:auto_generated.data[31]
sel[0] => mux_ord:auto_generated.sel[0]
sel[1] => mux_ord:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ord:auto_generated.result[0]
result[1] <= mux_ord:auto_generated.result[1]
result[2] <= mux_ord:auto_generated.result[2]
result[3] <= mux_ord:auto_generated.result[3]
result[4] <= mux_ord:auto_generated.result[4]
result[5] <= mux_ord:auto_generated.result[5]
result[6] <= mux_ord:auto_generated.result[6]
result[7] <= mux_ord:auto_generated.result[7]


|CPU|ADRESATION:inst9|ADDRESATION_MUX:inst1|LPM_MUX:lpm_mux_component|mux_ord:auto_generated
data[0] => _~128.IN0
data[0] => _~136.IN0
data[1] => _~110.IN0
data[1] => _~118.IN0
data[2] => _~92.IN0
data[2] => _~100.IN0
data[3] => _~74.IN0
data[3] => _~82.IN0
data[4] => _~56.IN0
data[4] => _~64.IN0
data[5] => _~38.IN0
data[5] => _~46.IN0
data[6] => _~20.IN0
data[6] => _~28.IN0
data[7] => _~2.IN0
data[7] => _~10.IN0
data[8] => _~126.IN0
data[9] => _~108.IN0
data[10] => _~90.IN0
data[11] => _~72.IN0
data[12] => _~54.IN0
data[13] => _~36.IN0
data[14] => _~18.IN0
data[15] => _~0.IN0
data[16] => _~131.IN1
data[16] => _~139.IN1
data[17] => _~113.IN1
data[17] => _~121.IN1
data[18] => _~95.IN1
data[18] => _~103.IN1
data[19] => _~77.IN1
data[19] => _~85.IN1
data[20] => _~59.IN1
data[20] => _~67.IN1
data[21] => _~41.IN1
data[21] => _~49.IN1
data[22] => _~23.IN1
data[22] => _~31.IN1
data[23] => _~5.IN1
data[23] => _~13.IN1
data[24] => _~143.IN0
data[25] => _~125.IN0
data[26] => _~107.IN0
data[27] => _~89.IN0
data[28] => _~71.IN0
data[29] => _~53.IN0
data[30] => _~35.IN0
data[31] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[0] => _~72.IN1
sel[0] => _~75.IN0
sel[0] => _~77.IN0
sel[0] => _~83.IN0
sel[0] => _~85.IN0
sel[0] => _~88.IN0
sel[0] => _~90.IN1
sel[0] => _~93.IN0
sel[0] => _~95.IN0
sel[0] => _~101.IN0
sel[0] => _~103.IN0
sel[0] => _~106.IN0
sel[0] => _~108.IN1
sel[0] => _~111.IN0
sel[0] => _~113.IN0
sel[0] => _~119.IN0
sel[0] => _~121.IN0
sel[0] => _~124.IN0
sel[0] => _~126.IN1
sel[0] => _~129.IN0
sel[0] => _~131.IN0
sel[0] => _~137.IN0
sel[0] => _~139.IN0
sel[0] => _~142.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0
sel[1] => _~73.IN0
sel[1] => _~78.IN0
sel[1] => _~81.IN0
sel[1] => _~86.IN0
sel[1] => _~91.IN0
sel[1] => _~96.IN0
sel[1] => _~99.IN0
sel[1] => _~104.IN0
sel[1] => _~109.IN0
sel[1] => _~114.IN0
sel[1] => _~117.IN0
sel[1] => _~122.IN0
sel[1] => _~127.IN0
sel[1] => _~132.IN0
sel[1] => _~135.IN0
sel[1] => _~140.IN0


|CPU|ADRESATION:inst9|ADDRESS_SUMMATOR:inst
data0x[0] => parallel_add:parallel_add_component.data[0][0]
data0x[1] => parallel_add:parallel_add_component.data[0][1]
data0x[2] => parallel_add:parallel_add_component.data[0][2]
data0x[3] => parallel_add:parallel_add_component.data[0][3]
data0x[4] => parallel_add:parallel_add_component.data[0][4]
data0x[5] => parallel_add:parallel_add_component.data[0][5]
data0x[6] => parallel_add:parallel_add_component.data[0][6]
data0x[7] => parallel_add:parallel_add_component.data[0][7]
data1x[0] => parallel_add:parallel_add_component.data[1][0]
data1x[1] => parallel_add:parallel_add_component.data[1][1]
data1x[2] => parallel_add:parallel_add_component.data[1][2]
data1x[3] => parallel_add:parallel_add_component.data[1][3]
data1x[4] => parallel_add:parallel_add_component.data[1][4]
data1x[5] => parallel_add:parallel_add_component.data[1][5]
data1x[6] => parallel_add:parallel_add_component.data[1][6]
data1x[7] => parallel_add:parallel_add_component.data[1][7]
result[0] <= parallel_add:parallel_add_component.result[0]
result[1] <= parallel_add:parallel_add_component.result[1]
result[2] <= parallel_add:parallel_add_component.result[2]
result[3] <= parallel_add:parallel_add_component.result[3]
result[4] <= parallel_add:parallel_add_component.result[4]
result[5] <= parallel_add:parallel_add_component.result[5]
result[6] <= parallel_add:parallel_add_component.result[6]
result[7] <= parallel_add:parallel_add_component.result[7]


|CPU|ADRESATION:inst9|ADDRESS_SUMMATOR:inst|parallel_add:parallel_add_component
data[0][0] => par_add_dge:auto_generated.data[0]
data[0][1] => par_add_dge:auto_generated.data[1]
data[0][2] => par_add_dge:auto_generated.data[2]
data[0][3] => par_add_dge:auto_generated.data[3]
data[0][4] => par_add_dge:auto_generated.data[4]
data[0][5] => par_add_dge:auto_generated.data[5]
data[0][6] => par_add_dge:auto_generated.data[6]
data[0][7] => par_add_dge:auto_generated.data[7]
data[1][0] => par_add_dge:auto_generated.data[8]
data[1][1] => par_add_dge:auto_generated.data[9]
data[1][2] => par_add_dge:auto_generated.data[10]
data[1][3] => par_add_dge:auto_generated.data[11]
data[1][4] => par_add_dge:auto_generated.data[12]
data[1][5] => par_add_dge:auto_generated.data[13]
data[1][6] => par_add_dge:auto_generated.data[14]
data[1][7] => par_add_dge:auto_generated.data[15]
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
result[0] <= par_add_dge:auto_generated.result[0]
result[1] <= par_add_dge:auto_generated.result[1]
result[2] <= par_add_dge:auto_generated.result[2]
result[3] <= par_add_dge:auto_generated.result[3]
result[4] <= par_add_dge:auto_generated.result[4]
result[5] <= par_add_dge:auto_generated.result[5]
result[6] <= par_add_dge:auto_generated.result[6]
result[7] <= par_add_dge:auto_generated.result[7]


|CPU|ADRESATION:inst9|ADDRESS_SUMMATOR:inst|parallel_add:parallel_add_component|par_add_dge:auto_generated
data[0] => sft2a[0].DATAIN
data[1] => sft2a[1].DATAIN
data[2] => sft2a[2].DATAIN
data[3] => sft2a[3].DATAIN
data[4] => sft2a[4].DATAIN
data[5] => sft2a[5].DATAIN
data[6] => sft2a[6].DATAIN
data[7] => sft2a[7].DATAIN
data[8] => sft3a[0].DATAIN
data[9] => sft3a[1].DATAIN
data[10] => sft3a[2].DATAIN
data[11] => sft3a[3].DATAIN
data[12] => sft3a[4].DATAIN
data[13] => sft3a[5].DATAIN
data[14] => sft3a[6].DATAIN
data[15] => sft3a[7].DATAIN
result[0] <= sft4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft4a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft4a[7].DB_MAX_OUTPUT_PORT_TYPE


