

================================================================
== Vitis HLS Report for 'global_mean_pooling'
================================================================
* Date:           Sat Dec 11 19:30:16 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.417 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_290_1  |        ?|        ?|         ?|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%dim = alloca i32 1"   --->   Operation 54 'alloca' 'dim' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 55 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sum_V_loc = alloca i64 1"   --->   Operation 56 'alloca' 'sum_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8, i28 %out_nodes_features_skip_concat_bias_V_9, i28 %out_nodes_features_skip_concat_bias_V_10, i28 %out_nodes_features_skip_concat_bias_V_11, i28 %out_nodes_features_skip_concat_bias_V_12, i28 %out_nodes_features_skip_concat_bias_V_13, i28 %out_nodes_features_skip_concat_bias_V_14, i28 %out_nodes_features_skip_concat_bias_V_15, void @out_nodes_features_skip_concat_bias_V_16, void @out_nodes_features_skip_concat_bias_V_17, void @out_nodes_features_skip_concat_bias_V_18, void @out_nodes_features_skip_concat_bias_V_19, void @out_nodes_features_skip_concat_bias_V_20, void @out_nodes_features_skip_concat_bias_V_21, void @out_nodes_features_skip_concat_bias_V_22, void @out_nodes_features_skip_concat_bias_V_23, void @out_nodes_features_skip_concat_bias_V_24, void @out_nodes_features_skip_concat_bias_V_25, void @out_nodes_features_skip_concat_bias_V_26, void @out_nodes_features_skip_concat_bias_V_27, void @out_nodes_features_skip_concat_bias_V_28, void @out_nodes_features_skip_concat_bias_V_29, void @out_nodes_features_skip_concat_bias_V_30, void @out_nodes_features_skip_concat_bias_V_31, void @out_nodes_features_skip_concat_bias_V_32, void @out_nodes_features_skip_concat_bias_V_33, void @out_nodes_features_skip_concat_bias_V_34, void @out_nodes_features_skip_concat_bias_V_35, void @out_nodes_features_skip_concat_bias_V_36, void @out_nodes_features_skip_concat_bias_V_37, void @out_nodes_features_skip_concat_bias_V_38, void @out_nodes_features_skip_concat_bias_V_39, void @out_nodes_features_skip_concat_bias_V_40, void @out_nodes_features_skip_concat_bias_V_41, void @out_nodes_features_skip_concat_bias_V_42, void @out_nodes_features_skip_concat_bias_V_43, void @out_nodes_features_skip_concat_bias_V_44, void @out_nodes_features_skip_concat_bias_V_45, void @out_nodes_features_skip_concat_bias_V_46, void @out_nodes_features_skip_concat_bias_V_47, void @out_nodes_features_skip_concat_bias_V_48, void @out_nodes_features_skip_concat_bias_V_49, void @out_nodes_features_skip_concat_bias_V_50, void @out_nodes_features_skip_concat_bias_V_51, void @out_nodes_features_skip_concat_bias_V_52, void @out_nodes_features_skip_concat_bias_V_53, void @out_nodes_features_skip_concat_bias_V_54, void @out_nodes_features_skip_concat_bias_V_55, void @out_nodes_features_skip_concat_bias_V_56, void @out_nodes_features_skip_concat_bias_V_57, void @out_nodes_features_skip_concat_bias_V_58, void @out_nodes_features_skip_concat_bias_V_59, void @out_nodes_features_skip_concat_bias_V_60, void @out_nodes_features_skip_concat_bias_V_61, void @out_nodes_features_skip_concat_bias_V_62, void @out_nodes_features_skip_concat_bias_V_63, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %h_graph_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty = trunc i32 %num_of_nodes_read"   --->   Operation 59 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv_i_i_i = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i10.i18, i10 %empty, i18 0"   --->   Operation 60 'bitconcatenate' 'conv_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv_i = sext i28 %conv_i_i_i"   --->   Operation 61 'sext' 'conv_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln290 = store i5 0, i5 %dim" [GAT_compute.cpp:290]   --->   Operation 62 'store' 'store_ln290' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln290 = br void" [GAT_compute.cpp:290]   --->   Operation 63 'br' 'br_ln290' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%dim_1 = load i5 %dim"   --->   Operation 64 'load' 'dim_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.63ns)   --->   "%icmp_ln290 = icmp_eq  i5 %dim_1, i5 16" [GAT_compute.cpp:290]   --->   Operation 65 'icmp' 'icmp_ln290' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%empty_93 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 66 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.70ns)   --->   "%add_ln290 = add i5 %dim_1, i5 1" [GAT_compute.cpp:290]   --->   Operation 67 'add' 'add_ln290' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln290 = br i1 %icmp_ln290, void %.split, void" [GAT_compute.cpp:290]   --->   Operation 68 'br' 'br_ln290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i5 %dim_1"   --->   Operation 69 'trunc' 'trunc_ln712' <Predicate = (!icmp_ln290)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (1.24ns)   --->   "%call_ln712 = call void @global_mean_pooling_Pipeline_VITIS_LOOP_292_2, i32 %num_of_nodes_read, i4 %trunc_ln712, i28 %sum_V_loc, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8, i28 %out_nodes_features_skip_concat_bias_V_9, i28 %out_nodes_features_skip_concat_bias_V_10, i28 %out_nodes_features_skip_concat_bias_V_11, i28 %out_nodes_features_skip_concat_bias_V_12, i28 %out_nodes_features_skip_concat_bias_V_13, i28 %out_nodes_features_skip_concat_bias_V_14, i28 %out_nodes_features_skip_concat_bias_V_15"   --->   Operation 70 'call' 'call_ln712' <Predicate = (!icmp_ln290)> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln290 = store i5 %add_ln290, i5 %dim" [GAT_compute.cpp:290]   --->   Operation 71 'store' 'store_ln290' <Predicate = (!icmp_ln290)> <Delay = 0.38>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln297 = ret" [GAT_compute.cpp:297]   --->   Operation 72 'ret' 'ret_ln297' <Predicate = (icmp_ln290)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln712 = call void @global_mean_pooling_Pipeline_VITIS_LOOP_292_2, i32 %num_of_nodes_read, i4 %trunc_ln712, i28 %sum_V_loc, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8, i28 %out_nodes_features_skip_concat_bias_V_9, i28 %out_nodes_features_skip_concat_bias_V_10, i28 %out_nodes_features_skip_concat_bias_V_11, i28 %out_nodes_features_skip_concat_bias_V_12, i28 %out_nodes_features_skip_concat_bias_V_13, i28 %out_nodes_features_skip_concat_bias_V_14, i28 %out_nodes_features_skip_concat_bias_V_15"   --->   Operation 73 'call' 'call_ln712' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.22>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sum_V_loc_load = load i28 %sum_V_loc"   --->   Operation 74 'load' 'sum_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%t = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %sum_V_loc_load, i18 0"   --->   Operation 75 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [50/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 76 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.22>
ST_5 : Operation 77 [49/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 77 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.22>
ST_6 : Operation 78 [48/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 78 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.22>
ST_7 : Operation 79 [47/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 79 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.22>
ST_8 : Operation 80 [46/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 80 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.22>
ST_9 : Operation 81 [45/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 81 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.22>
ST_10 : Operation 82 [44/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 82 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 83 [43/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 83 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.22>
ST_12 : Operation 84 [42/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 84 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.22>
ST_13 : Operation 85 [41/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 85 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.22>
ST_14 : Operation 86 [40/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 86 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.22>
ST_15 : Operation 87 [39/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 87 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.22>
ST_16 : Operation 88 [38/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 88 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.22>
ST_17 : Operation 89 [37/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 89 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.22>
ST_18 : Operation 90 [36/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 90 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.22>
ST_19 : Operation 91 [35/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 91 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.22>
ST_20 : Operation 92 [34/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 92 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.22>
ST_21 : Operation 93 [33/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 93 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.22>
ST_22 : Operation 94 [32/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 94 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.22>
ST_23 : Operation 95 [31/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 95 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.22>
ST_24 : Operation 96 [30/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 96 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.22>
ST_25 : Operation 97 [29/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 97 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.22>
ST_26 : Operation 98 [28/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 98 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.22>
ST_27 : Operation 99 [27/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 99 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.22>
ST_28 : Operation 100 [26/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 100 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.22>
ST_29 : Operation 101 [25/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 101 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.22>
ST_30 : Operation 102 [24/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 102 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.22>
ST_31 : Operation 103 [23/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 103 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.22>
ST_32 : Operation 104 [22/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 104 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.22>
ST_33 : Operation 105 [21/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 105 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.22>
ST_34 : Operation 106 [20/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 106 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.22>
ST_35 : Operation 107 [19/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 107 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.22>
ST_36 : Operation 108 [18/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 108 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.22>
ST_37 : Operation 109 [17/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 109 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.22>
ST_38 : Operation 110 [16/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 110 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.22>
ST_39 : Operation 111 [15/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 111 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.22>
ST_40 : Operation 112 [14/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 112 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.22>
ST_41 : Operation 113 [13/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 113 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.22>
ST_42 : Operation 114 [12/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 114 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.22>
ST_43 : Operation 115 [11/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 115 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.22>
ST_44 : Operation 116 [10/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 116 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.22>
ST_45 : Operation 117 [9/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 117 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.22>
ST_46 : Operation 118 [8/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 118 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.22>
ST_47 : Operation 119 [7/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 119 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.22>
ST_48 : Operation 120 [6/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 120 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.22>
ST_49 : Operation 121 [5/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 121 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.22>
ST_50 : Operation 122 [4/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 122 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.22>
ST_51 : Operation 123 [3/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 123 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.22>
ST_52 : Operation 124 [2/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 124 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.41>
ST_53 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i5 %dim_1" [GAT_compute.cpp:290]   --->   Operation 125 'zext' 'zext_ln290' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln290 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [GAT_compute.cpp:290]   --->   Operation 126 'specloopname' 'specloopname_ln290' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 127 [1/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 127 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln712_1 = trunc i28 %sdiv_ln1201"   --->   Operation 128 'trunc' 'trunc_ln712_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 129 [1/1] (0.00ns)   --->   "%h_graph_V_addr = getelementptr i28 %h_graph_V, i64 0, i64 %zext_ln290" [GAT_compute.cpp:295]   --->   Operation 129 'getelementptr' 'h_graph_V_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 130 [1/1] (1.19ns)   --->   "%store_ln295 = store i28 %trunc_ln712_1, i8 %h_graph_V_addr" [GAT_compute.cpp:295]   --->   Operation 130 'store' 'store_ln295' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_53 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 131 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('dim') [19]  (0 ns)
	'store' operation ('store_ln290', GAT_compute.cpp:290) of constant 0 on local variable 'dim' [27]  (0.387 ns)

 <State 2>: 1.88ns
The critical path consists of the following:
	'load' operation ('dim') on local variable 'dim' [30]  (0 ns)
	'call' operation ('call_ln712') to 'global_mean_pooling_Pipeline_VITIS_LOOP_292_2' [39]  (1.25 ns)
	blocking operation 0.637 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.22ns
The critical path consists of the following:
	'load' operation ('sum_V_loc_load') on local variable 'sum_V_loc' [40]  (0 ns)
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 5>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 6>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 7>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 8>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 9>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 10>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 11>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 12>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 13>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 14>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 15>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 16>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 17>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 18>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 19>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 20>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 21>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 22>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 23>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 24>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 25>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 26>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 27>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 28>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 29>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 30>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 31>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 32>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 33>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 34>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 35>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 36>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 37>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 38>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 39>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 40>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 41>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 42>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 43>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 44>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 45>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 46>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 47>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 48>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 49>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 50>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 51>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 52>: 1.22ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)

 <State 53>: 2.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [42]  (1.22 ns)
	'store' operation ('store_ln295', GAT_compute.cpp:295) of variable 'trunc_ln712_1' on array 'h_graph_V' [45]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
