Running: D:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Filipe/Documents/TCC/TCC_SoC/SystemOnChipDesign/Project5/ise_project/tb_memory_interface_isim_beh.exe -prj C:/Users/Filipe/Documents/TCC/TCC_SoC/SystemOnChipDesign/Project5/ise_project/tb_memory_interface_beh.prj work.tb_memory_interface work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Filipe/Documents/TCC/TCC_SoC/SystemOnChipDesign/Project5/ise_project/memor_interface.v" into library work
WARNING:HDLCompiler:751 - "C:/Users/Filipe/Documents/TCC/TCC_SoC/SystemOnChipDesign/Project5/ise_project/memor_interface.v" Line 48: Redeclaration of ansi port data_mem is not allowed
Analyzing Verilog file "C:/Users/Filipe/Documents/TCC/TCC_SoC/SystemOnChipDesign/Project5/ise_project/tb_memory_interface.v" into library work
Analyzing Verilog file "D:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module IOBUF
Compiling module OBUF
Compiling module memory_interface_default
Compiling module tb_memory_interface
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/Filipe/Documents/TCC/TCC_SoC/SystemOnChipDesign/Project5/ise_project/tb_memory_interface_isim_beh.exe
Fuse Memory Usage: 26560 KB
Fuse CPU Usage: 389 ms
