Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Mar 23 22:28:13 2024
| Host         : DESKTOP-L54QMU3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5a_top_timing_summary_routed.rpt -pb lab5a_top_timing_summary_routed.pb -rpx lab5a_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5a_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    42          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: baudrate_comp/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.216        0.000                      0                  489        0.122        0.000                      0                  489        4.500        0.000                       0                   243  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.216        0.000                      0                  489        0.122        0.000                      0                  489        4.500        0.000                       0                   243  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/chars_in_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 2.826ns (43.468%)  route 3.675ns (56.532%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.745     5.348    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.802 f  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=19, routed)          2.163     9.964    encoder_com/D[0]
    SLICE_X79Y116        LUT4 (Prop_lut4_I1_O)        0.124    10.088 r  encoder_com/FSM_onehot_encoder[4]_i_9/O
                         net (fo=1, routed)           0.313    10.402    encoder_com/FSM_onehot_encoder[4]_i_9_n_0
    SLICE_X80Y116        LUT6 (Prop_lut6_I1_O)        0.124    10.526 r  encoder_com/FSM_onehot_encoder[4]_i_6/O
                         net (fo=2, routed)           0.465    10.991    encoder_com/FSM_onehot_encoder[4]_i_6_n_0
    SLICE_X81Y115        LUT5 (Prop_lut5_I2_O)        0.124    11.115 r  encoder_com/chars_in_buffer[4]_i_1/O
                         net (fo=5, routed)           0.734    11.849    encoder_com/chars_in_buffer[4]_i_1_n_0
    SLICE_X84Y115        FDRE                                         r  encoder_com/chars_in_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.588    15.010    encoder_com/clk_i_IBUF_BUFG
    SLICE_X84Y115        FDRE                                         r  encoder_com/chars_in_buffer_reg[0]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X84Y115        FDRE (Setup_fdre_C_CE)      -0.169    15.065    encoder_com/chars_in_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -11.849    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.262ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/chars_in_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 2.826ns (44.050%)  route 3.589ns (55.950%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.745     5.348    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.802 f  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=19, routed)          2.163     9.964    encoder_com/D[0]
    SLICE_X79Y116        LUT4 (Prop_lut4_I1_O)        0.124    10.088 r  encoder_com/FSM_onehot_encoder[4]_i_9/O
                         net (fo=1, routed)           0.313    10.402    encoder_com/FSM_onehot_encoder[4]_i_9_n_0
    SLICE_X80Y116        LUT6 (Prop_lut6_I1_O)        0.124    10.526 r  encoder_com/FSM_onehot_encoder[4]_i_6/O
                         net (fo=2, routed)           0.465    10.991    encoder_com/FSM_onehot_encoder[4]_i_6_n_0
    SLICE_X81Y115        LUT5 (Prop_lut5_I2_O)        0.124    11.115 r  encoder_com/chars_in_buffer[4]_i_1/O
                         net (fo=5, routed)           0.649    11.763    encoder_com/chars_in_buffer[4]_i_1_n_0
    SLICE_X82Y118        FDRE                                         r  encoder_com/chars_in_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.584    15.006    encoder_com/clk_i_IBUF_BUFG
    SLICE_X82Y118        FDRE                                         r  encoder_com/chars_in_buffer_reg[2]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X82Y118        FDRE (Setup_fdre_C_CE)      -0.205    15.025    encoder_com/chars_in_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -11.763    
  -------------------------------------------------------------------
                         slack                                  3.262    

Slack (MET) :             3.262ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/chars_in_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 2.826ns (44.050%)  route 3.589ns (55.950%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.745     5.348    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.802 f  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=19, routed)          2.163     9.964    encoder_com/D[0]
    SLICE_X79Y116        LUT4 (Prop_lut4_I1_O)        0.124    10.088 r  encoder_com/FSM_onehot_encoder[4]_i_9/O
                         net (fo=1, routed)           0.313    10.402    encoder_com/FSM_onehot_encoder[4]_i_9_n_0
    SLICE_X80Y116        LUT6 (Prop_lut6_I1_O)        0.124    10.526 r  encoder_com/FSM_onehot_encoder[4]_i_6/O
                         net (fo=2, routed)           0.465    10.991    encoder_com/FSM_onehot_encoder[4]_i_6_n_0
    SLICE_X81Y115        LUT5 (Prop_lut5_I2_O)        0.124    11.115 r  encoder_com/chars_in_buffer[4]_i_1/O
                         net (fo=5, routed)           0.649    11.763    encoder_com/chars_in_buffer[4]_i_1_n_0
    SLICE_X82Y118        FDRE                                         r  encoder_com/chars_in_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.584    15.006    encoder_com/clk_i_IBUF_BUFG
    SLICE_X82Y118        FDRE                                         r  encoder_com/chars_in_buffer_reg[3]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X82Y118        FDRE (Setup_fdre_C_CE)      -0.205    15.025    encoder_com/chars_in_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -11.763    
  -------------------------------------------------------------------
                         slack                                  3.262    

Slack (MET) :             3.262ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/chars_in_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 2.826ns (44.050%)  route 3.589ns (55.950%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.745     5.348    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.802 f  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=19, routed)          2.163     9.964    encoder_com/D[0]
    SLICE_X79Y116        LUT4 (Prop_lut4_I1_O)        0.124    10.088 r  encoder_com/FSM_onehot_encoder[4]_i_9/O
                         net (fo=1, routed)           0.313    10.402    encoder_com/FSM_onehot_encoder[4]_i_9_n_0
    SLICE_X80Y116        LUT6 (Prop_lut6_I1_O)        0.124    10.526 r  encoder_com/FSM_onehot_encoder[4]_i_6/O
                         net (fo=2, routed)           0.465    10.991    encoder_com/FSM_onehot_encoder[4]_i_6_n_0
    SLICE_X81Y115        LUT5 (Prop_lut5_I2_O)        0.124    11.115 r  encoder_com/chars_in_buffer[4]_i_1/O
                         net (fo=5, routed)           0.649    11.763    encoder_com/chars_in_buffer[4]_i_1_n_0
    SLICE_X82Y118        FDRE                                         r  encoder_com/chars_in_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.584    15.006    encoder_com/clk_i_IBUF_BUFG
    SLICE_X82Y118        FDRE                                         r  encoder_com/chars_in_buffer_reg[4]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X82Y118        FDRE (Setup_fdre_C_CE)      -0.205    15.025    encoder_com/chars_in_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -11.763    
  -------------------------------------------------------------------
                         slack                                  3.262    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/encoder_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 3.244ns (51.490%)  route 3.056ns (48.510%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.730     5.333    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.787 r  encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.160     8.946    encoder_com/douta[7]
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.070 r  encoder_com/encoder_data[5]_i_4/O
                         net (fo=1, routed)           0.000     9.070    encoder_com/encoder_data[5]_i_4_n_0
    SLICE_X72Y116        MUXF7 (Prop_muxf7_I1_O)      0.217     9.287 r  encoder_com/encoder_data_reg[5]_i_2/O
                         net (fo=2, routed)           0.761    10.049    encoder_com/encoder_data_reg[5]_i_2_n_0
    SLICE_X81Y117        LUT2 (Prop_lut2_I1_O)        0.299    10.348 f  encoder_com/encoder_data[6]_i_3/O
                         net (fo=6, routed)           0.611    10.959    encoder_com/encoder_data[6]_i_3_n_0
    SLICE_X80Y118        LUT5 (Prop_lut5_I3_O)        0.150    11.109 r  encoder_com/encoder_data[1]_i_1/O
                         net (fo=1, routed)           0.524    11.633    encoder_com/encoder_data[1]_i_1_n_0
    SLICE_X80Y119        FDRE                                         r  encoder_com/encoder_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.576    14.998    encoder_com/clk_i_IBUF_BUFG
    SLICE_X80Y119        FDRE                                         r  encoder_com/encoder_data_reg[1]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X80Y119        FDRE (Setup_fdre_C_D)       -0.240    14.982    encoder_com/encoder_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/chars_in_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 2.950ns (45.104%)  route 3.590ns (54.896%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.745     5.348    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.802 f  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=19, routed)          2.163     9.964    encoder_com/D[0]
    SLICE_X79Y116        LUT4 (Prop_lut4_I1_O)        0.124    10.088 r  encoder_com/FSM_onehot_encoder[4]_i_9/O
                         net (fo=1, routed)           0.313    10.402    encoder_com/FSM_onehot_encoder[4]_i_9_n_0
    SLICE_X80Y116        LUT6 (Prop_lut6_I1_O)        0.124    10.526 r  encoder_com/FSM_onehot_encoder[4]_i_6/O
                         net (fo=2, routed)           0.465    10.991    encoder_com/FSM_onehot_encoder[4]_i_6_n_0
    SLICE_X81Y115        LUT5 (Prop_lut5_I2_O)        0.124    11.115 r  encoder_com/chars_in_buffer[4]_i_1/O
                         net (fo=5, routed)           0.650    11.764    encoder_com/chars_in_buffer[4]_i_1_n_0
    SLICE_X83Y116        LUT4 (Prop_lut4_I2_O)        0.124    11.888 r  encoder_com/chars_in_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000    11.888    encoder_com/chars_in_buffer[1]_i_1_n_0
    SLICE_X83Y116        FDRE                                         r  encoder_com/chars_in_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.587    15.009    encoder_com/clk_i_IBUF_BUFG
    SLICE_X83Y116        FDRE                                         r  encoder_com/chars_in_buffer_reg[1]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X83Y116        FDRE (Setup_fdre_C_D)        0.029    15.262    encoder_com/chars_in_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/FSM_onehot_encoder_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 2.826ns (45.355%)  route 3.405ns (54.645%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.745     5.348    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.802 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=19, routed)          2.163     9.964    encoder_com/D[0]
    SLICE_X79Y116        LUT4 (Prop_lut4_I1_O)        0.124    10.088 f  encoder_com/FSM_onehot_encoder[4]_i_9/O
                         net (fo=1, routed)           0.313    10.402    encoder_com/FSM_onehot_encoder[4]_i_9_n_0
    SLICE_X80Y116        LUT6 (Prop_lut6_I1_O)        0.124    10.526 f  encoder_com/FSM_onehot_encoder[4]_i_6/O
                         net (fo=2, routed)           0.416    10.941    encoder_com/FSM_onehot_encoder[4]_i_6_n_0
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124    11.065 r  encoder_com/FSM_onehot_encoder[4]_i_1/O
                         net (fo=5, routed)           0.513    11.579    encoder_com/FSM_onehot_encoder[4]_i_1_n_0
    SLICE_X81Y117        FDRE                                         r  encoder_com/FSM_onehot_encoder_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.579    15.001    encoder_com/clk_i_IBUF_BUFG
    SLICE_X81Y117        FDRE                                         r  encoder_com/FSM_onehot_encoder_reg[1]/C
                         clock pessimism              0.276    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X81Y117        FDRE (Setup_fdre_C_CE)      -0.205    15.037    encoder_com/FSM_onehot_encoder_reg[1]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/FSM_onehot_encoder_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 2.826ns (45.355%)  route 3.405ns (54.645%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.745     5.348    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.802 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=19, routed)          2.163     9.964    encoder_com/D[0]
    SLICE_X79Y116        LUT4 (Prop_lut4_I1_O)        0.124    10.088 f  encoder_com/FSM_onehot_encoder[4]_i_9/O
                         net (fo=1, routed)           0.313    10.402    encoder_com/FSM_onehot_encoder[4]_i_9_n_0
    SLICE_X80Y116        LUT6 (Prop_lut6_I1_O)        0.124    10.526 f  encoder_com/FSM_onehot_encoder[4]_i_6/O
                         net (fo=2, routed)           0.416    10.941    encoder_com/FSM_onehot_encoder[4]_i_6_n_0
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124    11.065 r  encoder_com/FSM_onehot_encoder[4]_i_1/O
                         net (fo=5, routed)           0.513    11.579    encoder_com/FSM_onehot_encoder[4]_i_1_n_0
    SLICE_X81Y117        FDRE                                         r  encoder_com/FSM_onehot_encoder_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.579    15.001    encoder_com/clk_i_IBUF_BUFG
    SLICE_X81Y117        FDRE                                         r  encoder_com/FSM_onehot_encoder_reg[2]/C
                         clock pessimism              0.276    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X81Y117        FDRE (Setup_fdre_C_CE)      -0.205    15.037    encoder_com/FSM_onehot_encoder_reg[2]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/FSM_onehot_encoder_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 2.826ns (45.355%)  route 3.405ns (54.645%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.745     5.348    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.802 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=19, routed)          2.163     9.964    encoder_com/D[0]
    SLICE_X79Y116        LUT4 (Prop_lut4_I1_O)        0.124    10.088 f  encoder_com/FSM_onehot_encoder[4]_i_9/O
                         net (fo=1, routed)           0.313    10.402    encoder_com/FSM_onehot_encoder[4]_i_9_n_0
    SLICE_X80Y116        LUT6 (Prop_lut6_I1_O)        0.124    10.526 f  encoder_com/FSM_onehot_encoder[4]_i_6/O
                         net (fo=2, routed)           0.416    10.941    encoder_com/FSM_onehot_encoder[4]_i_6_n_0
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124    11.065 r  encoder_com/FSM_onehot_encoder[4]_i_1/O
                         net (fo=5, routed)           0.513    11.579    encoder_com/FSM_onehot_encoder[4]_i_1_n_0
    SLICE_X81Y117        FDRE                                         r  encoder_com/FSM_onehot_encoder_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.579    15.001    encoder_com/clk_i_IBUF_BUFG
    SLICE_X81Y117        FDRE                                         r  encoder_com/FSM_onehot_encoder_reg[3]/C
                         clock pessimism              0.276    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X81Y117        FDRE (Setup_fdre_C_CE)      -0.205    15.037    encoder_com/FSM_onehot_encoder_reg[3]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/FSM_onehot_encoder_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 2.826ns (46.258%)  route 3.283ns (53.742%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.745     5.348    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.802 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=19, routed)          2.163     9.964    encoder_com/D[0]
    SLICE_X79Y116        LUT4 (Prop_lut4_I1_O)        0.124    10.088 f  encoder_com/FSM_onehot_encoder[4]_i_9/O
                         net (fo=1, routed)           0.313    10.402    encoder_com/FSM_onehot_encoder[4]_i_9_n_0
    SLICE_X80Y116        LUT6 (Prop_lut6_I1_O)        0.124    10.526 f  encoder_com/FSM_onehot_encoder[4]_i_6/O
                         net (fo=2, routed)           0.416    10.941    encoder_com/FSM_onehot_encoder[4]_i_6_n_0
    SLICE_X81Y116        LUT6 (Prop_lut6_I5_O)        0.124    11.065 r  encoder_com/FSM_onehot_encoder[4]_i_1/O
                         net (fo=5, routed)           0.392    11.457    encoder_com/FSM_onehot_encoder[4]_i_1_n_0
    SLICE_X80Y116        FDRE                                         r  encoder_com/FSM_onehot_encoder_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.580    15.002    encoder_com/clk_i_IBUF_BUFG
    SLICE_X80Y116        FDRE                                         r  encoder_com/FSM_onehot_encoder_reg[0]/C
                         clock pessimism              0.276    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X80Y116        FDRE (Setup_fdre_C_CE)      -0.169    15.074    encoder_com/FSM_onehot_encoder_reg[0]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                  3.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 encoder_com/rom_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.294%)  route 0.237ns (62.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.587     1.506    encoder_com/clk_i_IBUF_BUFG
    SLICE_X77Y115        FDRE                                         r  encoder_com/rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  encoder_com/rom_addr_reg[9]/Q
                         net (fo=1, routed)           0.237     1.885    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y23         RAMB36E1                                     r  encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.894     2.059    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.580    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.763    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 encoder_com/rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.460%)  route 0.280ns (66.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.587     1.506    encoder_com/clk_i_IBUF_BUFG
    SLICE_X75Y114        FDRE                                         r  encoder_com/rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y114        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  encoder_com/rom_addr_reg[8]/Q
                         net (fo=1, routed)           0.280     1.928    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y23         RAMB36E1                                     r  encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.894     2.059    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.580    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.763    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 encoder_com/rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.037%)  route 0.299ns (67.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.588     1.507    encoder_com/clk_i_IBUF_BUFG
    SLICE_X79Y117        FDRE                                         r  encoder_com/rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  encoder_com/rom_addr_reg[11]/Q
                         net (fo=1, routed)           0.299     1.948    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y23         RAMB36E1                                     r  encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.894     2.059    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.580    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.763    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.971%)  route 0.105ns (36.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.599     1.518    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X83Y109        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y109        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=8, routed)           0.105     1.764    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X82Y109        LUT6 (Prop_lut6_I2_O)        0.045     1.809 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.809    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X82Y109        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.871     2.036    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X82Y109        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X82Y109        FDRE (Hold_fdre_C_D)         0.091     1.622    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 fifo_write_enabler/old_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_write_enabler/en_o_l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.598     1.517    fifo_write_enabler/CLK
    SLICE_X83Y111        FDRE                                         r  fifo_write_enabler/old_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y111        FDRE (Prop_fdre_C_Q)         0.128     1.645 r  fifo_write_enabler/old_reg[0]/Q
                         net (fo=1, routed)           0.054     1.700    fifo_write_enabler/old[0]
    SLICE_X83Y111        LUT4 (Prop_lut4_I1_O)        0.099     1.799 r  fifo_write_enabler/en_o_l_i_1__0/O
                         net (fo=1, routed)           0.000     1.799    fifo_write_enabler/en_o_l_i_1__0_n_0
    SLICE_X83Y111        FDRE                                         r  fifo_write_enabler/en_o_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.870     2.035    fifo_write_enabler/CLK
    SLICE_X83Y111        FDRE                                         r  fifo_write_enabler/en_o_l_reg/C
                         clock pessimism             -0.517     1.517    
    SLICE_X83Y111        FDRE (Hold_fdre_C_D)         0.091     1.608    fifo_write_enabler/en_o_l_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.107%)  route 0.312ns (68.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.598     1.517    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X82Y110        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.312     1.971    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2[4]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.908     2.073    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.594    
    RAMB18_X3Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.777    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 encoder_com/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.524%)  route 0.306ns (68.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.592     1.511    encoder_com/clk_i_IBUF_BUFG
    SLICE_X81Y115        FDRE                                         r  encoder_com/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  encoder_com/rom_addr_reg[1]/Q
                         net (fo=1, routed)           0.306     1.959    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y23         RAMB36E1                                     r  encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.894     2.059    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.580    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.763    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.877%)  route 0.142ns (50.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.599     1.518    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X83Y109        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y109        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=5, routed)           0.142     1.801    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X82Y109        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.871     2.036    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X82Y109        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X82Y109        FDRE (Hold_fdre_C_D)         0.072     1.603    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 encoder_com/chars_buffer_reg[17][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/rom_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.592     1.511    encoder_com/clk_i_IBUF_BUFG
    SLICE_X80Y114        FDRE                                         r  encoder_com/chars_buffer_reg[17][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  encoder_com/chars_buffer_reg[17][6]/Q
                         net (fo=2, routed)           0.094     1.770    encoder_com/chars_buffer_reg[17][6]
    SLICE_X81Y114        LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  encoder_com/rom_addr[10]_i_1/O
                         net (fo=1, routed)           0.000     1.815    encoder_com/rom_addr[10]_i_1_n_0
    SLICE_X81Y114        FDRE                                         r  encoder_com/rom_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.862     2.028    encoder_com/clk_i_IBUF_BUFG
    SLICE_X81Y114        FDRE                                         r  encoder_com/rom_addr_reg[10]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X81Y114        FDRE (Hold_fdre_C_D)         0.092     1.616    encoder_com/rom_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.956%)  route 0.141ns (50.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.598     1.517    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X83Y110        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/Q
                         net (fo=5, routed)           0.141     1.800    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]
    SLICE_X82Y110        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.870     2.035    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X82Y110        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.504     1.530    
    SLICE_X82Y110        FDRE (Hold_fdre_C_D)         0.070     1.600    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y44    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y44    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y23    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y23    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y96    baudrate_comp/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y95    baudrate_comp/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y95    baudrate_comp/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y95    baudrate_comp/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y95    baudrate_comp/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96    baudrate_comp/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96    baudrate_comp/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95    baudrate_comp/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95    baudrate_comp/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96    baudrate_comp/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96    baudrate_comp/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95    baudrate_comp/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95    baudrate_comp/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rs232_send/TXD_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TXD_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.151ns  (logic 4.073ns (66.217%)  route 2.078ns (33.783%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y119        FDRE                         0.000     0.000 r  rs232_send/TXD_o_reg/C
    SLICE_X84Y119        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  rs232_send/TXD_o_reg/Q
                         net (fo=1, routed)           2.078     2.596    TXD_o_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     6.151 r  TXD_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.151    TXD_o
    D4                                                                r  TXD_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.080ns  (logic 1.890ns (37.199%)  route 3.190ns (62.801%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          1.929     3.419    rs232_recv/RXD_i_IBUF
    SLICE_X87Y112        LUT6 (Prop_lut6_I1_O)        0.124     3.543 r  rs232_recv/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.263     3.806    rs232_recv/FSM_sequential_state[2]_i_3_n_0
    SLICE_X87Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.930 r  rs232_recv/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.998     4.928    rs232_recv/FSM_sequential_state[2]_i_2_n_0
    SLICE_X86Y113        LUT5 (Prop_lut5_I3_O)        0.152     5.080 r  rs232_recv/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.080    rs232_recv/FSM_sequential_state[2]_i_1_n_0
    SLICE_X86Y113        FDRE                                         r  rs232_recv/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.052ns  (logic 1.862ns (36.851%)  route 3.190ns (63.149%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          1.929     3.419    rs232_recv/RXD_i_IBUF
    SLICE_X87Y112        LUT6 (Prop_lut6_I1_O)        0.124     3.543 r  rs232_recv/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.263     3.806    rs232_recv/FSM_sequential_state[2]_i_3_n_0
    SLICE_X87Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.930 r  rs232_recv/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.998     4.928    rs232_recv/FSM_sequential_state[2]_i_2_n_0
    SLICE_X86Y113        LUT4 (Prop_lut4_I2_O)        0.124     5.052 r  rs232_recv/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.052    rs232_recv/FSM_sequential_state[1]_i_1_n_0
    SLICE_X86Y113        FDRE                                         r  rs232_recv/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/clock_16_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.856ns  (logic 1.614ns (33.232%)  route 3.242ns (66.768%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.452     3.942    rs232_recv/RXD_i_IBUF
    SLICE_X87Y113        LUT4 (Prop_lut4_I0_O)        0.124     4.066 r  rs232_recv/clock_16[3]_i_1__0/O
                         net (fo=4, routed)           0.790     4.856    rs232_recv/clock_16[3]_i_1__0_n_0
    SLICE_X87Y110        FDRE                                         r  rs232_recv/clock_16_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/clock_16_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.856ns  (logic 1.614ns (33.232%)  route 3.242ns (66.768%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.452     3.942    rs232_recv/RXD_i_IBUF
    SLICE_X87Y113        LUT4 (Prop_lut4_I0_O)        0.124     4.066 r  rs232_recv/clock_16[3]_i_1__0/O
                         net (fo=4, routed)           0.790     4.856    rs232_recv/clock_16[3]_i_1__0_n_0
    SLICE_X87Y110        FDRE                                         r  rs232_recv/clock_16_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/clock_16_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.856ns  (logic 1.614ns (33.232%)  route 3.242ns (66.768%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.452     3.942    rs232_recv/RXD_i_IBUF
    SLICE_X87Y113        LUT4 (Prop_lut4_I0_O)        0.124     4.066 r  rs232_recv/clock_16[3]_i_1__0/O
                         net (fo=4, routed)           0.790     4.856    rs232_recv/clock_16[3]_i_1__0_n_0
    SLICE_X87Y110        FDRE                                         r  rs232_recv/clock_16_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/clock_16_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.856ns  (logic 1.614ns (33.232%)  route 3.242ns (66.768%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.452     3.942    rs232_recv/RXD_i_IBUF
    SLICE_X87Y113        LUT4 (Prop_lut4_I0_O)        0.124     4.066 r  rs232_recv/clock_16[3]_i_1__0/O
                         net (fo=4, routed)           0.790     4.856    rs232_recv/clock_16[3]_i_1__0_n_0
    SLICE_X87Y110        FDRE                                         r  rs232_recv/clock_16_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.676ns  (logic 1.862ns (39.816%)  route 2.814ns (60.184%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          1.929     3.419    rs232_recv/RXD_i_IBUF
    SLICE_X87Y112        LUT6 (Prop_lut6_I1_O)        0.124     3.543 r  rs232_recv/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.263     3.806    rs232_recv/FSM_sequential_state[2]_i_3_n_0
    SLICE_X87Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.930 r  rs232_recv/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.622     4.552    rs232_recv/FSM_sequential_state[2]_i_2_n_0
    SLICE_X86Y113        LUT3 (Prop_lut3_I1_O)        0.124     4.676 r  rs232_recv/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.676    rs232_recv/FSM_sequential_state[0]_i_1_n_0
    SLICE_X86Y113        FDRE                                         r  rs232_recv/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/bit_nr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.476ns  (logic 1.971ns (44.030%)  route 2.505ns (55.970%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.041     3.531    rs232_recv/RXD_i_IBUF
    SLICE_X86Y112        LUT5 (Prop_lut5_I0_O)        0.149     3.680 r  rs232_recv/bit_nr[2]_i_3/O
                         net (fo=2, routed)           0.464     4.144    rs232_recv/bit_nr[2]_i_3_n_0
    SLICE_X86Y112        LUT6 (Prop_lut6_I4_O)        0.332     4.476 r  rs232_recv/bit_nr[1]_i_1/O
                         net (fo=1, routed)           0.000     4.476    rs232_recv/bit_nr[1]_i_1_n_0
    SLICE_X86Y112        FDRE                                         r  rs232_recv/bit_nr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/bit_nr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.465ns  (logic 1.971ns (44.141%)  route 2.494ns (55.859%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.041     3.531    rs232_recv/RXD_i_IBUF
    SLICE_X86Y112        LUT5 (Prop_lut5_I0_O)        0.149     3.680 r  rs232_recv/bit_nr[2]_i_3/O
                         net (fo=2, routed)           0.453     4.133    rs232_recv/bit_nr[2]_i_3_n_0
    SLICE_X86Y112        LUT6 (Prop_lut6_I4_O)        0.332     4.465 r  rs232_recv/bit_nr[2]_i_1/O
                         net (fo=1, routed)           0.000     4.465    rs232_recv/bit_nr[2]_i_1_n_0
    SLICE_X86Y112        FDRE                                         r  rs232_recv/bit_nr_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rs232_recv/bit_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/data_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE                         0.000     0.000 r  rs232_recv/bit_buffer_reg[2]/C
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/bit_buffer_reg[2]/Q
                         net (fo=1, routed)           0.112     0.253    rs232_recv/bit_buffer_reg_n_0_[2]
    SLICE_X87Y112        FDRE                                         r  rs232_recv/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_recv/bit_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/data_o_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDRE                         0.000     0.000 r  rs232_recv/bit_buffer_reg[6]/C
    SLICE_X87Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/bit_buffer_reg[6]/Q
                         net (fo=1, routed)           0.164     0.305    rs232_recv/bit_buffer_reg_n_0_[6]
    SLICE_X87Y112        FDRE                                         r  rs232_recv/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_recv/bit_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/data_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.247%)  route 0.164ns (53.753%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y111        FDRE                         0.000     0.000 r  rs232_recv/bit_buffer_reg[3]/C
    SLICE_X86Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/bit_buffer_reg[3]/Q
                         net (fo=1, routed)           0.164     0.305    rs232_recv/bit_buffer_reg_n_0_[3]
    SLICE_X84Y111        FDRE                                         r  rs232_recv/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_send/FSM_onehot_slow_en_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_send/FSM_onehot_slow_en_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE                         0.000     0.000 r  rs232_send/FSM_onehot_slow_en_reg[2]/C
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rs232_send/FSM_onehot_slow_en_reg[2]/Q
                         net (fo=4, routed)           0.083     0.211    rs232_send/slow_queue_en[1]
    SLICE_X83Y118        LUT6 (Prop_lut6_I0_O)        0.099     0.310 r  rs232_send/FSM_onehot_slow_en[1]_i_1/O
                         net (fo=1, routed)           0.000     0.310    rs232_send/FSM_onehot_slow_en[1]_i_1_n_0
    SLICE_X83Y118        FDRE                                         r  rs232_send/FSM_onehot_slow_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_recv/bit_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/data_o_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.164ns (50.841%)  route 0.159ns (49.159%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE                         0.000     0.000 r  rs232_recv/bit_buffer_reg[5]/C
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rs232_recv/bit_buffer_reg[5]/Q
                         net (fo=1, routed)           0.159     0.323    rs232_recv/bit_buffer_reg_n_0_[5]
    SLICE_X84Y111        FDRE                                         r  rs232_recv/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_recv/bit_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/data_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.164ns (50.419%)  route 0.161ns (49.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y112        FDRE                         0.000     0.000 r  rs232_recv/bit_buffer_reg[0]/C
    SLICE_X88Y112        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rs232_recv/bit_buffer_reg[0]/Q
                         net (fo=1, routed)           0.161     0.325    rs232_recv/bit_buffer_reg_n_0_[0]
    SLICE_X87Y112        FDRE                                         r  rs232_recv/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_recv/bit_nr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/bit_nr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.678%)  route 0.142ns (43.322%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y112        FDRE                         0.000     0.000 r  rs232_recv/bit_nr_reg[2]/C
    SLICE_X86Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/bit_nr_reg[2]/Q
                         net (fo=4, routed)           0.142     0.283    rs232_recv/sel0__0[2]
    SLICE_X86Y112        LUT6 (Prop_lut6_I5_O)        0.045     0.328 r  rs232_recv/bit_nr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.328    rs232_recv/bit_nr[2]_i_1_n_0
    SLICE_X86Y112        FDRE                                         r  rs232_recv/bit_nr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_recv/bit_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/data_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.448%)  route 0.199ns (58.552%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE                         0.000     0.000 r  rs232_recv/bit_buffer_reg[1]/C
    SLICE_X85Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/bit_buffer_reg[1]/Q
                         net (fo=1, routed)           0.199     0.340    rs232_recv/bit_buffer_reg_n_0_[1]
    SLICE_X84Y111        FDRE                                         r  rs232_recv/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_recv/clock_16_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/clock_16_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE                         0.000     0.000 r  rs232_recv/clock_16_reg[1]/C
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rs232_recv/clock_16_reg[1]/Q
                         net (fo=5, routed)           0.115     0.243    rs232_recv/sel0__0[4]
    SLICE_X87Y110        LUT4 (Prop_lut4_I1_O)        0.098     0.341 r  rs232_recv/clock_16[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.341    rs232_recv/clock_16[3]_i_2__0_n_0
    SLICE_X87Y110        FDRE                                         r  rs232_recv/clock_16_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_send/FSM_sequential_sender_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_send/TXD_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.452%)  route 0.162ns (46.548%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE                         0.000     0.000 r  rs232_send/FSM_sequential_sender_state_reg[0]/C
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_send/FSM_sequential_sender_state_reg[0]/Q
                         net (fo=9, routed)           0.162     0.303    rs232_send/sender_state__0[0]
    SLICE_X84Y119        LUT5 (Prop_lut5_I4_O)        0.045     0.348 r  rs232_send/TXD_o_i_2/O
                         net (fo=1, routed)           0.000     0.348    rs232_send/TXD_o_i_2_n_0
    SLICE_X84Y119        FDRE                                         r  rs232_send/TXD_o_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.951ns  (logic 3.976ns (50.010%)  route 3.975ns (49.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.705     5.307    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X81Y111        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y111        FDRE (Prop_fdre_C_Q)         0.456     5.763 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           3.975     9.738    ld0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    13.258 r  ld0_OBUF_inst/O
                         net (fo=0)                   0.000    13.258    ld0
    H17                                                               r  ld0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_com/encoder_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232_send/TXD_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.781ns  (logic 0.897ns (32.258%)  route 1.884ns (67.742%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.696     5.298    encoder_com/clk_i_IBUF_BUFG
    SLICE_X80Y119        FDRE                                         r  encoder_com/encoder_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y119        FDRE (Prop_fdre_C_Q)         0.478     5.776 r  encoder_com/encoder_data_reg[1]/Q
                         net (fo=1, routed)           0.857     6.634    encoder_com/encoder_data[1]
    SLICE_X81Y119        LUT6 (Prop_lut6_I3_O)        0.295     6.929 r  encoder_com/TXD_o_i_4/O
                         net (fo=1, routed)           1.026     7.955    rs232_send/TXD_o_reg_1
    SLICE_X84Y119        LUT5 (Prop_lut5_I3_O)        0.124     8.079 r  rs232_send/TXD_o_i_2/O
                         net (fo=1, routed)           0.000     8.079    rs232_send/TXD_o_i_2_n_0
    SLICE_X84Y119        FDRE                                         r  rs232_send/TXD_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_com/encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232_send/FSM_onehot_slow_en_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.763ns  (logic 0.606ns (34.379%)  route 1.157ns (65.621%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.702     5.304    encoder_com/clk_i_IBUF_BUFG
    SLICE_X83Y119        FDRE                                         r  encoder_com/encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119        FDRE (Prop_fdre_C_Q)         0.456     5.760 r  encoder_com/encoder_empty_reg/Q
                         net (fo=4, routed)           1.157     6.917    rs232_send/encoder_empty
    SLICE_X83Y118        LUT5 (Prop_lut5_I1_O)        0.150     7.067 r  rs232_send/FSM_onehot_slow_en[2]_i_1/O
                         net (fo=1, routed)           0.000     7.067    rs232_send/FSM_onehot_slow_en[2]_i_1_n_0
    SLICE_X83Y118        FDRE                                         r  rs232_send/FSM_onehot_slow_en_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_com/encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232_send/FSM_onehot_slow_en_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.737ns  (logic 0.580ns (33.396%)  route 1.157ns (66.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.702     5.304    encoder_com/clk_i_IBUF_BUFG
    SLICE_X83Y119        FDRE                                         r  encoder_com/encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119        FDRE (Prop_fdre_C_Q)         0.456     5.760 r  encoder_com/encoder_empty_reg/Q
                         net (fo=4, routed)           1.157     6.917    rs232_send/encoder_empty
    SLICE_X83Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.041 r  rs232_send/FSM_onehot_slow_en[0]_i_1/O
                         net (fo=1, routed)           0.000     7.041    rs232_send/FSM_onehot_slow_en[0]_i_1_n_0
    SLICE_X83Y118        FDRE                                         r  rs232_send/FSM_onehot_slow_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_com/encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232_send/FSM_sequential_sender_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.387ns  (logic 0.580ns (41.816%)  route 0.807ns (58.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.702     5.304    encoder_com/clk_i_IBUF_BUFG
    SLICE_X83Y119        FDRE                                         r  encoder_com/encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119        FDRE (Prop_fdre_C_Q)         0.456     5.760 f  encoder_com/encoder_empty_reg/Q
                         net (fo=4, routed)           0.807     6.567    rs232_send/encoder_empty
    SLICE_X83Y118        LUT5 (Prop_lut5_I3_O)        0.124     6.691 r  rs232_send/FSM_sequential_sender_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.691    rs232_send/FSM_sequential_sender_state[0]_i_1_n_0
    SLICE_X83Y118        FDRE                                         r  rs232_send/FSM_sequential_sender_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_com/encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232_send/FSM_onehot_slow_en_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.197ns  (logic 0.580ns (48.463%)  route 0.617ns (51.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.702     5.304    encoder_com/clk_i_IBUF_BUFG
    SLICE_X83Y119        FDRE                                         r  encoder_com/encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119        FDRE (Prop_fdre_C_Q)         0.456     5.760 r  encoder_com/encoder_empty_reg/Q
                         net (fo=4, routed)           0.617     6.377    rs232_send/encoder_empty
    SLICE_X83Y118        LUT6 (Prop_lut6_I2_O)        0.124     6.501 r  rs232_send/FSM_onehot_slow_en[1]_i_1/O
                         net (fo=1, routed)           0.000     6.501    rs232_send/FSM_onehot_slow_en[1]_i_1_n_0
    SLICE_X83Y118        FDRE                                         r  rs232_send/FSM_onehot_slow_en_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_com/encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232_send/FSM_onehot_slow_en_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.186ns (45.836%)  route 0.220ns (54.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.592     1.511    encoder_com/clk_i_IBUF_BUFG
    SLICE_X83Y119        FDRE                                         r  encoder_com/encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  encoder_com/encoder_empty_reg/Q
                         net (fo=4, routed)           0.220     1.872    rs232_send/encoder_empty
    SLICE_X83Y118        LUT6 (Prop_lut6_I2_O)        0.045     1.917 r  rs232_send/FSM_onehot_slow_en[1]_i_1/O
                         net (fo=1, routed)           0.000     1.917    rs232_send/FSM_onehot_slow_en[1]_i_1_n_0
    SLICE_X83Y118        FDRE                                         r  rs232_send/FSM_onehot_slow_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_com/encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232_send/FSM_sequential_sender_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.186ns (39.487%)  route 0.285ns (60.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.592     1.511    encoder_com/clk_i_IBUF_BUFG
    SLICE_X83Y119        FDRE                                         r  encoder_com/encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119        FDRE (Prop_fdre_C_Q)         0.141     1.652 f  encoder_com/encoder_empty_reg/Q
                         net (fo=4, routed)           0.285     1.937    rs232_send/encoder_empty
    SLICE_X83Y118        LUT5 (Prop_lut5_I3_O)        0.045     1.982 r  rs232_send/FSM_sequential_sender_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.982    rs232_send/FSM_sequential_sender_state[0]_i_1_n_0
    SLICE_X83Y118        FDRE                                         r  rs232_send/FSM_sequential_sender_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_com/encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232_send/FSM_onehot_slow_en_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.186ns (31.541%)  route 0.404ns (68.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.592     1.511    encoder_com/clk_i_IBUF_BUFG
    SLICE_X83Y119        FDRE                                         r  encoder_com/encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  encoder_com/encoder_empty_reg/Q
                         net (fo=4, routed)           0.404     2.056    rs232_send/encoder_empty
    SLICE_X83Y118        LUT4 (Prop_lut4_I0_O)        0.045     2.101 r  rs232_send/FSM_onehot_slow_en[0]_i_1/O
                         net (fo=1, routed)           0.000     2.101    rs232_send/FSM_onehot_slow_en[0]_i_1_n_0
    SLICE_X83Y118        FDRE                                         r  rs232_send/FSM_onehot_slow_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_com/encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232_send/FSM_onehot_slow_en_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.187ns (31.657%)  route 0.404ns (68.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.592     1.511    encoder_com/clk_i_IBUF_BUFG
    SLICE_X83Y119        FDRE                                         r  encoder_com/encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  encoder_com/encoder_empty_reg/Q
                         net (fo=4, routed)           0.404     2.056    rs232_send/encoder_empty
    SLICE_X83Y118        LUT5 (Prop_lut5_I1_O)        0.046     2.102 r  rs232_send/FSM_onehot_slow_en[2]_i_1/O
                         net (fo=1, routed)           0.000     2.102    rs232_send/FSM_onehot_slow_en[2]_i_1_n_0
    SLICE_X83Y118        FDRE                                         r  rs232_send/FSM_onehot_slow_en_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_com/encoder_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232_send/TXD_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.231ns (33.571%)  route 0.457ns (66.429%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.589     1.508    encoder_com/clk_i_IBUF_BUFG
    SLICE_X81Y118        FDRE                                         r  encoder_com/encoder_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  encoder_com/encoder_data_reg[5]/Q
                         net (fo=1, routed)           0.106     1.756    encoder_com/encoder_data[5]
    SLICE_X81Y119        LUT5 (Prop_lut5_I2_O)        0.045     1.801 r  encoder_com/TXD_o_i_3/O
                         net (fo=1, routed)           0.351     2.152    rs232_send/TXD_o_reg_0
    SLICE_X84Y119        LUT5 (Prop_lut5_I1_O)        0.045     2.197 r  rs232_send/TXD_o_i_2/O
                         net (fo=1, routed)           0.000     2.197    rs232_send/TXD_o_i_2_n_0
    SLICE_X84Y119        FDRE                                         r  rs232_send/TXD_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.797ns  (logic 1.362ns (48.707%)  route 1.435ns (51.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.594     1.513    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X81Y111        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y111        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           1.435     3.089    ld0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     4.310 r  ld0_OBUF_inst/O
                         net (fo=0)                   0.000     4.310    ld0
    H17                                                               r  ld0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rs232_recv/FSM_onehot_en_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_write_enabler/en_o_l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.788ns  (logic 0.773ns (43.223%)  route 1.015ns (56.777%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDRE                         0.000     0.000 r  rs232_recv/FSM_onehot_en_reg[2]/C
    SLICE_X84Y111        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  rs232_recv/FSM_onehot_en_reg[2]/Q
                         net (fo=4, routed)           1.015     1.493    fifo_write_enabler/Q[1]
    SLICE_X83Y111        LUT4 (Prop_lut4_I2_O)        0.295     1.788 r  fifo_write_enabler/en_o_l_i_1__0/O
                         net (fo=1, routed)           0.000     1.788    fifo_write_enabler/en_o_l_i_1__0_n_0
    SLICE_X83Y111        FDRE                                         r  fifo_write_enabler/en_o_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.591     5.013    fifo_write_enabler/CLK
    SLICE_X83Y111        FDRE                                         r  fifo_write_enabler/en_o_l_reg/C

Slack:                    inf
  Source:                 rs232_send/FSM_onehot_slow_en_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoder_read_enabler/en_o_l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.537ns  (logic 0.580ns (37.735%)  route 0.957ns (62.265%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE                         0.000     0.000 r  rs232_send/FSM_onehot_slow_en_reg[1]/C
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rs232_send/FSM_onehot_slow_en_reg[1]/Q
                         net (fo=3, routed)           0.957     1.413    encoder_read_enabler/slow_queue_en[0]
    SLICE_X83Y116        LUT4 (Prop_lut4_I3_O)        0.124     1.537 r  encoder_read_enabler/en_o_l_i_1/O
                         net (fo=1, routed)           0.000     1.537    encoder_read_enabler/en_o_l_i_1_n_0
    SLICE_X83Y116        FDRE                                         r  encoder_read_enabler/en_o_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.587     5.009    encoder_read_enabler/CLK
    SLICE_X83Y116        FDRE                                         r  encoder_read_enabler/en_o_l_reg/C

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.217ns  (logic 0.456ns (37.460%)  route 0.761ns (62.540%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[6]/C
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rs232_recv/data_o_reg[6]/Q
                         net (fo=1, routed)           0.761     1.217    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.626     5.048    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.200ns  (logic 0.518ns (43.168%)  route 0.682ns (56.832%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[3]/C
    SLICE_X84Y111        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  rs232_recv/data_o_reg[3]/Q
                         net (fo=1, routed)           0.682     1.200    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.626     5.048    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.188ns  (logic 0.478ns (40.234%)  route 0.710ns (59.766%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[4]/C
    SLICE_X84Y111        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  rs232_recv/data_o_reg[4]/Q
                         net (fo=1, routed)           0.710     1.188    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.626     5.048    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.178ns  (logic 0.456ns (38.703%)  route 0.722ns (61.297%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[0]/C
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rs232_recv/data_o_reg[0]/Q
                         net (fo=1, routed)           0.722     1.178    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.626     5.048    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.151ns  (logic 0.478ns (41.529%)  route 0.673ns (58.471%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[5]/C
    SLICE_X84Y111        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  rs232_recv/data_o_reg[5]/Q
                         net (fo=1, routed)           0.673     1.151    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.626     5.048    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.146ns  (logic 0.456ns (39.799%)  route 0.690ns (60.201%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[2]/C
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rs232_recv/data_o_reg[2]/Q
                         net (fo=1, routed)           0.690     1.146    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.626     5.048    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.058ns  (logic 0.518ns (48.977%)  route 0.540ns (51.023%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[1]/C
    SLICE_X84Y111        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  rs232_recv/data_o_reg[1]/Q
                         net (fo=1, routed)           0.540     1.058    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.626     5.048    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/FSM_onehot_en_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_write_enabler/old_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.043ns  (logic 0.518ns (49.676%)  route 0.525ns (50.324%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDRE                         0.000     0.000 r  rs232_recv/FSM_onehot_en_reg[1]/C
    SLICE_X84Y111        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  rs232_recv/FSM_onehot_en_reg[1]/Q
                         net (fo=2, routed)           0.525     1.043    fifo_write_enabler/Q[0]
    SLICE_X83Y111        FDRE                                         r  fifo_write_enabler/old_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.591     5.013    fifo_write_enabler/CLK
    SLICE_X83Y111        FDRE                                         r  fifo_write_enabler/old_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rs232_recv/FSM_onehot_en_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_write_enabler/old_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.643%)  route 0.128ns (46.357%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDRE                         0.000     0.000 r  rs232_recv/FSM_onehot_en_reg[2]/C
    SLICE_X84Y111        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  rs232_recv/FSM_onehot_en_reg[2]/Q
                         net (fo=4, routed)           0.128     0.276    fifo_write_enabler/Q[1]
    SLICE_X83Y111        FDRE                                         r  fifo_write_enabler/old_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.870     2.035    fifo_write_enabler/CLK
    SLICE_X83Y111        FDRE                                         r  fifo_write_enabler/old_reg[1]/C

Slack:                    inf
  Source:                 rs232_send/FSM_onehot_slow_en_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoder_read_enabler/old_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.969%)  route 0.157ns (55.031%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE                         0.000     0.000 r  rs232_send/FSM_onehot_slow_en_reg[2]/C
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rs232_send/FSM_onehot_slow_en_reg[2]/Q
                         net (fo=4, routed)           0.157     0.285    encoder_read_enabler/slow_queue_en[1]
    SLICE_X83Y116        FDRE                                         r  encoder_read_enabler/old_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.865     2.030    encoder_read_enabler/CLK
    SLICE_X83Y116        FDRE                                         r  encoder_read_enabler/old_reg[1]/C

Slack:                    inf
  Source:                 rs232_send/FSM_onehot_slow_en_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoder_read_enabler/old_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.382%)  route 0.184ns (56.618%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE                         0.000     0.000 r  rs232_send/FSM_onehot_slow_en_reg[1]/C
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_send/FSM_onehot_slow_en_reg[1]/Q
                         net (fo=3, routed)           0.184     0.325    encoder_read_enabler/slow_queue_en[0]
    SLICE_X83Y116        FDRE                                         r  encoder_read_enabler/old_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.865     2.030    encoder_read_enabler/CLK
    SLICE_X83Y116        FDRE                                         r  encoder_read_enabler/old_reg[0]/C

Slack:                    inf
  Source:                 rs232_recv/FSM_onehot_en_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_write_enabler/old_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.700%)  route 0.173ns (51.300%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDRE                         0.000     0.000 r  rs232_recv/FSM_onehot_en_reg[1]/C
    SLICE_X84Y111        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rs232_recv/FSM_onehot_en_reg[1]/Q
                         net (fo=2, routed)           0.173     0.337    fifo_write_enabler/Q[0]
    SLICE_X83Y111        FDRE                                         r  fifo_write_enabler/old_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.870     2.035    fifo_write_enabler/CLK
    SLICE_X83Y111        FDRE                                         r  fifo_write_enabler/old_reg[0]/C

Slack:                    inf
  Source:                 rs232_send/FSM_onehot_slow_en_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoder_read_enabler/en_o_l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.227ns (60.110%)  route 0.151ns (39.890%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE                         0.000     0.000 r  rs232_send/FSM_onehot_slow_en_reg[2]/C
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rs232_send/FSM_onehot_slow_en_reg[2]/Q
                         net (fo=4, routed)           0.151     0.279    encoder_read_enabler/slow_queue_en[1]
    SLICE_X83Y116        LUT4 (Prop_lut4_I2_O)        0.099     0.378 r  encoder_read_enabler/en_o_l_i_1/O
                         net (fo=1, routed)           0.000     0.378    encoder_read_enabler/en_o_l_i_1_n_0
    SLICE_X83Y116        FDRE                                         r  encoder_read_enabler/en_o_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.865     2.030    encoder_read_enabler/CLK
    SLICE_X83Y116        FDRE                                         r  encoder_read_enabler/en_o_l_reg/C

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.938%)  route 0.247ns (60.062%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[1]/C
    SLICE_X84Y111        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rs232_recv/data_o_reg[1]/Q
                         net (fo=1, routed)           0.247     0.411    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.908     2.073    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.148ns (35.784%)  route 0.266ns (64.216%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[7]/C
    SLICE_X84Y111        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  rs232_recv/data_o_reg[7]/Q
                         net (fo=1, routed)           0.266     0.414    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.908     2.073    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.148ns (32.527%)  route 0.307ns (67.473%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[5]/C
    SLICE_X84Y111        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  rs232_recv/data_o_reg[5]/Q
                         net (fo=1, routed)           0.307     0.455    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.908     2.073    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.208%)  route 0.326ns (69.792%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[2]/C
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/data_o_reg[2]/Q
                         net (fo=1, routed)           0.326     0.467    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.908     2.073    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.148ns (31.090%)  route 0.328ns (68.910%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[4]/C
    SLICE_X84Y111        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  rs232_recv/data_o_reg[4]/Q
                         net (fo=1, routed)           0.328     0.476    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.908     2.073    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK





