#! /home/vinniny/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/home/vinniny/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/vinniny/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/vinniny/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/vinniny/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/vinniny/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/home/vinniny/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x55555e542b30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55555e51f740 .scope module, "PC" "PC" 3 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_pc_next";
    .port_info 3 /OUTPUT 32 "o_pc";
o0x7f39432af018 .functor BUFZ 1, c4<z>; HiZ drive
v0x55555e497e90_0 .net "i_clk", 0 0, o0x7f39432af018;  0 drivers
o0x7f39432af048 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55555e162ba0_0 .net "i_pc_next", 31 0, o0x7f39432af048;  0 drivers
o0x7f39432af078 .functor BUFZ 1, c4<z>; HiZ drive
v0x55555e1536e0_0 .net "i_reset", 0 0, o0x7f39432af078;  0 drivers
v0x55555e14d780_0 .var "o_pc", 31 0;
E_0x55555dce1ba0/0 .event negedge, v0x55555e1536e0_0;
E_0x55555dce1ba0/1 .event posedge, v0x55555e497e90_0;
E_0x55555dce1ba0 .event/or E_0x55555dce1ba0/0, E_0x55555dce1ba0/1;
S_0x55555e522300 .scope module, "lsu" "lsu" 4 37;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 3 "i_funct3";
    .port_info 3 /INPUT 32 "i_lsu_addr";
    .port_info 4 /INPUT 32 "i_st_data";
    .port_info 5 /INPUT 1 "i_lsu_wren";
    .port_info 6 /OUTPUT 32 "o_ld_data";
    .port_info 7 /INPUT 1 "i_ctrl_kill";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /OUTPUT 32 "o_io_ledr";
    .port_info 11 /OUTPUT 32 "o_io_ledg";
    .port_info 12 /OUTPUT 7 "o_io_hex0";
    .port_info 13 /OUTPUT 7 "o_io_hex1";
    .port_info 14 /OUTPUT 7 "o_io_hex2";
    .port_info 15 /OUTPUT 7 "o_io_hex3";
    .port_info 16 /OUTPUT 7 "o_io_hex4";
    .port_info 17 /OUTPUT 7 "o_io_hex5";
    .port_info 18 /OUTPUT 7 "o_io_hex6";
    .port_info 19 /OUTPUT 7 "o_io_hex7";
    .port_info 20 /OUTPUT 32 "o_io_lcd";
    .port_info 21 /INPUT 32 "i_io_sw";
P_0x55555e524d10 .param/l "HEXH" 1 4 76, C4<0011>;
P_0x55555e524d50 .param/l "HEXL" 1 4 75, C4<0010>;
P_0x55555e524d90 .param/l "LCD" 1 4 77, C4<0100>;
P_0x55555e524dd0 .param/l "LEDG" 1 4 74, C4<0001>;
P_0x55555e524e10 .param/l "LEDR" 1 4 73, C4<0000>;
P_0x55555e524e50 .param/l "SW" 1 4 78, C4<0000>;
L_0x55555e8ccd40 .functor OR 1, L_0x55555e8ccb10, L_0x55555e8ccc50, C4<0>, C4<0>;
L_0x7f3943204018 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55555e797470_0 .net/2u *"_ivl_0", 2 0, L_0x7f3943204018;  1 drivers
L_0x7f39432040a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e7a2ab0_0 .net/2u *"_ivl_10", 23 0, L_0x7f39432040a8;  1 drivers
v0x55555e7ae0f0_0 .net *"_ivl_12", 31 0, L_0x55555e8dce60;  1 drivers
v0x55555e751b30_0 .net *"_ivl_15", 0 0, L_0x55555e8dcf50;  1 drivers
v0x55555e69ccc0_0 .net *"_ivl_17", 23 0, L_0x55555e8dd040;  1 drivers
v0x55555e6a8300_0 .net *"_ivl_18", 31 0, L_0x55555e8dd130;  1 drivers
v0x55555e6b3940_0 .net *"_ivl_2", 0 0, L_0x55555e8ccb10;  1 drivers
L_0x7f39432040f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e6bef80_0 .net/2u *"_ivl_22", 15 0, L_0x7f39432040f0;  1 drivers
v0x55555e6c9fc0_0 .net *"_ivl_24", 31 0, L_0x55555e8dd3f0;  1 drivers
v0x55555e73aeb0_0 .net *"_ivl_27", 0 0, L_0x55555e8dd530;  1 drivers
v0x55555e7464f0_0 .net *"_ivl_29", 15 0, L_0x55555e8dd620;  1 drivers
v0x55555e691680_0 .net *"_ivl_30", 31 0, L_0x55555e8dd770;  1 drivers
L_0x7f3943204060 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55555e191260_0 .net/2u *"_ivl_4", 2 0, L_0x7f3943204060;  1 drivers
v0x55555e19c8a0_0 .net *"_ivl_6", 0 0, L_0x55555e8ccc50;  1 drivers
v0x55555e1a7ee0_0 .var "b_io_btn", 31 0;
v0x55555e1b3520_0 .net "b_io_hexh", 31 0, v0x55555e4aa3d0_0;  1 drivers
v0x55555e1beb60_0 .net "b_io_hexl", 31 0, v0x55555e4af200_0;  1 drivers
v0x55555e1c9ba0_0 .net "b_io_lcd", 31 0, v0x55555e4bcf70_0;  1 drivers
v0x55555e686040_0 .net "b_io_ledg", 31 0, v0x55555e55b1e0_0;  1 drivers
v0x55555e185c20_0 .net "b_io_ledr", 31 0, v0x55555e55b400_0;  1 drivers
v0x55555e2ab430_0 .net "b_io_sw", 31 0, v0x55555e4bddf0_0;  1 drivers
v0x55555e2b6a70_0 .var "dmem_byte_enable", 3 0;
v0x55555e2c20b0_0 .net "dmem_read_data", 31 0, L_0x55555e8ddce0;  1 drivers
v0x55555e2cd6f0_0 .var "dmem_write_data", 31 0;
v0x55555e2d8d30_0 .net "extended_byte", 31 0, L_0x55555e8dd260;  1 drivers
v0x55555e2e4370_0 .net "extended_half", 31 0, L_0x55555e8dd810;  1 drivers
v0x55555e2ef3b0_0 .net "f_dmem_valid", 0 0, L_0x55555e8ddf80;  1 drivers
v0x55555e3bf020_0 .net "f_dmem_wren", 0 0, L_0x55555e8de5c0;  1 drivers
v0x55555e475e80_0 .net "f_io_valid", 0 0, L_0x55555e8de470;  1 drivers
o0x7f39432af2b8 .functor BUFZ 1, c4<z>; HiZ drive
v0x55555e37b0a0_0 .net "i_clk", 0 0, o0x7f39432af2b8;  0 drivers
o0x7f39432af708 .functor BUFZ 1, c4<z>; HiZ drive
v0x55555e3866e0_0 .net "i_ctrl_bubble", 0 0, o0x7f39432af708;  0 drivers
o0x7f39432af738 .functor BUFZ 1, c4<z>; HiZ drive
v0x55555e391d20_0 .net "i_ctrl_kill", 0 0, o0x7f39432af738;  0 drivers
o0x7f39432af768 .functor BUFZ 1, c4<z>; HiZ drive
v0x55555e39d360_0 .net "i_ctrl_valid", 0 0, o0x7f39432af768;  0 drivers
o0x7f39432af798 .functor BUFZ 3, c4<zzz>; HiZ drive
v0x55555e3a89a0_0 .net "i_funct3", 2 0, o0x7f39432af798;  0 drivers
o0x7f39432af4f8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55555e3b3fe0_0 .net "i_io_sw", 31 0, o0x7f39432af4f8;  0 drivers
o0x7f39432af7c8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55555e46ae40_0 .net "i_lsu_addr", 31 0, o0x7f39432af7c8;  0 drivers
o0x7f39432af828 .functor BUFZ 1, c4<z>; HiZ drive
v0x55555e40e890_0 .net "i_lsu_wren", 0 0, o0x7f39432af828;  0 drivers
o0x7f39432af2e8 .functor BUFZ 1, c4<z>; HiZ drive
v0x55555e4198d0_0 .net "i_reset", 0 0, o0x7f39432af2e8;  0 drivers
o0x7f39432af858 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55555e431f00_0 .net "i_st_data", 31 0, o0x7f39432af858;  0 drivers
v0x55555e43d540_0 .net "is_unsigned", 0 0, L_0x55555e8ccd40;  1 drivers
v0x55555e448b80_0 .var "misaligned_access", 0 0;
v0x55555e4541c0_0 .net "o_io_hex0", 6 0, L_0x55555e8de900;  1 drivers
v0x55555e45f800_0 .net "o_io_hex1", 6 0, L_0x55555e8de9f0;  1 drivers
v0x55555e403250_0 .net "o_io_hex2", 6 0, L_0x55555e8deb70;  1 drivers
v0x55555e34e3e0_0 .net "o_io_hex3", 6 0, L_0x55555e8dec10;  1 drivers
v0x55555e359a20_0 .net "o_io_hex4", 6 0, L_0x55555e8ded00;  1 drivers
v0x55555e364a60_0 .net "o_io_hex5", 6 0, L_0x55555e8dedf0;  1 drivers
v0x55555e3d5950_0 .net "o_io_hex6", 6 0, L_0x55555e8def70;  1 drivers
v0x55555e3e0f90_0 .net "o_io_hex7", 6 0, L_0x55555e8df010;  1 drivers
v0x55555e3ec5d0_0 .net "o_io_lcd", 31 0, L_0x55555e8de840;  1 drivers
v0x55555e3f7c10_0 .net "o_io_ledg", 31 0, L_0x55555e8de780;  1 drivers
v0x55555e342da0_0 .net "o_io_ledr", 31 0, L_0x55555e8de710;  1 drivers
v0x55555dd9e710_0 .net "o_ld_data", 31 0, v0x55555e77ee30_0;  1 drivers
v0x55555dd63170_0 .var "processed_read_data", 31 0;
v0x55555dd64d20_0 .var "selected_byte", 7 0;
v0x55555dd74f20_0 .var "selected_half", 15 0;
E_0x55555dce1be0/0 .event anyedge, v0x55555e448b80_0, v0x55555e4bca40_0, v0x55555e2d8d30_0, v0x55555e2e4370_0;
E_0x55555dce1be0/1 .event anyedge, v0x55555e1f4e50_0;
E_0x55555dce1be0 .event/or E_0x55555dce1be0/0, E_0x55555dce1be0/1;
E_0x55555dc98a00 .event anyedge, v0x55555e5377d0_0, v0x55555e1f4e50_0;
E_0x55555e825a30/0 .event anyedge, v0x55555e814890_0, v0x55555e654910_0, v0x55555e448b80_0, v0x55555e4bca40_0;
E_0x55555e825a30/1 .event anyedge, v0x55555e5377d0_0;
E_0x55555e825a30 .event/or E_0x55555e825a30/0, E_0x55555e825a30/1;
E_0x55555e5d7750 .event anyedge, v0x55555e4bca40_0, v0x55555e5377d0_0;
L_0x55555e8ccb10 .cmp/eq 3, o0x7f39432af798, L_0x7f3943204018;
L_0x55555e8ccc50 .cmp/eq 3, o0x7f39432af798, L_0x7f3943204060;
L_0x55555e8dce60 .concat [ 8 24 0 0], v0x55555dd64d20_0, L_0x7f39432040a8;
L_0x55555e8dcf50 .part v0x55555dd64d20_0, 7, 1;
L_0x55555e8dd040 .repeat 24, 24, L_0x55555e8dcf50;
L_0x55555e8dd130 .concat [ 8 24 0 0], v0x55555dd64d20_0, L_0x55555e8dd040;
L_0x55555e8dd260 .functor MUXZ 32, L_0x55555e8dd130, L_0x55555e8dce60, L_0x55555e8ccd40, C4<>;
L_0x55555e8dd3f0 .concat [ 16 16 0 0], v0x55555dd74f20_0, L_0x7f39432040f0;
L_0x55555e8dd530 .part v0x55555dd74f20_0, 15, 1;
L_0x55555e8dd620 .repeat 16, 16, L_0x55555e8dd530;
L_0x55555e8dd770 .concat [ 16 16 0 0], v0x55555dd74f20_0, L_0x55555e8dd620;
L_0x55555e8dd810 .functor MUXZ 32, L_0x55555e8dd770, L_0x55555e8dd3f0, L_0x55555e8ccd40, C4<>;
L_0x55555e8dddf0 .part o0x7f39432af7c8, 0, 16;
S_0x55555e800550 .scope module, "dmem_inst" "dmem" 4 259, 5 7 0, S_0x55555e522300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 16 "address";
    .port_info 3 /INPUT 32 "data";
    .port_info 4 /INPUT 4 "wren";
    .port_info 5 /OUTPUT 32 "q";
P_0x55555e54fc70 .param/l "DEPTH" 1 5 16, +C4<00000000000000000100000000000000>;
L_0x55555e8ddce0 .functor BUFZ 32, L_0x55555e8dda60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e188c70_0 .net *"_ivl_2", 31 0, L_0x55555e8dda60;  1 drivers
v0x55555e4e3d20_0 .net *"_ivl_4", 15 0, L_0x55555e8ddb00;  1 drivers
L_0x7f3943204138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555e1f6500_0 .net *"_ivl_7", 1 0, L_0x7f3943204138;  1 drivers
v0x55555e4a6ff0_0 .net "address", 15 0, L_0x55555e8dddf0;  1 drivers
v0x55555e4a1260_0 .net "data", 31 0, v0x55555e2cd6f0_0;  1 drivers
v0x55555e4a07a0_0 .net "i_clk", 0 0, o0x7f39432af2b8;  alias, 0 drivers
v0x55555e1d3920_0 .net "i_reset", 0 0, o0x7f39432af2e8;  alias, 0 drivers
v0x55555e1d12e0 .array "mem", 16383 0, 31 0;
v0x55555e1f4e50_0 .net "q", 31 0, L_0x55555e8ddce0;  alias, 1 drivers
v0x55555e1f5070_0 .net "word_addr", 13 0, L_0x55555e8dd9c0;  1 drivers
v0x55555e4af420_0 .net "wren", 3 0, v0x55555e2b6a70_0;  1 drivers
E_0x55555e5d3e70 .event posedge, v0x55555e4a07a0_0;
L_0x55555e8dd9c0 .part L_0x55555e8dddf0, 2, 14;
L_0x55555e8dda60 .array/port v0x55555e1d12e0, L_0x55555e8ddb00;
L_0x55555e8ddb00 .concat [ 14 2 0 0], L_0x55555e8dd9c0, L_0x7f3943204138;
S_0x55555e5196d0 .scope begin, "$unm_blk_127" "$unm_blk_127" 5 26, 5 26 0, S_0x55555e800550;
 .timescale 0 0;
v0x55555e4ef360_0 .var/i "i", 31 0;
S_0x55555e500040 .scope module, "u0" "input_buffer" 4 232, 6 6 0, S_0x55555e522300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_io_sw";
    .port_info 3 /OUTPUT 32 "b_io_sw";
v0x55555e4bddf0_0 .var "b_io_sw", 31 0;
v0x55555e4be010_0 .net "i_clk", 0 0, o0x7f39432af2b8;  alias, 0 drivers
v0x55555e4be230_0 .net "i_io_sw", 31 0, o0x7f39432af4f8;  alias, 0 drivers
v0x55555e4bef60_0 .net "i_reset", 0 0, o0x7f39432af2e8;  alias, 0 drivers
S_0x55555e502a50 .scope module, "u1" "output_buffer" 4 240, 7 7 0, S_0x55555e522300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_st_data";
    .port_info 3 /INPUT 32 "i_io_addr";
    .port_info 4 /INPUT 3 "i_funct3";
    .port_info 5 /INPUT 1 "i_mem_write";
    .port_info 6 /INPUT 1 "i_io_valid";
    .port_info 7 /INPUT 1 "i_ctrl_kill";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /OUTPUT 32 "b_io_ledr";
    .port_info 11 /OUTPUT 32 "b_io_ledg";
    .port_info 12 /OUTPUT 32 "b_io_hexl";
    .port_info 13 /OUTPUT 32 "b_io_hexh";
    .port_info 14 /OUTPUT 32 "b_io_lcd";
v0x55555e4bf1c0_0 .var "addr_offset_comb", 1 0;
v0x55555e4aa3d0_0 .var "b_io_hexh", 31 0;
v0x55555e4af200_0 .var "b_io_hexl", 31 0;
v0x55555e4bcf70_0 .var "b_io_lcd", 31 0;
v0x55555e55b1e0_0 .var "b_io_ledg", 31 0;
v0x55555e55b400_0 .var "b_io_ledr", 31 0;
v0x55555e55bbf0_0 .net "i_clk", 0 0, o0x7f39432af2b8;  alias, 0 drivers
v0x55555e541eb0_0 .net "i_ctrl_bubble", 0 0, o0x7f39432af708;  alias, 0 drivers
v0x55555e4c1900_0 .net "i_ctrl_kill", 0 0, o0x7f39432af738;  alias, 0 drivers
v0x55555e4c20f0_0 .net "i_ctrl_valid", 0 0, o0x7f39432af768;  alias, 0 drivers
v0x55555e4bca40_0 .net "i_funct3", 2 0, o0x7f39432af798;  alias, 0 drivers
v0x55555e5377d0_0 .net "i_io_addr", 31 0, o0x7f39432af7c8;  alias, 0 drivers
v0x55555e8242f0_0 .net "i_io_valid", 0 0, L_0x55555e8de470;  alias, 1 drivers
v0x55555e824550_0 .net "i_mem_write", 0 0, o0x7f39432af828;  alias, 0 drivers
v0x55555e814670_0 .net "i_reset", 0 0, o0x7f39432af2e8;  alias, 0 drivers
v0x55555e814890_0 .net "i_st_data", 31 0, o0x7f39432af858;  alias, 0 drivers
v0x55555e80c460_0 .var "io_write_enable_comb", 0 0;
v0x55555e805c10_0 .var "write_data_comb", 31 0;
v0x55555e539e10_0 .var "write_mask_comb", 31 0;
E_0x55555e5c5f60/0 .event anyedge, v0x55555e824550_0, v0x55555e8242f0_0, v0x55555e4c20f0_0, v0x55555e541eb0_0;
E_0x55555e5c5f60/1 .event anyedge, v0x55555e4c1900_0, v0x55555e5377d0_0, v0x55555e80c460_0, v0x55555e4bca40_0;
E_0x55555e5c5f60/2 .event anyedge, v0x55555e4bf1c0_0, v0x55555e814890_0;
E_0x55555e5c5f60 .event/or E_0x55555e5c5f60/0, E_0x55555e5c5f60/1, E_0x55555e5c5f60/2;
S_0x55555e508ac0 .scope module, "u2" "input_mux" 4 269, 8 6 0, S_0x55555e522300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_lsu_addr";
    .port_info 1 /INPUT 1 "i_lsu_wren";
    .port_info 2 /OUTPUT 1 "f_dmem_valid";
    .port_info 3 /OUTPUT 1 "f_io_valid";
    .port_info 4 /OUTPUT 1 "f_dmem_wren";
L_0x55555e8de470 .functor OR 1, L_0x55555e8de110, L_0x55555e8de2f0, C4<0>, C4<0>;
L_0x55555e8de5c0 .functor AND 1, o0x7f39432af828, L_0x55555e8ddf80, C4<1>, C4<1>;
v0x55555e8240b0_0 .net *"_ivl_1", 16 0, L_0x55555e8ddee0;  1 drivers
v0x55555e41be50_0 .net *"_ivl_10", 0 0, L_0x55555e8de110;  1 drivers
v0x55555e7813c0_0 .net *"_ivl_13", 15 0, L_0x55555e8de250;  1 drivers
L_0x7f3943204210 .functor BUFT 1, C4<0001000000000001>, C4<0>, C4<0>, C4<0>;
v0x55555e821dd0_0 .net/2u *"_ivl_14", 15 0, L_0x7f3943204210;  1 drivers
v0x55555e822300_0 .net *"_ivl_16", 0 0, L_0x55555e8de2f0;  1 drivers
L_0x7f3943204180 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e823180_0 .net/2u *"_ivl_2", 16 0, L_0x7f3943204180;  1 drivers
v0x55555e8233a0_0 .net *"_ivl_7", 15 0, L_0x55555e8de070;  1 drivers
L_0x7f39432041c8 .functor BUFT 1, C4<0001000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e8235c0_0 .net/2u *"_ivl_8", 15 0, L_0x7f39432041c8;  1 drivers
v0x55555e530290_0 .net "f_dmem_valid", 0 0, L_0x55555e8ddf80;  alias, 1 drivers
v0x55555e654910_0 .net "f_dmem_wren", 0 0, L_0x55555e8de5c0;  alias, 1 drivers
v0x55555e4ec310_0 .net "f_io_valid", 0 0, L_0x55555e8de470;  alias, 1 drivers
v0x55555e4f7950_0 .net "i_lsu_addr", 31 0, o0x7f39432af7c8;  alias, 0 drivers
v0x55555e502f90_0 .net "i_lsu_wren", 0 0, o0x7f39432af828;  alias, 0 drivers
L_0x55555e8ddee0 .part o0x7f39432af7c8, 15, 17;
L_0x55555e8ddf80 .cmp/eq 17, L_0x55555e8ddee0, L_0x7f3943204180;
L_0x55555e8de070 .part o0x7f39432af7c8, 16, 16;
L_0x55555e8de110 .cmp/eq 16, L_0x55555e8de070, L_0x7f39432041c8;
L_0x55555e8de250 .part o0x7f39432af7c8, 16, 16;
L_0x55555e8de2f0 .cmp/eq 16, L_0x55555e8de250, L_0x7f3943204210;
S_0x55555e50b680 .scope module, "u3" "output_mux" 4 278, 9 7 0, S_0x55555e522300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 32 "b_io_btn";
    .port_info 2 /INPUT 32 "b_io_sw";
    .port_info 3 /INPUT 32 "b_io_ledr";
    .port_info 4 /INPUT 32 "b_io_ledg";
    .port_info 5 /INPUT 32 "b_io_hexl";
    .port_info 6 /INPUT 32 "b_io_hexh";
    .port_info 7 /INPUT 32 "b_io_lcd";
    .port_info 8 /INPUT 32 "b_dmem_data";
    .port_info 9 /INPUT 1 "f_dmem_valid";
    .port_info 10 /INPUT 1 "f_io_valid";
    .port_info 11 /INPUT 32 "i_ld_addr";
    .port_info 12 /OUTPUT 32 "o_ld_data";
    .port_info 13 /OUTPUT 32 "o_io_ledr";
    .port_info 14 /OUTPUT 32 "o_io_ledg";
    .port_info 15 /OUTPUT 7 "o_io_hex0";
    .port_info 16 /OUTPUT 7 "o_io_hex1";
    .port_info 17 /OUTPUT 7 "o_io_hex2";
    .port_info 18 /OUTPUT 7 "o_io_hex3";
    .port_info 19 /OUTPUT 7 "o_io_hex4";
    .port_info 20 /OUTPUT 7 "o_io_hex5";
    .port_info 21 /OUTPUT 7 "o_io_hex6";
    .port_info 22 /OUTPUT 7 "o_io_hex7";
    .port_info 23 /OUTPUT 32 "o_io_lcd";
L_0x55555e8de710 .functor BUFZ 32, v0x55555e55b400_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e8de780 .functor BUFZ 32, v0x55555e55b1e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e8de840 .functor BUFZ 32, v0x55555e4bcf70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e50e5d0_0 .net "b_dmem_data", 31 0, v0x55555dd63170_0;  1 drivers
v0x55555e519c10_0 .net "b_io_btn", 31 0, v0x55555e1a7ee0_0;  1 drivers
v0x55555e525250_0 .net "b_io_hexh", 31 0, v0x55555e4aa3d0_0;  alias, 1 drivers
v0x55555e6498d0_0 .net "b_io_hexl", 31 0, v0x55555e4af200_0;  alias, 1 drivers
v0x55555e719540_0 .net "b_io_lcd", 31 0, v0x55555e4bcf70_0;  alias, 1 drivers
v0x55555e724580_0 .net "b_io_ledg", 31 0, v0x55555e55b1e0_0;  alias, 1 drivers
v0x55555e610990_0 .net "b_io_ledr", 31 0, v0x55555e55b400_0;  alias, 1 drivers
v0x55555e61bfd0_0 .net "b_io_sw", 31 0, v0x55555e4bddf0_0;  alias, 1 drivers
v0x55555e627610_0 .net "f_dmem_valid", 0 0, L_0x55555e8ddf80;  alias, 1 drivers
v0x55555e632c50_0 .net "f_io_valid", 0 0, L_0x55555e8de470;  alias, 1 drivers
v0x55555e63e290_0 .net "i_clk", 0 0, o0x7f39432af2b8;  alias, 0 drivers
v0x55555e70df00_0 .net "i_ld_addr", 31 0, o0x7f39432af7c8;  alias, 0 drivers
v0x55555e7c4d70_0 .net "o_io_hex0", 6 0, L_0x55555e8de900;  alias, 1 drivers
v0x55555e7d03b0_0 .net "o_io_hex1", 6 0, L_0x55555e8de9f0;  alias, 1 drivers
v0x55555e7db3f0_0 .net "o_io_hex2", 6 0, L_0x55555e8deb70;  alias, 1 drivers
v0x55555e6e0600_0 .net "o_io_hex3", 6 0, L_0x55555e8dec10;  alias, 1 drivers
v0x55555e6ebc40_0 .net "o_io_hex4", 6 0, L_0x55555e8ded00;  alias, 1 drivers
v0x55555e6f7280_0 .net "o_io_hex5", 6 0, L_0x55555e8dedf0;  alias, 1 drivers
v0x55555e7028c0_0 .net "o_io_hex6", 6 0, L_0x55555e8def70;  alias, 1 drivers
v0x55555e7b9730_0 .net "o_io_hex7", 6 0, L_0x55555e8df010;  alias, 1 drivers
v0x55555e75d170_0 .net "o_io_lcd", 31 0, L_0x55555e8de840;  alias, 1 drivers
v0x55555e7687b0_0 .net "o_io_ledg", 31 0, L_0x55555e8de780;  alias, 1 drivers
v0x55555e773df0_0 .net "o_io_ledr", 31 0, L_0x55555e8de710;  alias, 1 drivers
v0x55555e77ee30_0 .var "o_ld_data", 31 0;
E_0x55555e5a44d0/0 .event anyedge, v0x55555e530290_0, v0x55555e50e5d0_0, v0x55555e8242f0_0, v0x55555e5377d0_0;
E_0x55555e5a44d0/1 .event anyedge, v0x55555e4bddf0_0, v0x55555e55b400_0, v0x55555e55b1e0_0, v0x55555e4af200_0;
E_0x55555e5a44d0/2 .event anyedge, v0x55555e4aa3d0_0, v0x55555e4bcf70_0;
E_0x55555e5a44d0 .event/or E_0x55555e5a44d0/0, E_0x55555e5a44d0/1, E_0x55555e5a44d0/2;
L_0x55555e8de900 .part v0x55555e4af200_0, 0, 7;
L_0x55555e8de9f0 .part v0x55555e4af200_0, 8, 7;
L_0x55555e8deb70 .part v0x55555e4af200_0, 16, 7;
L_0x55555e8dec10 .part v0x55555e4af200_0, 24, 7;
L_0x55555e8ded00 .part v0x55555e4aa3d0_0, 0, 7;
L_0x55555e8dedf0 .part v0x55555e4aa3d0_0, 8, 7;
L_0x55555e8def70 .part v0x55555e4aa3d0_0, 16, 7;
L_0x55555e8df010 .part v0x55555e4aa3d0_0, 24, 7;
S_0x55555e52a780 .scope module, "mux2_1" "mux2_1" 10 6;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_a";
    .port_info 1 /INPUT 32 "i_b";
    .port_info 2 /INPUT 1 "i_sel";
    .port_info 3 /OUTPUT 32 "o_c";
o0x7f39432b0db8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55555e320ae0_0 .net "i_a", 31 0, o0x7f39432b0db8;  0 drivers
o0x7f39432b0de8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55555e32c120_0 .net "i_b", 31 0, o0x7f39432b0de8;  0 drivers
o0x7f39432b0e18 .functor BUFZ 1, c4<z>; HiZ drive
v0x55555e337760_0 .net "i_sel", 0 0, o0x7f39432b0e18;  0 drivers
v0x55555dd9e890_0 .net "o_c", 31 0, L_0x55555e8df150;  1 drivers
L_0x55555e8df150 .functor MUXZ 32, o0x7f39432b0de8, o0x7f39432b0db8, o0x7f39432b0e18, C4<>;
S_0x55555e52d340 .scope module, "tbench" "tbench" 11 5;
 .timescale 0 0;
v0x55555e5add40_0 .var "clk", 0 0;
v0x55555e5a4090_0 .net "ctrl", 0 0, L_0x55555e97ebc0;  1 drivers
v0x55555e5a4180_0 .net "halt", 0 0, L_0x55555e97f020;  1 drivers
v0x55555e5a1710_0 .net "insn_vld", 0 0, L_0x55555e97ea60;  1 drivers
v0x55555e5a1800_0 .net "io_hex0", 6 0, L_0x55555e97d960;  1 drivers
v0x55555e5a0f20_0 .net "io_hex1", 6 0, L_0x55555e97da90;  1 drivers
v0x55555e5a0fc0_0 .net "io_hex2", 6 0, L_0x55555e97dbc0;  1 drivers
v0x55555e5a1f40_0 .net "io_hex3", 6 0, L_0x55555e97dd80;  1 drivers
v0x55555e5a1fe0_0 .net "io_hex4", 6 0, L_0x55555e97deb0;  1 drivers
v0x55555e59fce0_0 .net "io_hex5", 6 0, L_0x55555e97e030;  1 drivers
v0x55555e59fd80_0 .net "io_hex6", 6 0, L_0x55555e97e160;  1 drivers
v0x55555e59f4b0_0 .net "io_hex7", 6 0, L_0x55555e97e320;  1 drivers
v0x55555e59f570_0 .net "io_lcd", 31 0, L_0x55555e97d860;  1 drivers
v0x55555e59d6a0_0 .net "io_ledg", 31 0, L_0x55555e97d760;  1 drivers
v0x55555e59d760_0 .net "io_ledr", 31 0, L_0x55555e97d6f0;  1 drivers
L_0x7f39432059f8 .functor BUFT 1, C4<00010010001101000101011001111000>, C4<0>, C4<0>, C4<0>;
v0x55555e59ceb0_0 .net "io_sw", 31 0, L_0x7f39432059f8;  1 drivers
v0x55555e59cf70_0 .net "mispred", 0 0, L_0x55555e97ec30;  1 drivers
L_0x7f39432059b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55555e59dfe0_0 .net "model_id", 3 0, L_0x7f39432059b0;  1 drivers
v0x55555e59b550_0 .net "pc_commit", 31 0, L_0x55555e97e720;  1 drivers
v0x55555e59b5f0_0 .net "pc_frontend", 31 0, L_0x55555e97e620;  1 drivers
v0x55555e59ad60_0 .var "rstn", 0 0;
S_0x55555e50e090 .scope module, "driver" "driver" 11 84, 12 1 0, S_0x55555e52d340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /OUTPUT 32 "i_io_sw";
v0x55555de39290_0 .net "i_clk", 0 0, v0x55555e5add40_0;  1 drivers
v0x55555de3cba0_0 .net "i_io_sw", 31 0, L_0x7f39432059f8;  alias, 1 drivers
v0x55555dcc2680_0 .net "i_reset", 0 0, v0x55555e59ad60_0;  1 drivers
S_0x55555e514100 .scope module, "dut" "pipelined" 11 57, 13 4 0, S_0x55555e52d340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_io_sw";
    .port_info 3 /OUTPUT 32 "o_io_ledr";
    .port_info 4 /OUTPUT 32 "o_io_ledg";
    .port_info 5 /OUTPUT 7 "o_io_hex0";
    .port_info 6 /OUTPUT 7 "o_io_hex1";
    .port_info 7 /OUTPUT 7 "o_io_hex2";
    .port_info 8 /OUTPUT 7 "o_io_hex3";
    .port_info 9 /OUTPUT 7 "o_io_hex4";
    .port_info 10 /OUTPUT 7 "o_io_hex5";
    .port_info 11 /OUTPUT 7 "o_io_hex6";
    .port_info 12 /OUTPUT 7 "o_io_hex7";
    .port_info 13 /OUTPUT 32 "o_io_lcd";
    .port_info 14 /OUTPUT 32 "o_pc_frontend";
    .port_info 15 /OUTPUT 32 "o_pc_commit";
    .port_info 16 /OUTPUT 1 "o_insn_vld";
    .port_info 17 /OUTPUT 1 "o_ctrl";
    .port_info 18 /OUTPUT 1 "o_mispred";
    .port_info 19 /OUTPUT 1 "o_halt";
    .port_info 20 /OUTPUT 4 "o_model_id";
L_0x55555e8f34e0 .functor OR 1, L_0x55555e8df320, v0x55555e5b1190_0, C4<0>, C4<0>;
L_0x55555e8f3640 .functor AND 1, L_0x55555e928570, L_0x55555e8f3550, C4<1>, C4<1>;
L_0x55555e8f37f0 .functor AND 1, L_0x55555e928bc0, L_0x55555e8f3750, C4<1>, C4<1>;
L_0x55555e8f3c40 .functor OR 1, L_0x55555e8df430, v0x55555e5b1190_0, C4<0>, C4<0>;
L_0x7f3943204258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55555e8f3dd0 .functor OR 1, L_0x55555e928570, L_0x7f3943204258, C4<0>, C4<0>;
L_0x55555e8f3ee0 .functor AND 1, L_0x55555e8f3dd0, L_0x55555e8f3e40, C4<1>, C4<1>;
L_0x55555e97c5e0 .functor OR 1, v0x55555e05cf20_0, v0x55555e7fdb90_0, C4<0>, C4<0>;
L_0x55555e97e620 .functor BUFZ 32, L_0x55555e8f3400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e97e720 .functor BUFZ 32, v0x55555e4ec8a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e97e8c0 .functor AND 1, v0x55555e4ecdc0_0, L_0x55555e97e790, C4<1>, C4<1>;
L_0x55555e97ea60 .functor AND 1, L_0x55555e97e8c0, L_0x55555e97e9c0, C4<1>, C4<1>;
L_0x55555e97ebc0 .functor AND 1, v0x55555e4f7a10_0, L_0x55555e97ead0, C4<1>, C4<1>;
L_0x55555e97eca0 .functor AND 1, v0x55555e4f7a10_0, v0x55555e4ecdc0_0, C4<1>, C4<1>;
L_0x55555e97ed10 .functor AND 1, L_0x55555e97eca0, v0x55555e4ecd00_0, C4<1>, C4<1>;
L_0x55555e97ec30 .functor AND 1, L_0x55555e97ed10, L_0x55555e97edd0, C4<1>, C4<1>;
L_0x55555e97f020 .functor BUFZ 1, v0x55555e5b1190_0, C4<0>, C4<0>, C4<0>;
v0x55555e549620_0 .net *"_ivl_15", 0 0, L_0x55555e8f3dd0;  1 drivers
v0x55555e549700_0 .net *"_ivl_17", 0 0, L_0x55555e8f3e40;  1 drivers
v0x55555e549000_0 .net *"_ivl_45", 0 0, L_0x55555e97e790;  1 drivers
v0x55555e5490c0_0 .net *"_ivl_47", 0 0, L_0x55555e97e8c0;  1 drivers
v0x55555e5489e0_0 .net *"_ivl_49", 0 0, L_0x55555e97e9c0;  1 drivers
v0x55555e548af0_0 .net *"_ivl_5", 0 0, L_0x55555e8f3550;  1 drivers
v0x55555e5483c0_0 .net *"_ivl_53", 0 0, L_0x55555e97ead0;  1 drivers
v0x55555e548480_0 .net *"_ivl_57", 0 0, L_0x55555e97eca0;  1 drivers
v0x55555e547da0_0 .net *"_ivl_59", 0 0, L_0x55555e97ed10;  1 drivers
v0x55555e547e60_0 .net *"_ivl_61", 0 0, L_0x55555e97edd0;  1 drivers
v0x55555e547780_0 .net *"_ivl_9", 0 0, L_0x55555e8f3750;  1 drivers
v0x55555e547840_0 .net "byte_offset", 1 0, L_0x55555e97e450;  1 drivers
v0x55555e546fa0_0 .var "commit_count", 31 0;
v0x55555e547080_0 .var "cycle_count", 31 0;
v0x55555e5458f0_0 .net "ex_alu_result", 31 0, L_0x55555e97c4a0;  1 drivers
v0x55555e5459b0_0 .net "ex_mem_alu_result", 31 0, v0x55555de35340_0;  1 drivers
v0x55555e5f3530_0 .net "ex_mem_ctrl_bubble", 0 0, v0x55555de33200_0;  1 drivers
v0x55555e5f35d0_0 .net "ex_mem_ctrl_funct3", 2 0, v0x55555de3fc70_0;  1 drivers
v0x55555e5f7fe0_0 .net "ex_mem_ctrl_is_control", 0 0, v0x55555de2da50_0;  1 drivers
v0x55555e5f8080_0 .net "ex_mem_ctrl_kill", 0 0, v0x55555dd89960_0;  1 drivers
v0x55555e5f5b40_0 .net "ex_mem_ctrl_mem_read", 0 0, v0x55555dd8dbe0_0;  1 drivers
v0x55555e5f5be0_0 .net "ex_mem_ctrl_mem_write", 0 0, v0x55555dd879e0_0;  1 drivers
v0x55555e5f2870_0 .net "ex_mem_ctrl_mispred", 0 0, v0x55555e8066d0_0;  1 drivers
v0x55555e5f2910_0 .net "ex_mem_ctrl_valid", 0 0, v0x55555e8176e0_0;  1 drivers
v0x55555e5f4120_0 .net "ex_mem_ctrl_wb_en", 0 0, v0x55555e7fd2c0_0;  1 drivers
v0x55555e5f41c0_0 .net "ex_mem_pc", 31 0, v0x55555e66e860_0;  1 drivers
v0x55555e5f02a0_0 .net "ex_mem_rd", 4 0, v0x55555e4b2350_0;  1 drivers
v0x55555e5f0360_0 .net "ex_mem_store_data", 31 0, v0x55555e309300_0;  1 drivers
v0x55555e5eee10_0 .net "ex_store_data", 31 0, L_0x55555e97c430;  1 drivers
v0x55555e5eeed0_0 .net "fu_forward_a_sel", 1 0, v0x55555e1e9350_0;  1 drivers
v0x55555e5e1bb0_0 .net "fu_forward_b_sel", 1 0, v0x55555e1e9ac0_0;  1 drivers
v0x55555e5e1c70_0 .net "fu_forward_id_a_sel", 1 0, v0x55555e1ea230_0;  1 drivers
v0x55555e5dfbb0_0 .net "fu_forward_id_b_sel", 1 0, v0x55555e1ea9a0_0;  1 drivers
v0x55555dd07380_0 .net "hu_flush_id_ex", 0 0, L_0x55555e8df4d0;  1 drivers
v0x55555dd07420_0 .net "hu_flush_if_id", 0 0, L_0x7f3943204258;  1 drivers
v0x55555dd074c0_0 .net "hu_stall_id", 0 0, L_0x55555e8df430;  1 drivers
v0x55555e5dfc50_0 .net "hu_stall_if", 0 0, L_0x55555e8df320;  1 drivers
v0x55555e55c9b0_0 .net "i_clk", 0 0, v0x55555e5add40_0;  alias, 1 drivers
v0x55555e55ca50_0 .net "i_io_sw", 31 0, L_0x7f39432059f8;  alias, 1 drivers
v0x55555e5d7310_0 .net "i_reset", 0 0, v0x55555e59ad60_0;  alias, 1 drivers
v0x55555e5d73b0_0 .net "id_btb_update", 0 0, L_0x55555e928bc0;  1 drivers
v0x55555e5d6ae0_0 .net "id_btb_update_pc", 31 0, L_0x55555e928cf0;  1 drivers
v0x55555e5d6bd0_0 .net "id_btb_update_target", 31 0, L_0x55555e928df0;  1 drivers
v0x55555e5d56a0_0 .net "id_ctrl_alu_op", 3 0, v0x55555e3e6ac0_0;  1 drivers
v0x55555e5d5740_0 .net "id_ctrl_branch", 0 0, L_0x55555e929640;  1 drivers
v0x55555e5d4e70_0 .net "id_ctrl_bubble", 0 0, L_0x55555e929150;  1 drivers
v0x55555e5d4f60_0 .net "id_ctrl_funct3", 2 0, L_0x55555e929d10;  1 drivers
v0x55555e5d3a30_0 .net "id_ctrl_jump", 0 0, L_0x55555e929990;  1 drivers
v0x55555e5d3b20_0 .net "id_ctrl_kill", 0 0, L_0x55555e929490;  1 drivers
v0x55555e5d3200_0 .net "id_ctrl_mem_read", 0 0, L_0x55555e929c20;  1 drivers
v0x55555e5d32f0_0 .net "id_ctrl_mem_write", 0 0, L_0x55555e9102e0;  1 drivers
v0x55555e5d1ca0_0 .net "id_ctrl_mispred", 0 0, L_0x55555e929b60;  1 drivers
v0x55555e5d1d40_0 .net "id_ctrl_op_a_sel", 1 0, L_0x55555e910ea0;  1 drivers
v0x55555e5d1470_0 .net "id_ctrl_op_b_sel", 0 0, L_0x55555e910890;  1 drivers
v0x55555e5d1510_0 .net "id_ctrl_valid", 0 0, L_0x55555e912830;  1 drivers
v0x55555e5cf660_0 .net "id_ctrl_wb_en", 0 0, L_0x55555e9101d0;  1 drivers
v0x55555e5cf700_0 .net "id_ex_ctrl_alu_op", 3 0, v0x55555e1cac10_0;  1 drivers
v0x55555e5cee70_0 .net "id_ex_ctrl_branch", 0 0, v0x55555e05cf20_0;  1 drivers
v0x55555e5cef10_0 .net "id_ex_ctrl_bubble", 0 0, v0x55555e05cfe0_0;  1 drivers
v0x55555e5cfe90_0 .net "id_ex_ctrl_funct3", 2 0, v0x55555e7fdaf0_0;  1 drivers
v0x55555e5cff30_0 .net "id_ex_ctrl_jump", 0 0, v0x55555e7fdb90_0;  1 drivers
v0x55555e5cd510_0 .net "id_ex_ctrl_kill", 0 0, v0x55555e817c30_0;  1 drivers
v0x55555e5cd600_0 .net "id_ex_ctrl_mem_read", 0 0, v0x55555e817cd0_0;  1 drivers
v0x55555e5ccd20_0 .net "id_ex_ctrl_mem_write", 0 0, v0x55555e66eff0_0;  1 drivers
v0x55555e5cce10_0 .net "id_ex_ctrl_mispred", 0 0, v0x55555e66f090_0;  1 drivers
v0x55555dcf8930_0 .net "id_ex_ctrl_op_a_sel", 1 0, v0x55555e542d50_0;  1 drivers
v0x55555e5cdd40_0 .net "id_ex_ctrl_op_b_sel", 0 0, v0x55555e542df0_0;  1 drivers
v0x55555e5cde30_0 .net "id_ex_ctrl_valid", 0 0, v0x55555e80f540_0;  1 drivers
v0x55555e5cbae0_0 .net "id_ex_ctrl_wb_en", 0 0, v0x55555e80f5e0_0;  1 drivers
v0x55555e5cbb80_0 .net "id_ex_imm", 31 0, v0x55555e80f0b0_0;  1 drivers
v0x55555e5cb2b0_0 .net "id_ex_pc", 31 0, v0x55555e80f170_0;  1 drivers
v0x55555e5cb350_0 .net "id_ex_rd", 4 0, v0x55555e80ec20_0;  1 drivers
v0x55555e5c94a0_0 .net "id_ex_rs1", 4 0, v0x55555e80ecc0_0;  1 drivers
v0x55555e5c9590_0 .net "id_ex_rs1_val", 31 0, v0x55555e80e790_0;  1 drivers
v0x55555e5c8cb0_0 .net "id_ex_rs2", 4 0, v0x55555e80e850_0;  1 drivers
v0x55555e5c8da0_0 .net "id_ex_rs2_val", 31 0, v0x55555e80e300_0;  1 drivers
v0x55555e5c9cd0_0 .net "id_imm", 31 0, L_0x55555e9290e0;  1 drivers
v0x55555e5c9dc0_0 .net "id_is_branch", 0 0, L_0x55555e92af00;  1 drivers
v0x55555e5c7350_0 .net "id_is_jump", 0 0, L_0x55555e92b3e0;  1 drivers
v0x55555e5c7440_0 .net "id_pc", 31 0, L_0x55555e928c80;  1 drivers
v0x55555e5c6b60_0 .net "id_rd", 4 0, L_0x55555e929380;  1 drivers
v0x55555e5c6c50_0 .net "id_redirect_pc", 31 0, v0x55555e20d930_0;  1 drivers
v0x55555e5c7b80_0 .net "id_redirect_valid", 0 0, L_0x55555e928570;  1 drivers
v0x55555e5c7c20_0 .net "id_rs1", 4 0, L_0x55555e9291f0;  1 drivers
v0x55555e5c59d0_0 .net "id_rs1_val", 31 0, L_0x55555e928ee0;  1 drivers
v0x55555e5c5a70_0 .net "id_rs2", 4 0, L_0x55555e929260;  1 drivers
v0x55555e5c51a0_0 .net "id_rs2_val", 31 0, L_0x55555e928fe0;  1 drivers
v0x55555e5c5240_0 .net "id_use_rs1", 0 0, L_0x55555e92a430;  1 drivers
v0x55555e5c3c40_0 .net "id_use_rs2", 0 0, L_0x55555e92ad00;  1 drivers
v0x55555e5c3d30_0 .net "if_id_bubble", 0 0, v0x55555e4e1700_0;  1 drivers
v0x55555e5c3410_0 .net "if_id_instr", 31 0, v0x55555e4e17a0_0;  1 drivers
v0x55555e5c34b0_0 .net "if_id_kill", 0 0, v0x55555e525310_0;  1 drivers
v0x55555e5c1600_0 .net "if_id_pc", 31 0, v0x55555e5253b0_0;  1 drivers
v0x55555e5c16a0_0 .net "if_id_pred_taken", 0 0, v0x55555e51a600_0;  1 drivers
v0x55555e5c0e10_0 .net "if_id_valid", 0 0, v0x55555e51a6a0_0;  1 drivers
v0x55555e5c0eb0_0 .net "if_imem_addr", 31 0, L_0x55555e8f3390;  1 drivers
v0x55555e5c1e30_0 .net "if_instr", 31 0, L_0x55555ea1e830;  1 drivers
v0x55555e5c1f20_0 .net "if_pc", 31 0, L_0x55555e8f3400;  1 drivers
v0x55555e5bf4b0_0 .net "if_pred_taken", 0 0, L_0x55555e8f3470;  1 drivers
v0x55555e5bf5a0_0 .net "imem_rdata", 31 0, L_0x55555e8f3b80;  1 drivers
v0x55555e5becc0_0 .net "mem_dmem_rdata", 31 0, L_0x55555e97d540;  1 drivers
v0x55555e5bedb0_0 .net "mem_io_rdata", 31 0, v0x55555e54a340_0;  1 drivers
v0x55555e5bfce0_0 .var "mem_rdata_muxed", 31 0;
v0x55555e5bfd80_0 .net "mem_wb_alu_result", 31 0, v0x55555e4f7f00_0;  1 drivers
v0x55555e5bda80_0 .net "mem_wb_ctrl_bubble", 0 0, v0x55555e4f7be0_0;  1 drivers
v0x55555e5bdb70_0 .net "mem_wb_ctrl_funct3", 2 0, v0x55555e4f7c80_0;  1 drivers
v0x55555e5bd250_0 .net "mem_wb_ctrl_is_control", 0 0, v0x55555e4f7a10_0;  1 drivers
v0x55555e5bd2f0_0 .net "mem_wb_ctrl_mem_read", 0 0, v0x55555e4f7ad0_0;  1 drivers
v0x55555e5bb440_0 .net "mem_wb_ctrl_mispred", 0 0, v0x55555e4ecd00_0;  1 drivers
v0x55555e5bb4e0_0 .net "mem_wb_ctrl_valid", 0 0, v0x55555e4ecdc0_0;  1 drivers
v0x55555e5bac50_0 .net "mem_wb_ctrl_wb_en", 0 0, v0x55555e4ec800_0;  1 drivers
v0x55555e5bacf0_0 .net "mem_wb_pc", 31 0, v0x55555e4ec8a0_0;  1 drivers
v0x55555e5bbc70_0 .net "mem_wb_rd", 4 0, v0x55555e4ec5a0_0;  1 drivers
v0x55555e5bbd10_0 .net "mem_wb_rdata", 31 0, v0x55555e4ec660_0;  1 drivers
v0x55555e5b92f0_0 .net "o_ctrl", 0 0, L_0x55555e97ebc0;  alias, 1 drivers
v0x55555e5b9390_0 .net "o_halt", 0 0, L_0x55555e97f020;  alias, 1 drivers
v0x55555e5b8b00_0 .net "o_insn_vld", 0 0, L_0x55555e97ea60;  alias, 1 drivers
v0x55555e5b8ba0_0 .net "o_io_hex0", 6 0, L_0x55555e97d960;  alias, 1 drivers
v0x55555e5b9b20_0 .net "o_io_hex1", 6 0, L_0x55555e97da90;  alias, 1 drivers
v0x55555e5b9bc0_0 .net "o_io_hex2", 6 0, L_0x55555e97dbc0;  alias, 1 drivers
v0x55555e5b7900_0 .net "o_io_hex3", 6 0, L_0x55555e97dd80;  alias, 1 drivers
v0x55555e5b79a0_0 .net "o_io_hex4", 6 0, L_0x55555e97deb0;  alias, 1 drivers
v0x55555e5b70d0_0 .net "o_io_hex5", 6 0, L_0x55555e97e030;  alias, 1 drivers
v0x55555e5b7170_0 .net "o_io_hex6", 6 0, L_0x55555e97e160;  alias, 1 drivers
v0x55555e5b5c90_0 .net "o_io_hex7", 6 0, L_0x55555e97e320;  alias, 1 drivers
v0x55555e5b5d30_0 .net "o_io_lcd", 31 0, L_0x55555e97d860;  alias, 1 drivers
v0x55555e5b5460_0 .net "o_io_ledg", 31 0, L_0x55555e97d760;  alias, 1 drivers
v0x55555e5b5500_0 .net "o_io_ledr", 31 0, L_0x55555e97d6f0;  alias, 1 drivers
v0x55555e5b3f00_0 .net "o_mispred", 0 0, L_0x55555e97ec30;  alias, 1 drivers
v0x55555e5b3fa0_0 .net "o_model_id", 3 0, L_0x7f39432059b0;  alias, 1 drivers
v0x55555e5b36d0_0 .net "o_pc_commit", 31 0, L_0x55555e97e720;  alias, 1 drivers
v0x55555e5b37b0_0 .net "o_pc_frontend", 31 0, L_0x55555e97e620;  alias, 1 drivers
v0x55555e5b18c0_0 .var "prev_id_ctrl_valid", 0 0;
v0x55555e5b1980_0 .var "prev_id_pc", 31 0;
v0x55555e5b10d0_0 .var "prev_stall_id", 0 0;
v0x55555e5b1190_0 .var "r_halt", 0 0;
v0x55555e5b20f0_0 .var "r_halt_prev", 0 0;
v0x55555e5b21b0_0 .var "wb_load_data", 31 0;
v0x55555e5af770_0 .net "wb_write_data", 31 0, L_0x55555e97e4f0;  1 drivers
E_0x55555e598330 .event anyedge, v0x55555e4ec660_0, v0x55555e4f7c80_0, v0x55555e547840_0;
E_0x55555e598480 .event anyedge, v0x55555de35340_0, v0x55555e54a340_0, v0x55555e62bf70_0;
L_0x55555e8f3550 .reduce/nor v0x55555e5b1190_0;
L_0x55555e8f3750 .reduce/nor v0x55555e5b1190_0;
L_0x55555e8f3e40 .reduce/nor v0x55555e5b1190_0;
L_0x55555e97e450 .part v0x55555e4f7f00_0, 0, 2;
L_0x55555e97e4f0 .functor MUXZ 32, v0x55555e4f7f00_0, v0x55555e5b21b0_0, v0x55555e4f7ad0_0, C4<>;
L_0x55555e97e790 .reduce/nor v0x55555e4f7be0_0;
L_0x55555e97e9c0 .reduce/nor v0x55555e5b1190_0;
L_0x55555e97ead0 .reduce/nor v0x55555e5b1190_0;
L_0x55555e97edd0 .reduce/nor v0x55555e5b1190_0;
S_0x55555e516cc0 .scope module, "u_ex_mem_reg" "ex_mem_reg" 13 384, 14 1 0, S_0x55555e514100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_alu_result";
    .port_info 6 /INPUT 32 "i_store_data";
    .port_info 7 /INPUT 5 "i_rd";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /INPUT 1 "i_ctrl_kill";
    .port_info 11 /INPUT 1 "i_ctrl_mem_read";
    .port_info 12 /INPUT 1 "i_ctrl_mem_write";
    .port_info 13 /INPUT 1 "i_ctrl_wb_en";
    .port_info 14 /INPUT 1 "i_ctrl_mispred";
    .port_info 15 /INPUT 1 "i_ctrl_is_control";
    .port_info 16 /INPUT 3 "i_ctrl_funct3";
    .port_info 17 /OUTPUT 32 "o_pc";
    .port_info 18 /OUTPUT 32 "o_alu_result";
    .port_info 19 /OUTPUT 32 "o_store_data";
    .port_info 20 /OUTPUT 5 "o_rd";
    .port_info 21 /OUTPUT 1 "o_ctrl_valid";
    .port_info 22 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 23 /OUTPUT 1 "o_ctrl_kill";
    .port_info 24 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 25 /OUTPUT 1 "o_ctrl_mem_write";
    .port_info 26 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 27 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 28 /OUTPUT 1 "o_ctrl_is_control";
    .port_info 29 /OUTPUT 3 "o_ctrl_funct3";
v0x55555dd355f0_0 .net "i_alu_result", 31 0, L_0x55555e97c4a0;  alias, 1 drivers
v0x55555dd35400_0 .net "i_clk", 0 0, v0x55555e5add40_0;  alias, 1 drivers
v0x55555de2a220_0 .net "i_ctrl_bubble", 0 0, v0x55555e05cfe0_0;  alias, 1 drivers
v0x55555dcb1980_0 .net "i_ctrl_funct3", 2 0, v0x55555e7fdaf0_0;  alias, 1 drivers
v0x55555de35b80_0 .net "i_ctrl_is_control", 0 0, L_0x55555e97c5e0;  1 drivers
v0x55555dd047f0_0 .net "i_ctrl_kill", 0 0, v0x55555e817c30_0;  alias, 1 drivers
v0x55555dd0cb00_0 .net "i_ctrl_mem_read", 0 0, v0x55555e817cd0_0;  alias, 1 drivers
v0x55555dd087d0_0 .net "i_ctrl_mem_write", 0 0, v0x55555e66eff0_0;  alias, 1 drivers
v0x55555dcfc6d0_0 .net "i_ctrl_mispred", 0 0, v0x55555e66f090_0;  alias, 1 drivers
v0x55555dcfc550_0 .net "i_ctrl_valid", 0 0, v0x55555e80f540_0;  alias, 1 drivers
v0x55555dd84ad0_0 .net "i_ctrl_wb_en", 0 0, v0x55555e80f5e0_0;  alias, 1 drivers
L_0x7f39432057b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555de404b0_0 .net "i_flush", 0 0, L_0x7f39432057b8;  1 drivers
v0x55555dcdae80_0 .net "i_pc", 31 0, v0x55555e80f170_0;  alias, 1 drivers
v0x55555e154c10_0 .net "i_rd", 4 0, v0x55555e80ec20_0;  alias, 1 drivers
v0x55555dcc3d10_0 .net "i_reset", 0 0, v0x55555e59ad60_0;  alias, 1 drivers
L_0x7f3943205770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555de3c360_0 .net "i_stall", 0 0, L_0x7f3943205770;  1 drivers
v0x55555de38a50_0 .net "i_store_data", 31 0, L_0x55555e97c430;  alias, 1 drivers
v0x55555de35340_0 .var "o_alu_result", 31 0;
v0x55555de33200_0 .var "o_ctrl_bubble", 0 0;
v0x55555de3fc70_0 .var "o_ctrl_funct3", 2 0;
v0x55555de2da50_0 .var "o_ctrl_is_control", 0 0;
v0x55555dd89960_0 .var "o_ctrl_kill", 0 0;
v0x55555dd8dbe0_0 .var "o_ctrl_mem_read", 0 0;
v0x55555dd879e0_0 .var "o_ctrl_mem_write", 0 0;
v0x55555e8066d0_0 .var "o_ctrl_mispred", 0 0;
v0x55555e8176e0_0 .var "o_ctrl_valid", 0 0;
v0x55555e7fd2c0_0 .var "o_ctrl_wb_en", 0 0;
v0x55555e66e860_0 .var "o_pc", 31 0;
v0x55555e4b2350_0 .var "o_rd", 4 0;
v0x55555e309300_0 .var "o_store_data", 31 0;
E_0x55555e5c02b0 .event posedge, v0x55555de39290_0;
S_0x55555e4fd480 .scope module, "u_forwarding_unit" "forwarding_unit" 13 190, 15 1 0, S_0x55555e514100;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_id_ex_rs1";
    .port_info 1 /INPUT 5 "i_id_ex_rs2";
    .port_info 2 /INPUT 5 "i_id_rs1";
    .port_info 3 /INPUT 5 "i_id_rs2";
    .port_info 4 /INPUT 5 "i_ex_mem_rd";
    .port_info 5 /INPUT 1 "i_ex_mem_reg_write";
    .port_info 6 /INPUT 1 "i_ex_mem_valid";
    .port_info 7 /INPUT 1 "i_ex_mem_bubble";
    .port_info 8 /INPUT 1 "i_ex_mem_kill";
    .port_info 9 /INPUT 5 "i_mem_wb_rd";
    .port_info 10 /INPUT 1 "i_mem_wb_reg_write";
    .port_info 11 /INPUT 1 "i_mem_wb_valid";
    .port_info 12 /INPUT 1 "i_mem_wb_bubble";
    .port_info 13 /OUTPUT 2 "o_forward_a_sel";
    .port_info 14 /OUTPUT 2 "o_forward_b_sel";
    .port_info 15 /OUTPUT 2 "o_forward_id_a_sel";
    .port_info 16 /OUTPUT 2 "o_forward_id_b_sel";
L_0x55555e8df790 .functor AND 1, v0x55555e8176e0_0, L_0x55555e8df6f0, C4<1>, C4<1>;
L_0x55555e8df8a0 .functor AND 1, L_0x55555e8df790, L_0x55555e8df800, C4<1>, C4<1>;
L_0x55555e8df9b0 .functor AND 1, L_0x55555e8df8a0, v0x55555e7fd2c0_0, C4<1>, C4<1>;
L_0x55555e8dfba0 .functor AND 1, L_0x55555e8df9b0, L_0x55555e8dfb00, C4<1>, C4<1>;
L_0x55555e8dfdb0 .functor AND 1, v0x55555e4ecdc0_0, L_0x55555e8dfce0, C4<1>, C4<1>;
L_0x55555e8dfe70 .functor AND 1, L_0x55555e8dfdb0, v0x55555e4ec800_0, C4<1>, C4<1>;
L_0x55555e8e0020 .functor AND 1, L_0x55555e8dfe70, L_0x55555e8dff30, C4<1>, C4<1>;
v0x55555e4bece0_0 .net *"_ivl_1", 0 0, L_0x55555e8df6f0;  1 drivers
L_0x7f39432042a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55555e1eb880_0 .net/2u *"_ivl_10", 4 0, L_0x7f39432042a0;  1 drivers
v0x55555e1ebff0_0 .net *"_ivl_12", 0 0, L_0x55555e8dfb00;  1 drivers
v0x55555e1ec760_0 .net *"_ivl_17", 0 0, L_0x55555e8dfce0;  1 drivers
v0x55555e1eced0_0 .net *"_ivl_19", 0 0, L_0x55555e8dfdb0;  1 drivers
v0x55555e1ed640_0 .net *"_ivl_21", 0 0, L_0x55555e8dfe70;  1 drivers
L_0x7f39432042e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55555e1eddb0_0 .net/2u *"_ivl_22", 4 0, L_0x7f39432042e8;  1 drivers
v0x55555e1ee520_0 .net *"_ivl_24", 0 0, L_0x55555e8dff30;  1 drivers
v0x55555e1eec90_0 .net *"_ivl_3", 0 0, L_0x55555e8df790;  1 drivers
v0x55555e1e11d0_0 .net *"_ivl_5", 0 0, L_0x55555e8df800;  1 drivers
v0x55555e1e17f0_0 .net *"_ivl_7", 0 0, L_0x55555e8df8a0;  1 drivers
v0x55555e1e1e10_0 .net *"_ivl_9", 0 0, L_0x55555e8df9b0;  1 drivers
v0x55555e1e2430_0 .net "can_fwd_ex_mem", 0 0, L_0x55555e8dfba0;  1 drivers
v0x55555e1e2a50_0 .net "can_fwd_mem_wb", 0 0, L_0x55555e8e0020;  1 drivers
v0x55555e1e3070_0 .net "i_ex_mem_bubble", 0 0, v0x55555de33200_0;  alias, 1 drivers
v0x55555e1e3690_0 .net "i_ex_mem_kill", 0 0, v0x55555dd89960_0;  alias, 1 drivers
v0x55555e1e3cb0_0 .net "i_ex_mem_rd", 4 0, v0x55555e4b2350_0;  alias, 1 drivers
v0x55555e1e48f0_0 .net "i_ex_mem_reg_write", 0 0, v0x55555e7fd2c0_0;  alias, 1 drivers
v0x55555e1e5060_0 .net "i_ex_mem_valid", 0 0, v0x55555e8176e0_0;  alias, 1 drivers
v0x55555e1e57d0_0 .net "i_id_ex_rs1", 4 0, v0x55555e80ecc0_0;  alias, 1 drivers
v0x55555e1e5f40_0 .net "i_id_ex_rs2", 4 0, v0x55555e80e850_0;  alias, 1 drivers
v0x55555e1e66b0_0 .net "i_id_rs1", 4 0, L_0x55555e9291f0;  alias, 1 drivers
v0x55555e1e6e20_0 .net "i_id_rs2", 4 0, L_0x55555e929260;  alias, 1 drivers
v0x55555e1e7590_0 .net "i_mem_wb_bubble", 0 0, v0x55555e4f7be0_0;  alias, 1 drivers
v0x55555e1e7d00_0 .net "i_mem_wb_rd", 4 0, v0x55555e4ec5a0_0;  alias, 1 drivers
v0x55555e1e8470_0 .net "i_mem_wb_reg_write", 0 0, v0x55555e4ec800_0;  alias, 1 drivers
v0x55555e1e8be0_0 .net "i_mem_wb_valid", 0 0, v0x55555e4ecdc0_0;  alias, 1 drivers
v0x55555e1e9350_0 .var "o_forward_a_sel", 1 0;
v0x55555e1e9ac0_0 .var "o_forward_b_sel", 1 0;
v0x55555e1ea230_0 .var "o_forward_id_a_sel", 1 0;
v0x55555e1ea9a0_0 .var "o_forward_id_b_sel", 1 0;
E_0x55555e5b6220/0 .event anyedge, v0x55555e1e2430_0, v0x55555e4b2350_0, v0x55555e1e6e20_0, v0x55555e1e2a50_0;
E_0x55555e5b6220/1 .event anyedge, v0x55555e1e7d00_0;
E_0x55555e5b6220 .event/or E_0x55555e5b6220/0, E_0x55555e5b6220/1;
E_0x55555e5b7e90/0 .event anyedge, v0x55555e1e2430_0, v0x55555e4b2350_0, v0x55555e1e66b0_0, v0x55555e1e2a50_0;
E_0x55555e5b7e90/1 .event anyedge, v0x55555e1e7d00_0;
E_0x55555e5b7e90 .event/or E_0x55555e5b7e90/0, E_0x55555e5b7e90/1;
E_0x55555e5d5ae0/0 .event anyedge, v0x55555e1e2430_0, v0x55555e4b2350_0, v0x55555e1e5f40_0, v0x55555e1e2a50_0;
E_0x55555e5d5ae0/1 .event anyedge, v0x55555e1e7d00_0;
E_0x55555e5d5ae0 .event/or E_0x55555e5d5ae0/0, E_0x55555e5d5ae0/1;
E_0x55555e5d5c30/0 .event anyedge, v0x55555e1e2430_0, v0x55555e4b2350_0, v0x55555e1e57d0_0, v0x55555e1e2a50_0;
E_0x55555e5d5c30/1 .event anyedge, v0x55555e1e7d00_0;
E_0x55555e5d5c30 .event/or E_0x55555e5d5c30/0, E_0x55555e5d5c30/1;
L_0x55555e8df6f0 .reduce/nor v0x55555de33200_0;
L_0x55555e8df800 .reduce/nor v0x55555dd89960_0;
L_0x55555e8dfb00 .cmp/ne 5, v0x55555e4b2350_0, L_0x7f39432042a0;
L_0x55555e8dfce0 .reduce/nor v0x55555e4f7be0_0;
L_0x55555e8dff30 .cmp/ne 5, v0x55555e4ec5a0_0, L_0x7f39432042e8;
S_0x55555e4e0960 .scope module, "u_hazard_unit" "hazard_unit" 13 169, 16 1 0, S_0x55555e514100;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_rs1";
    .port_info 1 /INPUT 5 "i_rs2";
    .port_info 2 /INPUT 1 "i_use_rs1";
    .port_info 3 /INPUT 1 "i_use_rs2";
    .port_info 4 /INPUT 1 "i_is_branch";
    .port_info 5 /INPUT 1 "i_is_jump";
    .port_info 6 /INPUT 5 "i_id_ex_rd";
    .port_info 7 /INPUT 1 "i_id_ex_mem_read";
    .port_info 8 /INPUT 1 "i_id_ex_reg_write";
    .port_info 9 /INPUT 5 "i_ex_mem_rd";
    .port_info 10 /INPUT 1 "i_ex_mem_mem_read";
    .port_info 11 /OUTPUT 1 "o_stall_if";
    .port_info 12 /OUTPUT 1 "o_stall_id";
    .port_info 13 /OUTPUT 1 "o_flush_id_ex";
    .port_info 14 /OUTPUT 1 "o_flush_if_id";
L_0x55555e8df1f0 .functor OR 1, v0x55555e548de0_0, v0x55555e5487c0_0, C4<0>, C4<0>;
L_0x55555e8df260 .functor OR 1, L_0x55555e8df1f0, v0x55555e5481a0_0, C4<0>, C4<0>;
L_0x55555e8df320 .functor BUFZ 1, L_0x55555e8df260, C4<0>, C4<0>, C4<0>;
L_0x55555e8df430 .functor BUFZ 1, L_0x55555e8df260, C4<0>, C4<0>, C4<0>;
L_0x55555e8df4d0 .functor BUFZ 1, L_0x55555e8df260, C4<0>, C4<0>, C4<0>;
v0x55555e1eb110_0 .net *"_ivl_0", 0 0, L_0x55555e8df1f0;  1 drivers
v0x55555e2f0020_0 .net "i_ex_mem_mem_read", 0 0, v0x55555dd8dbe0_0;  alias, 1 drivers
v0x55555e16f870_0 .net "i_ex_mem_rd", 4 0, v0x55555e4b2350_0;  alias, 1 drivers
v0x55555e4a7430_0 .net "i_id_ex_mem_read", 0 0, v0x55555e817cd0_0;  alias, 1 drivers
v0x55555e1d7ac0_0 .net "i_id_ex_rd", 4 0, v0x55555e80ec20_0;  alias, 1 drivers
v0x55555df63270_0 .net "i_id_ex_reg_write", 0 0, v0x55555e80f5e0_0;  alias, 1 drivers
v0x55555e6cac30_0 .net "i_is_branch", 0 0, L_0x55555e92af00;  alias, 1 drivers
v0x55555e5d9330_0 .net "i_is_jump", 0 0, L_0x55555e92b3e0;  alias, 1 drivers
v0x55555e551c10_0 .net "i_rs1", 4 0, L_0x55555e9291f0;  alias, 1 drivers
v0x55555e552380_0 .net "i_rs2", 4 0, L_0x55555e929260;  alias, 1 drivers
v0x55555e552af0_0 .net "i_use_rs1", 0 0, L_0x55555e92a430;  alias, 1 drivers
v0x55555e553260_0 .net "i_use_rs2", 0 0, L_0x55555e92ad00;  alias, 1 drivers
v0x55555e5539d0_0 .net "o_flush_id_ex", 0 0, L_0x55555e8df4d0;  alias, 1 drivers
v0x55555e554140_0 .net "o_flush_if_id", 0 0, L_0x7f3943204258;  alias, 1 drivers
v0x55555e5548b0_0 .net "o_stall_id", 0 0, L_0x55555e8df430;  alias, 1 drivers
v0x55555e555020_0 .net "o_stall_if", 0 0, L_0x55555e8df320;  alias, 1 drivers
v0x55555e547560_0 .net "stall", 0 0, L_0x55555e8df260;  1 drivers
v0x55555e5481a0_0 .var "stall_branch_alu", 0 0;
v0x55555e5487c0_0 .var "stall_branch_load", 0 0;
v0x55555e548de0_0 .var "stall_load_use", 0 0;
E_0x55555e57a6e0/0 .event anyedge, v0x55555e6cac30_0, v0x55555e5d9330_0, v0x55555dd0cb00_0, v0x55555dd84ad0_0;
E_0x55555e57a6e0/1 .event anyedge, v0x55555e154c10_0, v0x55555e552af0_0, v0x55555e1e66b0_0, v0x55555e553260_0;
E_0x55555e57a6e0/2 .event anyedge, v0x55555e1e6e20_0;
E_0x55555e57a6e0 .event/or E_0x55555e57a6e0/0, E_0x55555e57a6e0/1, E_0x55555e57a6e0/2;
E_0x55555e576e00/0 .event anyedge, v0x55555e6cac30_0, v0x55555e5d9330_0, v0x55555dd8dbe0_0, v0x55555e4b2350_0;
E_0x55555e576e00/1 .event anyedge, v0x55555e552af0_0, v0x55555e1e66b0_0, v0x55555e553260_0, v0x55555e1e6e20_0;
E_0x55555e576e00 .event/or E_0x55555e576e00/0, E_0x55555e576e00/1;
E_0x55555e5887b0/0 .event anyedge, v0x55555dd0cb00_0, v0x55555e154c10_0, v0x55555e552af0_0, v0x55555e1e66b0_0;
E_0x55555e5887b0/1 .event anyedge, v0x55555e553260_0, v0x55555e1e6e20_0;
E_0x55555e5887b0 .event/or E_0x55555e5887b0/0, E_0x55555e5887b0/1;
S_0x55555e4e6800 .scope module, "u_id_ex_reg" "id_ex_reg" 13 314, 17 1 0, S_0x55555e514100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_rs1_val";
    .port_info 6 /INPUT 32 "i_rs2_val";
    .port_info 7 /INPUT 32 "i_imm";
    .port_info 8 /INPUT 5 "i_rs1";
    .port_info 9 /INPUT 5 "i_rs2";
    .port_info 10 /INPUT 5 "i_rd";
    .port_info 11 /INPUT 1 "i_ctrl_valid";
    .port_info 12 /INPUT 1 "i_ctrl_bubble";
    .port_info 13 /INPUT 1 "i_ctrl_kill";
    .port_info 14 /INPUT 1 "i_ctrl_branch";
    .port_info 15 /INPUT 1 "i_ctrl_jump";
    .port_info 16 /INPUT 1 "i_ctrl_mem_read";
    .port_info 17 /INPUT 1 "i_ctrl_mem_write";
    .port_info 18 /INPUT 4 "i_ctrl_alu_op";
    .port_info 19 /INPUT 1 "i_ctrl_wb_en";
    .port_info 20 /INPUT 1 "i_ctrl_mispred";
    .port_info 21 /INPUT 3 "i_ctrl_funct3";
    .port_info 22 /INPUT 2 "i_ctrl_op_a_sel";
    .port_info 23 /INPUT 1 "i_ctrl_op_b_sel";
    .port_info 24 /OUTPUT 32 "o_pc";
    .port_info 25 /OUTPUT 32 "o_rs1_val";
    .port_info 26 /OUTPUT 32 "o_rs2_val";
    .port_info 27 /OUTPUT 32 "o_imm";
    .port_info 28 /OUTPUT 5 "o_rs1";
    .port_info 29 /OUTPUT 5 "o_rs2";
    .port_info 30 /OUTPUT 5 "o_rd";
    .port_info 31 /OUTPUT 1 "o_ctrl_valid";
    .port_info 32 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 33 /OUTPUT 1 "o_ctrl_kill";
    .port_info 34 /OUTPUT 1 "o_ctrl_branch";
    .port_info 35 /OUTPUT 1 "o_ctrl_jump";
    .port_info 36 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 37 /OUTPUT 1 "o_ctrl_mem_write";
    .port_info 38 /OUTPUT 4 "o_ctrl_alu_op";
    .port_info 39 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 40 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 41 /OUTPUT 3 "o_ctrl_funct3";
    .port_info 42 /OUTPUT 2 "o_ctrl_op_a_sel";
    .port_info 43 /OUTPUT 1 "o_ctrl_op_b_sel";
v0x55555e549400_0 .net "i_clk", 0 0, v0x55555e5add40_0;  alias, 1 drivers
v0x55555e549a20_0 .net "i_ctrl_alu_op", 3 0, v0x55555e3e6ac0_0;  alias, 1 drivers
v0x55555e54a040_0 .net "i_ctrl_branch", 0 0, L_0x55555e929640;  alias, 1 drivers
v0x55555e54a660_0 .net "i_ctrl_bubble", 0 0, L_0x55555e929150;  alias, 1 drivers
v0x55555e54ac80_0 .net "i_ctrl_funct3", 2 0, L_0x55555e929d10;  alias, 1 drivers
v0x55555e54b3f0_0 .net "i_ctrl_jump", 0 0, L_0x55555e929990;  alias, 1 drivers
v0x55555e54bb60_0 .net "i_ctrl_kill", 0 0, L_0x55555e929490;  alias, 1 drivers
v0x55555e54c2d0_0 .net "i_ctrl_mem_read", 0 0, L_0x55555e929c20;  alias, 1 drivers
v0x55555e54ca40_0 .net "i_ctrl_mem_write", 0 0, L_0x55555e9102e0;  alias, 1 drivers
v0x55555e54d1b0_0 .net "i_ctrl_mispred", 0 0, L_0x55555e929b60;  alias, 1 drivers
v0x55555e54d920_0 .net "i_ctrl_op_a_sel", 1 0, L_0x55555e910ea0;  alias, 1 drivers
v0x55555e54e090_0 .net "i_ctrl_op_b_sel", 0 0, L_0x55555e910890;  alias, 1 drivers
v0x55555e54e800_0 .net "i_ctrl_valid", 0 0, L_0x55555e912830;  alias, 1 drivers
v0x55555e54ef70_0 .net "i_ctrl_wb_en", 0 0, L_0x55555e9101d0;  alias, 1 drivers
v0x55555e54f6e0_0 .net "i_flush", 0 0, L_0x55555e8df4d0;  alias, 1 drivers
v0x55555e54fe50_0 .net "i_imm", 31 0, L_0x55555e9290e0;  alias, 1 drivers
v0x55555e5505c0_0 .net "i_pc", 31 0, L_0x55555e928c80;  alias, 1 drivers
v0x55555e5514a0_0 .net "i_rd", 4 0, L_0x55555e929380;  alias, 1 drivers
v0x55555e655580_0 .net "i_reset", 0 0, v0x55555e59ad60_0;  alias, 1 drivers
v0x55555e4d5f60_0 .net "i_rs1", 4 0, L_0x55555e9291f0;  alias, 1 drivers
v0x55555e80c8a0_0 .net "i_rs1_val", 31 0, L_0x55555e928ee0;  alias, 1 drivers
v0x55555e53dfb0_0 .net "i_rs2", 4 0, L_0x55555e929260;  alias, 1 drivers
v0x55555e531240_0 .net "i_rs2_val", 31 0, L_0x55555e928fe0;  alias, 1 drivers
L_0x7f39432052f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e1cab50_0 .net "i_stall", 0 0, L_0x7f39432052f0;  1 drivers
v0x55555e1cac10_0 .var "o_ctrl_alu_op", 3 0;
v0x55555e05cf20_0 .var "o_ctrl_branch", 0 0;
v0x55555e05cfe0_0 .var "o_ctrl_bubble", 0 0;
v0x55555e7fdaf0_0 .var "o_ctrl_funct3", 2 0;
v0x55555e7fdb90_0 .var "o_ctrl_jump", 0 0;
v0x55555e817c30_0 .var "o_ctrl_kill", 0 0;
v0x55555e817cd0_0 .var "o_ctrl_mem_read", 0 0;
v0x55555e66eff0_0 .var "o_ctrl_mem_write", 0 0;
v0x55555e66f090_0 .var "o_ctrl_mispred", 0 0;
v0x55555e542d50_0 .var "o_ctrl_op_a_sel", 1 0;
v0x55555e542df0_0 .var "o_ctrl_op_b_sel", 0 0;
v0x55555e80f540_0 .var "o_ctrl_valid", 0 0;
v0x55555e80f5e0_0 .var "o_ctrl_wb_en", 0 0;
v0x55555e80f0b0_0 .var "o_imm", 31 0;
v0x55555e80f170_0 .var "o_pc", 31 0;
v0x55555e80ec20_0 .var "o_rd", 4 0;
v0x55555e80ecc0_0 .var "o_rs1", 4 0;
v0x55555e80e790_0 .var "o_rs1_val", 31 0;
v0x55555e80e850_0 .var "o_rs2", 4 0;
v0x55555e80e300_0 .var "o_rs2_val", 31 0;
S_0x55555e4e93c0 .scope module, "u_if_id_reg" "if_id_reg" 13 240, 18 1 0, S_0x55555e514100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_instr";
    .port_info 6 /INPUT 1 "i_valid";
    .port_info 7 /INPUT 1 "i_pred_taken";
    .port_info 8 /OUTPUT 32 "o_pc";
    .port_info 9 /OUTPUT 32 "o_instr";
    .port_info 10 /OUTPUT 1 "o_valid";
    .port_info 11 /OUTPUT 1 "o_pred_taken";
    .port_info 12 /OUTPUT 1 "o_bubble";
    .port_info 13 /OUTPUT 1 "o_kill";
v0x55555e530520_0 .net "i_clk", 0 0, v0x55555e5add40_0;  alias, 1 drivers
v0x55555e5305c0_0 .net "i_flush", 0 0, L_0x55555e8f3ee0;  1 drivers
v0x55555e530350_0 .net "i_instr", 31 0, L_0x55555ea1e830;  alias, 1 drivers
v0x55555e525c40_0 .net "i_pc", 31 0, L_0x55555e8f3400;  alias, 1 drivers
v0x55555e525740_0 .net "i_pred_taken", 0 0, L_0x55555e8f3470;  alias, 1 drivers
v0x55555e525800_0 .net "i_reset", 0 0, v0x55555e59ad60_0;  alias, 1 drivers
v0x55555e5254e0_0 .net "i_stall", 0 0, L_0x55555e8f3c40;  1 drivers
L_0x7f3943204450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555e5255a0_0 .net "i_valid", 0 0, L_0x7f3943204450;  1 drivers
v0x55555e4e1700_0 .var "o_bubble", 0 0;
v0x55555e4e17a0_0 .var "o_instr", 31 0;
v0x55555e525310_0 .var "o_kill", 0 0;
v0x55555e5253b0_0 .var "o_pc", 31 0;
v0x55555e51a600_0 .var "o_pred_taken", 0 0;
v0x55555e51a6a0_0 .var "o_valid", 0 0;
S_0x55555e4ebdd0 .scope module, "u_imem" "i_mem" 13 231, 19 8 0, S_0x55555e514100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 32 "i_addr";
    .port_info 2 /OUTPUT 32 "o_data";
L_0x55555e8f3b80 .functor BUFZ 32, L_0x55555e8f3900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e519ea0_0 .net *"_ivl_0", 31 0, L_0x55555e8f3900;  1 drivers
v0x55555e519cd0_0 .net *"_ivl_3", 13 0, L_0x55555e8f39a0;  1 drivers
v0x55555e50efc0_0 .net *"_ivl_4", 15 0, L_0x55555e8f3a40;  1 drivers
L_0x7f3943204408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555e50f080_0 .net *"_ivl_7", 1 0, L_0x7f3943204408;  1 drivers
v0x55555e50eac0_0 .net "i_addr", 31 0, L_0x55555e8f3390;  alias, 1 drivers
v0x55555e50e860_0 .net "i_clk", 0 0, v0x55555e5add40_0;  alias, 1 drivers
v0x55555e50e900 .array "mem", 16383 0, 31 0;
v0x55555e50e740_0 .net "o_data", 31 0, L_0x55555e8f3b80;  alias, 1 drivers
L_0x55555e8f3900 .array/port v0x55555e50e900, L_0x55555e8f3a40;
L_0x55555e8f39a0 .part L_0x55555e8f3390, 2, 14;
L_0x55555e8f3a40 .concat [ 14 2 0 0], L_0x55555e8f39a0, L_0x7f3943204408;
S_0x55555e4f1e40 .scope begin, "$unm_blk_63" "$unm_blk_63" 19 24, 19 24 0, S_0x55555e4ebdd0;
 .timescale 0 0;
v0x55555e51a100_0 .var/i "i", 31 0;
S_0x55555e4f4a00 .scope module, "u_mem_wb_reg" "mem_wb_reg" 13 450, 20 1 0, S_0x55555e514100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_alu_result";
    .port_info 6 /INPUT 32 "i_rdata";
    .port_info 7 /INPUT 5 "i_rd";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /INPUT 1 "i_ctrl_wb_en";
    .port_info 11 /INPUT 1 "i_ctrl_mem_read";
    .port_info 12 /INPUT 1 "i_ctrl_mispred";
    .port_info 13 /INPUT 1 "i_ctrl_is_control";
    .port_info 14 /INPUT 3 "i_ctrl_funct3";
    .port_info 15 /OUTPUT 32 "o_pc";
    .port_info 16 /OUTPUT 32 "o_alu_result";
    .port_info 17 /OUTPUT 32 "o_rdata";
    .port_info 18 /OUTPUT 5 "o_rd";
    .port_info 19 /OUTPUT 1 "o_ctrl_valid";
    .port_info 20 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 21 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 22 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 23 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 24 /OUTPUT 1 "o_ctrl_is_control";
    .port_info 25 /OUTPUT 3 "o_ctrl_funct3";
v0x55555dd88cf0_0 .net "i_alu_result", 31 0, v0x55555de35340_0;  alias, 1 drivers
v0x55555dd88d90_0 .net "i_clk", 0 0, v0x55555e5add40_0;  alias, 1 drivers
v0x55555e503980_0 .net "i_ctrl_bubble", 0 0, v0x55555de33200_0;  alias, 1 drivers
v0x55555e503a20_0 .net "i_ctrl_funct3", 2 0, v0x55555de3fc70_0;  alias, 1 drivers
v0x55555e503480_0 .net "i_ctrl_is_control", 0 0, v0x55555de2da50_0;  alias, 1 drivers
v0x55555e503520_0 .net "i_ctrl_mem_read", 0 0, v0x55555dd8dbe0_0;  alias, 1 drivers
v0x55555e503220_0 .net "i_ctrl_mispred", 0 0, v0x55555e8066d0_0;  alias, 1 drivers
v0x55555e5032c0_0 .net "i_ctrl_valid", 0 0, v0x55555e8176e0_0;  alias, 1 drivers
v0x55555e4e1130_0 .net "i_ctrl_wb_en", 0 0, v0x55555e7fd2c0_0;  alias, 1 drivers
L_0x7f3943205968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e4e11d0_0 .net "i_flush", 0 0, L_0x7f3943205968;  1 drivers
v0x55555e503050_0 .net "i_pc", 31 0, v0x55555e66e860_0;  alias, 1 drivers
v0x55555e5030f0_0 .net "i_rd", 4 0, v0x55555e4b2350_0;  alias, 1 drivers
v0x55555e4f8340_0 .net "i_rdata", 31 0, v0x55555e5bfce0_0;  1 drivers
v0x55555e4f83e0_0 .net "i_reset", 0 0, v0x55555e59ad60_0;  alias, 1 drivers
L_0x7f3943205920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e4f7e40_0 .net "i_stall", 0 0, L_0x7f3943205920;  1 drivers
v0x55555e4f7f00_0 .var "o_alu_result", 31 0;
v0x55555e4f7be0_0 .var "o_ctrl_bubble", 0 0;
v0x55555e4f7c80_0 .var "o_ctrl_funct3", 2 0;
v0x55555e4f7a10_0 .var "o_ctrl_is_control", 0 0;
v0x55555e4f7ad0_0 .var "o_ctrl_mem_read", 0 0;
v0x55555e4ecd00_0 .var "o_ctrl_mispred", 0 0;
v0x55555e4ecdc0_0 .var "o_ctrl_valid", 0 0;
v0x55555e4ec800_0 .var "o_ctrl_wb_en", 0 0;
v0x55555e4ec8a0_0 .var "o_pc", 31 0;
v0x55555e4ec5a0_0 .var "o_rd", 4 0;
v0x55555e4ec660_0 .var "o_rdata", 31 0;
S_0x55555e4f7410 .scope module, "u_stage_ex" "stage_ex" 13 364, 21 1 0, S_0x55555e514100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_pc";
    .port_info 1 /INPUT 32 "i_rs1_val";
    .port_info 2 /INPUT 32 "i_rs2_val";
    .port_info 3 /INPUT 32 "i_imm";
    .port_info 4 /INPUT 4 "i_alu_op";
    .port_info 5 /INPUT 2 "i_op_a_sel";
    .port_info 6 /INPUT 1 "i_op_b_sel";
    .port_info 7 /INPUT 1 "i_is_jump";
    .port_info 8 /INPUT 2 "i_forward_a_sel";
    .port_info 9 /INPUT 2 "i_forward_b_sel";
    .port_info 10 /INPUT 32 "i_ex_mem_alu_result";
    .port_info 11 /INPUT 32 "i_wb_write_data";
    .port_info 12 /OUTPUT 32 "o_alu_result";
    .port_info 13 /OUTPUT 32 "o_store_data";
L_0x55555e97c430 .functor BUFZ 32, v0x55555e450820_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f3943205728 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55555e4650d0_0 .net/2u *"_ivl_0", 31 0, L_0x7f3943205728;  1 drivers
v0x55555e4592a0_0 .net *"_ivl_2", 31 0, L_0x55555e97c390;  1 drivers
v0x55555e457440_0 .net "alu_result_raw", 31 0, v0x55555e4701d0_0;  1 drivers
v0x55555e45f060_0 .net "i_alu_op", 3 0, v0x55555e1cac10_0;  alias, 1 drivers
v0x55555e45f100_0 .net "i_ex_mem_alu_result", 31 0, v0x55555de35340_0;  alias, 1 drivers
v0x55555e45e8c0_0 .net "i_forward_a_sel", 1 0, v0x55555e1e9350_0;  alias, 1 drivers
v0x55555e45e980_0 .net "i_forward_b_sel", 1 0, v0x55555e1e9ac0_0;  alias, 1 drivers
v0x55555e456de0_0 .net "i_imm", 31 0, v0x55555e80f0b0_0;  alias, 1 drivers
v0x55555e456e80_0 .net "i_is_jump", 0 0, v0x55555e7fdb90_0;  alias, 1 drivers
v0x55555e45c650_0 .net "i_op_a_sel", 1 0, v0x55555e542d50_0;  alias, 1 drivers
v0x55555e45c720_0 .net "i_op_b_sel", 0 0, v0x55555e542df0_0;  alias, 1 drivers
v0x55555e45be60_0 .net "i_pc", 31 0, v0x55555e80f170_0;  alias, 1 drivers
v0x55555e459a90_0 .net "i_rs1_val", 31 0, v0x55555e80e790_0;  alias, 1 drivers
v0x55555e459b30_0 .net "i_rs2_val", 31 0, v0x55555e80e300_0;  alias, 1 drivers
v0x55555e44dc60_0 .net "i_wb_write_data", 31 0, L_0x55555e97e4f0;  alias, 1 drivers
v0x55555e44dd00_0 .net "o_alu_result", 31 0, L_0x55555e97c4a0;  alias, 1 drivers
v0x55555e44be00_0 .net "o_store_data", 31 0, L_0x55555e97c430;  alias, 1 drivers
v0x55555e44bea0_0 .var "op_a", 31 0;
v0x55555e44b7a0_0 .var "op_b", 31 0;
v0x55555e451010_0 .var "rs1_fwd", 31 0;
v0x55555e450820_0 .var "rs2_fwd", 31 0;
E_0x55555e7d0a70/0 .event anyedge, v0x55555e542d50_0, v0x55555e451010_0, v0x55555dcdae80_0, v0x55555e542df0_0;
E_0x55555e7d0a70/1 .event anyedge, v0x55555e450820_0, v0x55555e80f0b0_0;
E_0x55555e7d0a70 .event/or E_0x55555e7d0a70/0, E_0x55555e7d0a70/1;
E_0x55555e79edc0/0 .event anyedge, v0x55555e1e9350_0, v0x55555e80e790_0, v0x55555e44dc60_0, v0x55555de35340_0;
E_0x55555e79edc0/1 .event anyedge, v0x55555e1e9ac0_0, v0x55555e80e300_0, v0x55555e450820_0;
E_0x55555e79edc0 .event/or E_0x55555e79edc0/0, E_0x55555e79edc0/1;
L_0x55555e97c390 .arith/sum 32, v0x55555e80f170_0, L_0x7f3943205728;
L_0x55555e97c4a0 .functor MUXZ 32, v0x55555e4701d0_0, L_0x55555e97c390, v0x55555e7fdb90_0, C4<>;
S_0x55555e4ddf50 .scope module, "ex_alu" "alu" 21 69, 22 7 0, S_0x55555e4f7410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_op_a";
    .port_info 1 /INPUT 32 "i_op_b";
    .port_info 2 /INPUT 4 "i_alu_op";
    .port_info 3 /OUTPUT 32 "o_alu_data";
P_0x55555dcd72d0 .param/l "ADD" 1 22 15, C4<0000>;
P_0x55555dcd7310 .param/l "AND" 1 22 24, C4<1001>;
P_0x55555dcd7350 .param/l "OR" 1 22 23, C4<1000>;
P_0x55555dcd7390 .param/l "SLL" 1 22 17, C4<0010>;
P_0x55555dcd73d0 .param/l "SLT" 1 22 18, C4<0011>;
P_0x55555dcd7410 .param/l "SLTU" 1 22 19, C4<0100>;
P_0x55555dcd7450 .param/l "SRA" 1 22 22, C4<0111>;
P_0x55555dcd7490 .param/l "SRL" 1 22 21, C4<0110>;
P_0x55555dcd74d0 .param/l "SUB" 1 22 16, C4<0001>;
P_0x55555dcd7510 .param/l "XOR" 1 22 20, C4<0101>;
L_0x55555e9509a0 .functor NOT 32, v0x55555e44b7a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e963d20 .functor NOT 32, v0x55555e44b7a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e963ed0 .functor XOR 1, L_0x55555e963d90, L_0x55555e963e30, C4<0>, C4<0>;
L_0x55555e977270 .functor NOT 32, v0x55555e44b7a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e9772e0 .functor NOT 1, L_0x55555e976490, C4<0>, C4<0>, C4<0>;
L_0x55555e977350 .functor AND 32, v0x55555e44bea0_0, v0x55555e44b7a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55555e977400 .functor OR 32, v0x55555e44bea0_0, v0x55555e44b7a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e977470 .functor XOR 32, v0x55555e44bea0_0, v0x55555e44b7a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e46dbb0_0 .net *"_ivl_11", 0 0, L_0x55555e963d90;  1 drivers
v0x55555e4756e0_0 .net *"_ivl_13", 0 0, L_0x55555e963e30;  1 drivers
v0x55555e474f40_0 .net *"_ivl_17", 0 0, L_0x55555e963fe0;  1 drivers
v0x55555e475000_0 .net *"_ivl_19", 0 0, L_0x55555e964080;  1 drivers
v0x55555e46d5a0_0 .net "add_result", 31 0, L_0x55555e93d950;  1 drivers
v0x55555e472cd0_0 .net "and_result", 31 0, L_0x55555e977350;  1 drivers
v0x55555e4724e0_0 .net "i_alu_op", 3 0, v0x55555e1cac10_0;  alias, 1 drivers
v0x55555e4725a0_0 .net "i_op_a", 31 0, v0x55555e44bea0_0;  1 drivers
v0x55555e470110_0 .net "i_op_b", 31 0, v0x55555e44b7a0_0;  1 drivers
v0x55555e4701d0_0 .var "o_alu_data", 31 0;
v0x55555e4648e0_0 .net "or_result", 31 0, L_0x55555e977400;  1 drivers
v0x55555e4649a0_0 .net "sll_result", 31 0, L_0x55555e9780c0;  1 drivers
v0x55555e462a80_0 .net "slt_cout", 0 0, L_0x55555e962bd0;  1 drivers
v0x55555e462b20_0 .net "slt_result", 0 0, L_0x55555e964120;  1 drivers
v0x55555e46a6a0_0 .net "slt_sign_diff", 0 0, L_0x55555e963ed0;  1 drivers
v0x55555e46a740_0 .net "slt_sum", 31 0, L_0x55555e963790;  1 drivers
v0x55555e469f00_0 .net "sltu_cout", 0 0, L_0x55555e976490;  1 drivers
v0x55555e469fa0_0 .net "sltu_result", 0 0, L_0x55555e9772e0;  1 drivers
v0x55555e467c90_0 .net "sra_result", 31 0, L_0x55555e97ae40;  1 drivers
v0x55555e467d50_0 .net "srl_result", 31 0, L_0x55555e9797f0;  1 drivers
v0x55555e4674a0_0 .net "sub_result", 31 0, L_0x55555e950320;  1 drivers
v0x55555e467570_0 .net "xor_result", 31 0, L_0x55555e977470;  1 drivers
E_0x55555e790bc0/0 .event anyedge, v0x55555e1cac10_0, v0x55555e571230_0, v0x55555e432190_0, v0x55555e462b20_0;
E_0x55555e790bc0/1 .event anyedge, v0x55555e469fa0_0, v0x55555e467570_0, v0x55555e4648e0_0, v0x55555e472cd0_0;
E_0x55555e790bc0/2 .event anyedge, v0x55555e573310_0, v0x55555e2d27d0_0, v0x55555e2cdbe0_0;
E_0x55555e790bc0 .event/or E_0x55555e790bc0/0, E_0x55555e790bc0/1, E_0x55555e790bc0/2;
L_0x55555e963d90 .part v0x55555e44bea0_0, 31, 1;
L_0x55555e963e30 .part v0x55555e44b7a0_0, 31, 1;
L_0x55555e963fe0 .part v0x55555e44bea0_0, 31, 1;
L_0x55555e964080 .part L_0x55555e963790, 31, 1;
L_0x55555e964120 .functor MUXZ 1, L_0x55555e964080, L_0x55555e963fe0, L_0x55555e963ed0, C4<>;
L_0x55555e9787b0 .part v0x55555e44b7a0_0, 0, 5;
L_0x55555e979ee0 .part v0x55555e44b7a0_0, 0, 5;
L_0x55555e97c2a0 .part v0x55555e44b7a0_0, 0, 5;
S_0x55555e6543d0 .scope module, "add_fa" "FA_32bit" 22 36, 23 47 0, S_0x55555e4ddf50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e56af60_0 .net "A", 31 0, v0x55555e44bea0_0;  alias, 1 drivers
v0x55555e577320_0 .net "B", 31 0, v0x55555e44b7a0_0;  alias, 1 drivers
L_0x7f3943205338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e577000_0 .net "Cin", 0 0, L_0x7f3943205338;  1 drivers
v0x55555e571190_0 .net "Cout", 0 0, L_0x55555e93ce80;  1 drivers
v0x55555e571230_0 .net "Sum", 31 0, L_0x55555e93d950;  alias, 1 drivers
v0x55555e575550_0 .net "carry", 6 0, L_0x55555e93b010;  1 drivers
L_0x55555e92d530 .part v0x55555e44bea0_0, 0, 4;
L_0x55555e92d5d0 .part v0x55555e44b7a0_0, 0, 4;
L_0x55555e92f6e0 .part v0x55555e44bea0_0, 4, 4;
L_0x55555e92f780 .part v0x55555e44b7a0_0, 4, 4;
L_0x55555e92f8b0 .part L_0x55555e93b010, 0, 1;
L_0x55555e931b40 .part v0x55555e44bea0_0, 8, 4;
L_0x55555e931be0 .part v0x55555e44b7a0_0, 8, 4;
L_0x55555e931c80 .part L_0x55555e93b010, 1, 1;
L_0x55555e934000 .part v0x55555e44bea0_0, 12, 4;
L_0x55555e9340a0 .part v0x55555e44b7a0_0, 12, 4;
L_0x55555e934140 .part L_0x55555e93b010, 2, 1;
L_0x55555e936470 .part v0x55555e44bea0_0, 16, 4;
L_0x55555e936580 .part v0x55555e44b7a0_0, 16, 4;
L_0x55555e936620 .part L_0x55555e93b010, 3, 1;
L_0x55555e938a50 .part v0x55555e44bea0_0, 20, 4;
L_0x55555e938af0 .part v0x55555e44b7a0_0, 20, 4;
L_0x55555e938c20 .part L_0x55555e93b010, 4, 1;
L_0x55555e93af70 .part v0x55555e44bea0_0, 24, 4;
L_0x55555e93b0b0 .part v0x55555e44b7a0_0, 24, 4;
L_0x55555e93b150 .part L_0x55555e93b010, 5, 1;
LS_0x55555e93b010_0_0 .concat8 [ 1 1 1 1], L_0x55555e92cf70, L_0x55555e92efc0, L_0x55555e931420, L_0x55555e9338e0;
LS_0x55555e93b010_0_4 .concat8 [ 1 1 1 0], L_0x55555e935cf0, L_0x55555e938330, L_0x55555e93a850;
L_0x55555e93b010 .concat8 [ 4 3 0 0], LS_0x55555e93b010_0_0, LS_0x55555e93b010_0_4;
L_0x55555e93d550 .part v0x55555e44bea0_0, 28, 4;
L_0x55555e93d6b0 .part v0x55555e44b7a0_0, 28, 4;
L_0x55555e93d750 .part L_0x55555e93b010, 6, 1;
LS_0x55555e93d950_0_0 .concat8 [ 4 4 4 4], L_0x55555e92d490, L_0x55555e92f640, L_0x55555e931aa0, L_0x55555e933f60;
LS_0x55555e93d950_0_4 .concat8 [ 4 4 4 4], L_0x55555e9363d0, L_0x55555e9389b0, L_0x55555e93aed0, L_0x55555e93d4b0;
L_0x55555e93d950 .concat8 [ 16 16 0 0], LS_0x55555e93d950_0_0, LS_0x55555e93d950_0_4;
S_0x55555e65eb50 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x55555e6543d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e506210_0 .net "A", 3 0, L_0x55555e92d530;  1 drivers
v0x55555e50de30_0 .net "B", 3 0, L_0x55555e92d5d0;  1 drivers
v0x55555e50d690_0 .net "Cin", 0 0, L_0x7f3943205338;  alias, 1 drivers
v0x55555e505bb0_0 .net "Cout", 0 0, L_0x55555e92cf70;  1 drivers
v0x55555e505c80_0 .net "Sum", 3 0, L_0x55555e92d490;  1 drivers
v0x55555e50b420_0 .net "carry", 2 0, L_0x55555e92ca70;  1 drivers
L_0x55555e92b920 .part L_0x55555e92d530, 0, 1;
L_0x55555e92b9c0 .part L_0x55555e92d5d0, 0, 1;
L_0x55555e92bed0 .part L_0x55555e92d530, 1, 1;
L_0x55555e92c000 .part L_0x55555e92d5d0, 1, 1;
L_0x55555e92c130 .part L_0x55555e92ca70, 0, 1;
L_0x55555e92c6e0 .part L_0x55555e92d530, 2, 1;
L_0x55555e92c850 .part L_0x55555e92d5d0, 2, 1;
L_0x55555e92c980 .part L_0x55555e92ca70, 1, 1;
L_0x55555e92ca70 .concat8 [ 1 1 1 0], L_0x55555e92b810, L_0x55555e92bd80, L_0x55555e92c590;
L_0x55555e92cfe0 .part L_0x55555e92d530, 3, 1;
L_0x55555e92d1a0 .part L_0x55555e92d5d0, 3, 1;
L_0x55555e92d360 .part L_0x55555e92ca70, 2, 1;
L_0x55555e92d490 .concat8 [ 1 1 1 1], L_0x55555e92b560, L_0x55555e92bad0, L_0x55555e92c240, L_0x55555e92cc20;
S_0x55555e660b70 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e65eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e92b4f0 .functor XOR 1, L_0x55555e92b920, L_0x55555e92b9c0, C4<0>, C4<0>;
L_0x55555e92b560 .functor XOR 1, L_0x55555e92b4f0, L_0x7f3943205338, C4<0>, C4<0>;
L_0x55555e92b620 .functor AND 1, L_0x55555e92b920, L_0x55555e92b9c0, C4<1>, C4<1>;
L_0x55555e92b730 .functor XOR 1, L_0x55555e92b920, L_0x55555e92b9c0, C4<0>, C4<0>;
L_0x55555e92b7a0 .functor AND 1, L_0x7f3943205338, L_0x55555e92b730, C4<1>, C4<1>;
L_0x55555e92b810 .functor OR 1, L_0x55555e92b620, L_0x55555e92b7a0, C4<0>, C4<0>;
v0x55555e528070_0 .net "A", 0 0, L_0x55555e92b920;  1 drivers
v0x55555e52faf0_0 .net "B", 0 0, L_0x55555e92b9c0;  1 drivers
v0x55555e52fb90_0 .net "Cin", 0 0, L_0x7f3943205338;  alias, 1 drivers
v0x55555e52f350_0 .net "Cout", 0 0, L_0x55555e92b810;  1 drivers
v0x55555e52f410_0 .net "Sum", 0 0, L_0x55555e92b560;  1 drivers
v0x55555e5279b0_0 .net *"_ivl_0", 0 0, L_0x55555e92b4f0;  1 drivers
v0x55555e527a70_0 .net *"_ivl_4", 0 0, L_0x55555e92b620;  1 drivers
v0x55555e52d0e0_0 .net *"_ivl_6", 0 0, L_0x55555e92b730;  1 drivers
v0x55555e52c8f0_0 .net *"_ivl_8", 0 0, L_0x55555e92b7a0;  1 drivers
S_0x55555e665670 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e65eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e92ba60 .functor XOR 1, L_0x55555e92bed0, L_0x55555e92c000, C4<0>, C4<0>;
L_0x55555e92bad0 .functor XOR 1, L_0x55555e92ba60, L_0x55555e92c130, C4<0>, C4<0>;
L_0x55555e92bb40 .functor AND 1, L_0x55555e92bed0, L_0x55555e92c000, C4<1>, C4<1>;
L_0x55555e92bc00 .functor XOR 1, L_0x55555e92bed0, L_0x55555e92c000, C4<0>, C4<0>;
L_0x55555e92bc70 .functor AND 1, L_0x55555e92c130, L_0x55555e92bc00, C4<1>, C4<1>;
L_0x55555e92bd80 .functor OR 1, L_0x55555e92bb40, L_0x55555e92bc70, C4<0>, C4<0>;
v0x55555e52a5d0_0 .net "A", 0 0, L_0x55555e92bed0;  1 drivers
v0x55555e51ecf0_0 .net "B", 0 0, L_0x55555e92c000;  1 drivers
v0x55555e51edb0_0 .net "Cin", 0 0, L_0x55555e92c130;  1 drivers
v0x55555e51ce90_0 .net "Cout", 0 0, L_0x55555e92bd80;  1 drivers
v0x55555e51cf50_0 .net "Sum", 0 0, L_0x55555e92bad0;  1 drivers
v0x55555e524ab0_0 .net *"_ivl_0", 0 0, L_0x55555e92ba60;  1 drivers
v0x55555e524b70_0 .net *"_ivl_4", 0 0, L_0x55555e92bb40;  1 drivers
v0x55555e524310_0 .net *"_ivl_6", 0 0, L_0x55555e92bc00;  1 drivers
v0x55555e51c830_0 .net *"_ivl_8", 0 0, L_0x55555e92bc70;  1 drivers
S_0x55555e6558c0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e65eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e92c1d0 .functor XOR 1, L_0x55555e92c6e0, L_0x55555e92c850, C4<0>, C4<0>;
L_0x55555e92c240 .functor XOR 1, L_0x55555e92c1d0, L_0x55555e92c980, C4<0>, C4<0>;
L_0x55555e92c300 .functor AND 1, L_0x55555e92c6e0, L_0x55555e92c850, C4<1>, C4<1>;
L_0x55555e92c410 .functor XOR 1, L_0x55555e92c6e0, L_0x55555e92c850, C4<0>, C4<0>;
L_0x55555e92c480 .functor AND 1, L_0x55555e92c980, L_0x55555e92c410, C4<1>, C4<1>;
L_0x55555e92c590 .functor OR 1, L_0x55555e92c300, L_0x55555e92c480, C4<0>, C4<0>;
v0x55555e522150_0 .net "A", 0 0, L_0x55555e92c6e0;  1 drivers
v0x55555e5218b0_0 .net "B", 0 0, L_0x55555e92c850;  1 drivers
v0x55555e521970_0 .net "Cin", 0 0, L_0x55555e92c980;  1 drivers
v0x55555e51f4e0_0 .net "Cout", 0 0, L_0x55555e92c590;  1 drivers
v0x55555e51f5a0_0 .net "Sum", 0 0, L_0x55555e92c240;  1 drivers
v0x55555e5136b0_0 .net *"_ivl_0", 0 0, L_0x55555e92c1d0;  1 drivers
v0x55555e513770_0 .net *"_ivl_4", 0 0, L_0x55555e92c300;  1 drivers
v0x55555e511850_0 .net *"_ivl_6", 0 0, L_0x55555e92c410;  1 drivers
v0x55555e519470_0 .net *"_ivl_8", 0 0, L_0x55555e92c480;  1 drivers
S_0x55555e656970 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e65eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e92cbb0 .functor XOR 1, L_0x55555e92cfe0, L_0x55555e92d1a0, C4<0>, C4<0>;
L_0x55555e92cc20 .functor XOR 1, L_0x55555e92cbb0, L_0x55555e92d360, C4<0>, C4<0>;
L_0x55555e92cce0 .functor AND 1, L_0x55555e92cfe0, L_0x55555e92d1a0, C4<1>, C4<1>;
L_0x55555e92cdf0 .functor XOR 1, L_0x55555e92cfe0, L_0x55555e92d1a0, C4<0>, C4<0>;
L_0x55555e92ce60 .functor AND 1, L_0x55555e92d360, L_0x55555e92cdf0, C4<1>, C4<1>;
L_0x55555e92cf70 .functor OR 1, L_0x55555e92cce0, L_0x55555e92ce60, C4<0>, C4<0>;
v0x55555e518d80_0 .net "A", 0 0, L_0x55555e92cfe0;  1 drivers
v0x55555e5111f0_0 .net "B", 0 0, L_0x55555e92d1a0;  1 drivers
v0x55555e511290_0 .net "Cin", 0 0, L_0x55555e92d360;  1 drivers
v0x55555e516a60_0 .net "Cout", 0 0, L_0x55555e92cf70;  alias, 1 drivers
v0x55555e516b20_0 .net "Sum", 0 0, L_0x55555e92cc20;  1 drivers
v0x55555e516270_0 .net *"_ivl_0", 0 0, L_0x55555e92cbb0;  1 drivers
v0x55555e516330_0 .net *"_ivl_4", 0 0, L_0x55555e92cce0;  1 drivers
v0x55555e513ea0_0 .net *"_ivl_6", 0 0, L_0x55555e92cdf0;  1 drivers
v0x55555e508070_0 .net *"_ivl_8", 0 0, L_0x55555e92ce60;  1 drivers
S_0x55555e4db390 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x55555e6543d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e4e65a0_0 .net "A", 3 0, L_0x55555e92f6e0;  1 drivers
v0x55555e4daaf0_0 .net "B", 3 0, L_0x55555e92f780;  1 drivers
v0x55555e4d8c90_0 .net "Cin", 0 0, L_0x55555e92f8b0;  1 drivers
v0x55555e4e0700_0 .net "Cout", 0 0, L_0x55555e92efc0;  1 drivers
v0x55555e4e07d0_0 .net "Sum", 3 0, L_0x55555e92f640;  1 drivers
v0x55555e4e0300_0 .net "carry", 2 0, L_0x55555e92eac0;  1 drivers
L_0x55555e92d910 .part L_0x55555e92f6e0, 0, 1;
L_0x55555e92da40 .part L_0x55555e92f780, 0, 1;
L_0x55555e92dfa0 .part L_0x55555e92f6e0, 1, 1;
L_0x55555e92e0d0 .part L_0x55555e92f780, 1, 1;
L_0x55555e92e200 .part L_0x55555e92eac0, 0, 1;
L_0x55555e92e770 .part L_0x55555e92f6e0, 2, 1;
L_0x55555e92e8a0 .part L_0x55555e92f780, 2, 1;
L_0x55555e92e9d0 .part L_0x55555e92eac0, 1, 1;
L_0x55555e92eac0 .concat8 [ 1 1 1 0], L_0x55555e92d8a0, L_0x55555e92de90, L_0x55555e92e660;
L_0x55555e92f120 .part L_0x55555e92f6e0, 3, 1;
L_0x55555e92f2e0 .part L_0x55555e92f780, 3, 1;
L_0x55555e92f4a0 .part L_0x55555e92eac0, 2, 1;
L_0x55555e92f640 .concat8 [ 1 1 1 1], L_0x55555e92d6e0, L_0x55555e92dbe0, L_0x55555e92e310, L_0x55555e92ec70;
S_0x55555e6519c0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e4db390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e92d670 .functor XOR 1, L_0x55555e92d910, L_0x55555e92da40, C4<0>, C4<0>;
L_0x55555e92d6e0 .functor XOR 1, L_0x55555e92d670, L_0x55555e92f8b0, C4<0>, C4<0>;
L_0x55555e92d750 .functor AND 1, L_0x55555e92d910, L_0x55555e92da40, C4<1>, C4<1>;
L_0x55555e92d7c0 .functor XOR 1, L_0x55555e92d910, L_0x55555e92da40, C4<0>, C4<0>;
L_0x55555e92d830 .functor AND 1, L_0x55555e92f8b0, L_0x55555e92d7c0, C4<1>, C4<1>;
L_0x55555e92d8a0 .functor OR 1, L_0x55555e92d750, L_0x55555e92d830, C4<0>, C4<0>;
v0x55555e508910_0 .net "A", 0 0, L_0x55555e92d910;  1 drivers
v0x55555e4fca30_0 .net "B", 0 0, L_0x55555e92da40;  1 drivers
v0x55555e4fcaf0_0 .net "Cin", 0 0, L_0x55555e92f8b0;  alias, 1 drivers
v0x55555e4fabd0_0 .net "Cout", 0 0, L_0x55555e92d8a0;  1 drivers
v0x55555e4fac90_0 .net "Sum", 0 0, L_0x55555e92d6e0;  1 drivers
v0x55555e5027f0_0 .net *"_ivl_0", 0 0, L_0x55555e92d670;  1 drivers
v0x55555e5028b0_0 .net *"_ivl_4", 0 0, L_0x55555e92d750;  1 drivers
v0x55555e502050_0 .net *"_ivl_6", 0 0, L_0x55555e92d7c0;  1 drivers
v0x55555e4fa570_0 .net *"_ivl_8", 0 0, L_0x55555e92d830;  1 drivers
S_0x55555e638780 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e4db390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e92db70 .functor XOR 1, L_0x55555e92dfa0, L_0x55555e92e0d0, C4<0>, C4<0>;
L_0x55555e92dbe0 .functor XOR 1, L_0x55555e92db70, L_0x55555e92e200, C4<0>, C4<0>;
L_0x55555e92dc50 .functor AND 1, L_0x55555e92dfa0, L_0x55555e92e0d0, C4<1>, C4<1>;
L_0x55555e92dd10 .functor XOR 1, L_0x55555e92dfa0, L_0x55555e92e0d0, C4<0>, C4<0>;
L_0x55555e92dd80 .functor AND 1, L_0x55555e92e200, L_0x55555e92dd10, C4<1>, C4<1>;
L_0x55555e92de90 .functor OR 1, L_0x55555e92dc50, L_0x55555e92dd80, C4<0>, C4<0>;
v0x55555e4ffe90_0 .net "A", 0 0, L_0x55555e92dfa0;  1 drivers
v0x55555e4ff5f0_0 .net "B", 0 0, L_0x55555e92e0d0;  1 drivers
v0x55555e4ff690_0 .net "Cin", 0 0, L_0x55555e92e200;  1 drivers
v0x55555e4fd220_0 .net "Cout", 0 0, L_0x55555e92de90;  1 drivers
v0x55555e4fd2e0_0 .net "Sum", 0 0, L_0x55555e92dbe0;  1 drivers
v0x55555e4f13f0_0 .net *"_ivl_0", 0 0, L_0x55555e92db70;  1 drivers
v0x55555e4f14b0_0 .net *"_ivl_4", 0 0, L_0x55555e92dc50;  1 drivers
v0x55555e4ef590_0 .net *"_ivl_6", 0 0, L_0x55555e92dd10;  1 drivers
v0x55555e4f71b0_0 .net *"_ivl_8", 0 0, L_0x55555e92dd80;  1 drivers
S_0x55555e63b340 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e4db390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e92e2a0 .functor XOR 1, L_0x55555e92e770, L_0x55555e92e8a0, C4<0>, C4<0>;
L_0x55555e92e310 .functor XOR 1, L_0x55555e92e2a0, L_0x55555e92e9d0, C4<0>, C4<0>;
L_0x55555e92e3d0 .functor AND 1, L_0x55555e92e770, L_0x55555e92e8a0, C4<1>, C4<1>;
L_0x55555e92e4e0 .functor XOR 1, L_0x55555e92e770, L_0x55555e92e8a0, C4<0>, C4<0>;
L_0x55555e92e550 .functor AND 1, L_0x55555e92e9d0, L_0x55555e92e4e0, C4<1>, C4<1>;
L_0x55555e92e660 .functor OR 1, L_0x55555e92e3d0, L_0x55555e92e550, C4<0>, C4<0>;
v0x55555e4f6ac0_0 .net "A", 0 0, L_0x55555e92e770;  1 drivers
v0x55555e4eef30_0 .net "B", 0 0, L_0x55555e92e8a0;  1 drivers
v0x55555e4eefd0_0 .net "Cin", 0 0, L_0x55555e92e9d0;  1 drivers
v0x55555e4f47a0_0 .net "Cout", 0 0, L_0x55555e92e660;  1 drivers
v0x55555e4f4860_0 .net "Sum", 0 0, L_0x55555e92e310;  1 drivers
v0x55555e4f3fb0_0 .net *"_ivl_0", 0 0, L_0x55555e92e2a0;  1 drivers
v0x55555e4f4070_0 .net *"_ivl_4", 0 0, L_0x55555e92e3d0;  1 drivers
v0x55555e4f1be0_0 .net *"_ivl_6", 0 0, L_0x55555e92e4e0;  1 drivers
v0x55555e4e5db0_0 .net *"_ivl_8", 0 0, L_0x55555e92e550;  1 drivers
S_0x55555e63dd50 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e4db390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e92ec00 .functor XOR 1, L_0x55555e92f120, L_0x55555e92f2e0, C4<0>, C4<0>;
L_0x55555e92ec70 .functor XOR 1, L_0x55555e92ec00, L_0x55555e92f4a0, C4<0>, C4<0>;
L_0x55555e92ed30 .functor AND 1, L_0x55555e92f120, L_0x55555e92f2e0, C4<1>, C4<1>;
L_0x55555e92ee40 .functor XOR 1, L_0x55555e92f120, L_0x55555e92f2e0, C4<0>, C4<0>;
L_0x55555e92eeb0 .functor AND 1, L_0x55555e92f4a0, L_0x55555e92ee40, C4<1>, C4<1>;
L_0x55555e92efc0 .functor OR 1, L_0x55555e92ed30, L_0x55555e92eeb0, C4<0>, C4<0>;
v0x55555e4e4000_0 .net "A", 0 0, L_0x55555e92f120;  1 drivers
v0x55555e4ebb70_0 .net "B", 0 0, L_0x55555e92f2e0;  1 drivers
v0x55555e4ebc30_0 .net "Cin", 0 0, L_0x55555e92f4a0;  1 drivers
v0x55555e4eb3d0_0 .net "Cout", 0 0, L_0x55555e92efc0;  alias, 1 drivers
v0x55555e4eb490_0 .net "Sum", 0 0, L_0x55555e92ec70;  1 drivers
v0x55555e4e38f0_0 .net *"_ivl_0", 0 0, L_0x55555e92ec00;  1 drivers
v0x55555e4e39b0_0 .net *"_ivl_4", 0 0, L_0x55555e92ed30;  1 drivers
v0x55555e4e9160_0 .net *"_ivl_6", 0 0, L_0x55555e92ee40;  1 drivers
v0x55555e4e8970_0 .net *"_ivl_8", 0 0, L_0x55555e92eeb0;  1 drivers
S_0x55555e643dc0 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x55555e6543d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e627b00_0 .net "A", 3 0, L_0x55555e931b40;  1 drivers
v0x55555e6278a0_0 .net "B", 3 0, L_0x55555e931be0;  1 drivers
v0x55555e6057b0_0 .net "Cin", 0 0, L_0x55555e931c80;  1 drivers
v0x55555e6276d0_0 .net "Cout", 0 0, L_0x55555e931420;  1 drivers
v0x55555e6277a0_0 .net "Sum", 3 0, L_0x55555e931aa0;  1 drivers
v0x55555e61c9c0_0 .net "carry", 2 0, L_0x55555e930f20;  1 drivers
L_0x55555e92fd70 .part L_0x55555e931b40, 0, 1;
L_0x55555e92fea0 .part L_0x55555e931be0, 0, 1;
L_0x55555e930400 .part L_0x55555e931b40, 1, 1;
L_0x55555e930530 .part L_0x55555e931be0, 1, 1;
L_0x55555e930660 .part L_0x55555e930f20, 0, 1;
L_0x55555e930bd0 .part L_0x55555e931b40, 2, 1;
L_0x55555e930d00 .part L_0x55555e931be0, 2, 1;
L_0x55555e930e30 .part L_0x55555e930f20, 1, 1;
L_0x55555e930f20 .concat8 [ 1 1 1 0], L_0x55555e92fc60, L_0x55555e9302f0, L_0x55555e930ac0;
L_0x55555e931580 .part L_0x55555e931b40, 3, 1;
L_0x55555e931740 .part L_0x55555e931be0, 3, 1;
L_0x55555e931900 .part L_0x55555e930f20, 2, 1;
L_0x55555e931aa0 .concat8 [ 1 1 1 1], L_0x55555e92fa50, L_0x55555e930040, L_0x55555e930770, L_0x55555e9310d0;
S_0x55555e646980 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e643dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e92f9e0 .functor XOR 1, L_0x55555e92fd70, L_0x55555e92fea0, C4<0>, C4<0>;
L_0x55555e92fa50 .functor XOR 1, L_0x55555e92f9e0, L_0x55555e931c80, C4<0>, C4<0>;
L_0x55555e92fac0 .functor AND 1, L_0x55555e92fd70, L_0x55555e92fea0, C4<1>, C4<1>;
L_0x55555e92fb30 .functor XOR 1, L_0x55555e92fd70, L_0x55555e92fea0, C4<0>, C4<0>;
L_0x55555e92fba0 .functor AND 1, L_0x55555e931c80, L_0x55555e92fb30, C4<1>, C4<1>;
L_0x55555e92fc60 .functor OR 1, L_0x55555e92fac0, L_0x55555e92fba0, C4<0>, C4<0>;
v0x55555e4d8770_0 .net "A", 0 0, L_0x55555e92fd70;  1 drivers
v0x55555e4ddcf0_0 .net "B", 0 0, L_0x55555e92fea0;  1 drivers
v0x55555e4ddd90_0 .net "Cin", 0 0, L_0x55555e931c80;  alias, 1 drivers
v0x55555e4dd500_0 .net "Cout", 0 0, L_0x55555e92fc60;  1 drivers
v0x55555e4dd5c0_0 .net "Sum", 0 0, L_0x55555e92fa50;  1 drivers
v0x55555e4db1c0_0 .net *"_ivl_0", 0 0, L_0x55555e92f9e0;  1 drivers
v0x55555e4db280_0 .net *"_ivl_4", 0 0, L_0x55555e92fac0;  1 drivers
v0x55555e544640_0 .net *"_ivl_6", 0 0, L_0x55555e92fb30;  1 drivers
v0x55555e543370_0 .net *"_ivl_8", 0 0, L_0x55555e92fba0;  1 drivers
S_0x55555e649390 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e643dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e92ffd0 .functor XOR 1, L_0x55555e930400, L_0x55555e930530, C4<0>, C4<0>;
L_0x55555e930040 .functor XOR 1, L_0x55555e92ffd0, L_0x55555e930660, C4<0>, C4<0>;
L_0x55555e9300b0 .functor AND 1, L_0x55555e930400, L_0x55555e930530, C4<1>, C4<1>;
L_0x55555e930170 .functor XOR 1, L_0x55555e930400, L_0x55555e930530, C4<0>, C4<0>;
L_0x55555e9301e0 .functor AND 1, L_0x55555e930660, L_0x55555e930170, C4<1>, C4<1>;
L_0x55555e9302f0 .functor OR 1, L_0x55555e9300b0, L_0x55555e9301e0, C4<0>, C4<0>;
v0x55555e610b00_0 .net "A", 0 0, L_0x55555e930400;  1 drivers
v0x55555e654e00_0 .net "B", 0 0, L_0x55555e930530;  1 drivers
v0x55555e654ec0_0 .net "Cin", 0 0, L_0x55555e930660;  1 drivers
v0x55555e654ba0_0 .net "Cout", 0 0, L_0x55555e9302f0;  1 drivers
v0x55555e654c60_0 .net "Sum", 0 0, L_0x55555e930040;  1 drivers
v0x55555e6549d0_0 .net *"_ivl_0", 0 0, L_0x55555e92ffd0;  1 drivers
v0x55555e654a90_0 .net *"_ivl_4", 0 0, L_0x55555e9300b0;  1 drivers
v0x55555e64a2c0_0 .net *"_ivl_6", 0 0, L_0x55555e930170;  1 drivers
v0x55555e649dc0_0 .net *"_ivl_8", 0 0, L_0x55555e9301e0;  1 drivers
S_0x55555e64ee00 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e643dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e930700 .functor XOR 1, L_0x55555e930bd0, L_0x55555e930d00, C4<0>, C4<0>;
L_0x55555e930770 .functor XOR 1, L_0x55555e930700, L_0x55555e930e30, C4<0>, C4<0>;
L_0x55555e930830 .functor AND 1, L_0x55555e930bd0, L_0x55555e930d00, C4<1>, C4<1>;
L_0x55555e930940 .functor XOR 1, L_0x55555e930bd0, L_0x55555e930d00, C4<0>, C4<0>;
L_0x55555e9309b0 .functor AND 1, L_0x55555e930e30, L_0x55555e930940, C4<1>, C4<1>;
L_0x55555e930ac0 .functor OR 1, L_0x55555e930830, L_0x55555e9309b0, C4<0>, C4<0>;
v0x55555e649c10_0 .net "A", 0 0, L_0x55555e930bd0;  1 drivers
v0x55555e605d80_0 .net "B", 0 0, L_0x55555e930d00;  1 drivers
v0x55555e605e40_0 .net "Cin", 0 0, L_0x55555e930e30;  1 drivers
v0x55555e649990_0 .net "Cout", 0 0, L_0x55555e930ac0;  1 drivers
v0x55555e649a50_0 .net "Sum", 0 0, L_0x55555e930770;  1 drivers
v0x55555e63ec80_0 .net *"_ivl_0", 0 0, L_0x55555e930700;  1 drivers
v0x55555e63ed40_0 .net *"_ivl_4", 0 0, L_0x55555e930830;  1 drivers
v0x55555e63e780_0 .net *"_ivl_6", 0 0, L_0x55555e930940;  1 drivers
v0x55555e63e520_0 .net *"_ivl_8", 0 0, L_0x55555e9309b0;  1 drivers
S_0x55555e632710 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e643dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e931060 .functor XOR 1, L_0x55555e931580, L_0x55555e931740, C4<0>, C4<0>;
L_0x55555e9310d0 .functor XOR 1, L_0x55555e931060, L_0x55555e931900, C4<0>, C4<0>;
L_0x55555e931190 .functor AND 1, L_0x55555e931580, L_0x55555e931740, C4<1>, C4<1>;
L_0x55555e9312a0 .functor XOR 1, L_0x55555e931580, L_0x55555e931740, C4<0>, C4<0>;
L_0x55555e931310 .functor AND 1, L_0x55555e931900, L_0x55555e9312a0, C4<1>, C4<1>;
L_0x55555e931420 .functor OR 1, L_0x55555e931190, L_0x55555e931310, C4<0>, C4<0>;
v0x55555e63e400_0 .net "A", 0 0, L_0x55555e931580;  1 drivers
v0x55555e633640_0 .net "B", 0 0, L_0x55555e931740;  1 drivers
v0x55555e6336e0_0 .net "Cin", 0 0, L_0x55555e931900;  1 drivers
v0x55555e633140_0 .net "Cout", 0 0, L_0x55555e931420;  alias, 1 drivers
v0x55555e633200_0 .net "Sum", 0 0, L_0x55555e9310d0;  1 drivers
v0x55555e632ee0_0 .net *"_ivl_0", 0 0, L_0x55555e931060;  1 drivers
v0x55555e632fa0_0 .net *"_ivl_4", 0 0, L_0x55555e931190;  1 drivers
v0x55555e632d10_0 .net *"_ivl_6", 0 0, L_0x55555e9312a0;  1 drivers
v0x55555e628000_0 .net *"_ivl_8", 0 0, L_0x55555e931310;  1 drivers
S_0x55555e619080 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x55555e6543d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e63d350_0 .net "A", 3 0, L_0x55555e934000;  1 drivers
v0x55555e635870_0 .net "B", 3 0, L_0x55555e9340a0;  1 drivers
v0x55555e63b0e0_0 .net "Cin", 0 0, L_0x55555e934140;  1 drivers
v0x55555e63a8f0_0 .net "Cout", 0 0, L_0x55555e9338e0;  1 drivers
v0x55555e63a9c0_0 .net "Sum", 3 0, L_0x55555e933f60;  1 drivers
v0x55555e638520_0 .net "carry", 2 0, L_0x55555e9333e0;  1 drivers
L_0x55555e932230 .part L_0x55555e934000, 0, 1;
L_0x55555e932360 .part L_0x55555e9340a0, 0, 1;
L_0x55555e9328c0 .part L_0x55555e934000, 1, 1;
L_0x55555e9329f0 .part L_0x55555e9340a0, 1, 1;
L_0x55555e932b20 .part L_0x55555e9333e0, 0, 1;
L_0x55555e933090 .part L_0x55555e934000, 2, 1;
L_0x55555e9331c0 .part L_0x55555e9340a0, 2, 1;
L_0x55555e9332f0 .part L_0x55555e9333e0, 1, 1;
L_0x55555e9333e0 .concat8 [ 1 1 1 0], L_0x55555e932120, L_0x55555e9327b0, L_0x55555e932f80;
L_0x55555e933a40 .part L_0x55555e934000, 3, 1;
L_0x55555e933c00 .part L_0x55555e9340a0, 3, 1;
L_0x55555e933dc0 .part L_0x55555e9333e0, 2, 1;
L_0x55555e933f60 .concat8 [ 1 1 1 1], L_0x55555e931e70, L_0x55555e932500, L_0x55555e932c30, L_0x55555e933590;
S_0x55555e61ba90 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e619080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e931e00 .functor XOR 1, L_0x55555e932230, L_0x55555e932360, C4<0>, C4<0>;
L_0x55555e931e70 .functor XOR 1, L_0x55555e931e00, L_0x55555e934140, C4<0>, C4<0>;
L_0x55555e931ee0 .functor AND 1, L_0x55555e932230, L_0x55555e932360, C4<1>, C4<1>;
L_0x55555e931ff0 .functor XOR 1, L_0x55555e932230, L_0x55555e932360, C4<0>, C4<0>;
L_0x55555e932060 .functor AND 1, L_0x55555e934140, L_0x55555e931ff0, C4<1>, C4<1>;
L_0x55555e932120 .functor OR 1, L_0x55555e931ee0, L_0x55555e932060, C4<0>, C4<0>;
v0x55555e61c310_0 .net "A", 0 0, L_0x55555e932230;  1 drivers
v0x55555e61c090_0 .net "B", 0 0, L_0x55555e932360;  1 drivers
v0x55555e61c130_0 .net "Cin", 0 0, L_0x55555e934140;  alias, 1 drivers
v0x55555e611380_0 .net "Cout", 0 0, L_0x55555e932120;  1 drivers
v0x55555e611440_0 .net "Sum", 0 0, L_0x55555e931e70;  1 drivers
v0x55555e610e80_0 .net *"_ivl_0", 0 0, L_0x55555e931e00;  1 drivers
v0x55555e610f40_0 .net *"_ivl_4", 0 0, L_0x55555e931ee0;  1 drivers
v0x55555e610c20_0 .net *"_ivl_6", 0 0, L_0x55555e931ff0;  1 drivers
v0x55555e64e3b0_0 .net *"_ivl_8", 0 0, L_0x55555e932060;  1 drivers
S_0x55555e621b00 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e619080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e932490 .functor XOR 1, L_0x55555e9328c0, L_0x55555e9329f0, C4<0>, C4<0>;
L_0x55555e932500 .functor XOR 1, L_0x55555e932490, L_0x55555e932b20, C4<0>, C4<0>;
L_0x55555e932570 .functor AND 1, L_0x55555e9328c0, L_0x55555e9329f0, C4<1>, C4<1>;
L_0x55555e932630 .functor XOR 1, L_0x55555e9328c0, L_0x55555e9329f0, C4<0>, C4<0>;
L_0x55555e9326a0 .functor AND 1, L_0x55555e932b20, L_0x55555e932630, C4<1>, C4<1>;
L_0x55555e9327b0 .functor OR 1, L_0x55555e932570, L_0x55555e9326a0, C4<0>, C4<0>;
v0x55555e64c6f0_0 .net "A", 0 0, L_0x55555e9328c0;  1 drivers
v0x55555e654170_0 .net "B", 0 0, L_0x55555e9329f0;  1 drivers
v0x55555e654230_0 .net "Cin", 0 0, L_0x55555e932b20;  1 drivers
v0x55555e6539d0_0 .net "Cout", 0 0, L_0x55555e9327b0;  1 drivers
v0x55555e653a90_0 .net "Sum", 0 0, L_0x55555e932500;  1 drivers
v0x55555e64c030_0 .net *"_ivl_0", 0 0, L_0x55555e932490;  1 drivers
v0x55555e64c0f0_0 .net *"_ivl_4", 0 0, L_0x55555e932570;  1 drivers
v0x55555e651760_0 .net *"_ivl_6", 0 0, L_0x55555e932630;  1 drivers
v0x55555e650f70_0 .net *"_ivl_8", 0 0, L_0x55555e9326a0;  1 drivers
S_0x55555e6246c0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e619080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e932bc0 .functor XOR 1, L_0x55555e933090, L_0x55555e9331c0, C4<0>, C4<0>;
L_0x55555e932c30 .functor XOR 1, L_0x55555e932bc0, L_0x55555e9332f0, C4<0>, C4<0>;
L_0x55555e932cf0 .functor AND 1, L_0x55555e933090, L_0x55555e9331c0, C4<1>, C4<1>;
L_0x55555e932e00 .functor XOR 1, L_0x55555e933090, L_0x55555e9331c0, C4<0>, C4<0>;
L_0x55555e932e70 .functor AND 1, L_0x55555e9332f0, L_0x55555e932e00, C4<1>, C4<1>;
L_0x55555e932f80 .functor OR 1, L_0x55555e932cf0, L_0x55555e932e70, C4<0>, C4<0>;
v0x55555e64ec50_0 .net "A", 0 0, L_0x55555e933090;  1 drivers
v0x55555e643370_0 .net "B", 0 0, L_0x55555e9331c0;  1 drivers
v0x55555e643430_0 .net "Cin", 0 0, L_0x55555e9332f0;  1 drivers
v0x55555e641510_0 .net "Cout", 0 0, L_0x55555e932f80;  1 drivers
v0x55555e6415d0_0 .net "Sum", 0 0, L_0x55555e932c30;  1 drivers
v0x55555e649130_0 .net *"_ivl_0", 0 0, L_0x55555e932bc0;  1 drivers
v0x55555e6491f0_0 .net *"_ivl_4", 0 0, L_0x55555e932cf0;  1 drivers
v0x55555e648990_0 .net *"_ivl_6", 0 0, L_0x55555e932e00;  1 drivers
v0x55555e640eb0_0 .net *"_ivl_8", 0 0, L_0x55555e932e70;  1 drivers
S_0x55555e6270d0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e619080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e933520 .functor XOR 1, L_0x55555e933a40, L_0x55555e933c00, C4<0>, C4<0>;
L_0x55555e933590 .functor XOR 1, L_0x55555e933520, L_0x55555e933dc0, C4<0>, C4<0>;
L_0x55555e933650 .functor AND 1, L_0x55555e933a40, L_0x55555e933c00, C4<1>, C4<1>;
L_0x55555e933760 .functor XOR 1, L_0x55555e933a40, L_0x55555e933c00, C4<0>, C4<0>;
L_0x55555e9337d0 .functor AND 1, L_0x55555e933dc0, L_0x55555e933760, C4<1>, C4<1>;
L_0x55555e9338e0 .functor OR 1, L_0x55555e933650, L_0x55555e9337d0, C4<0>, C4<0>;
v0x55555e6467d0_0 .net "A", 0 0, L_0x55555e933a40;  1 drivers
v0x55555e645f30_0 .net "B", 0 0, L_0x55555e933c00;  1 drivers
v0x55555e645fd0_0 .net "Cin", 0 0, L_0x55555e933dc0;  1 drivers
v0x55555e643b60_0 .net "Cout", 0 0, L_0x55555e9338e0;  alias, 1 drivers
v0x55555e643c20_0 .net "Sum", 0 0, L_0x55555e933590;  1 drivers
v0x55555e637d30_0 .net *"_ivl_0", 0 0, L_0x55555e933520;  1 drivers
v0x55555e637df0_0 .net *"_ivl_4", 0 0, L_0x55555e933650;  1 drivers
v0x55555e635ed0_0 .net *"_ivl_6", 0 0, L_0x55555e933760;  1 drivers
v0x55555e63daf0_0 .net *"_ivl_8", 0 0, L_0x55555e9337d0;  1 drivers
S_0x55555e62d140 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x55555e6543d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e6085d0_0 .net "A", 3 0, L_0x55555e936470;  1 drivers
v0x55555e6101f0_0 .net "B", 3 0, L_0x55555e936580;  1 drivers
v0x55555e60fa50_0 .net "Cin", 0 0, L_0x55555e936620;  1 drivers
v0x55555e607f70_0 .net "Cout", 0 0, L_0x55555e935cf0;  1 drivers
v0x55555e608040_0 .net "Sum", 3 0, L_0x55555e9363d0;  1 drivers
v0x55555e60d7e0_0 .net "carry", 2 0, L_0x55555e9357f0;  1 drivers
L_0x55555e934600 .part L_0x55555e936470, 0, 1;
L_0x55555e934730 .part L_0x55555e936580, 0, 1;
L_0x55555e934c90 .part L_0x55555e936470, 1, 1;
L_0x55555e934dc0 .part L_0x55555e936580, 1, 1;
L_0x55555e934ef0 .part L_0x55555e9357f0, 0, 1;
L_0x55555e935460 .part L_0x55555e936470, 2, 1;
L_0x55555e9355d0 .part L_0x55555e936580, 2, 1;
L_0x55555e935700 .part L_0x55555e9357f0, 1, 1;
L_0x55555e9357f0 .concat8 [ 1 1 1 0], L_0x55555e9344f0, L_0x55555e934b80, L_0x55555e935350;
L_0x55555e935e50 .part L_0x55555e936470, 3, 1;
L_0x55555e936070 .part L_0x55555e936580, 3, 1;
L_0x55555e936230 .part L_0x55555e9357f0, 2, 1;
L_0x55555e9363d0 .concat8 [ 1 1 1 1], L_0x55555e9342e0, L_0x55555e9348d0, L_0x55555e935000, L_0x55555e9359a0;
S_0x55555e62fd00 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e62d140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e934270 .functor XOR 1, L_0x55555e934600, L_0x55555e934730, C4<0>, C4<0>;
L_0x55555e9342e0 .functor XOR 1, L_0x55555e934270, L_0x55555e936620, C4<0>, C4<0>;
L_0x55555e934350 .functor AND 1, L_0x55555e934600, L_0x55555e934730, C4<1>, C4<1>;
L_0x55555e9343c0 .functor XOR 1, L_0x55555e934600, L_0x55555e934730, C4<0>, C4<0>;
L_0x55555e934430 .functor AND 1, L_0x55555e936620, L_0x55555e9343c0, C4<1>, C4<1>;
L_0x55555e9344f0 .functor OR 1, L_0x55555e934350, L_0x55555e934430, C4<0>, C4<0>;
v0x55555e62a940_0 .net "A", 0 0, L_0x55555e934600;  1 drivers
v0x55555e6324b0_0 .net "B", 0 0, L_0x55555e934730;  1 drivers
v0x55555e632550_0 .net "Cin", 0 0, L_0x55555e936620;  alias, 1 drivers
v0x55555e631d10_0 .net "Cout", 0 0, L_0x55555e9344f0;  1 drivers
v0x55555e631dd0_0 .net "Sum", 0 0, L_0x55555e9342e0;  1 drivers
v0x55555e62a230_0 .net *"_ivl_0", 0 0, L_0x55555e934270;  1 drivers
v0x55555e62a2f0_0 .net *"_ivl_4", 0 0, L_0x55555e934350;  1 drivers
v0x55555e62faa0_0 .net *"_ivl_6", 0 0, L_0x55555e9343c0;  1 drivers
v0x55555e62f2b0_0 .net *"_ivl_8", 0 0, L_0x55555e934430;  1 drivers
S_0x55555e6164c0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e62d140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e934860 .functor XOR 1, L_0x55555e934c90, L_0x55555e934dc0, C4<0>, C4<0>;
L_0x55555e9348d0 .functor XOR 1, L_0x55555e934860, L_0x55555e934ef0, C4<0>, C4<0>;
L_0x55555e934940 .functor AND 1, L_0x55555e934c90, L_0x55555e934dc0, C4<1>, C4<1>;
L_0x55555e934a00 .functor XOR 1, L_0x55555e934c90, L_0x55555e934dc0, C4<0>, C4<0>;
L_0x55555e934a70 .functor AND 1, L_0x55555e934ef0, L_0x55555e934a00, C4<1>, C4<1>;
L_0x55555e934b80 .functor OR 1, L_0x55555e934940, L_0x55555e934a70, C4<0>, C4<0>;
v0x55555e62cf90_0 .net "A", 0 0, L_0x55555e934c90;  1 drivers
v0x55555e6210b0_0 .net "B", 0 0, L_0x55555e934dc0;  1 drivers
v0x55555e621170_0 .net "Cin", 0 0, L_0x55555e934ef0;  1 drivers
v0x55555e61f250_0 .net "Cout", 0 0, L_0x55555e934b80;  1 drivers
v0x55555e61f310_0 .net "Sum", 0 0, L_0x55555e9348d0;  1 drivers
v0x55555e626e70_0 .net *"_ivl_0", 0 0, L_0x55555e934860;  1 drivers
v0x55555e626f30_0 .net *"_ivl_4", 0 0, L_0x55555e934940;  1 drivers
v0x55555e6266d0_0 .net *"_ivl_6", 0 0, L_0x55555e934a00;  1 drivers
v0x55555e61ebf0_0 .net *"_ivl_8", 0 0, L_0x55555e934a70;  1 drivers
S_0x55555e5e87e0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e62d140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e934f90 .functor XOR 1, L_0x55555e935460, L_0x55555e9355d0, C4<0>, C4<0>;
L_0x55555e935000 .functor XOR 1, L_0x55555e934f90, L_0x55555e935700, C4<0>, C4<0>;
L_0x55555e9350c0 .functor AND 1, L_0x55555e935460, L_0x55555e9355d0, C4<1>, C4<1>;
L_0x55555e9351d0 .functor XOR 1, L_0x55555e935460, L_0x55555e9355d0, C4<0>, C4<0>;
L_0x55555e935240 .functor AND 1, L_0x55555e935700, L_0x55555e9351d0, C4<1>, C4<1>;
L_0x55555e935350 .functor OR 1, L_0x55555e9350c0, L_0x55555e935240, C4<0>, C4<0>;
v0x55555e624510_0 .net "A", 0 0, L_0x55555e935460;  1 drivers
v0x55555e623c70_0 .net "B", 0 0, L_0x55555e9355d0;  1 drivers
v0x55555e623d30_0 .net "Cin", 0 0, L_0x55555e935700;  1 drivers
v0x55555e6218a0_0 .net "Cout", 0 0, L_0x55555e935350;  1 drivers
v0x55555e621960_0 .net "Sum", 0 0, L_0x55555e935000;  1 drivers
v0x55555e615a70_0 .net *"_ivl_0", 0 0, L_0x55555e934f90;  1 drivers
v0x55555e615b30_0 .net *"_ivl_4", 0 0, L_0x55555e9350c0;  1 drivers
v0x55555e613c10_0 .net *"_ivl_6", 0 0, L_0x55555e9351d0;  1 drivers
v0x55555e61b830_0 .net *"_ivl_8", 0 0, L_0x55555e935240;  1 drivers
S_0x55555e5ffa10 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e62d140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e935930 .functor XOR 1, L_0x55555e935e50, L_0x55555e936070, C4<0>, C4<0>;
L_0x55555e9359a0 .functor XOR 1, L_0x55555e935930, L_0x55555e936230, C4<0>, C4<0>;
L_0x55555e935a60 .functor AND 1, L_0x55555e935e50, L_0x55555e936070, C4<1>, C4<1>;
L_0x55555e935b70 .functor XOR 1, L_0x55555e935e50, L_0x55555e936070, C4<0>, C4<0>;
L_0x55555e935be0 .functor AND 1, L_0x55555e936230, L_0x55555e935b70, C4<1>, C4<1>;
L_0x55555e935cf0 .functor OR 1, L_0x55555e935a60, L_0x55555e935be0, C4<0>, C4<0>;
v0x55555e61b140_0 .net "A", 0 0, L_0x55555e935e50;  1 drivers
v0x55555e6135b0_0 .net "B", 0 0, L_0x55555e936070;  1 drivers
v0x55555e613650_0 .net "Cin", 0 0, L_0x55555e936230;  1 drivers
v0x55555e618e20_0 .net "Cout", 0 0, L_0x55555e935cf0;  alias, 1 drivers
v0x55555e618ee0_0 .net "Sum", 0 0, L_0x55555e9359a0;  1 drivers
v0x55555e618630_0 .net *"_ivl_0", 0 0, L_0x55555e935930;  1 drivers
v0x55555e6186f0_0 .net *"_ivl_4", 0 0, L_0x55555e935a60;  1 drivers
v0x55555e616260_0 .net *"_ivl_6", 0 0, L_0x55555e935b70;  1 drivers
v0x55555e60a430_0 .net *"_ivl_8", 0 0, L_0x55555e935be0;  1 drivers
S_0x55555e6025d0 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x55555e6543d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e5d2870_0 .net "A", 3 0, L_0x55555e938a50;  1 drivers
v0x55555e5d2550_0 .net "B", 3 0, L_0x55555e938af0;  1 drivers
v0x55555e5cc6e0_0 .net "Cin", 0 0, L_0x55555e938c20;  1 drivers
v0x55555e5d0aa0_0 .net "Cout", 0 0, L_0x55555e938330;  1 drivers
v0x55555e5d0b70_0 .net "Sum", 3 0, L_0x55555e9389b0;  1 drivers
v0x55555e5d06b0_0 .net "carry", 2 0, L_0x55555e937e30;  1 drivers
L_0x55555e936bc0 .part L_0x55555e938a50, 0, 1;
L_0x55555e936cf0 .part L_0x55555e938af0, 0, 1;
L_0x55555e937290 .part L_0x55555e938a50, 1, 1;
L_0x55555e9373c0 .part L_0x55555e938af0, 1, 1;
L_0x55555e9374f0 .part L_0x55555e937e30, 0, 1;
L_0x55555e937aa0 .part L_0x55555e938a50, 2, 1;
L_0x55555e937c10 .part L_0x55555e938af0, 2, 1;
L_0x55555e937d40 .part L_0x55555e937e30, 1, 1;
L_0x55555e937e30 .concat8 [ 1 1 1 0], L_0x55555e936a70, L_0x55555e937140, L_0x55555e937950;
L_0x55555e938490 .part L_0x55555e938a50, 3, 1;
L_0x55555e938650 .part L_0x55555e938af0, 3, 1;
L_0x55555e938810 .part L_0x55555e937e30, 2, 1;
L_0x55555e9389b0 .concat8 [ 1 1 1 1], L_0x55555e936860, L_0x55555e936e90, L_0x55555e937600, L_0x55555e937fe0;
S_0x55555e604fe0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e6025d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e936510 .functor XOR 1, L_0x55555e936bc0, L_0x55555e936cf0, C4<0>, C4<0>;
L_0x55555e936860 .functor XOR 1, L_0x55555e936510, L_0x55555e938c20, C4<0>, C4<0>;
L_0x55555e9368d0 .functor AND 1, L_0x55555e936bc0, L_0x55555e936cf0, C4<1>, C4<1>;
L_0x55555e936940 .functor XOR 1, L_0x55555e936bc0, L_0x55555e936cf0, C4<0>, C4<0>;
L_0x55555e9369b0 .functor AND 1, L_0x55555e938c20, L_0x55555e936940, C4<1>, C4<1>;
L_0x55555e936a70 .functor OR 1, L_0x55555e9368d0, L_0x55555e9369b0, C4<0>, C4<0>;
v0x55555e60acd0_0 .net "A", 0 0, L_0x55555e936bc0;  1 drivers
v0x55555e5fefc0_0 .net "B", 0 0, L_0x55555e936cf0;  1 drivers
v0x55555e5ff060_0 .net "Cin", 0 0, L_0x55555e938c20;  alias, 1 drivers
v0x55555e5fd160_0 .net "Cout", 0 0, L_0x55555e936a70;  1 drivers
v0x55555e5fd220_0 .net "Sum", 0 0, L_0x55555e936860;  1 drivers
v0x55555e604d80_0 .net *"_ivl_0", 0 0, L_0x55555e936510;  1 drivers
v0x55555e604e40_0 .net *"_ivl_4", 0 0, L_0x55555e9368d0;  1 drivers
v0x55555e604980_0 .net *"_ivl_6", 0 0, L_0x55555e936940;  1 drivers
v0x55555e6045e0_0 .net *"_ivl_8", 0 0, L_0x55555e9369b0;  1 drivers
S_0x55555e60ae80 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e6025d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e936e20 .functor XOR 1, L_0x55555e937290, L_0x55555e9373c0, C4<0>, C4<0>;
L_0x55555e936e90 .functor XOR 1, L_0x55555e936e20, L_0x55555e9374f0, C4<0>, C4<0>;
L_0x55555e936f00 .functor AND 1, L_0x55555e937290, L_0x55555e9373c0, C4<1>, C4<1>;
L_0x55555e936fc0 .functor XOR 1, L_0x55555e937290, L_0x55555e9373c0, C4<0>, C4<0>;
L_0x55555e937030 .functor AND 1, L_0x55555e9374f0, L_0x55555e936fc0, C4<1>, C4<1>;
L_0x55555e937140 .functor OR 1, L_0x55555e936f00, L_0x55555e937030, C4<0>, C4<0>;
v0x55555e5fcbb0_0 .net "A", 0 0, L_0x55555e937290;  1 drivers
v0x55555e602370_0 .net "B", 0 0, L_0x55555e9373c0;  1 drivers
v0x55555e602430_0 .net "Cin", 0 0, L_0x55555e9374f0;  1 drivers
v0x55555e601b80_0 .net "Cout", 0 0, L_0x55555e937140;  1 drivers
v0x55555e601c40_0 .net "Sum", 0 0, L_0x55555e936e90;  1 drivers
v0x55555e5ff7b0_0 .net *"_ivl_0", 0 0, L_0x55555e936e20;  1 drivers
v0x55555e5ff870_0 .net *"_ivl_4", 0 0, L_0x55555e936f00;  1 drivers
v0x55555e5f8830_0 .net *"_ivl_6", 0 0, L_0x55555e936fc0;  1 drivers
v0x55555e5f1cd0_0 .net *"_ivl_8", 0 0, L_0x55555e937030;  1 drivers
S_0x55555e60da40 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e6025d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e937590 .functor XOR 1, L_0x55555e937aa0, L_0x55555e937c10, C4<0>, C4<0>;
L_0x55555e937600 .functor XOR 1, L_0x55555e937590, L_0x55555e937d40, C4<0>, C4<0>;
L_0x55555e9376c0 .functor AND 1, L_0x55555e937aa0, L_0x55555e937c10, C4<1>, C4<1>;
L_0x55555e9377d0 .functor XOR 1, L_0x55555e937aa0, L_0x55555e937c10, C4<0>, C4<0>;
L_0x55555e937840 .functor AND 1, L_0x55555e937d40, L_0x55555e9377d0, C4<1>, C4<1>;
L_0x55555e937950 .functor OR 1, L_0x55555e9376c0, L_0x55555e937840, C4<0>, C4<0>;
v0x55555e5f66f0_0 .net "A", 0 0, L_0x55555e937aa0;  1 drivers
v0x55555e5d9c20_0 .net "B", 0 0, L_0x55555e937c10;  1 drivers
v0x55555e5d9ce0_0 .net "Cin", 0 0, L_0x55555e937d40;  1 drivers
v0x55555e5d9790_0 .net "Cout", 0 0, L_0x55555e937950;  1 drivers
v0x55555e5d9850_0 .net "Sum", 0 0, L_0x55555e937600;  1 drivers
v0x55555e59a640_0 .net *"_ivl_0", 0 0, L_0x55555e937590;  1 drivers
v0x55555e59a700_0 .net *"_ivl_4", 0 0, L_0x55555e9376c0;  1 drivers
v0x55555e5d7dc0_0 .net *"_ivl_6", 0 0, L_0x55555e9377d0;  1 drivers
v0x55555e5d7aa0_0 .net *"_ivl_8", 0 0, L_0x55555e937840;  1 drivers
S_0x55555e610450 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e6025d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e937f70 .functor XOR 1, L_0x55555e938490, L_0x55555e938650, C4<0>, C4<0>;
L_0x55555e937fe0 .functor XOR 1, L_0x55555e937f70, L_0x55555e938810, C4<0>, C4<0>;
L_0x55555e9380a0 .functor AND 1, L_0x55555e938490, L_0x55555e938650, C4<1>, C4<1>;
L_0x55555e9381b0 .functor XOR 1, L_0x55555e938490, L_0x55555e938650, C4<0>, C4<0>;
L_0x55555e938220 .functor AND 1, L_0x55555e938810, L_0x55555e9381b0, C4<1>, C4<1>;
L_0x55555e938330 .functor OR 1, L_0x55555e9380a0, L_0x55555e938220, C4<0>, C4<0>;
v0x55555e5d6200_0 .net "A", 0 0, L_0x55555e938490;  1 drivers
v0x55555e5d5e30_0 .net "B", 0 0, L_0x55555e938650;  1 drivers
v0x55555e5d5ed0_0 .net "Cin", 0 0, L_0x55555e938810;  1 drivers
v0x55555e5b83e0_0 .net "Cout", 0 0, L_0x55555e938330;  alias, 1 drivers
v0x55555e5b84a0_0 .net "Sum", 0 0, L_0x55555e937fe0;  1 drivers
v0x55555e5d44e0_0 .net *"_ivl_0", 0 0, L_0x55555e937f70;  1 drivers
v0x55555e5d45a0_0 .net *"_ivl_4", 0 0, L_0x55555e9380a0;  1 drivers
v0x55555e5d41c0_0 .net *"_ivl_6", 0 0, L_0x55555e9381b0;  1 drivers
v0x55555e5c64b0_0 .net *"_ivl_8", 0 0, L_0x55555e938220;  1 drivers
S_0x55555e5da990 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x55555e6543d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e5a6a70_0 .net "A", 3 0, L_0x55555e93af70;  1 drivers
v0x55555e5a6750_0 .net "B", 3 0, L_0x55555e93b0b0;  1 drivers
v0x55555e5a08e0_0 .net "Cin", 0 0, L_0x55555e93b150;  1 drivers
v0x55555e5a4ca0_0 .net "Cout", 0 0, L_0x55555e93a850;  1 drivers
v0x55555e5a4d70_0 .net "Sum", 3 0, L_0x55555e93aed0;  1 drivers
v0x55555e5a48b0_0 .net "carry", 2 0, L_0x55555e93a350;  1 drivers
L_0x55555e9390e0 .part L_0x55555e93af70, 0, 1;
L_0x55555e939210 .part L_0x55555e93b0b0, 0, 1;
L_0x55555e9397b0 .part L_0x55555e93af70, 1, 1;
L_0x55555e9398e0 .part L_0x55555e93b0b0, 1, 1;
L_0x55555e939a10 .part L_0x55555e93a350, 0, 1;
L_0x55555e939fc0 .part L_0x55555e93af70, 2, 1;
L_0x55555e93a130 .part L_0x55555e93b0b0, 2, 1;
L_0x55555e93a260 .part L_0x55555e93a350, 1, 1;
L_0x55555e93a350 .concat8 [ 1 1 1 0], L_0x55555e938f90, L_0x55555e939660, L_0x55555e939e70;
L_0x55555e93a9b0 .part L_0x55555e93af70, 3, 1;
L_0x55555e93ab70 .part L_0x55555e93b0b0, 3, 1;
L_0x55555e93ad30 .part L_0x55555e93a350, 2, 1;
L_0x55555e93aed0 .concat8 [ 1 1 1 1], L_0x55555e938d30, L_0x55555e9393b0, L_0x55555e939b20, L_0x55555e93a500;
S_0x55555e5db930 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e5da990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e938cc0 .functor XOR 1, L_0x55555e9390e0, L_0x55555e939210, C4<0>, C4<0>;
L_0x55555e938d30 .functor XOR 1, L_0x55555e938cc0, L_0x55555e93b150, C4<0>, C4<0>;
L_0x55555e938da0 .functor AND 1, L_0x55555e9390e0, L_0x55555e939210, C4<1>, C4<1>;
L_0x55555e938e60 .functor XOR 1, L_0x55555e9390e0, L_0x55555e939210, C4<0>, C4<0>;
L_0x55555e938ed0 .functor AND 1, L_0x55555e93b150, L_0x55555e938e60, C4<1>, C4<1>;
L_0x55555e938f90 .functor OR 1, L_0x55555e938da0, L_0x55555e938ed0, C4<0>, C4<0>;
v0x55555e5ca990_0 .net "A", 0 0, L_0x55555e9390e0;  1 drivers
v0x55555e5ca4f0_0 .net "B", 0 0, L_0x55555e939210;  1 drivers
v0x55555e5ca590_0 .net "Cin", 0 0, L_0x55555e93b150;  alias, 1 drivers
v0x55555e5c86a0_0 .net "Cout", 0 0, L_0x55555e938f90;  1 drivers
v0x55555e5c8760_0 .net "Sum", 0 0, L_0x55555e938d30;  1 drivers
v0x55555e5c4810_0 .net *"_ivl_0", 0 0, L_0x55555e938cc0;  1 drivers
v0x55555e5c48d0_0 .net *"_ivl_4", 0 0, L_0x55555e938da0;  1 drivers
v0x55555e5c44f0_0 .net *"_ivl_6", 0 0, L_0x55555e938e60;  1 drivers
v0x55555e5be680_0 .net *"_ivl_8", 0 0, L_0x55555e938ed0;  1 drivers
S_0x55555e5dc190 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e5da990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e939340 .functor XOR 1, L_0x55555e9397b0, L_0x55555e9398e0, C4<0>, C4<0>;
L_0x55555e9393b0 .functor XOR 1, L_0x55555e939340, L_0x55555e939a10, C4<0>, C4<0>;
L_0x55555e939420 .functor AND 1, L_0x55555e9397b0, L_0x55555e9398e0, C4<1>, C4<1>;
L_0x55555e9394e0 .functor XOR 1, L_0x55555e9397b0, L_0x55555e9398e0, C4<0>, C4<0>;
L_0x55555e939550 .functor AND 1, L_0x55555e939a10, L_0x55555e9394e0, C4<1>, C4<1>;
L_0x55555e939660 .functor OR 1, L_0x55555e939420, L_0x55555e939550, C4<0>, C4<0>;
v0x55555e5c2af0_0 .net "A", 0 0, L_0x55555e9397b0;  1 drivers
v0x55555e5c2650_0 .net "B", 0 0, L_0x55555e9398e0;  1 drivers
v0x55555e5c2710_0 .net "Cin", 0 0, L_0x55555e939a10;  1 drivers
v0x55555e5c0800_0 .net "Cout", 0 0, L_0x55555e939660;  1 drivers
v0x55555e5c08c0_0 .net "Sum", 0 0, L_0x55555e9393b0;  1 drivers
v0x55555e5bc880_0 .net *"_ivl_0", 0 0, L_0x55555e939340;  1 drivers
v0x55555e5bc940_0 .net *"_ivl_4", 0 0, L_0x55555e939420;  1 drivers
v0x55555e5bc490_0 .net *"_ivl_6", 0 0, L_0x55555e9394e0;  1 drivers
v0x55555e5ba640_0 .net *"_ivl_8", 0 0, L_0x55555e939550;  1 drivers
S_0x55555e5da2a0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e5da990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e939ab0 .functor XOR 1, L_0x55555e939fc0, L_0x55555e93a130, C4<0>, C4<0>;
L_0x55555e939b20 .functor XOR 1, L_0x55555e939ab0, L_0x55555e93a260, C4<0>, C4<0>;
L_0x55555e939be0 .functor AND 1, L_0x55555e939fc0, L_0x55555e93a130, C4<1>, C4<1>;
L_0x55555e939cf0 .functor XOR 1, L_0x55555e939fc0, L_0x55555e93a130, C4<0>, C4<0>;
L_0x55555e939d60 .functor AND 1, L_0x55555e93a260, L_0x55555e939cf0, C4<1>, C4<1>;
L_0x55555e939e70 .functor OR 1, L_0x55555e939be0, L_0x55555e939d60, C4<0>, C4<0>;
v0x55555e5b67f0_0 .net "A", 0 0, L_0x55555e939fc0;  1 drivers
v0x55555e5b6420_0 .net "B", 0 0, L_0x55555e93a130;  1 drivers
v0x55555e5b64e0_0 .net "Cin", 0 0, L_0x55555e93a260;  1 drivers
v0x55555e5a8710_0 .net "Cout", 0 0, L_0x55555e939e70;  1 drivers
v0x55555e5a87d0_0 .net "Sum", 0 0, L_0x55555e939b20;  1 drivers
v0x55555e5b4ad0_0 .net *"_ivl_0", 0 0, L_0x55555e939ab0;  1 drivers
v0x55555e5b4b90_0 .net *"_ivl_4", 0 0, L_0x55555e939be0;  1 drivers
v0x55555e5b47b0_0 .net *"_ivl_6", 0 0, L_0x55555e939cf0;  1 drivers
v0x55555e5ae940_0 .net *"_ivl_8", 0 0, L_0x55555e939d60;  1 drivers
S_0x55555e5dc9f0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e5da990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e93a490 .functor XOR 1, L_0x55555e93a9b0, L_0x55555e93ab70, C4<0>, C4<0>;
L_0x55555e93a500 .functor XOR 1, L_0x55555e93a490, L_0x55555e93ad30, C4<0>, C4<0>;
L_0x55555e93a5c0 .functor AND 1, L_0x55555e93a9b0, L_0x55555e93ab70, C4<1>, C4<1>;
L_0x55555e93a6d0 .functor XOR 1, L_0x55555e93a9b0, L_0x55555e93ab70, C4<0>, C4<0>;
L_0x55555e93a740 .functor AND 1, L_0x55555e93ad30, L_0x55555e93a6d0, C4<1>, C4<1>;
L_0x55555e93a850 .functor OR 1, L_0x55555e93a5c0, L_0x55555e93a740, C4<0>, C4<0>;
v0x55555e5b2db0_0 .net "A", 0 0, L_0x55555e93a9b0;  1 drivers
v0x55555e5b2910_0 .net "B", 0 0, L_0x55555e93ab70;  1 drivers
v0x55555e5b29b0_0 .net "Cin", 0 0, L_0x55555e93ad30;  1 drivers
v0x55555e5b0ac0_0 .net "Cout", 0 0, L_0x55555e93a850;  alias, 1 drivers
v0x55555e5b0b80_0 .net "Sum", 0 0, L_0x55555e93a500;  1 drivers
v0x55555e5acb40_0 .net *"_ivl_0", 0 0, L_0x55555e93a490;  1 drivers
v0x55555e5acc00_0 .net *"_ivl_4", 0 0, L_0x55555e93a5c0;  1 drivers
v0x55555e5ac750_0 .net *"_ivl_6", 0 0, L_0x55555e93a6d0;  1 drivers
v0x55555e5aa900_0 .net *"_ivl_8", 0 0, L_0x55555e93a740;  1 drivers
S_0x55555e5dd250 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x55555e6543d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e57f0d0_0 .net "A", 3 0, L_0x55555e93d550;  1 drivers
v0x55555e57ece0_0 .net "B", 3 0, L_0x55555e93d6b0;  1 drivers
v0x55555e57ce90_0 .net "Cin", 0 0, L_0x55555e93d750;  1 drivers
v0x55555e578f90_0 .net "Cout", 0 0, L_0x55555e93ce80;  alias, 1 drivers
v0x55555e579060_0 .net "Sum", 3 0, L_0x55555e93d4b0;  1 drivers
v0x55555e578c70_0 .net "carry", 2 0, L_0x55555e93c980;  1 drivers
L_0x55555e93b710 .part L_0x55555e93d550, 0, 1;
L_0x55555e93b840 .part L_0x55555e93d6b0, 0, 1;
L_0x55555e93bde0 .part L_0x55555e93d550, 1, 1;
L_0x55555e93bf10 .part L_0x55555e93d6b0, 1, 1;
L_0x55555e93c040 .part L_0x55555e93c980, 0, 1;
L_0x55555e93c5f0 .part L_0x55555e93d550, 2, 1;
L_0x55555e93c760 .part L_0x55555e93d6b0, 2, 1;
L_0x55555e93c890 .part L_0x55555e93c980, 1, 1;
L_0x55555e93c980 .concat8 [ 1 1 1 0], L_0x55555e93b5c0, L_0x55555e93bc90, L_0x55555e93c4a0;
L_0x55555e93cf90 .part L_0x55555e93d550, 3, 1;
L_0x55555e93d150 .part L_0x55555e93d6b0, 3, 1;
L_0x55555e93d310 .part L_0x55555e93c980, 2, 1;
L_0x55555e93d4b0 .concat8 [ 1 1 1 1], L_0x55555e93b310, L_0x55555e93b9e0, L_0x55555e93c150, L_0x55555e93cb30;
S_0x55555e5ddab0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e5dd250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e93b2a0 .functor XOR 1, L_0x55555e93b710, L_0x55555e93b840, C4<0>, C4<0>;
L_0x55555e93b310 .functor XOR 1, L_0x55555e93b2a0, L_0x55555e93d750, C4<0>, C4<0>;
L_0x55555e93b380 .functor AND 1, L_0x55555e93b710, L_0x55555e93b840, C4<1>, C4<1>;
L_0x55555e93b490 .functor XOR 1, L_0x55555e93b710, L_0x55555e93b840, C4<0>, C4<0>;
L_0x55555e93b500 .functor AND 1, L_0x55555e93d750, L_0x55555e93b490, C4<1>, C4<1>;
L_0x55555e93b5c0 .functor OR 1, L_0x55555e93b380, L_0x55555e93b500, C4<0>, C4<0>;
v0x55555e59eb90_0 .net "A", 0 0, L_0x55555e93b710;  1 drivers
v0x55555e59e6f0_0 .net "B", 0 0, L_0x55555e93b840;  1 drivers
v0x55555e59e790_0 .net "Cin", 0 0, L_0x55555e93d750;  alias, 1 drivers
v0x55555e59c8a0_0 .net "Cout", 0 0, L_0x55555e93b5c0;  1 drivers
v0x55555e59c960_0 .net "Sum", 0 0, L_0x55555e93b310;  1 drivers
v0x55555e5989a0_0 .net *"_ivl_0", 0 0, L_0x55555e93b2a0;  1 drivers
v0x55555e598a60_0 .net *"_ivl_4", 0 0, L_0x55555e93b380;  1 drivers
v0x55555e598680_0 .net *"_ivl_6", 0 0, L_0x55555e93b490;  1 drivers
v0x55555e57ac30_0 .net *"_ivl_8", 0 0, L_0x55555e93b500;  1 drivers
S_0x55555e5de310 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e5dd250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e93b970 .functor XOR 1, L_0x55555e93bde0, L_0x55555e93bf10, C4<0>, C4<0>;
L_0x55555e93b9e0 .functor XOR 1, L_0x55555e93b970, L_0x55555e93c040, C4<0>, C4<0>;
L_0x55555e93ba50 .functor AND 1, L_0x55555e93bde0, L_0x55555e93bf10, C4<1>, C4<1>;
L_0x55555e93bb10 .functor XOR 1, L_0x55555e93bde0, L_0x55555e93bf10, C4<0>, C4<0>;
L_0x55555e93bb80 .functor AND 1, L_0x55555e93c040, L_0x55555e93bb10, C4<1>, C4<1>;
L_0x55555e93bc90 .functor OR 1, L_0x55555e93ba50, L_0x55555e93bb80, C4<0>, C4<0>;
v0x55555e596de0_0 .net "A", 0 0, L_0x55555e93bde0;  1 drivers
v0x55555e596a10_0 .net "B", 0 0, L_0x55555e93bf10;  1 drivers
v0x55555e596ad0_0 .net "Cin", 0 0, L_0x55555e93c040;  1 drivers
v0x55555e588d00_0 .net "Cout", 0 0, L_0x55555e93bc90;  1 drivers
v0x55555e588dc0_0 .net "Sum", 0 0, L_0x55555e93b9e0;  1 drivers
v0x55555e5950c0_0 .net *"_ivl_0", 0 0, L_0x55555e93b970;  1 drivers
v0x55555e595180_0 .net *"_ivl_4", 0 0, L_0x55555e93ba50;  1 drivers
v0x55555e594da0_0 .net *"_ivl_6", 0 0, L_0x55555e93bb10;  1 drivers
v0x55555e58ef30_0 .net *"_ivl_8", 0 0, L_0x55555e93bb80;  1 drivers
S_0x55555e5db160 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e5dd250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e93c0e0 .functor XOR 1, L_0x55555e93c5f0, L_0x55555e93c760, C4<0>, C4<0>;
L_0x55555e93c150 .functor XOR 1, L_0x55555e93c0e0, L_0x55555e93c890, C4<0>, C4<0>;
L_0x55555e93c210 .functor AND 1, L_0x55555e93c5f0, L_0x55555e93c760, C4<1>, C4<1>;
L_0x55555e93c320 .functor XOR 1, L_0x55555e93c5f0, L_0x55555e93c760, C4<0>, C4<0>;
L_0x55555e93c390 .functor AND 1, L_0x55555e93c890, L_0x55555e93c320, C4<1>, C4<1>;
L_0x55555e93c4a0 .functor OR 1, L_0x55555e93c210, L_0x55555e93c390, C4<0>, C4<0>;
v0x55555e5933a0_0 .net "A", 0 0, L_0x55555e93c5f0;  1 drivers
v0x55555e592f00_0 .net "B", 0 0, L_0x55555e93c760;  1 drivers
v0x55555e592fc0_0 .net "Cin", 0 0, L_0x55555e93c890;  1 drivers
v0x55555e5910b0_0 .net "Cout", 0 0, L_0x55555e93c4a0;  1 drivers
v0x55555e591170_0 .net "Sum", 0 0, L_0x55555e93c150;  1 drivers
v0x55555e58d130_0 .net *"_ivl_0", 0 0, L_0x55555e93c0e0;  1 drivers
v0x55555e58d1f0_0 .net *"_ivl_4", 0 0, L_0x55555e93c210;  1 drivers
v0x55555e58cd40_0 .net *"_ivl_6", 0 0, L_0x55555e93c320;  1 drivers
v0x55555e58aef0_0 .net *"_ivl_8", 0 0, L_0x55555e93c390;  1 drivers
S_0x55555e70d9c0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e5dd250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e93cac0 .functor XOR 1, L_0x55555e93cf90, L_0x55555e93d150, C4<0>, C4<0>;
L_0x55555e93cb30 .functor XOR 1, L_0x55555e93cac0, L_0x55555e93d310, C4<0>, C4<0>;
L_0x55555e93cbf0 .functor AND 1, L_0x55555e93cf90, L_0x55555e93d150, C4<1>, C4<1>;
L_0x55555e93cd00 .functor XOR 1, L_0x55555e93cf90, L_0x55555e93d150, C4<0>, C4<0>;
L_0x55555e93cd70 .functor AND 1, L_0x55555e93d310, L_0x55555e93cd00, C4<1>, C4<1>;
L_0x55555e93ce80 .functor OR 1, L_0x55555e93cbf0, L_0x55555e93cd70, C4<0>, C4<0>;
v0x55555e587110_0 .net "A", 0 0, L_0x55555e93cf90;  1 drivers
v0x55555e586d40_0 .net "B", 0 0, L_0x55555e93d150;  1 drivers
v0x55555e586de0_0 .net "Cin", 0 0, L_0x55555e93d310;  1 drivers
v0x55555e580ed0_0 .net "Cout", 0 0, L_0x55555e93ce80;  alias, 1 drivers
v0x55555e580f90_0 .net "Sum", 0 0, L_0x55555e93cb30;  1 drivers
v0x55555e585290_0 .net *"_ivl_0", 0 0, L_0x55555e93cac0;  1 drivers
v0x55555e585350_0 .net *"_ivl_4", 0 0, L_0x55555e93cbf0;  1 drivers
v0x55555e584ea0_0 .net *"_ivl_6", 0 0, L_0x55555e93cd00;  1 drivers
v0x55555e583050_0 .net *"_ivl_8", 0 0, L_0x55555e93cd70;  1 drivers
S_0x55555e713a30 .scope module, "sll_inst" "SLL" 22 56, 22 86 0, S_0x55555e4ddf50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "tmp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "Sll_out";
L_0x55555e9780c0 .functor BUFZ 32, L_0x55555e978990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e575160_0 .net "A", 31 0, v0x55555e44bea0_0;  alias, 1 drivers
v0x55555e573310_0 .net "Sll_out", 31 0, L_0x55555e9780c0;  alias, 1 drivers
v0x55555e5733d0_0 .net *"_ivl_1", 0 0, L_0x55555e977530;  1 drivers
v0x55555e56f390_0 .net *"_ivl_11", 0 0, L_0x55555e9778f0;  1 drivers
v0x55555e56f450_0 .net *"_ivl_13", 29 0, L_0x55555e9779e0;  1 drivers
L_0x7f39432054a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555e56efa0_0 .net/2u *"_ivl_14", 1 0, L_0x7f39432054a0;  1 drivers
v0x55555e56d150_0 .net *"_ivl_16", 31 0, L_0x55555e977ad0;  1 drivers
v0x55555e5692c0_0 .net *"_ivl_21", 0 0, L_0x55555e977da0;  1 drivers
v0x55555e568fa0_0 .net *"_ivl_23", 27 0, L_0x55555e977e40;  1 drivers
L_0x7f39432054e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55555e563130_0 .net/2u *"_ivl_24", 3 0, L_0x7f39432054e8;  1 drivers
v0x55555e5674f0_0 .net *"_ivl_26", 31 0, L_0x55555e977f30;  1 drivers
v0x55555e567100_0 .net *"_ivl_3", 30 0, L_0x55555e9775d0;  1 drivers
v0x55555e5652b0_0 .net *"_ivl_31", 0 0, L_0x55555e9781d0;  1 drivers
v0x55555e561330_0 .net *"_ivl_33", 23 0, L_0x55555e978270;  1 drivers
L_0x7f3943205530 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55555e560f40_0 .net/2u *"_ivl_34", 7 0, L_0x7f3943205530;  1 drivers
v0x55555e55f0f0_0 .net *"_ivl_36", 31 0, L_0x55555e978310;  1 drivers
L_0x7f3943205458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e7f4000_0 .net/2u *"_ivl_4", 0 0, L_0x7f3943205458;  1 drivers
v0x55555e7f40a0_0 .net *"_ivl_41", 0 0, L_0x55555e978620;  1 drivers
v0x55555e7e4280_0 .net *"_ivl_43", 15 0, L_0x55555e9786c0;  1 drivers
L_0x7f3943205578 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e6e06c0_0 .net/2u *"_ivl_44", 15 0, L_0x7f3943205578;  1 drivers
v0x55555e724a70_0 .net *"_ivl_46", 31 0, L_0x55555e978850;  1 drivers
v0x55555e724810_0 .net *"_ivl_6", 31 0, L_0x55555e977670;  1 drivers
v0x55555e724640_0 .net "temp_0", 31 0, L_0x55555e9777b0;  1 drivers
v0x55555e719f30_0 .net "temp_1", 31 0, L_0x55555e977c10;  1 drivers
v0x55555e719a30_0 .net "temp_2", 31 0, L_0x55555e978020;  1 drivers
v0x55555e7197d0_0 .net "temp_3", 31 0, L_0x55555e978450;  1 drivers
v0x55555e6d59f0_0 .net "temp_4", 31 0, L_0x55555e978990;  1 drivers
v0x55555e719600_0 .net "tmp", 4 0, L_0x55555e9787b0;  1 drivers
L_0x55555e977530 .part L_0x55555e9787b0, 0, 1;
L_0x55555e9775d0 .part v0x55555e44bea0_0, 0, 31;
L_0x55555e977670 .concat [ 1 31 0 0], L_0x7f3943205458, L_0x55555e9775d0;
L_0x55555e9777b0 .functor MUXZ 32, v0x55555e44bea0_0, L_0x55555e977670, L_0x55555e977530, C4<>;
L_0x55555e9778f0 .part L_0x55555e9787b0, 1, 1;
L_0x55555e9779e0 .part L_0x55555e9777b0, 0, 30;
L_0x55555e977ad0 .concat [ 2 30 0 0], L_0x7f39432054a0, L_0x55555e9779e0;
L_0x55555e977c10 .functor MUXZ 32, L_0x55555e9777b0, L_0x55555e977ad0, L_0x55555e9778f0, C4<>;
L_0x55555e977da0 .part L_0x55555e9787b0, 2, 1;
L_0x55555e977e40 .part L_0x55555e977c10, 0, 28;
L_0x55555e977f30 .concat [ 4 28 0 0], L_0x7f39432054e8, L_0x55555e977e40;
L_0x55555e978020 .functor MUXZ 32, L_0x55555e977c10, L_0x55555e977f30, L_0x55555e977da0, C4<>;
L_0x55555e9781d0 .part L_0x55555e9787b0, 3, 1;
L_0x55555e978270 .part L_0x55555e978020, 0, 24;
L_0x55555e978310 .concat [ 8 24 0 0], L_0x7f3943205530, L_0x55555e978270;
L_0x55555e978450 .functor MUXZ 32, L_0x55555e978020, L_0x55555e978310, L_0x55555e9781d0, C4<>;
L_0x55555e978620 .part L_0x55555e9787b0, 4, 1;
L_0x55555e9786c0 .part L_0x55555e978450, 0, 16;
L_0x55555e978850 .concat [ 16 16 0 0], L_0x7f3943205578, L_0x55555e9786c0;
L_0x55555e978990 .functor MUXZ 32, L_0x55555e978450, L_0x55555e978850, L_0x55555e978620, C4<>;
S_0x55555e7165f0 .scope module, "slt_fa" "FA_32bit" 22 42, 23 47 0, S_0x55555e4ddf50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e749770_0 .net "A", 31 0, v0x55555e44bea0_0;  alias, 1 drivers
v0x55555e751390_0 .net "B", 31 0, L_0x55555e963d20;  1 drivers
L_0x7f39432053c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555e750bf0_0 .net "Cin", 0 0, L_0x7f39432053c8;  1 drivers
v0x55555e749110_0 .net "Cout", 0 0, L_0x55555e962bd0;  alias, 1 drivers
v0x55555e74e980_0 .net "Sum", 31 0, L_0x55555e963790;  alias, 1 drivers
v0x55555e74e190_0 .net "carry", 6 0, L_0x55555e960d60;  1 drivers
L_0x55555e952c50 .part v0x55555e44bea0_0, 0, 4;
L_0x55555e952cf0 .part L_0x55555e963d20, 0, 4;
L_0x55555e955090 .part v0x55555e44bea0_0, 4, 4;
L_0x55555e955130 .part L_0x55555e963d20, 4, 4;
L_0x55555e9551d0 .part L_0x55555e960d60, 0, 1;
L_0x55555e957600 .part v0x55555e44bea0_0, 8, 4;
L_0x55555e9576e0 .part L_0x55555e963d20, 8, 4;
L_0x55555e957780 .part L_0x55555e960d60, 1, 1;
L_0x55555e959bc0 .part v0x55555e44bea0_0, 12, 4;
L_0x55555e959c60 .part L_0x55555e963d20, 12, 4;
L_0x55555e959d90 .part L_0x55555e960d60, 2, 1;
L_0x55555e95c130 .part v0x55555e44bea0_0, 16, 4;
L_0x55555e95c240 .part L_0x55555e963d20, 16, 4;
L_0x55555e95c2e0 .part L_0x55555e960d60, 3, 1;
L_0x55555e95e710 .part v0x55555e44bea0_0, 20, 4;
L_0x55555e95e7b0 .part L_0x55555e963d20, 20, 4;
L_0x55555e95e8e0 .part L_0x55555e960d60, 4, 1;
L_0x55555e960cc0 .part v0x55555e44bea0_0, 24, 4;
L_0x55555e960e00 .part L_0x55555e963d20, 24, 4;
L_0x55555e960ea0 .part L_0x55555e960d60, 5, 1;
LS_0x55555e960d60_0_0 .concat8 [ 1 1 1 1], L_0x55555e952530, L_0x55555e954970, L_0x55555e956ee0, L_0x55555e9594a0;
LS_0x55555e960d60_0_4 .concat8 [ 1 1 1 0], L_0x55555e95b9b0, L_0x55555e95dff0, L_0x55555e9605a0;
L_0x55555e960d60 .concat8 [ 4 3 0 0], LS_0x55555e960d60_0_0, LS_0x55555e960d60_0_4;
L_0x55555e9632e0 .part v0x55555e44bea0_0, 28, 4;
L_0x55555e960f40 .part L_0x55555e963d20, 28, 4;
L_0x55555e963960 .part L_0x55555e960d60, 6, 1;
LS_0x55555e963790_0_0 .concat8 [ 4 4 4 4], L_0x55555e952bb0, L_0x55555e954ff0, L_0x55555e957560, L_0x55555e959b20;
LS_0x55555e963790_0_4 .concat8 [ 4 4 4 4], L_0x55555e95c090, L_0x55555e95e670, L_0x55555e960c20, L_0x55555e963240;
L_0x55555e963790 .concat8 [ 16 16 0 0], LS_0x55555e963790_0_0, LS_0x55555e963790_0_4;
S_0x55555e719000 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x55555e7165f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e720be0_0 .net "A", 3 0, L_0x55555e952c50;  1 drivers
v0x55555e71e810_0 .net "B", 3 0, L_0x55555e952cf0;  1 drivers
v0x55555e712fe0_0 .net "Cin", 0 0, L_0x7f39432053c8;  alias, 1 drivers
v0x55555e711180_0 .net "Cout", 0 0, L_0x55555e952530;  1 drivers
v0x55555e711250_0 .net "Sum", 3 0, L_0x55555e952bb0;  1 drivers
v0x55555e718da0_0 .net "carry", 2 0, L_0x55555e952030;  1 drivers
L_0x55555e950e40 .part L_0x55555e952c50, 0, 1;
L_0x55555e950f70 .part L_0x55555e952cf0, 0, 1;
L_0x55555e9514d0 .part L_0x55555e952c50, 1, 1;
L_0x55555e951600 .part L_0x55555e952cf0, 1, 1;
L_0x55555e951730 .part L_0x55555e952030, 0, 1;
L_0x55555e951ca0 .part L_0x55555e952c50, 2, 1;
L_0x55555e951e10 .part L_0x55555e952cf0, 2, 1;
L_0x55555e951f40 .part L_0x55555e952030, 1, 1;
L_0x55555e952030 .concat8 [ 1 1 1 0], L_0x55555e950d30, L_0x55555e9513c0, L_0x55555e951b90;
L_0x55555e952690 .part L_0x55555e952c50, 3, 1;
L_0x55555e952850 .part L_0x55555e952cf0, 3, 1;
L_0x55555e952a10 .part L_0x55555e952030, 2, 1;
L_0x55555e952bb0 .concat8 [ 1 1 1 1], L_0x55555e950a80, L_0x55555e951110, L_0x55555e951840, L_0x55555e9521e0;
S_0x55555e71ea70 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e719000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e950a10 .functor XOR 1, L_0x55555e950e40, L_0x55555e950f70, C4<0>, C4<0>;
L_0x55555e950a80 .functor XOR 1, L_0x55555e950a10, L_0x7f39432053c8, C4<0>, C4<0>;
L_0x55555e950b40 .functor AND 1, L_0x55555e950e40, L_0x55555e950f70, C4<1>, C4<1>;
L_0x55555e950c50 .functor XOR 1, L_0x55555e950e40, L_0x55555e950f70, C4<0>, C4<0>;
L_0x55555e950cc0 .functor AND 1, L_0x7f39432053c8, L_0x55555e950c50, C4<1>, C4<1>;
L_0x55555e950d30 .functor OR 1, L_0x55555e950b40, L_0x55555e950cc0, C4<0>, C4<0>;
v0x55555e70e240_0 .net "A", 0 0, L_0x55555e950e40;  1 drivers
v0x55555e70dfc0_0 .net "B", 0 0, L_0x55555e950f70;  1 drivers
v0x55555e70e060_0 .net "Cin", 0 0, L_0x7f39432053c8;  alias, 1 drivers
v0x55555e7032b0_0 .net "Cout", 0 0, L_0x55555e950d30;  1 drivers
v0x55555e703370_0 .net "Sum", 0 0, L_0x55555e950a80;  1 drivers
v0x55555e702db0_0 .net *"_ivl_0", 0 0, L_0x55555e950a10;  1 drivers
v0x55555e702e70_0 .net *"_ivl_4", 0 0, L_0x55555e950b40;  1 drivers
v0x55555e702b50_0 .net *"_ivl_6", 0 0, L_0x55555e950c50;  1 drivers
v0x55555e702980_0 .net *"_ivl_8", 0 0, L_0x55555e950cc0;  1 drivers
S_0x55555e721630 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e719000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9510a0 .functor XOR 1, L_0x55555e9514d0, L_0x55555e951600, C4<0>, C4<0>;
L_0x55555e951110 .functor XOR 1, L_0x55555e9510a0, L_0x55555e951730, C4<0>, C4<0>;
L_0x55555e951180 .functor AND 1, L_0x55555e9514d0, L_0x55555e951600, C4<1>, C4<1>;
L_0x55555e951240 .functor XOR 1, L_0x55555e9514d0, L_0x55555e951600, C4<0>, C4<0>;
L_0x55555e9512b0 .functor AND 1, L_0x55555e951730, L_0x55555e951240, C4<1>, C4<1>;
L_0x55555e9513c0 .functor OR 1, L_0x55555e951180, L_0x55555e9512b0, C4<0>, C4<0>;
v0x55555e6f7d20_0 .net "A", 0 0, L_0x55555e9514d0;  1 drivers
v0x55555e6f7770_0 .net "B", 0 0, L_0x55555e951600;  1 drivers
v0x55555e6f7830_0 .net "Cin", 0 0, L_0x55555e951730;  1 drivers
v0x55555e6f7510_0 .net "Cout", 0 0, L_0x55555e9513c0;  1 drivers
v0x55555e6f75d0_0 .net "Sum", 0 0, L_0x55555e951110;  1 drivers
v0x55555e6d5530_0 .net *"_ivl_0", 0 0, L_0x55555e9510a0;  1 drivers
v0x55555e6d55f0_0 .net *"_ivl_4", 0 0, L_0x55555e951180;  1 drivers
v0x55555e6f7340_0 .net *"_ivl_6", 0 0, L_0x55555e951240;  1 drivers
v0x55555e6ec630_0 .net *"_ivl_8", 0 0, L_0x55555e9512b0;  1 drivers
S_0x55555e724040 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e719000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9517d0 .functor XOR 1, L_0x55555e951ca0, L_0x55555e951e10, C4<0>, C4<0>;
L_0x55555e951840 .functor XOR 1, L_0x55555e9517d0, L_0x55555e951f40, C4<0>, C4<0>;
L_0x55555e951900 .functor AND 1, L_0x55555e951ca0, L_0x55555e951e10, C4<1>, C4<1>;
L_0x55555e951a10 .functor XOR 1, L_0x55555e951ca0, L_0x55555e951e10, C4<0>, C4<0>;
L_0x55555e951a80 .functor AND 1, L_0x55555e951f40, L_0x55555e951a10, C4<1>, C4<1>;
L_0x55555e951b90 .functor OR 1, L_0x55555e951900, L_0x55555e951a80, C4<0>, C4<0>;
v0x55555e6ec1e0_0 .net "A", 0 0, L_0x55555e951ca0;  1 drivers
v0x55555e6ebed0_0 .net "B", 0 0, L_0x55555e951e10;  1 drivers
v0x55555e6ebf90_0 .net "Cin", 0 0, L_0x55555e951f40;  1 drivers
v0x55555e6ebd00_0 .net "Cout", 0 0, L_0x55555e951b90;  1 drivers
v0x55555e6ebdc0_0 .net "Sum", 0 0, L_0x55555e951840;  1 drivers
v0x55555e6e0ff0_0 .net *"_ivl_0", 0 0, L_0x55555e9517d0;  1 drivers
v0x55555e6e10b0_0 .net *"_ivl_4", 0 0, L_0x55555e951900;  1 drivers
v0x55555e6e0af0_0 .net *"_ivl_6", 0 0, L_0x55555e951a10;  1 drivers
v0x55555e6e0890_0 .net *"_ivl_8", 0 0, L_0x55555e951a80;  1 drivers
S_0x55555e70afb0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e719000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e952170 .functor XOR 1, L_0x55555e952690, L_0x55555e952850, C4<0>, C4<0>;
L_0x55555e9521e0 .functor XOR 1, L_0x55555e952170, L_0x55555e952a10, C4<0>, C4<0>;
L_0x55555e9522a0 .functor AND 1, L_0x55555e952690, L_0x55555e952850, C4<1>, C4<1>;
L_0x55555e9523b0 .functor XOR 1, L_0x55555e952690, L_0x55555e952850, C4<0>, C4<0>;
L_0x55555e952420 .functor AND 1, L_0x55555e952a10, L_0x55555e9523b0, C4<1>, C4<1>;
L_0x55555e952530 .functor OR 1, L_0x55555e9522a0, L_0x55555e952420, C4<0>, C4<0>;
v0x55555e71e0d0_0 .net "A", 0 0, L_0x55555e952690;  1 drivers
v0x55555e71c2b0_0 .net "B", 0 0, L_0x55555e952850;  1 drivers
v0x55555e71c350_0 .net "Cin", 0 0, L_0x55555e952a10;  1 drivers
v0x55555e723de0_0 .net "Cout", 0 0, L_0x55555e952530;  alias, 1 drivers
v0x55555e723ea0_0 .net "Sum", 0 0, L_0x55555e9521e0;  1 drivers
v0x55555e723640_0 .net *"_ivl_0", 0 0, L_0x55555e952170;  1 drivers
v0x55555e723700_0 .net *"_ivl_4", 0 0, L_0x55555e9522a0;  1 drivers
v0x55555e71bca0_0 .net *"_ivl_6", 0 0, L_0x55555e9523b0;  1 drivers
v0x55555e7213d0_0 .net *"_ivl_8", 0 0, L_0x55555e952420;  1 drivers
S_0x55555e6f1770 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x55555e7165f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e6ee860_0 .net "A", 3 0, L_0x55555e955090;  1 drivers
v0x55555e6f40d0_0 .net "B", 3 0, L_0x55555e955130;  1 drivers
v0x55555e6f38e0_0 .net "Cin", 0 0, L_0x55555e9551d0;  1 drivers
v0x55555e6f1510_0 .net "Cout", 0 0, L_0x55555e954970;  1 drivers
v0x55555e6f15e0_0 .net "Sum", 3 0, L_0x55555e954ff0;  1 drivers
v0x55555e6e56e0_0 .net "carry", 2 0, L_0x55555e954470;  1 drivers
L_0x55555e953200 .part L_0x55555e955090, 0, 1;
L_0x55555e953330 .part L_0x55555e955130, 0, 1;
L_0x55555e9538d0 .part L_0x55555e955090, 1, 1;
L_0x55555e953a00 .part L_0x55555e955130, 1, 1;
L_0x55555e953b30 .part L_0x55555e954470, 0, 1;
L_0x55555e9540e0 .part L_0x55555e955090, 2, 1;
L_0x55555e954250 .part L_0x55555e955130, 2, 1;
L_0x55555e954380 .part L_0x55555e954470, 1, 1;
L_0x55555e954470 .concat8 [ 1 1 1 0], L_0x55555e9530b0, L_0x55555e953780, L_0x55555e953f90;
L_0x55555e954ad0 .part L_0x55555e955090, 3, 1;
L_0x55555e954c90 .part L_0x55555e955130, 3, 1;
L_0x55555e954e50 .part L_0x55555e954470, 2, 1;
L_0x55555e954ff0 .concat8 [ 1 1 1 1], L_0x55555e952e00, L_0x55555e9534d0, L_0x55555e953c40, L_0x55555e954620;
S_0x55555e6f4330 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e6f1770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e952d90 .functor XOR 1, L_0x55555e953200, L_0x55555e953330, C4<0>, C4<0>;
L_0x55555e952e00 .functor XOR 1, L_0x55555e952d90, L_0x55555e9551d0, C4<0>, C4<0>;
L_0x55555e952e70 .functor AND 1, L_0x55555e953200, L_0x55555e953330, C4<1>, C4<1>;
L_0x55555e952f80 .functor XOR 1, L_0x55555e953200, L_0x55555e953330, C4<0>, C4<0>;
L_0x55555e952ff0 .functor AND 1, L_0x55555e9551d0, L_0x55555e952f80, C4<1>, C4<1>;
L_0x55555e9530b0 .functor OR 1, L_0x55555e952e70, L_0x55555e952ff0, C4<0>, C4<0>;
v0x55555e710bd0_0 .net "A", 0 0, L_0x55555e953200;  1 drivers
v0x55555e716390_0 .net "B", 0 0, L_0x55555e953330;  1 drivers
v0x55555e716450_0 .net "Cin", 0 0, L_0x55555e9551d0;  alias, 1 drivers
v0x55555e715ba0_0 .net "Cout", 0 0, L_0x55555e9530b0;  1 drivers
v0x55555e715c60_0 .net "Sum", 0 0, L_0x55555e952e00;  1 drivers
v0x55555e7137d0_0 .net *"_ivl_0", 0 0, L_0x55555e952d90;  1 drivers
v0x55555e713890_0 .net *"_ivl_4", 0 0, L_0x55555e952e70;  1 drivers
v0x55555e7079a0_0 .net *"_ivl_6", 0 0, L_0x55555e952f80;  1 drivers
v0x55555e705b40_0 .net *"_ivl_8", 0 0, L_0x55555e952ff0;  1 drivers
S_0x55555e6f6d40 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e6f1770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e953460 .functor XOR 1, L_0x55555e9538d0, L_0x55555e953a00, C4<0>, C4<0>;
L_0x55555e9534d0 .functor XOR 1, L_0x55555e953460, L_0x55555e953b30, C4<0>, C4<0>;
L_0x55555e953540 .functor AND 1, L_0x55555e9538d0, L_0x55555e953a00, C4<1>, C4<1>;
L_0x55555e953600 .functor XOR 1, L_0x55555e9538d0, L_0x55555e953a00, C4<0>, C4<0>;
L_0x55555e953670 .functor AND 1, L_0x55555e953b30, L_0x55555e953600, C4<1>, C4<1>;
L_0x55555e953780 .functor OR 1, L_0x55555e953540, L_0x55555e953670, C4<0>, C4<0>;
v0x55555e70d810_0 .net "A", 0 0, L_0x55555e9538d0;  1 drivers
v0x55555e70cfc0_0 .net "B", 0 0, L_0x55555e953a00;  1 drivers
v0x55555e70d060_0 .net "Cin", 0 0, L_0x55555e953b30;  1 drivers
v0x55555e7054e0_0 .net "Cout", 0 0, L_0x55555e953780;  1 drivers
v0x55555e7055a0_0 .net "Sum", 0 0, L_0x55555e9534d0;  1 drivers
v0x55555e70ad50_0 .net *"_ivl_0", 0 0, L_0x55555e953460;  1 drivers
v0x55555e70ae10_0 .net *"_ivl_4", 0 0, L_0x55555e953540;  1 drivers
v0x55555e70a560_0 .net *"_ivl_6", 0 0, L_0x55555e953600;  1 drivers
v0x55555e708190_0 .net *"_ivl_8", 0 0, L_0x55555e953670;  1 drivers
S_0x55555e6fcdb0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e6f1770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e953bd0 .functor XOR 1, L_0x55555e9540e0, L_0x55555e954250, C4<0>, C4<0>;
L_0x55555e953c40 .functor XOR 1, L_0x55555e953bd0, L_0x55555e954380, C4<0>, C4<0>;
L_0x55555e953d00 .functor AND 1, L_0x55555e9540e0, L_0x55555e954250, C4<1>, C4<1>;
L_0x55555e953e10 .functor XOR 1, L_0x55555e9540e0, L_0x55555e954250, C4<0>, C4<0>;
L_0x55555e953e80 .functor AND 1, L_0x55555e954380, L_0x55555e953e10, C4<1>, C4<1>;
L_0x55555e953f90 .functor OR 1, L_0x55555e953d00, L_0x55555e953e80, C4<0>, C4<0>;
v0x55555e6fc410_0 .net "A", 0 0, L_0x55555e9540e0;  1 drivers
v0x55555e6fa500_0 .net "B", 0 0, L_0x55555e954250;  1 drivers
v0x55555e6fa5a0_0 .net "Cin", 0 0, L_0x55555e954380;  1 drivers
v0x55555e702120_0 .net "Cout", 0 0, L_0x55555e953f90;  1 drivers
v0x55555e7021e0_0 .net "Sum", 0 0, L_0x55555e953c40;  1 drivers
v0x55555e701980_0 .net *"_ivl_0", 0 0, L_0x55555e953bd0;  1 drivers
v0x55555e701a40_0 .net *"_ivl_4", 0 0, L_0x55555e953d00;  1 drivers
v0x55555e6f9ea0_0 .net *"_ivl_6", 0 0, L_0x55555e953e10;  1 drivers
v0x55555e6ff710_0 .net *"_ivl_8", 0 0, L_0x55555e953e80;  1 drivers
S_0x55555e6ff970 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e6f1770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9545b0 .functor XOR 1, L_0x55555e954ad0, L_0x55555e954c90, C4<0>, C4<0>;
L_0x55555e954620 .functor XOR 1, L_0x55555e9545b0, L_0x55555e954e50, C4<0>, C4<0>;
L_0x55555e9546e0 .functor AND 1, L_0x55555e954ad0, L_0x55555e954c90, C4<1>, C4<1>;
L_0x55555e9547f0 .functor XOR 1, L_0x55555e954ad0, L_0x55555e954c90, C4<0>, C4<0>;
L_0x55555e954860 .functor AND 1, L_0x55555e954e50, L_0x55555e9547f0, C4<1>, C4<1>;
L_0x55555e954970 .functor OR 1, L_0x55555e9546e0, L_0x55555e954860, C4<0>, C4<0>;
v0x55555e6fefd0_0 .net "A", 0 0, L_0x55555e954ad0;  1 drivers
v0x55555e6fcb50_0 .net "B", 0 0, L_0x55555e954c90;  1 drivers
v0x55555e6fcc10_0 .net "Cin", 0 0, L_0x55555e954e50;  1 drivers
v0x55555e6f0d20_0 .net "Cout", 0 0, L_0x55555e954970;  alias, 1 drivers
v0x55555e6f0de0_0 .net "Sum", 0 0, L_0x55555e954620;  1 drivers
v0x55555e6eeec0_0 .net *"_ivl_0", 0 0, L_0x55555e9545b0;  1 drivers
v0x55555e6eef80_0 .net *"_ivl_4", 0 0, L_0x55555e9546e0;  1 drivers
v0x55555e6f6ae0_0 .net *"_ivl_6", 0 0, L_0x55555e9547f0;  1 drivers
v0x55555e6f6340_0 .net *"_ivl_8", 0 0, L_0x55555e954860;  1 drivers
S_0x55555e702380 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x55555e7165f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e7db8e0_0 .net "A", 3 0, L_0x55555e957600;  1 drivers
v0x55555e7db680_0 .net "B", 3 0, L_0x55555e9576e0;  1 drivers
v0x55555e7db4b0_0 .net "Cin", 0 0, L_0x55555e957780;  1 drivers
v0x55555e7d0da0_0 .net "Cout", 0 0, L_0x55555e956ee0;  1 drivers
v0x55555e7d0e70_0 .net "Sum", 3 0, L_0x55555e957560;  1 drivers
v0x55555e7d08a0_0 .net "carry", 2 0, L_0x55555e9569e0;  1 drivers
L_0x55555e955770 .part L_0x55555e957600, 0, 1;
L_0x55555e9558a0 .part L_0x55555e9576e0, 0, 1;
L_0x55555e955e40 .part L_0x55555e957600, 1, 1;
L_0x55555e955f70 .part L_0x55555e9576e0, 1, 1;
L_0x55555e9560a0 .part L_0x55555e9569e0, 0, 1;
L_0x55555e956650 .part L_0x55555e957600, 2, 1;
L_0x55555e9567c0 .part L_0x55555e9576e0, 2, 1;
L_0x55555e9568f0 .part L_0x55555e9569e0, 1, 1;
L_0x55555e9569e0 .concat8 [ 1 1 1 0], L_0x55555e955620, L_0x55555e955cf0, L_0x55555e956500;
L_0x55555e957040 .part L_0x55555e957600, 3, 1;
L_0x55555e957200 .part L_0x55555e9576e0, 3, 1;
L_0x55555e9573c0 .part L_0x55555e9569e0, 2, 1;
L_0x55555e957560 .concat8 [ 1 1 1 1], L_0x55555e955370, L_0x55555e955a40, L_0x55555e9561b0, L_0x55555e956b90;
S_0x55555e7083f0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e702380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e955300 .functor XOR 1, L_0x55555e955770, L_0x55555e9558a0, C4<0>, C4<0>;
L_0x55555e955370 .functor XOR 1, L_0x55555e955300, L_0x55555e957780, C4<0>, C4<0>;
L_0x55555e9553e0 .functor AND 1, L_0x55555e955770, L_0x55555e9558a0, C4<1>, C4<1>;
L_0x55555e9554f0 .functor XOR 1, L_0x55555e955770, L_0x55555e9558a0, C4<0>, C4<0>;
L_0x55555e955560 .functor AND 1, L_0x55555e957780, L_0x55555e9554f0, C4<1>, C4<1>;
L_0x55555e955620 .functor OR 1, L_0x55555e9553e0, L_0x55555e955560, C4<0>, C4<0>;
v0x55555e6eb550_0 .net "A", 0 0, L_0x55555e955770;  1 drivers
v0x55555e6ead00_0 .net "B", 0 0, L_0x55555e9558a0;  1 drivers
v0x55555e6eada0_0 .net "Cin", 0 0, L_0x55555e957780;  alias, 1 drivers
v0x55555e6e3220_0 .net "Cout", 0 0, L_0x55555e955620;  1 drivers
v0x55555e6e32e0_0 .net "Sum", 0 0, L_0x55555e955370;  1 drivers
v0x55555e6e8a90_0 .net *"_ivl_0", 0 0, L_0x55555e955300;  1 drivers
v0x55555e6e8b50_0 .net *"_ivl_4", 0 0, L_0x55555e9553e0;  1 drivers
v0x55555e6e82a0_0 .net *"_ivl_6", 0 0, L_0x55555e9554f0;  1 drivers
v0x55555e6e5ed0_0 .net *"_ivl_8", 0 0, L_0x55555e955560;  1 drivers
S_0x55555e6eb700 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e702380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9559d0 .functor XOR 1, L_0x55555e955e40, L_0x55555e955f70, C4<0>, C4<0>;
L_0x55555e955a40 .functor XOR 1, L_0x55555e9559d0, L_0x55555e9560a0, C4<0>, C4<0>;
L_0x55555e955ab0 .functor AND 1, L_0x55555e955e40, L_0x55555e955f70, C4<1>, C4<1>;
L_0x55555e955b70 .functor XOR 1, L_0x55555e955e40, L_0x55555e955f70, C4<0>, C4<0>;
L_0x55555e955be0 .functor AND 1, L_0x55555e9560a0, L_0x55555e955b70, C4<1>, C4<1>;
L_0x55555e955cf0 .functor OR 1, L_0x55555e955ab0, L_0x55555e955be0, C4<0>, C4<0>;
v0x55555e6da150_0 .net "A", 0 0, L_0x55555e955e40;  1 drivers
v0x55555e6d8240_0 .net "B", 0 0, L_0x55555e955f70;  1 drivers
v0x55555e6d8300_0 .net "Cin", 0 0, L_0x55555e9560a0;  1 drivers
v0x55555e6dfe60_0 .net "Cout", 0 0, L_0x55555e955cf0;  1 drivers
v0x55555e6dff20_0 .net "Sum", 0 0, L_0x55555e955a40;  1 drivers
v0x55555e6df6c0_0 .net *"_ivl_0", 0 0, L_0x55555e9559d0;  1 drivers
v0x55555e6df780_0 .net *"_ivl_4", 0 0, L_0x55555e955ab0;  1 drivers
v0x55555e6d7be0_0 .net *"_ivl_6", 0 0, L_0x55555e955b70;  1 drivers
v0x55555e6dd450_0 .net *"_ivl_8", 0 0, L_0x55555e955be0;  1 drivers
S_0x55555e6d2350 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e702380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e956140 .functor XOR 1, L_0x55555e956650, L_0x55555e9567c0, C4<0>, C4<0>;
L_0x55555e9561b0 .functor XOR 1, L_0x55555e956140, L_0x55555e9568f0, C4<0>, C4<0>;
L_0x55555e956270 .functor AND 1, L_0x55555e956650, L_0x55555e9567c0, C4<1>, C4<1>;
L_0x55555e956380 .functor XOR 1, L_0x55555e956650, L_0x55555e9567c0, C4<0>, C4<0>;
L_0x55555e9563f0 .functor AND 1, L_0x55555e9568f0, L_0x55555e956380, C4<1>, C4<1>;
L_0x55555e956500 .functor OR 1, L_0x55555e956270, L_0x55555e9563f0, C4<0>, C4<0>;
v0x55555e6dcd10_0 .net "A", 0 0, L_0x55555e956650;  1 drivers
v0x55555e6da890_0 .net "B", 0 0, L_0x55555e9567c0;  1 drivers
v0x55555e6da950_0 .net "Cin", 0 0, L_0x55555e9568f0;  1 drivers
v0x55555e6ced40_0 .net "Cout", 0 0, L_0x55555e956500;  1 drivers
v0x55555e6cee00_0 .net "Sum", 0 0, L_0x55555e9561b0;  1 drivers
v0x55555e6ccf90_0 .net *"_ivl_0", 0 0, L_0x55555e956140;  1 drivers
v0x55555e6cd050_0 .net *"_ivl_4", 0 0, L_0x55555e956270;  1 drivers
v0x55555e6d4b00_0 .net *"_ivl_6", 0 0, L_0x55555e956380;  1 drivers
v0x55555e6d4700_0 .net *"_ivl_8", 0 0, L_0x55555e9563f0;  1 drivers
S_0x55555e6d4d60 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e702380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e956b20 .functor XOR 1, L_0x55555e957040, L_0x55555e957200, C4<0>, C4<0>;
L_0x55555e956b90 .functor XOR 1, L_0x55555e956b20, L_0x55555e9573c0, C4<0>, C4<0>;
L_0x55555e956c50 .functor AND 1, L_0x55555e957040, L_0x55555e957200, C4<1>, C4<1>;
L_0x55555e956d60 .functor XOR 1, L_0x55555e957040, L_0x55555e957200, C4<0>, C4<0>;
L_0x55555e956dd0 .functor AND 1, L_0x55555e9573c0, L_0x55555e956d60, C4<1>, C4<1>;
L_0x55555e956ee0 .functor OR 1, L_0x55555e956c50, L_0x55555e956dd0, C4<0>, C4<0>;
v0x55555e6d4410_0 .net "A", 0 0, L_0x55555e957040;  1 drivers
v0x55555e6cc980_0 .net "B", 0 0, L_0x55555e957200;  1 drivers
v0x55555e6cca20_0 .net "Cin", 0 0, L_0x55555e9573c0;  1 drivers
v0x55555e6d20f0_0 .net "Cout", 0 0, L_0x55555e956ee0;  alias, 1 drivers
v0x55555e6d21b0_0 .net "Sum", 0 0, L_0x55555e956b90;  1 drivers
v0x55555e6d1900_0 .net *"_ivl_0", 0 0, L_0x55555e956b20;  1 drivers
v0x55555e6d19c0_0 .net *"_ivl_4", 0 0, L_0x55555e956c50;  1 drivers
v0x55555e6cf530_0 .net *"_ivl_6", 0 0, L_0x55555e956d60;  1 drivers
v0x55555e797530_0 .net *"_ivl_8", 0 0, L_0x55555e956dd0;  1 drivers
S_0x55555e6daaf0 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x55555e7165f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e7dac50_0 .net "A", 3 0, L_0x55555e959bc0;  1 drivers
v0x55555e7da4b0_0 .net "B", 3 0, L_0x55555e959c60;  1 drivers
v0x55555e7d2b10_0 .net "Cin", 0 0, L_0x55555e959d90;  1 drivers
v0x55555e7d8240_0 .net "Cout", 0 0, L_0x55555e9594a0;  1 drivers
v0x55555e7d8310_0 .net "Sum", 3 0, L_0x55555e959b20;  1 drivers
v0x55555e7d7a50_0 .net "carry", 2 0, L_0x55555e958fa0;  1 drivers
L_0x55555e957d30 .part L_0x55555e959bc0, 0, 1;
L_0x55555e957e60 .part L_0x55555e959c60, 0, 1;
L_0x55555e958400 .part L_0x55555e959bc0, 1, 1;
L_0x55555e958530 .part L_0x55555e959c60, 1, 1;
L_0x55555e958660 .part L_0x55555e958fa0, 0, 1;
L_0x55555e958c10 .part L_0x55555e959bc0, 2, 1;
L_0x55555e958d80 .part L_0x55555e959c60, 2, 1;
L_0x55555e958eb0 .part L_0x55555e958fa0, 1, 1;
L_0x55555e958fa0 .concat8 [ 1 1 1 0], L_0x55555e957c20, L_0x55555e9582b0, L_0x55555e958ac0;
L_0x55555e959600 .part L_0x55555e959bc0, 3, 1;
L_0x55555e9597c0 .part L_0x55555e959c60, 3, 1;
L_0x55555e959980 .part L_0x55555e958fa0, 2, 1;
L_0x55555e959b20 .concat8 [ 1 1 1 1], L_0x55555e957970, L_0x55555e958000, L_0x55555e958770, L_0x55555e959150;
S_0x55555e6dd6b0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e6daaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e957900 .functor XOR 1, L_0x55555e957d30, L_0x55555e957e60, C4<0>, C4<0>;
L_0x55555e957970 .functor XOR 1, L_0x55555e957900, L_0x55555e959d90, C4<0>, C4<0>;
L_0x55555e9579e0 .functor AND 1, L_0x55555e957d30, L_0x55555e957e60, C4<1>, C4<1>;
L_0x55555e957af0 .functor XOR 1, L_0x55555e957d30, L_0x55555e957e60, C4<0>, C4<0>;
L_0x55555e957b60 .functor AND 1, L_0x55555e959d90, L_0x55555e957af0, C4<1>, C4<1>;
L_0x55555e957c20 .functor OR 1, L_0x55555e9579e0, L_0x55555e957b60, C4<0>, C4<0>;
v0x55555e78c910_0 .net "A", 0 0, L_0x55555e957d30;  1 drivers
v0x55555e7d0470_0 .net "B", 0 0, L_0x55555e957e60;  1 drivers
v0x55555e7d0510_0 .net "Cin", 0 0, L_0x55555e959d90;  alias, 1 drivers
v0x55555e7c5760_0 .net "Cout", 0 0, L_0x55555e957c20;  1 drivers
v0x55555e7c5820_0 .net "Sum", 0 0, L_0x55555e957970;  1 drivers
v0x55555e7c5260_0 .net *"_ivl_0", 0 0, L_0x55555e957900;  1 drivers
v0x55555e7c5320_0 .net *"_ivl_4", 0 0, L_0x55555e9579e0;  1 drivers
v0x55555e7c5000_0 .net *"_ivl_6", 0 0, L_0x55555e957af0;  1 drivers
v0x55555e7c4e30_0 .net *"_ivl_8", 0 0, L_0x55555e957b60;  1 drivers
S_0x55555e6e00c0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e6daaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e957f90 .functor XOR 1, L_0x55555e958400, L_0x55555e958530, C4<0>, C4<0>;
L_0x55555e958000 .functor XOR 1, L_0x55555e957f90, L_0x55555e958660, C4<0>, C4<0>;
L_0x55555e958070 .functor AND 1, L_0x55555e958400, L_0x55555e958530, C4<1>, C4<1>;
L_0x55555e958130 .functor XOR 1, L_0x55555e958400, L_0x55555e958530, C4<0>, C4<0>;
L_0x55555e9581a0 .functor AND 1, L_0x55555e958660, L_0x55555e958130, C4<1>, C4<1>;
L_0x55555e9582b0 .functor OR 1, L_0x55555e958070, L_0x55555e9581a0, C4<0>, C4<0>;
v0x55555e7ba1d0_0 .net "A", 0 0, L_0x55555e958400;  1 drivers
v0x55555e7b9c20_0 .net "B", 0 0, L_0x55555e958530;  1 drivers
v0x55555e7b9ce0_0 .net "Cin", 0 0, L_0x55555e958660;  1 drivers
v0x55555e7b99c0_0 .net "Cout", 0 0, L_0x55555e9582b0;  1 drivers
v0x55555e7b9a80_0 .net "Sum", 0 0, L_0x55555e958000;  1 drivers
v0x55555e7b97f0_0 .net *"_ivl_0", 0 0, L_0x55555e957f90;  1 drivers
v0x55555e7b98b0_0 .net *"_ivl_4", 0 0, L_0x55555e958070;  1 drivers
v0x55555e7aeae0_0 .net *"_ivl_6", 0 0, L_0x55555e958130;  1 drivers
v0x55555e7ae5e0_0 .net *"_ivl_8", 0 0, L_0x55555e9581a0;  1 drivers
S_0x55555e6e6130 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e6daaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e958700 .functor XOR 1, L_0x55555e958c10, L_0x55555e958d80, C4<0>, C4<0>;
L_0x55555e958770 .functor XOR 1, L_0x55555e958700, L_0x55555e958eb0, C4<0>, C4<0>;
L_0x55555e958830 .functor AND 1, L_0x55555e958c10, L_0x55555e958d80, C4<1>, C4<1>;
L_0x55555e958940 .functor XOR 1, L_0x55555e958c10, L_0x55555e958d80, C4<0>, C4<0>;
L_0x55555e9589b0 .functor AND 1, L_0x55555e958eb0, L_0x55555e958940, C4<1>, C4<1>;
L_0x55555e958ac0 .functor OR 1, L_0x55555e958830, L_0x55555e9589b0, C4<0>, C4<0>;
v0x55555e7ae430_0 .net "A", 0 0, L_0x55555e958c10;  1 drivers
v0x55555e78c3a0_0 .net "B", 0 0, L_0x55555e958d80;  1 drivers
v0x55555e78c460_0 .net "Cin", 0 0, L_0x55555e958eb0;  1 drivers
v0x55555e7ae1b0_0 .net "Cout", 0 0, L_0x55555e958ac0;  1 drivers
v0x55555e7ae270_0 .net "Sum", 0 0, L_0x55555e958770;  1 drivers
v0x55555e7a34a0_0 .net *"_ivl_0", 0 0, L_0x55555e958700;  1 drivers
v0x55555e7a3560_0 .net *"_ivl_4", 0 0, L_0x55555e958830;  1 drivers
v0x55555e7a2fa0_0 .net *"_ivl_6", 0 0, L_0x55555e958940;  1 drivers
v0x55555e7a2d40_0 .net *"_ivl_8", 0 0, L_0x55555e9589b0;  1 drivers
S_0x55555e6e8cf0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e6daaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9590e0 .functor XOR 1, L_0x55555e959600, L_0x55555e9597c0, C4<0>, C4<0>;
L_0x55555e959150 .functor XOR 1, L_0x55555e9590e0, L_0x55555e959980, C4<0>, C4<0>;
L_0x55555e959210 .functor AND 1, L_0x55555e959600, L_0x55555e9597c0, C4<1>, C4<1>;
L_0x55555e959320 .functor XOR 1, L_0x55555e959600, L_0x55555e9597c0, C4<0>, C4<0>;
L_0x55555e959390 .functor AND 1, L_0x55555e959980, L_0x55555e959320, C4<1>, C4<1>;
L_0x55555e9594a0 .functor OR 1, L_0x55555e959210, L_0x55555e959390, C4<0>, C4<0>;
v0x55555e7a2c20_0 .net "A", 0 0, L_0x55555e959600;  1 drivers
v0x55555e797e60_0 .net "B", 0 0, L_0x55555e9597c0;  1 drivers
v0x55555e797f00_0 .net "Cin", 0 0, L_0x55555e959980;  1 drivers
v0x55555e797960_0 .net "Cout", 0 0, L_0x55555e9594a0;  alias, 1 drivers
v0x55555e797a20_0 .net "Sum", 0 0, L_0x55555e959150;  1 drivers
v0x55555e797700_0 .net *"_ivl_0", 0 0, L_0x55555e9590e0;  1 drivers
v0x55555e7977c0_0 .net *"_ivl_4", 0 0, L_0x55555e959210;  1 drivers
v0x55555e7d4e90_0 .net *"_ivl_6", 0 0, L_0x55555e959320;  1 drivers
v0x55555e7d3120_0 .net *"_ivl_8", 0 0, L_0x55555e959390;  1 drivers
S_0x55555e6cf790 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x55555e7165f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e7a7b90_0 .net "A", 3 0, L_0x55555e95c130;  1 drivers
v0x55555e7a5d30_0 .net "B", 3 0, L_0x55555e95c240;  1 drivers
v0x55555e7ad950_0 .net "Cin", 0 0, L_0x55555e95c2e0;  1 drivers
v0x55555e7ad1b0_0 .net "Cout", 0 0, L_0x55555e95b9b0;  1 drivers
v0x55555e7ad280_0 .net "Sum", 3 0, L_0x55555e95c090;  1 drivers
v0x55555e7a56d0_0 .net "carry", 2 0, L_0x55555e95b4b0;  1 drivers
L_0x55555e95a240 .part L_0x55555e95c130, 0, 1;
L_0x55555e95a370 .part L_0x55555e95c240, 0, 1;
L_0x55555e95a910 .part L_0x55555e95c130, 1, 1;
L_0x55555e95aa40 .part L_0x55555e95c240, 1, 1;
L_0x55555e95ab70 .part L_0x55555e95b4b0, 0, 1;
L_0x55555e95b120 .part L_0x55555e95c130, 2, 1;
L_0x55555e95b290 .part L_0x55555e95c240, 2, 1;
L_0x55555e95b3c0 .part L_0x55555e95b4b0, 1, 1;
L_0x55555e95b4b0 .concat8 [ 1 1 1 0], L_0x55555e95a0f0, L_0x55555e95a7c0, L_0x55555e95afd0;
L_0x55555e95bb10 .part L_0x55555e95c130, 3, 1;
L_0x55555e95bd30 .part L_0x55555e95c240, 3, 1;
L_0x55555e95bef0 .part L_0x55555e95b4b0, 2, 1;
L_0x55555e95c090 .concat8 [ 1 1 1 1], L_0x55555e959f30, L_0x55555e95a510, L_0x55555e95ac80, L_0x55555e95b660;
S_0x55555e7c4830 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e6cf790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e959ec0 .functor XOR 1, L_0x55555e95a240, L_0x55555e95a370, C4<0>, C4<0>;
L_0x55555e959f30 .functor XOR 1, L_0x55555e959ec0, L_0x55555e95c2e0, C4<0>, C4<0>;
L_0x55555e959fa0 .functor AND 1, L_0x55555e95a240, L_0x55555e95a370, C4<1>, C4<1>;
L_0x55555e95a010 .functor XOR 1, L_0x55555e95a240, L_0x55555e95a370, C4<0>, C4<0>;
L_0x55555e95a080 .functor AND 1, L_0x55555e95c2e0, L_0x55555e95a010, C4<1>, C4<1>;
L_0x55555e95a0f0 .functor OR 1, L_0x55555e959fa0, L_0x55555e95a080, C4<0>, C4<0>;
v0x55555e7c9f00_0 .net "A", 0 0, L_0x55555e95a240;  1 drivers
v0x55555e7c7ff0_0 .net "B", 0 0, L_0x55555e95a370;  1 drivers
v0x55555e7c8090_0 .net "Cin", 0 0, L_0x55555e95c2e0;  alias, 1 drivers
v0x55555e7cfc10_0 .net "Cout", 0 0, L_0x55555e95a0f0;  1 drivers
v0x55555e7cfcd0_0 .net "Sum", 0 0, L_0x55555e959f30;  1 drivers
v0x55555e7cf470_0 .net *"_ivl_0", 0 0, L_0x55555e959ec0;  1 drivers
v0x55555e7cf530_0 .net *"_ivl_4", 0 0, L_0x55555e959fa0;  1 drivers
v0x55555e7c7990_0 .net *"_ivl_6", 0 0, L_0x55555e95a010;  1 drivers
v0x55555e7cd200_0 .net *"_ivl_8", 0 0, L_0x55555e95a080;  1 drivers
S_0x55555e7ca8a0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e6cf790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e95a4a0 .functor XOR 1, L_0x55555e95a910, L_0x55555e95aa40, C4<0>, C4<0>;
L_0x55555e95a510 .functor XOR 1, L_0x55555e95a4a0, L_0x55555e95ab70, C4<0>, C4<0>;
L_0x55555e95a580 .functor AND 1, L_0x55555e95a910, L_0x55555e95aa40, C4<1>, C4<1>;
L_0x55555e95a640 .functor XOR 1, L_0x55555e95a910, L_0x55555e95aa40, C4<0>, C4<0>;
L_0x55555e95a6b0 .functor AND 1, L_0x55555e95ab70, L_0x55555e95a640, C4<1>, C4<1>;
L_0x55555e95a7c0 .functor OR 1, L_0x55555e95a580, L_0x55555e95a6b0, C4<0>, C4<0>;
v0x55555e7ccac0_0 .net "A", 0 0, L_0x55555e95a910;  1 drivers
v0x55555e7ca640_0 .net "B", 0 0, L_0x55555e95aa40;  1 drivers
v0x55555e7ca700_0 .net "Cin", 0 0, L_0x55555e95ab70;  1 drivers
v0x55555e7be810_0 .net "Cout", 0 0, L_0x55555e95a7c0;  1 drivers
v0x55555e7be8d0_0 .net "Sum", 0 0, L_0x55555e95a510;  1 drivers
v0x55555e7bc9b0_0 .net *"_ivl_0", 0 0, L_0x55555e95a4a0;  1 drivers
v0x55555e7bca70_0 .net *"_ivl_4", 0 0, L_0x55555e95a580;  1 drivers
v0x55555e7c45d0_0 .net *"_ivl_6", 0 0, L_0x55555e95a640;  1 drivers
v0x55555e7c3e30_0 .net *"_ivl_8", 0 0, L_0x55555e95a6b0;  1 drivers
S_0x55555e7cd460 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e6cf790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e95ac10 .functor XOR 1, L_0x55555e95b120, L_0x55555e95b290, C4<0>, C4<0>;
L_0x55555e95ac80 .functor XOR 1, L_0x55555e95ac10, L_0x55555e95b3c0, C4<0>, C4<0>;
L_0x55555e95ad40 .functor AND 1, L_0x55555e95b120, L_0x55555e95b290, C4<1>, C4<1>;
L_0x55555e95ae50 .functor XOR 1, L_0x55555e95b120, L_0x55555e95b290, C4<0>, C4<0>;
L_0x55555e95aec0 .functor AND 1, L_0x55555e95b3c0, L_0x55555e95ae50, C4<1>, C4<1>;
L_0x55555e95afd0 .functor OR 1, L_0x55555e95ad40, L_0x55555e95aec0, C4<0>, C4<0>;
v0x55555e7bc400_0 .net "A", 0 0, L_0x55555e95b120;  1 drivers
v0x55555e7c1bc0_0 .net "B", 0 0, L_0x55555e95b290;  1 drivers
v0x55555e7c1c80_0 .net "Cin", 0 0, L_0x55555e95b3c0;  1 drivers
v0x55555e7c13d0_0 .net "Cout", 0 0, L_0x55555e95afd0;  1 drivers
v0x55555e7c1490_0 .net "Sum", 0 0, L_0x55555e95ac80;  1 drivers
v0x55555e7bf000_0 .net *"_ivl_0", 0 0, L_0x55555e95ac10;  1 drivers
v0x55555e7bf0c0_0 .net *"_ivl_4", 0 0, L_0x55555e95ad40;  1 drivers
v0x55555e7b31d0_0 .net *"_ivl_6", 0 0, L_0x55555e95ae50;  1 drivers
v0x55555e7b1370_0 .net *"_ivl_8", 0 0, L_0x55555e95aec0;  1 drivers
S_0x55555e7cfe70 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e6cf790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e95b5f0 .functor XOR 1, L_0x55555e95bb10, L_0x55555e95bd30, C4<0>, C4<0>;
L_0x55555e95b660 .functor XOR 1, L_0x55555e95b5f0, L_0x55555e95bef0, C4<0>, C4<0>;
L_0x55555e95b720 .functor AND 1, L_0x55555e95bb10, L_0x55555e95bd30, C4<1>, C4<1>;
L_0x55555e95b830 .functor XOR 1, L_0x55555e95bb10, L_0x55555e95bd30, C4<0>, C4<0>;
L_0x55555e95b8a0 .functor AND 1, L_0x55555e95bef0, L_0x55555e95b830, C4<1>, C4<1>;
L_0x55555e95b9b0 .functor OR 1, L_0x55555e95b720, L_0x55555e95b8a0, C4<0>, C4<0>;
v0x55555e7b9040_0 .net "A", 0 0, L_0x55555e95bb10;  1 drivers
v0x55555e7b87f0_0 .net "B", 0 0, L_0x55555e95bd30;  1 drivers
v0x55555e7b8890_0 .net "Cin", 0 0, L_0x55555e95bef0;  1 drivers
v0x55555e7b0d10_0 .net "Cout", 0 0, L_0x55555e95b9b0;  alias, 1 drivers
v0x55555e7b0dd0_0 .net "Sum", 0 0, L_0x55555e95b660;  1 drivers
v0x55555e7b6580_0 .net *"_ivl_0", 0 0, L_0x55555e95b5f0;  1 drivers
v0x55555e7b6640_0 .net *"_ivl_4", 0 0, L_0x55555e95b720;  1 drivers
v0x55555e7b5d90_0 .net *"_ivl_6", 0 0, L_0x55555e95b830;  1 drivers
v0x55555e7b39c0_0 .net *"_ivl_8", 0 0, L_0x55555e95b8a0;  1 drivers
S_0x55555e7d58e0 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x55555e7165f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e788f60_0 .net "A", 3 0, L_0x55555e95e710;  1 drivers
v0x55555e788770_0 .net "B", 3 0, L_0x55555e95e7b0;  1 drivers
v0x55555e7863a0_0 .net "Cin", 0 0, L_0x55555e95e8e0;  1 drivers
v0x55555e73af70_0 .net "Cout", 0 0, L_0x55555e95dff0;  1 drivers
v0x55555e73b040_0 .net "Sum", 3 0, L_0x55555e95e670;  1 drivers
v0x55555e77f320_0 .net "carry", 2 0, L_0x55555e95daf0;  1 drivers
L_0x55555e95c880 .part L_0x55555e95e710, 0, 1;
L_0x55555e95c9b0 .part L_0x55555e95e7b0, 0, 1;
L_0x55555e95cf50 .part L_0x55555e95e710, 1, 1;
L_0x55555e95d080 .part L_0x55555e95e7b0, 1, 1;
L_0x55555e95d1b0 .part L_0x55555e95daf0, 0, 1;
L_0x55555e95d760 .part L_0x55555e95e710, 2, 1;
L_0x55555e95d8d0 .part L_0x55555e95e7b0, 2, 1;
L_0x55555e95da00 .part L_0x55555e95daf0, 1, 1;
L_0x55555e95daf0 .concat8 [ 1 1 1 0], L_0x55555e95c730, L_0x55555e95ce00, L_0x55555e95d610;
L_0x55555e95e150 .part L_0x55555e95e710, 3, 1;
L_0x55555e95e310 .part L_0x55555e95e7b0, 3, 1;
L_0x55555e95e4d0 .part L_0x55555e95daf0, 2, 1;
L_0x55555e95e670 .concat8 [ 1 1 1 1], L_0x55555e95c520, L_0x55555e95cb50, L_0x55555e95d2c0, L_0x55555e95dca0;
S_0x55555e7d84a0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e7d58e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e95c1d0 .functor XOR 1, L_0x55555e95c880, L_0x55555e95c9b0, C4<0>, C4<0>;
L_0x55555e95c520 .functor XOR 1, L_0x55555e95c1d0, L_0x55555e95e8e0, C4<0>, C4<0>;
L_0x55555e95c590 .functor AND 1, L_0x55555e95c880, L_0x55555e95c9b0, C4<1>, C4<1>;
L_0x55555e95c600 .functor XOR 1, L_0x55555e95c880, L_0x55555e95c9b0, C4<0>, C4<0>;
L_0x55555e95c670 .functor AND 1, L_0x55555e95e8e0, L_0x55555e95c600, C4<1>, C4<1>;
L_0x55555e95c730 .functor OR 1, L_0x55555e95c590, L_0x55555e95c670, C4<0>, C4<0>;
v0x55555e7aa800_0 .net "A", 0 0, L_0x55555e95c880;  1 drivers
v0x55555e7a8380_0 .net "B", 0 0, L_0x55555e95c9b0;  1 drivers
v0x55555e7a8420_0 .net "Cin", 0 0, L_0x55555e95e8e0;  alias, 1 drivers
v0x55555e79c550_0 .net "Cout", 0 0, L_0x55555e95c730;  1 drivers
v0x55555e79c610_0 .net "Sum", 0 0, L_0x55555e95c520;  1 drivers
v0x55555e79a6f0_0 .net *"_ivl_0", 0 0, L_0x55555e95c1d0;  1 drivers
v0x55555e79a7b0_0 .net *"_ivl_4", 0 0, L_0x55555e95c590;  1 drivers
v0x55555e7a2310_0 .net *"_ivl_6", 0 0, L_0x55555e95c600;  1 drivers
v0x55555e7a1b70_0 .net *"_ivl_8", 0 0, L_0x55555e95c670;  1 drivers
S_0x55555e7daeb0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e7d58e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e95cae0 .functor XOR 1, L_0x55555e95cf50, L_0x55555e95d080, C4<0>, C4<0>;
L_0x55555e95cb50 .functor XOR 1, L_0x55555e95cae0, L_0x55555e95d1b0, C4<0>, C4<0>;
L_0x55555e95cbc0 .functor AND 1, L_0x55555e95cf50, L_0x55555e95d080, C4<1>, C4<1>;
L_0x55555e95cc80 .functor XOR 1, L_0x55555e95cf50, L_0x55555e95d080, C4<0>, C4<0>;
L_0x55555e95ccf0 .functor AND 1, L_0x55555e95d1b0, L_0x55555e95cc80, C4<1>, C4<1>;
L_0x55555e95ce00 .functor OR 1, L_0x55555e95cbc0, L_0x55555e95ccf0, C4<0>, C4<0>;
v0x55555e79a140_0 .net "A", 0 0, L_0x55555e95cf50;  1 drivers
v0x55555e79f900_0 .net "B", 0 0, L_0x55555e95d080;  1 drivers
v0x55555e79f9c0_0 .net "Cin", 0 0, L_0x55555e95d1b0;  1 drivers
v0x55555e79f110_0 .net "Cout", 0 0, L_0x55555e95ce00;  1 drivers
v0x55555e79f1d0_0 .net "Sum", 0 0, L_0x55555e95cb50;  1 drivers
v0x55555e79cd40_0 .net *"_ivl_0", 0 0, L_0x55555e95cae0;  1 drivers
v0x55555e79ce00_0 .net *"_ivl_4", 0 0, L_0x55555e95cbc0;  1 drivers
v0x55555e790f10_0 .net *"_ivl_6", 0 0, L_0x55555e95cc80;  1 drivers
v0x55555e78f0b0_0 .net *"_ivl_8", 0 0, L_0x55555e95ccf0;  1 drivers
S_0x55555e7c1e20 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e7d58e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e95d250 .functor XOR 1, L_0x55555e95d760, L_0x55555e95d8d0, C4<0>, C4<0>;
L_0x55555e95d2c0 .functor XOR 1, L_0x55555e95d250, L_0x55555e95da00, C4<0>, C4<0>;
L_0x55555e95d380 .functor AND 1, L_0x55555e95d760, L_0x55555e95d8d0, C4<1>, C4<1>;
L_0x55555e95d490 .functor XOR 1, L_0x55555e95d760, L_0x55555e95d8d0, C4<0>, C4<0>;
L_0x55555e95d500 .functor AND 1, L_0x55555e95da00, L_0x55555e95d490, C4<1>, C4<1>;
L_0x55555e95d610 .functor OR 1, L_0x55555e95d380, L_0x55555e95d500, C4<0>, C4<0>;
v0x55555e796d80_0 .net "A", 0 0, L_0x55555e95d760;  1 drivers
v0x55555e796530_0 .net "B", 0 0, L_0x55555e95d8d0;  1 drivers
v0x55555e7965f0_0 .net "Cin", 0 0, L_0x55555e95da00;  1 drivers
v0x55555e78ea50_0 .net "Cout", 0 0, L_0x55555e95d610;  1 drivers
v0x55555e78eb10_0 .net "Sum", 0 0, L_0x55555e95d2c0;  1 drivers
v0x55555e7942c0_0 .net *"_ivl_0", 0 0, L_0x55555e95d250;  1 drivers
v0x55555e794380_0 .net *"_ivl_4", 0 0, L_0x55555e95d380;  1 drivers
v0x55555e793ad0_0 .net *"_ivl_6", 0 0, L_0x55555e95d490;  1 drivers
v0x55555e791700_0 .net *"_ivl_8", 0 0, L_0x55555e95d500;  1 drivers
S_0x55555e7a85e0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e7d58e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e95dc30 .functor XOR 1, L_0x55555e95e150, L_0x55555e95e310, C4<0>, C4<0>;
L_0x55555e95dca0 .functor XOR 1, L_0x55555e95dc30, L_0x55555e95e4d0, C4<0>, C4<0>;
L_0x55555e95dd60 .functor AND 1, L_0x55555e95e150, L_0x55555e95e310, C4<1>, C4<1>;
L_0x55555e95de70 .functor XOR 1, L_0x55555e95e150, L_0x55555e95e310, C4<0>, C4<0>;
L_0x55555e95dee0 .functor AND 1, L_0x55555e95e4d0, L_0x55555e95de70, C4<1>, C4<1>;
L_0x55555e95dff0 .functor OR 1, L_0x55555e95dd60, L_0x55555e95dee0, C4<0>, C4<0>;
v0x55555e785c60_0 .net "A", 0 0, L_0x55555e95e150;  1 drivers
v0x55555e783d50_0 .net "B", 0 0, L_0x55555e95e310;  1 drivers
v0x55555e783df0_0 .net "Cin", 0 0, L_0x55555e95e4d0;  1 drivers
v0x55555e78b970_0 .net "Cout", 0 0, L_0x55555e95dff0;  alias, 1 drivers
v0x55555e78ba30_0 .net "Sum", 0 0, L_0x55555e95dca0;  1 drivers
v0x55555e78b570_0 .net *"_ivl_0", 0 0, L_0x55555e95dc30;  1 drivers
v0x55555e78b630_0 .net *"_ivl_4", 0 0, L_0x55555e95dd60;  1 drivers
v0x55555e78b1d0_0 .net *"_ivl_6", 0 0, L_0x55555e95de70;  1 drivers
v0x55555e7836f0_0 .net *"_ivl_8", 0 0, L_0x55555e95dee0;  1 drivers
S_0x55555e7ab1a0 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x55555e7165f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e73b3a0_0 .net "A", 3 0, L_0x55555e960cc0;  1 drivers
v0x55555e73b140_0 .net "B", 3 0, L_0x55555e960e00;  1 drivers
v0x55555e7788d0_0 .net "Cin", 0 0, L_0x55555e960ea0;  1 drivers
v0x55555e776b60_0 .net "Cout", 0 0, L_0x55555e9605a0;  1 drivers
v0x55555e776c30_0 .net "Sum", 3 0, L_0x55555e960c20;  1 drivers
v0x55555e77e690_0 .net "carry", 2 0, L_0x55555e9600a0;  1 drivers
L_0x55555e95ee30 .part L_0x55555e960cc0, 0, 1;
L_0x55555e95ef60 .part L_0x55555e960e00, 0, 1;
L_0x55555e95f500 .part L_0x55555e960cc0, 1, 1;
L_0x55555e95f630 .part L_0x55555e960e00, 1, 1;
L_0x55555e95f760 .part L_0x55555e9600a0, 0, 1;
L_0x55555e95fd10 .part L_0x55555e960cc0, 2, 1;
L_0x55555e95fe80 .part L_0x55555e960e00, 2, 1;
L_0x55555e95ffb0 .part L_0x55555e9600a0, 1, 1;
L_0x55555e9600a0 .concat8 [ 1 1 1 0], L_0x55555e95ece0, L_0x55555e95f3b0, L_0x55555e95fbc0;
L_0x55555e960700 .part L_0x55555e960cc0, 3, 1;
L_0x55555e9608c0 .part L_0x55555e960e00, 3, 1;
L_0x55555e960a80 .part L_0x55555e9600a0, 2, 1;
L_0x55555e960c20 .concat8 [ 1 1 1 1], L_0x55555e95ea80, L_0x55555e95f100, L_0x55555e95f870, L_0x55555e960250;
S_0x55555e7adbb0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e7ab1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e95ea10 .functor XOR 1, L_0x55555e95ee30, L_0x55555e95ef60, C4<0>, C4<0>;
L_0x55555e95ea80 .functor XOR 1, L_0x55555e95ea10, L_0x55555e960ea0, C4<0>, C4<0>;
L_0x55555e95eaf0 .functor AND 1, L_0x55555e95ee30, L_0x55555e95ef60, C4<1>, C4<1>;
L_0x55555e95ebb0 .functor XOR 1, L_0x55555e95ee30, L_0x55555e95ef60, C4<0>, C4<0>;
L_0x55555e95ec20 .functor AND 1, L_0x55555e960ea0, L_0x55555e95ebb0, C4<1>, C4<1>;
L_0x55555e95ece0 .functor OR 1, L_0x55555e95eaf0, L_0x55555e95ec20, C4<0>, C4<0>;
v0x55555e77efa0_0 .net "A", 0 0, L_0x55555e95ee30;  1 drivers
v0x55555e7747e0_0 .net "B", 0 0, L_0x55555e95ef60;  1 drivers
v0x55555e774880_0 .net "Cin", 0 0, L_0x55555e960ea0;  alias, 1 drivers
v0x55555e7742e0_0 .net "Cout", 0 0, L_0x55555e95ece0;  1 drivers
v0x55555e7743a0_0 .net "Sum", 0 0, L_0x55555e95ea80;  1 drivers
v0x55555e774080_0 .net *"_ivl_0", 0 0, L_0x55555e95ea10;  1 drivers
v0x55555e774140_0 .net *"_ivl_4", 0 0, L_0x55555e95eaf0;  1 drivers
v0x55555e7302a0_0 .net *"_ivl_6", 0 0, L_0x55555e95ebb0;  1 drivers
v0x55555e773eb0_0 .net *"_ivl_8", 0 0, L_0x55555e95ec20;  1 drivers
S_0x55555e7b3c20 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e7ab1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e95f090 .functor XOR 1, L_0x55555e95f500, L_0x55555e95f630, C4<0>, C4<0>;
L_0x55555e95f100 .functor XOR 1, L_0x55555e95f090, L_0x55555e95f760, C4<0>, C4<0>;
L_0x55555e95f170 .functor AND 1, L_0x55555e95f500, L_0x55555e95f630, C4<1>, C4<1>;
L_0x55555e95f230 .functor XOR 1, L_0x55555e95f500, L_0x55555e95f630, C4<0>, C4<0>;
L_0x55555e95f2a0 .functor AND 1, L_0x55555e95f760, L_0x55555e95f230, C4<1>, C4<1>;
L_0x55555e95f3b0 .functor OR 1, L_0x55555e95f170, L_0x55555e95f2a0, C4<0>, C4<0>;
v0x55555e769250_0 .net "A", 0 0, L_0x55555e95f500;  1 drivers
v0x55555e768ca0_0 .net "B", 0 0, L_0x55555e95f630;  1 drivers
v0x55555e768d60_0 .net "Cin", 0 0, L_0x55555e95f760;  1 drivers
v0x55555e768a40_0 .net "Cout", 0 0, L_0x55555e95f3b0;  1 drivers
v0x55555e768b00_0 .net "Sum", 0 0, L_0x55555e95f100;  1 drivers
v0x55555e768870_0 .net *"_ivl_0", 0 0, L_0x55555e95f090;  1 drivers
v0x55555e768930_0 .net *"_ivl_4", 0 0, L_0x55555e95f170;  1 drivers
v0x55555e75db60_0 .net *"_ivl_6", 0 0, L_0x55555e95f230;  1 drivers
v0x55555e75d660_0 .net *"_ivl_8", 0 0, L_0x55555e95f2a0;  1 drivers
S_0x55555e7b67e0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e7ab1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e95f800 .functor XOR 1, L_0x55555e95fd10, L_0x55555e95fe80, C4<0>, C4<0>;
L_0x55555e95f870 .functor XOR 1, L_0x55555e95f800, L_0x55555e95ffb0, C4<0>, C4<0>;
L_0x55555e95f930 .functor AND 1, L_0x55555e95fd10, L_0x55555e95fe80, C4<1>, C4<1>;
L_0x55555e95fa40 .functor XOR 1, L_0x55555e95fd10, L_0x55555e95fe80, C4<0>, C4<0>;
L_0x55555e95fab0 .functor AND 1, L_0x55555e95ffb0, L_0x55555e95fa40, C4<1>, C4<1>;
L_0x55555e95fbc0 .functor OR 1, L_0x55555e95f930, L_0x55555e95fab0, C4<0>, C4<0>;
v0x55555e75d4b0_0 .net "A", 0 0, L_0x55555e95fd10;  1 drivers
v0x55555e75d230_0 .net "B", 0 0, L_0x55555e95fe80;  1 drivers
v0x55555e75d2f0_0 .net "Cin", 0 0, L_0x55555e95ffb0;  1 drivers
v0x55555e752520_0 .net "Cout", 0 0, L_0x55555e95fbc0;  1 drivers
v0x55555e7525e0_0 .net "Sum", 0 0, L_0x55555e95f870;  1 drivers
v0x55555e752020_0 .net *"_ivl_0", 0 0, L_0x55555e95f800;  1 drivers
v0x55555e7520e0_0 .net *"_ivl_4", 0 0, L_0x55555e95f930;  1 drivers
v0x55555e751dc0_0 .net *"_ivl_6", 0 0, L_0x55555e95fa40;  1 drivers
v0x55555e72fde0_0 .net *"_ivl_8", 0 0, L_0x55555e95fab0;  1 drivers
S_0x55555e7b91f0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e7ab1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9601e0 .functor XOR 1, L_0x55555e960700, L_0x55555e9608c0, C4<0>, C4<0>;
L_0x55555e960250 .functor XOR 1, L_0x55555e9601e0, L_0x55555e960a80, C4<0>, C4<0>;
L_0x55555e960310 .functor AND 1, L_0x55555e960700, L_0x55555e9608c0, C4<1>, C4<1>;
L_0x55555e960420 .functor XOR 1, L_0x55555e960700, L_0x55555e9608c0, C4<0>, C4<0>;
L_0x55555e960490 .functor AND 1, L_0x55555e960a80, L_0x55555e960420, C4<1>, C4<1>;
L_0x55555e9605a0 .functor OR 1, L_0x55555e960310, L_0x55555e960490, C4<0>, C4<0>;
v0x55555e751ca0_0 .net "A", 0 0, L_0x55555e960700;  1 drivers
v0x55555e746ee0_0 .net "B", 0 0, L_0x55555e9608c0;  1 drivers
v0x55555e746f80_0 .net "Cin", 0 0, L_0x55555e960a80;  1 drivers
v0x55555e7469e0_0 .net "Cout", 0 0, L_0x55555e9605a0;  alias, 1 drivers
v0x55555e746aa0_0 .net "Sum", 0 0, L_0x55555e960250;  1 drivers
v0x55555e746780_0 .net *"_ivl_0", 0 0, L_0x55555e9601e0;  1 drivers
v0x55555e746840_0 .net *"_ivl_4", 0 0, L_0x55555e960310;  1 drivers
v0x55555e7465b0_0 .net *"_ivl_6", 0 0, L_0x55555e960420;  1 drivers
v0x55555e73b8a0_0 .net *"_ivl_8", 0 0, L_0x55555e960490;  1 drivers
S_0x55555e7bf260 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x55555e7165f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e754750_0 .net "A", 3 0, L_0x55555e9632e0;  1 drivers
v0x55555e759fc0_0 .net "B", 3 0, L_0x55555e960f40;  1 drivers
v0x55555e7597d0_0 .net "Cin", 0 0, L_0x55555e963960;  1 drivers
v0x55555e757400_0 .net "Cout", 0 0, L_0x55555e962bd0;  alias, 1 drivers
v0x55555e7574d0_0 .net "Sum", 3 0, L_0x55555e963240;  1 drivers
v0x55555e74b5d0_0 .net "carry", 2 0, L_0x55555e9626d0;  1 drivers
L_0x55555e961460 .part L_0x55555e9632e0, 0, 1;
L_0x55555e961590 .part L_0x55555e960f40, 0, 1;
L_0x55555e961b30 .part L_0x55555e9632e0, 1, 1;
L_0x55555e961c60 .part L_0x55555e960f40, 1, 1;
L_0x55555e961d90 .part L_0x55555e9626d0, 0, 1;
L_0x55555e962340 .part L_0x55555e9632e0, 2, 1;
L_0x55555e9624b0 .part L_0x55555e960f40, 2, 1;
L_0x55555e9625e0 .part L_0x55555e9626d0, 1, 1;
L_0x55555e9626d0 .concat8 [ 1 1 1 0], L_0x55555e961310, L_0x55555e9619e0, L_0x55555e9621f0;
L_0x55555e962d20 .part L_0x55555e9632e0, 3, 1;
L_0x55555e962ee0 .part L_0x55555e960f40, 3, 1;
L_0x55555e9630a0 .part L_0x55555e9626d0, 2, 1;
L_0x55555e963240 .concat8 [ 1 1 1 1], L_0x55555e961060, L_0x55555e961730, L_0x55555e961ea0, L_0x55555e962880;
S_0x55555e7a2570 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e7bf260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e960ff0 .functor XOR 1, L_0x55555e961460, L_0x55555e961590, C4<0>, C4<0>;
L_0x55555e961060 .functor XOR 1, L_0x55555e960ff0, L_0x55555e963960, C4<0>, C4<0>;
L_0x55555e9610d0 .functor AND 1, L_0x55555e961460, L_0x55555e961590, C4<1>, C4<1>;
L_0x55555e9611e0 .functor XOR 1, L_0x55555e961460, L_0x55555e961590, C4<0>, C4<0>;
L_0x55555e961250 .functor AND 1, L_0x55555e963960, L_0x55555e9611e0, C4<1>, C4<1>;
L_0x55555e961310 .functor OR 1, L_0x55555e9610d0, L_0x55555e961250, C4<0>, C4<0>;
v0x55555e776600_0 .net "A", 0 0, L_0x55555e961460;  1 drivers
v0x55555e77bc80_0 .net "B", 0 0, L_0x55555e961590;  1 drivers
v0x55555e77bd20_0 .net "Cin", 0 0, L_0x55555e963960;  alias, 1 drivers
v0x55555e77b490_0 .net "Cout", 0 0, L_0x55555e961310;  1 drivers
v0x55555e77b550_0 .net "Sum", 0 0, L_0x55555e961060;  1 drivers
v0x55555e7790c0_0 .net *"_ivl_0", 0 0, L_0x55555e960ff0;  1 drivers
v0x55555e779180_0 .net *"_ivl_4", 0 0, L_0x55555e9610d0;  1 drivers
v0x55555e76d890_0 .net *"_ivl_6", 0 0, L_0x55555e9611e0;  1 drivers
v0x55555e76ba30_0 .net *"_ivl_8", 0 0, L_0x55555e961250;  1 drivers
S_0x55555e7891c0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e7bf260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9616c0 .functor XOR 1, L_0x55555e961b30, L_0x55555e961c60, C4<0>, C4<0>;
L_0x55555e961730 .functor XOR 1, L_0x55555e9616c0, L_0x55555e961d90, C4<0>, C4<0>;
L_0x55555e9617a0 .functor AND 1, L_0x55555e961b30, L_0x55555e961c60, C4<1>, C4<1>;
L_0x55555e961860 .functor XOR 1, L_0x55555e961b30, L_0x55555e961c60, C4<0>, C4<0>;
L_0x55555e9618d0 .functor AND 1, L_0x55555e961d90, L_0x55555e961860, C4<1>, C4<1>;
L_0x55555e9619e0 .functor OR 1, L_0x55555e9617a0, L_0x55555e9618d0, C4<0>, C4<0>;
v0x55555e773700_0 .net "A", 0 0, L_0x55555e961b30;  1 drivers
v0x55555e772eb0_0 .net "B", 0 0, L_0x55555e961c60;  1 drivers
v0x55555e772f70_0 .net "Cin", 0 0, L_0x55555e961d90;  1 drivers
v0x55555e76b3d0_0 .net "Cout", 0 0, L_0x55555e9619e0;  1 drivers
v0x55555e76b490_0 .net "Sum", 0 0, L_0x55555e961730;  1 drivers
v0x55555e770c40_0 .net *"_ivl_0", 0 0, L_0x55555e9616c0;  1 drivers
v0x55555e770d00_0 .net *"_ivl_4", 0 0, L_0x55555e9617a0;  1 drivers
v0x55555e770450_0 .net *"_ivl_6", 0 0, L_0x55555e961860;  1 drivers
v0x55555e76e080_0 .net *"_ivl_8", 0 0, L_0x55555e9618d0;  1 drivers
S_0x55555e78bbd0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e7bf260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e961e30 .functor XOR 1, L_0x55555e962340, L_0x55555e9624b0, C4<0>, C4<0>;
L_0x55555e961ea0 .functor XOR 1, L_0x55555e961e30, L_0x55555e9625e0, C4<0>, C4<0>;
L_0x55555e961f60 .functor AND 1, L_0x55555e962340, L_0x55555e9624b0, C4<1>, C4<1>;
L_0x55555e962070 .functor XOR 1, L_0x55555e962340, L_0x55555e9624b0, C4<0>, C4<0>;
L_0x55555e9620e0 .functor AND 1, L_0x55555e9625e0, L_0x55555e962070, C4<1>, C4<1>;
L_0x55555e9621f0 .functor OR 1, L_0x55555e961f60, L_0x55555e9620e0, C4<0>, C4<0>;
v0x55555e762300_0 .net "A", 0 0, L_0x55555e962340;  1 drivers
v0x55555e7603f0_0 .net "B", 0 0, L_0x55555e9624b0;  1 drivers
v0x55555e7604b0_0 .net "Cin", 0 0, L_0x55555e9625e0;  1 drivers
v0x55555e768010_0 .net "Cout", 0 0, L_0x55555e9621f0;  1 drivers
v0x55555e7680d0_0 .net "Sum", 0 0, L_0x55555e961ea0;  1 drivers
v0x55555e767870_0 .net *"_ivl_0", 0 0, L_0x55555e961e30;  1 drivers
v0x55555e767930_0 .net *"_ivl_4", 0 0, L_0x55555e961f60;  1 drivers
v0x55555e75fd90_0 .net *"_ivl_6", 0 0, L_0x55555e962070;  1 drivers
v0x55555e765600_0 .net *"_ivl_8", 0 0, L_0x55555e9620e0;  1 drivers
S_0x55555e791960 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e7bf260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e962810 .functor XOR 1, L_0x55555e962d20, L_0x55555e962ee0, C4<0>, C4<0>;
L_0x55555e962880 .functor XOR 1, L_0x55555e962810, L_0x55555e9630a0, C4<0>, C4<0>;
L_0x55555e962940 .functor AND 1, L_0x55555e962d20, L_0x55555e962ee0, C4<1>, C4<1>;
L_0x55555e962a50 .functor XOR 1, L_0x55555e962d20, L_0x55555e962ee0, C4<0>, C4<0>;
L_0x55555e962ac0 .functor AND 1, L_0x55555e9630a0, L_0x55555e962a50, C4<1>, C4<1>;
L_0x55555e962bd0 .functor OR 1, L_0x55555e962940, L_0x55555e962ac0, C4<0>, C4<0>;
v0x55555e764ec0_0 .net "A", 0 0, L_0x55555e962d20;  1 drivers
v0x55555e762a40_0 .net "B", 0 0, L_0x55555e962ee0;  1 drivers
v0x55555e762ae0_0 .net "Cin", 0 0, L_0x55555e9630a0;  1 drivers
v0x55555e756c10_0 .net "Cout", 0 0, L_0x55555e962bd0;  alias, 1 drivers
v0x55555e756cd0_0 .net "Sum", 0 0, L_0x55555e962880;  1 drivers
v0x55555e754db0_0 .net *"_ivl_0", 0 0, L_0x55555e962810;  1 drivers
v0x55555e754e70_0 .net *"_ivl_4", 0 0, L_0x55555e962940;  1 drivers
v0x55555e75c9d0_0 .net *"_ivl_6", 0 0, L_0x55555e962a50;  1 drivers
v0x55555e75c230_0 .net *"_ivl_8", 0 0, L_0x55555e962ac0;  1 drivers
S_0x55555e794520 .scope module, "sltu_fa" "FA_32bit" 22 47, 23 47 0, S_0x55555e4ddf50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e2a0820_0 .net "A", 31 0, v0x55555e44bea0_0;  alias, 1 drivers
v0x55555e2e4430_0 .net "B", 31 0, L_0x55555e977270;  1 drivers
L_0x7f3943205410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555e2d9720_0 .net "Cin", 0 0, L_0x7f3943205410;  1 drivers
v0x55555e2d9220_0 .net "Cout", 0 0, L_0x55555e976490;  alias, 1 drivers
v0x55555e2d8fc0_0 .net "Sum", 31 0, L_0x55555e976c40;  1 drivers
v0x55555e2d8df0_0 .net "carry", 6 0, L_0x55555e974620;  1 drivers
L_0x55555e966590 .part v0x55555e44bea0_0, 0, 4;
L_0x55555e966630 .part L_0x55555e977270, 0, 4;
L_0x55555e9689d0 .part v0x55555e44bea0_0, 4, 4;
L_0x55555e968a70 .part L_0x55555e977270, 4, 4;
L_0x55555e968b10 .part L_0x55555e974620, 0, 1;
L_0x55555e96af40 .part v0x55555e44bea0_0, 8, 4;
L_0x55555e96b020 .part L_0x55555e977270, 8, 4;
L_0x55555e96b0c0 .part L_0x55555e974620, 1, 1;
L_0x55555e96d500 .part v0x55555e44bea0_0, 12, 4;
L_0x55555e96d5a0 .part L_0x55555e977270, 12, 4;
L_0x55555e96d6d0 .part L_0x55555e974620, 2, 1;
L_0x55555e96fa70 .part v0x55555e44bea0_0, 16, 4;
L_0x55555e96fb80 .part L_0x55555e977270, 16, 4;
L_0x55555e96fc20 .part L_0x55555e974620, 3, 1;
L_0x55555e971fd0 .part v0x55555e44bea0_0, 20, 4;
L_0x55555e972070 .part L_0x55555e977270, 20, 4;
L_0x55555e9721a0 .part L_0x55555e974620, 4, 1;
L_0x55555e974580 .part v0x55555e44bea0_0, 24, 4;
L_0x55555e9746c0 .part L_0x55555e977270, 24, 4;
L_0x55555e974760 .part L_0x55555e974620, 5, 1;
LS_0x55555e974620_0_0 .concat8 [ 1 1 1 1], L_0x55555e965e10, L_0x55555e9682b0, L_0x55555e96a820, L_0x55555e96cde0;
LS_0x55555e974620_0_4 .concat8 [ 1 1 1 0], L_0x55555e96f2f0, L_0x55555e9718b0, L_0x55555e973e60;
L_0x55555e974620 .concat8 [ 4 3 0 0], LS_0x55555e974620_0_0, LS_0x55555e974620_0_4;
L_0x55555e976ba0 .part v0x55555e44bea0_0, 28, 4;
L_0x55555e974800 .part L_0x55555e977270, 28, 4;
L_0x55555e976e10 .part L_0x55555e974620, 6, 1;
LS_0x55555e976c40_0_0 .concat8 [ 4 4 4 4], L_0x55555e9664f0, L_0x55555e968930, L_0x55555e96aea0, L_0x55555e96d460;
LS_0x55555e976c40_0_4 .concat8 [ 4 4 4 4], L_0x55555e96f9d0, L_0x55555e971f30, L_0x55555e9744e0, L_0x55555e976b00;
L_0x55555e976c40 .concat8 [ 16 16 0 0], LS_0x55555e976c40_0_0, LS_0x55555e976c40_0_4;
S_0x55555e796f30 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x55555e794520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e686100_0 .net "A", 3 0, L_0x55555e966590;  1 drivers
v0x55555e6ca4b0_0 .net "B", 3 0, L_0x55555e966630;  1 drivers
v0x55555e6ca250_0 .net "Cin", 0 0, L_0x7f3943205410;  alias, 1 drivers
v0x55555e6ca080_0 .net "Cout", 0 0, L_0x55555e965e10;  1 drivers
v0x55555e6ca150_0 .net "Sum", 3 0, L_0x55555e9664f0;  1 drivers
v0x55555e6bf970_0 .net "carry", 2 0, L_0x55555e965910;  1 drivers
L_0x55555e9646e0 .part L_0x55555e966590, 0, 1;
L_0x55555e964810 .part L_0x55555e966630, 0, 1;
L_0x55555e964d70 .part L_0x55555e966590, 1, 1;
L_0x55555e964ea0 .part L_0x55555e966630, 1, 1;
L_0x55555e964fd0 .part L_0x55555e965910, 0, 1;
L_0x55555e965580 .part L_0x55555e966590, 2, 1;
L_0x55555e9656f0 .part L_0x55555e966630, 2, 1;
L_0x55555e965820 .part L_0x55555e965910, 1, 1;
L_0x55555e965910 .concat8 [ 1 1 1 0], L_0x55555e9645d0, L_0x55555e964c60, L_0x55555e965430;
L_0x55555e965f70 .part L_0x55555e966590, 3, 1;
L_0x55555e966190 .part L_0x55555e966630, 3, 1;
L_0x55555e966350 .part L_0x55555e965910, 2, 1;
L_0x55555e9664f0 .concat8 [ 1 1 1 1], L_0x55555e964320, L_0x55555e9649b0, L_0x55555e9650e0, L_0x55555e965ac0;
S_0x55555e79cfa0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e796f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9642b0 .functor XOR 1, L_0x55555e9646e0, L_0x55555e964810, C4<0>, C4<0>;
L_0x55555e964320 .functor XOR 1, L_0x55555e9642b0, L_0x7f3943205410, C4<0>, C4<0>;
L_0x55555e9643e0 .functor AND 1, L_0x55555e9646e0, L_0x55555e964810, C4<1>, C4<1>;
L_0x55555e9644f0 .functor XOR 1, L_0x55555e9646e0, L_0x55555e964810, C4<0>, C4<0>;
L_0x55555e964560 .functor AND 1, L_0x7f3943205410, L_0x55555e9644f0, C4<1>, C4<1>;
L_0x55555e9645d0 .functor OR 1, L_0x55555e9643e0, L_0x55555e964560, C4<0>, C4<0>;
v0x55555e73e1e0_0 .net "A", 0 0, L_0x55555e9646e0;  1 drivers
v0x55555e745d50_0 .net "B", 0 0, L_0x55555e964810;  1 drivers
v0x55555e745df0_0 .net "Cin", 0 0, L_0x7f3943205410;  alias, 1 drivers
v0x55555e7455b0_0 .net "Cout", 0 0, L_0x55555e9645d0;  1 drivers
v0x55555e745670_0 .net "Sum", 0 0, L_0x55555e964320;  1 drivers
v0x55555e73dad0_0 .net *"_ivl_0", 0 0, L_0x55555e9642b0;  1 drivers
v0x55555e73db90_0 .net *"_ivl_4", 0 0, L_0x55555e9643e0;  1 drivers
v0x55555e743340_0 .net *"_ivl_6", 0 0, L_0x55555e9644f0;  1 drivers
v0x55555e742b50_0 .net *"_ivl_8", 0 0, L_0x55555e964560;  1 drivers
S_0x55555e79fb60 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e796f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e964940 .functor XOR 1, L_0x55555e964d70, L_0x55555e964ea0, C4<0>, C4<0>;
L_0x55555e9649b0 .functor XOR 1, L_0x55555e964940, L_0x55555e964fd0, C4<0>, C4<0>;
L_0x55555e964a20 .functor AND 1, L_0x55555e964d70, L_0x55555e964ea0, C4<1>, C4<1>;
L_0x55555e964ae0 .functor XOR 1, L_0x55555e964d70, L_0x55555e964ea0, C4<0>, C4<0>;
L_0x55555e964b50 .functor AND 1, L_0x55555e964fd0, L_0x55555e964ae0, C4<1>, C4<1>;
L_0x55555e964c60 .functor OR 1, L_0x55555e964a20, L_0x55555e964b50, C4<0>, C4<0>;
v0x55555e740830_0 .net "A", 0 0, L_0x55555e964d70;  1 drivers
v0x55555e734950_0 .net "B", 0 0, L_0x55555e964ea0;  1 drivers
v0x55555e734a10_0 .net "Cin", 0 0, L_0x55555e964fd0;  1 drivers
v0x55555e732af0_0 .net "Cout", 0 0, L_0x55555e964c60;  1 drivers
v0x55555e732bb0_0 .net "Sum", 0 0, L_0x55555e9649b0;  1 drivers
v0x55555e73a710_0 .net *"_ivl_0", 0 0, L_0x55555e964940;  1 drivers
v0x55555e73a7d0_0 .net *"_ivl_4", 0 0, L_0x55555e964a20;  1 drivers
v0x55555e739f70_0 .net *"_ivl_6", 0 0, L_0x55555e964ae0;  1 drivers
v0x55555e732490_0 .net *"_ivl_8", 0 0, L_0x55555e964b50;  1 drivers
S_0x55555e786600 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e796f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e965070 .functor XOR 1, L_0x55555e965580, L_0x55555e9656f0, C4<0>, C4<0>;
L_0x55555e9650e0 .functor XOR 1, L_0x55555e965070, L_0x55555e965820, C4<0>, C4<0>;
L_0x55555e9651a0 .functor AND 1, L_0x55555e965580, L_0x55555e9656f0, C4<1>, C4<1>;
L_0x55555e9652b0 .functor XOR 1, L_0x55555e965580, L_0x55555e9656f0, C4<0>, C4<0>;
L_0x55555e965320 .functor AND 1, L_0x55555e965820, L_0x55555e9652b0, C4<1>, C4<1>;
L_0x55555e965430 .functor OR 1, L_0x55555e9651a0, L_0x55555e965320, C4<0>, C4<0>;
v0x55555e737db0_0 .net "A", 0 0, L_0x55555e965580;  1 drivers
v0x55555e737510_0 .net "B", 0 0, L_0x55555e9656f0;  1 drivers
v0x55555e7375d0_0 .net "Cin", 0 0, L_0x55555e965820;  1 drivers
v0x55555e735140_0 .net "Cout", 0 0, L_0x55555e965430;  1 drivers
v0x55555e735200_0 .net "Sum", 0 0, L_0x55555e9650e0;  1 drivers
v0x55555e7295f0_0 .net *"_ivl_0", 0 0, L_0x55555e965070;  1 drivers
v0x55555e7296b0_0 .net *"_ivl_4", 0 0, L_0x55555e9651a0;  1 drivers
v0x55555e7277e0_0 .net *"_ivl_6", 0 0, L_0x55555e9652b0;  1 drivers
v0x55555e72f3b0_0 .net *"_ivl_8", 0 0, L_0x55555e965320;  1 drivers
S_0x55555e768270 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e796f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e965a50 .functor XOR 1, L_0x55555e965f70, L_0x55555e966190, C4<0>, C4<0>;
L_0x55555e965ac0 .functor XOR 1, L_0x55555e965a50, L_0x55555e966350, C4<0>, C4<0>;
L_0x55555e965b80 .functor AND 1, L_0x55555e965f70, L_0x55555e966190, C4<1>, C4<1>;
L_0x55555e965c90 .functor XOR 1, L_0x55555e965f70, L_0x55555e966190, C4<0>, C4<0>;
L_0x55555e965d00 .functor AND 1, L_0x55555e966350, L_0x55555e965c90, C4<1>, C4<1>;
L_0x55555e965e10 .functor OR 1, L_0x55555e965b80, L_0x55555e965d00, C4<0>, C4<0>;
v0x55555e72f060_0 .net "A", 0 0, L_0x55555e965f70;  1 drivers
v0x55555e72ec10_0 .net "B", 0 0, L_0x55555e966190;  1 drivers
v0x55555e72ecb0_0 .net "Cin", 0 0, L_0x55555e966350;  1 drivers
v0x55555e7271d0_0 .net "Cout", 0 0, L_0x55555e965e10;  alias, 1 drivers
v0x55555e727290_0 .net "Sum", 0 0, L_0x55555e965ac0;  1 drivers
v0x55555e72c9a0_0 .net *"_ivl_0", 0 0, L_0x55555e965a50;  1 drivers
v0x55555e72ca60_0 .net *"_ivl_4", 0 0, L_0x55555e965b80;  1 drivers
v0x55555e72c1b0_0 .net *"_ivl_6", 0 0, L_0x55555e965c90;  1 drivers
v0x55555e729de0_0 .net *"_ivl_8", 0 0, L_0x55555e965d00;  1 drivers
S_0x55555e76e2e0 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x55555e794520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e6c1cf0_0 .net "A", 3 0, L_0x55555e9689d0;  1 drivers
v0x55555e6c9820_0 .net "B", 3 0, L_0x55555e968a70;  1 drivers
v0x55555e6c9080_0 .net "Cin", 0 0, L_0x55555e968b10;  1 drivers
v0x55555e6c16e0_0 .net "Cout", 0 0, L_0x55555e9682b0;  1 drivers
v0x55555e6c17b0_0 .net "Sum", 3 0, L_0x55555e968930;  1 drivers
v0x55555e6c6e10_0 .net "carry", 2 0, L_0x55555e967db0;  1 drivers
L_0x55555e966b40 .part L_0x55555e9689d0, 0, 1;
L_0x55555e966c70 .part L_0x55555e968a70, 0, 1;
L_0x55555e967210 .part L_0x55555e9689d0, 1, 1;
L_0x55555e967340 .part L_0x55555e968a70, 1, 1;
L_0x55555e967470 .part L_0x55555e967db0, 0, 1;
L_0x55555e967a20 .part L_0x55555e9689d0, 2, 1;
L_0x55555e967b90 .part L_0x55555e968a70, 2, 1;
L_0x55555e967cc0 .part L_0x55555e967db0, 1, 1;
L_0x55555e967db0 .concat8 [ 1 1 1 0], L_0x55555e9669f0, L_0x55555e9670c0, L_0x55555e9678d0;
L_0x55555e968410 .part L_0x55555e9689d0, 3, 1;
L_0x55555e9685d0 .part L_0x55555e968a70, 3, 1;
L_0x55555e968790 .part L_0x55555e967db0, 2, 1;
L_0x55555e968930 .concat8 [ 1 1 1 1], L_0x55555e966740, L_0x55555e966e10, L_0x55555e967580, L_0x55555e967f60;
S_0x55555e770ea0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e76e2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9666d0 .functor XOR 1, L_0x55555e966b40, L_0x55555e966c70, C4<0>, C4<0>;
L_0x55555e966740 .functor XOR 1, L_0x55555e9666d0, L_0x55555e968b10, C4<0>, C4<0>;
L_0x55555e9667b0 .functor AND 1, L_0x55555e966b40, L_0x55555e966c70, C4<1>, C4<1>;
L_0x55555e9668c0 .functor XOR 1, L_0x55555e966b40, L_0x55555e966c70, C4<0>, C4<0>;
L_0x55555e966930 .functor AND 1, L_0x55555e968b10, L_0x55555e9668c0, C4<1>, C4<1>;
L_0x55555e9669f0 .functor OR 1, L_0x55555e9667b0, L_0x55555e966930, C4<0>, C4<0>;
v0x55555e6bf2c0_0 .net "A", 0 0, L_0x55555e966b40;  1 drivers
v0x55555e67b430_0 .net "B", 0 0, L_0x55555e966c70;  1 drivers
v0x55555e67b4f0_0 .net "Cin", 0 0, L_0x55555e968b10;  alias, 1 drivers
v0x55555e6bf040_0 .net "Cout", 0 0, L_0x55555e9669f0;  1 drivers
v0x55555e6bf100_0 .net "Sum", 0 0, L_0x55555e966740;  1 drivers
v0x55555e6b4330_0 .net *"_ivl_0", 0 0, L_0x55555e9666d0;  1 drivers
v0x55555e6b43f0_0 .net *"_ivl_4", 0 0, L_0x55555e9667b0;  1 drivers
v0x55555e6b3e30_0 .net *"_ivl_6", 0 0, L_0x55555e9668c0;  1 drivers
v0x55555e6b3bd0_0 .net *"_ivl_8", 0 0, L_0x55555e966930;  1 drivers
S_0x55555e7738b0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e76e2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e966da0 .functor XOR 1, L_0x55555e967210, L_0x55555e967340, C4<0>, C4<0>;
L_0x55555e966e10 .functor XOR 1, L_0x55555e966da0, L_0x55555e967470, C4<0>, C4<0>;
L_0x55555e966e80 .functor AND 1, L_0x55555e967210, L_0x55555e967340, C4<1>, C4<1>;
L_0x55555e966f40 .functor XOR 1, L_0x55555e967210, L_0x55555e967340, C4<0>, C4<0>;
L_0x55555e966fb0 .functor AND 1, L_0x55555e967470, L_0x55555e966f40, C4<1>, C4<1>;
L_0x55555e9670c0 .functor OR 1, L_0x55555e966e80, L_0x55555e966fb0, C4<0>, C4<0>;
v0x55555e6b3ab0_0 .net "A", 0 0, L_0x55555e967210;  1 drivers
v0x55555e6a8cf0_0 .net "B", 0 0, L_0x55555e967340;  1 drivers
v0x55555e6a8d90_0 .net "Cin", 0 0, L_0x55555e967470;  1 drivers
v0x55555e6a87f0_0 .net "Cout", 0 0, L_0x55555e9670c0;  1 drivers
v0x55555e6a88b0_0 .net "Sum", 0 0, L_0x55555e966e10;  1 drivers
v0x55555e6a8590_0 .net *"_ivl_0", 0 0, L_0x55555e966da0;  1 drivers
v0x55555e6a8650_0 .net *"_ivl_4", 0 0, L_0x55555e966e80;  1 drivers
v0x55555e6a83c0_0 .net *"_ivl_6", 0 0, L_0x55555e966f40;  1 drivers
v0x55555e69d6b0_0 .net *"_ivl_8", 0 0, L_0x55555e966fb0;  1 drivers
S_0x55555e779320 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e76e2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e967510 .functor XOR 1, L_0x55555e967a20, L_0x55555e967b90, C4<0>, C4<0>;
L_0x55555e967580 .functor XOR 1, L_0x55555e967510, L_0x55555e967cc0, C4<0>, C4<0>;
L_0x55555e967640 .functor AND 1, L_0x55555e967a20, L_0x55555e967b90, C4<1>, C4<1>;
L_0x55555e967750 .functor XOR 1, L_0x55555e967a20, L_0x55555e967b90, C4<0>, C4<0>;
L_0x55555e9677c0 .functor AND 1, L_0x55555e967cc0, L_0x55555e967750, C4<1>, C4<1>;
L_0x55555e9678d0 .functor OR 1, L_0x55555e967640, L_0x55555e9677c0, C4<0>, C4<0>;
v0x55555e69d260_0 .net "A", 0 0, L_0x55555e967a20;  1 drivers
v0x55555e69cf50_0 .net "B", 0 0, L_0x55555e967b90;  1 drivers
v0x55555e69cff0_0 .net "Cin", 0 0, L_0x55555e967cc0;  1 drivers
v0x55555e67af70_0 .net "Cout", 0 0, L_0x55555e9678d0;  1 drivers
v0x55555e67b030_0 .net "Sum", 0 0, L_0x55555e967580;  1 drivers
v0x55555e69cd80_0 .net *"_ivl_0", 0 0, L_0x55555e967510;  1 drivers
v0x55555e69ce40_0 .net *"_ivl_4", 0 0, L_0x55555e967640;  1 drivers
v0x55555e692070_0 .net *"_ivl_6", 0 0, L_0x55555e967750;  1 drivers
v0x55555e691b70_0 .net *"_ivl_8", 0 0, L_0x55555e9677c0;  1 drivers
S_0x55555e77bee0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e76e2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e967ef0 .functor XOR 1, L_0x55555e968410, L_0x55555e9685d0, C4<0>, C4<0>;
L_0x55555e967f60 .functor XOR 1, L_0x55555e967ef0, L_0x55555e968790, C4<0>, C4<0>;
L_0x55555e968020 .functor AND 1, L_0x55555e968410, L_0x55555e9685d0, C4<1>, C4<1>;
L_0x55555e968130 .functor XOR 1, L_0x55555e968410, L_0x55555e9685d0, C4<0>, C4<0>;
L_0x55555e9681a0 .functor AND 1, L_0x55555e968790, L_0x55555e968130, C4<1>, C4<1>;
L_0x55555e9682b0 .functor OR 1, L_0x55555e968020, L_0x55555e9681a0, C4<0>, C4<0>;
v0x55555e6919c0_0 .net "A", 0 0, L_0x55555e968410;  1 drivers
v0x55555e691740_0 .net "B", 0 0, L_0x55555e9685d0;  1 drivers
v0x55555e691800_0 .net "Cin", 0 0, L_0x55555e968790;  1 drivers
v0x55555e686a30_0 .net "Cout", 0 0, L_0x55555e9682b0;  alias, 1 drivers
v0x55555e686af0_0 .net "Sum", 0 0, L_0x55555e967f60;  1 drivers
v0x55555e686530_0 .net *"_ivl_0", 0 0, L_0x55555e967ef0;  1 drivers
v0x55555e6865f0_0 .net *"_ivl_4", 0 0, L_0x55555e968020;  1 drivers
v0x55555e6862d0_0 .net *"_ivl_6", 0 0, L_0x55555e968130;  1 drivers
v0x55555e6c3a60_0 .net *"_ivl_8", 0 0, L_0x55555e9681a0;  1 drivers
S_0x55555e77e8f0 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x55555e794520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e6a2590_0 .net "A", 3 0, L_0x55555e96af40;  1 drivers
v0x55555e696760_0 .net "B", 3 0, L_0x55555e96b020;  1 drivers
v0x55555e694900_0 .net "Cin", 0 0, L_0x55555e96b0c0;  1 drivers
v0x55555e69c520_0 .net "Cout", 0 0, L_0x55555e96a820;  1 drivers
v0x55555e69c5f0_0 .net "Sum", 3 0, L_0x55555e96aea0;  1 drivers
v0x55555e69bd80_0 .net "carry", 2 0, L_0x55555e96a320;  1 drivers
L_0x55555e9690b0 .part L_0x55555e96af40, 0, 1;
L_0x55555e9691e0 .part L_0x55555e96b020, 0, 1;
L_0x55555e969780 .part L_0x55555e96af40, 1, 1;
L_0x55555e9698b0 .part L_0x55555e96b020, 1, 1;
L_0x55555e9699e0 .part L_0x55555e96a320, 0, 1;
L_0x55555e969f90 .part L_0x55555e96af40, 2, 1;
L_0x55555e96a100 .part L_0x55555e96b020, 2, 1;
L_0x55555e96a230 .part L_0x55555e96a320, 1, 1;
L_0x55555e96a320 .concat8 [ 1 1 1 0], L_0x55555e968f60, L_0x55555e969630, L_0x55555e969e40;
L_0x55555e96a980 .part L_0x55555e96af40, 3, 1;
L_0x55555e96ab40 .part L_0x55555e96b020, 3, 1;
L_0x55555e96ad00 .part L_0x55555e96a320, 2, 1;
L_0x55555e96aea0 .concat8 [ 1 1 1 1], L_0x55555e968cb0, L_0x55555e969380, L_0x55555e969af0, L_0x55555e96a4d0;
S_0x55555e765860 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e77e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e968c40 .functor XOR 1, L_0x55555e9690b0, L_0x55555e9691e0, C4<0>, C4<0>;
L_0x55555e968cb0 .functor XOR 1, L_0x55555e968c40, L_0x55555e96b0c0, C4<0>, C4<0>;
L_0x55555e968d20 .functor AND 1, L_0x55555e9690b0, L_0x55555e9691e0, C4<1>, C4<1>;
L_0x55555e968e30 .functor XOR 1, L_0x55555e9690b0, L_0x55555e9691e0, C4<0>, C4<0>;
L_0x55555e968ea0 .functor AND 1, L_0x55555e96b0c0, L_0x55555e968e30, C4<1>, C4<1>;
L_0x55555e968f60 .functor OR 1, L_0x55555e968d20, L_0x55555e968ea0, C4<0>, C4<0>;
v0x55555e6c4300_0 .net "A", 0 0, L_0x55555e9690b0;  1 drivers
v0x55555e6b8a20_0 .net "B", 0 0, L_0x55555e9691e0;  1 drivers
v0x55555e6b8ac0_0 .net "Cin", 0 0, L_0x55555e96b0c0;  alias, 1 drivers
v0x55555e6b6bc0_0 .net "Cout", 0 0, L_0x55555e968f60;  1 drivers
v0x55555e6b6c80_0 .net "Sum", 0 0, L_0x55555e968cb0;  1 drivers
v0x55555e6be7e0_0 .net *"_ivl_0", 0 0, L_0x55555e968c40;  1 drivers
v0x55555e6be8a0_0 .net *"_ivl_4", 0 0, L_0x55555e968d20;  1 drivers
v0x55555e6be040_0 .net *"_ivl_6", 0 0, L_0x55555e968e30;  1 drivers
v0x55555e6b6560_0 .net *"_ivl_8", 0 0, L_0x55555e968ea0;  1 drivers
S_0x55555e74c020 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e77e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e969310 .functor XOR 1, L_0x55555e969780, L_0x55555e9698b0, C4<0>, C4<0>;
L_0x55555e969380 .functor XOR 1, L_0x55555e969310, L_0x55555e9699e0, C4<0>, C4<0>;
L_0x55555e9693f0 .functor AND 1, L_0x55555e969780, L_0x55555e9698b0, C4<1>, C4<1>;
L_0x55555e9694b0 .functor XOR 1, L_0x55555e969780, L_0x55555e9698b0, C4<0>, C4<0>;
L_0x55555e969520 .functor AND 1, L_0x55555e9699e0, L_0x55555e9694b0, C4<1>, C4<1>;
L_0x55555e969630 .functor OR 1, L_0x55555e9693f0, L_0x55555e969520, C4<0>, C4<0>;
v0x55555e6bbe80_0 .net "A", 0 0, L_0x55555e969780;  1 drivers
v0x55555e6bb5e0_0 .net "B", 0 0, L_0x55555e9698b0;  1 drivers
v0x55555e6bb6a0_0 .net "Cin", 0 0, L_0x55555e9699e0;  1 drivers
v0x55555e6b9210_0 .net "Cout", 0 0, L_0x55555e969630;  1 drivers
v0x55555e6b92d0_0 .net "Sum", 0 0, L_0x55555e969380;  1 drivers
v0x55555e6ad3e0_0 .net *"_ivl_0", 0 0, L_0x55555e969310;  1 drivers
v0x55555e6ad4a0_0 .net *"_ivl_4", 0 0, L_0x55555e9693f0;  1 drivers
v0x55555e6ab580_0 .net *"_ivl_6", 0 0, L_0x55555e9694b0;  1 drivers
v0x55555e6b31a0_0 .net *"_ivl_8", 0 0, L_0x55555e969520;  1 drivers
S_0x55555e74ebe0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e77e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e969a80 .functor XOR 1, L_0x55555e969f90, L_0x55555e96a100, C4<0>, C4<0>;
L_0x55555e969af0 .functor XOR 1, L_0x55555e969a80, L_0x55555e96a230, C4<0>, C4<0>;
L_0x55555e969bb0 .functor AND 1, L_0x55555e969f90, L_0x55555e96a100, C4<1>, C4<1>;
L_0x55555e969cc0 .functor XOR 1, L_0x55555e969f90, L_0x55555e96a100, C4<0>, C4<0>;
L_0x55555e969d30 .functor AND 1, L_0x55555e96a230, L_0x55555e969cc0, C4<1>, C4<1>;
L_0x55555e969e40 .functor OR 1, L_0x55555e969bb0, L_0x55555e969d30, C4<0>, C4<0>;
v0x55555e6b2ab0_0 .net "A", 0 0, L_0x55555e969f90;  1 drivers
v0x55555e6aaf20_0 .net "B", 0 0, L_0x55555e96a100;  1 drivers
v0x55555e6aafe0_0 .net "Cin", 0 0, L_0x55555e96a230;  1 drivers
v0x55555e6b0790_0 .net "Cout", 0 0, L_0x55555e969e40;  1 drivers
v0x55555e6b0850_0 .net "Sum", 0 0, L_0x55555e969af0;  1 drivers
v0x55555e6affa0_0 .net *"_ivl_0", 0 0, L_0x55555e969a80;  1 drivers
v0x55555e6b0060_0 .net *"_ivl_4", 0 0, L_0x55555e969bb0;  1 drivers
v0x55555e6adbd0_0 .net *"_ivl_6", 0 0, L_0x55555e969cc0;  1 drivers
v0x55555e6a1da0_0 .net *"_ivl_8", 0 0, L_0x55555e969d30;  1 drivers
S_0x55555e7515f0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e77e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e96a460 .functor XOR 1, L_0x55555e96a980, L_0x55555e96ab40, C4<0>, C4<0>;
L_0x55555e96a4d0 .functor XOR 1, L_0x55555e96a460, L_0x55555e96ad00, C4<0>, C4<0>;
L_0x55555e96a590 .functor AND 1, L_0x55555e96a980, L_0x55555e96ab40, C4<1>, C4<1>;
L_0x55555e96a6a0 .functor XOR 1, L_0x55555e96a980, L_0x55555e96ab40, C4<0>, C4<0>;
L_0x55555e96a710 .functor AND 1, L_0x55555e96ad00, L_0x55555e96a6a0, C4<1>, C4<1>;
L_0x55555e96a820 .functor OR 1, L_0x55555e96a590, L_0x55555e96a710, C4<0>, C4<0>;
v0x55555e69fff0_0 .net "A", 0 0, L_0x55555e96a980;  1 drivers
v0x55555e6a7b60_0 .net "B", 0 0, L_0x55555e96ab40;  1 drivers
v0x55555e6a7c00_0 .net "Cin", 0 0, L_0x55555e96ad00;  1 drivers
v0x55555e6a73c0_0 .net "Cout", 0 0, L_0x55555e96a820;  alias, 1 drivers
v0x55555e6a7480_0 .net "Sum", 0 0, L_0x55555e96a4d0;  1 drivers
v0x55555e69f8e0_0 .net *"_ivl_0", 0 0, L_0x55555e96a460;  1 drivers
v0x55555e69f9a0_0 .net *"_ivl_4", 0 0, L_0x55555e96a590;  1 drivers
v0x55555e6a5150_0 .net *"_ivl_6", 0 0, L_0x55555e96a6a0;  1 drivers
v0x55555e6a4960_0 .net *"_ivl_8", 0 0, L_0x55555e96a710;  1 drivers
S_0x55555e757660 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x55555e794520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e6722c0_0 .net "A", 3 0, L_0x55555e96d500;  1 drivers
v0x55555e677b30_0 .net "B", 3 0, L_0x55555e96d5a0;  1 drivers
v0x55555e677340_0 .net "Cin", 0 0, L_0x55555e96d6d0;  1 drivers
v0x55555e674f70_0 .net "Cout", 0 0, L_0x55555e96cde0;  1 drivers
v0x55555e675040_0 .net "Sum", 3 0, L_0x55555e96d460;  1 drivers
v0x55555e4cc3c0_0 .net "carry", 2 0, L_0x55555e96c8e0;  1 drivers
L_0x55555e96b670 .part L_0x55555e96d500, 0, 1;
L_0x55555e96b7a0 .part L_0x55555e96d5a0, 0, 1;
L_0x55555e96bd40 .part L_0x55555e96d500, 1, 1;
L_0x55555e96be70 .part L_0x55555e96d5a0, 1, 1;
L_0x55555e96bfa0 .part L_0x55555e96c8e0, 0, 1;
L_0x55555e96c550 .part L_0x55555e96d500, 2, 1;
L_0x55555e96c6c0 .part L_0x55555e96d5a0, 2, 1;
L_0x55555e96c7f0 .part L_0x55555e96c8e0, 1, 1;
L_0x55555e96c8e0 .concat8 [ 1 1 1 0], L_0x55555e96b560, L_0x55555e96bbf0, L_0x55555e96c400;
L_0x55555e96cf40 .part L_0x55555e96d500, 3, 1;
L_0x55555e96d100 .part L_0x55555e96d5a0, 3, 1;
L_0x55555e96d2c0 .part L_0x55555e96c8e0, 2, 1;
L_0x55555e96d460 .concat8 [ 1 1 1 1], L_0x55555e96b2b0, L_0x55555e96b940, L_0x55555e96c0b0, L_0x55555e96ca90;
S_0x55555e75a220 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e757660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e96b240 .functor XOR 1, L_0x55555e96b670, L_0x55555e96b7a0, C4<0>, C4<0>;
L_0x55555e96b2b0 .functor XOR 1, L_0x55555e96b240, L_0x55555e96d6d0, C4<0>, C4<0>;
L_0x55555e96b320 .functor AND 1, L_0x55555e96b670, L_0x55555e96b7a0, C4<1>, C4<1>;
L_0x55555e96b430 .functor XOR 1, L_0x55555e96b670, L_0x55555e96b7a0, C4<0>, C4<0>;
L_0x55555e96b4a0 .functor AND 1, L_0x55555e96d6d0, L_0x55555e96b430, C4<1>, C4<1>;
L_0x55555e96b560 .functor OR 1, L_0x55555e96b320, L_0x55555e96b4a0, C4<0>, C4<0>;
v0x55555e699bc0_0 .net "A", 0 0, L_0x55555e96b670;  1 drivers
v0x55555e699320_0 .net "B", 0 0, L_0x55555e96b7a0;  1 drivers
v0x55555e6993c0_0 .net "Cin", 0 0, L_0x55555e96d6d0;  alias, 1 drivers
v0x55555e696f50_0 .net "Cout", 0 0, L_0x55555e96b560;  1 drivers
v0x55555e697010_0 .net "Sum", 0 0, L_0x55555e96b2b0;  1 drivers
v0x55555e68b120_0 .net *"_ivl_0", 0 0, L_0x55555e96b240;  1 drivers
v0x55555e68b1e0_0 .net *"_ivl_4", 0 0, L_0x55555e96b320;  1 drivers
v0x55555e6892c0_0 .net *"_ivl_6", 0 0, L_0x55555e96b430;  1 drivers
v0x55555e690ee0_0 .net *"_ivl_8", 0 0, L_0x55555e96b4a0;  1 drivers
S_0x55555e75cc30 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e757660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e96b8d0 .functor XOR 1, L_0x55555e96bd40, L_0x55555e96be70, C4<0>, C4<0>;
L_0x55555e96b940 .functor XOR 1, L_0x55555e96b8d0, L_0x55555e96bfa0, C4<0>, C4<0>;
L_0x55555e96b9b0 .functor AND 1, L_0x55555e96bd40, L_0x55555e96be70, C4<1>, C4<1>;
L_0x55555e96ba70 .functor XOR 1, L_0x55555e96bd40, L_0x55555e96be70, C4<0>, C4<0>;
L_0x55555e96bae0 .functor AND 1, L_0x55555e96bfa0, L_0x55555e96ba70, C4<1>, C4<1>;
L_0x55555e96bbf0 .functor OR 1, L_0x55555e96b9b0, L_0x55555e96bae0, C4<0>, C4<0>;
v0x55555e6907f0_0 .net "A", 0 0, L_0x55555e96bd40;  1 drivers
v0x55555e688c60_0 .net "B", 0 0, L_0x55555e96be70;  1 drivers
v0x55555e688d20_0 .net "Cin", 0 0, L_0x55555e96bfa0;  1 drivers
v0x55555e68e4d0_0 .net "Cout", 0 0, L_0x55555e96bbf0;  1 drivers
v0x55555e68e590_0 .net "Sum", 0 0, L_0x55555e96b940;  1 drivers
v0x55555e68dce0_0 .net *"_ivl_0", 0 0, L_0x55555e96b8d0;  1 drivers
v0x55555e68dda0_0 .net *"_ivl_4", 0 0, L_0x55555e96b9b0;  1 drivers
v0x55555e68b910_0 .net *"_ivl_6", 0 0, L_0x55555e96ba70;  1 drivers
v0x55555e67fae0_0 .net *"_ivl_8", 0 0, L_0x55555e96bae0;  1 drivers
S_0x55555e762ca0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e757660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e96c040 .functor XOR 1, L_0x55555e96c550, L_0x55555e96c6c0, C4<0>, C4<0>;
L_0x55555e96c0b0 .functor XOR 1, L_0x55555e96c040, L_0x55555e96c7f0, C4<0>, C4<0>;
L_0x55555e96c170 .functor AND 1, L_0x55555e96c550, L_0x55555e96c6c0, C4<1>, C4<1>;
L_0x55555e96c280 .functor XOR 1, L_0x55555e96c550, L_0x55555e96c6c0, C4<0>, C4<0>;
L_0x55555e96c2f0 .functor AND 1, L_0x55555e96c7f0, L_0x55555e96c280, C4<1>, C4<1>;
L_0x55555e96c400 .functor OR 1, L_0x55555e96c170, L_0x55555e96c2f0, C4<0>, C4<0>;
v0x55555e67dd30_0 .net "A", 0 0, L_0x55555e96c550;  1 drivers
v0x55555e6858a0_0 .net "B", 0 0, L_0x55555e96c6c0;  1 drivers
v0x55555e685960_0 .net "Cin", 0 0, L_0x55555e96c7f0;  1 drivers
v0x55555e685100_0 .net "Cout", 0 0, L_0x55555e96c400;  1 drivers
v0x55555e6851c0_0 .net "Sum", 0 0, L_0x55555e96c0b0;  1 drivers
v0x55555e67d620_0 .net *"_ivl_0", 0 0, L_0x55555e96c040;  1 drivers
v0x55555e67d6e0_0 .net *"_ivl_4", 0 0, L_0x55555e96c170;  1 drivers
v0x55555e682e90_0 .net *"_ivl_6", 0 0, L_0x55555e96c280;  1 drivers
v0x55555e6826a0_0 .net *"_ivl_8", 0 0, L_0x55555e96c2f0;  1 drivers
S_0x55555e745fb0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e757660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e96ca20 .functor XOR 1, L_0x55555e96cf40, L_0x55555e96d100, C4<0>, C4<0>;
L_0x55555e96ca90 .functor XOR 1, L_0x55555e96ca20, L_0x55555e96d2c0, C4<0>, C4<0>;
L_0x55555e96cb50 .functor AND 1, L_0x55555e96cf40, L_0x55555e96d100, C4<1>, C4<1>;
L_0x55555e96cc60 .functor XOR 1, L_0x55555e96cf40, L_0x55555e96d100, C4<0>, C4<0>;
L_0x55555e96ccd0 .functor AND 1, L_0x55555e96d2c0, L_0x55555e96cc60, C4<1>, C4<1>;
L_0x55555e96cde0 .functor OR 1, L_0x55555e96cb50, L_0x55555e96ccd0, C4<0>, C4<0>;
v0x55555e680380_0 .net "A", 0 0, L_0x55555e96cf40;  1 drivers
v0x55555e674780_0 .net "B", 0 0, L_0x55555e96d100;  1 drivers
v0x55555e674820_0 .net "Cin", 0 0, L_0x55555e96d2c0;  1 drivers
v0x55555e672920_0 .net "Cout", 0 0, L_0x55555e96cde0;  alias, 1 drivers
v0x55555e6729e0_0 .net "Sum", 0 0, L_0x55555e96ca90;  1 drivers
v0x55555e67a540_0 .net *"_ivl_0", 0 0, L_0x55555e96ca20;  1 drivers
v0x55555e67a600_0 .net *"_ivl_4", 0 0, L_0x55555e96cb50;  1 drivers
v0x55555e67a140_0 .net *"_ivl_6", 0 0, L_0x55555e96cc60;  1 drivers
v0x55555e679da0_0 .net *"_ivl_8", 0 0, L_0x55555e96ccd0;  1 drivers
S_0x55555e72cc00 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x55555e794520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e1bec20_0 .net "A", 3 0, L_0x55555e96fa70;  1 drivers
v0x55555e1b3f10_0 .net "B", 3 0, L_0x55555e96fb80;  1 drivers
v0x55555e1b3a10_0 .net "Cin", 0 0, L_0x55555e96fc20;  1 drivers
v0x55555e1b37b0_0 .net "Cout", 0 0, L_0x55555e96f2f0;  1 drivers
v0x55555e1b3880_0 .net "Sum", 3 0, L_0x55555e96f9d0;  1 drivers
v0x55555e1b35e0_0 .net "carry", 2 0, L_0x55555e96edf0;  1 drivers
L_0x55555e96db80 .part L_0x55555e96fa70, 0, 1;
L_0x55555e96dcb0 .part L_0x55555e96fb80, 0, 1;
L_0x55555e96e250 .part L_0x55555e96fa70, 1, 1;
L_0x55555e96e380 .part L_0x55555e96fb80, 1, 1;
L_0x55555e96e4b0 .part L_0x55555e96edf0, 0, 1;
L_0x55555e96ea60 .part L_0x55555e96fa70, 2, 1;
L_0x55555e96ebd0 .part L_0x55555e96fb80, 2, 1;
L_0x55555e96ed00 .part L_0x55555e96edf0, 1, 1;
L_0x55555e96edf0 .concat8 [ 1 1 1 0], L_0x55555e96da30, L_0x55555e96e100, L_0x55555e96e910;
L_0x55555e96f450 .part L_0x55555e96fa70, 3, 1;
L_0x55555e96f670 .part L_0x55555e96fb80, 3, 1;
L_0x55555e96f830 .part L_0x55555e96edf0, 2, 1;
L_0x55555e96f9d0 .concat8 [ 1 1 1 1], L_0x55555e96d870, L_0x55555e96de50, L_0x55555e96e5c0, L_0x55555e96efa0;
S_0x55555e72f610 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e72cc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e96d800 .functor XOR 1, L_0x55555e96db80, L_0x55555e96dcb0, C4<0>, C4<0>;
L_0x55555e96d870 .functor XOR 1, L_0x55555e96d800, L_0x55555e96fc20, C4<0>, C4<0>;
L_0x55555e96d8e0 .functor AND 1, L_0x55555e96db80, L_0x55555e96dcb0, C4<1>, C4<1>;
L_0x55555e96d950 .functor XOR 1, L_0x55555e96db80, L_0x55555e96dcb0, C4<0>, C4<0>;
L_0x55555e96d9c0 .functor AND 1, L_0x55555e96fc20, L_0x55555e96d950, C4<1>, C4<1>;
L_0x55555e96da30 .functor OR 1, L_0x55555e96d8e0, L_0x55555e96d9c0, C4<0>, C4<0>;
v0x55555e4b3c60_0 .net "A", 0 0, L_0x55555e96db80;  1 drivers
v0x55555e4b28a0_0 .net "B", 0 0, L_0x55555e96dcb0;  1 drivers
v0x55555e4b2940_0 .net "Cin", 0 0, L_0x55555e96fc20;  alias, 1 drivers
v0x55555e498680_0 .net "Cout", 0 0, L_0x55555e96da30;  1 drivers
v0x55555e498740_0 .net "Sum", 0 0, L_0x55555e96d870;  1 drivers
v0x55555e309a90_0 .net *"_ivl_0", 0 0, L_0x55555e96d800;  1 drivers
v0x55555e309b50_0 .net *"_ivl_4", 0 0, L_0x55555e96d8e0;  1 drivers
v0x55555e1dc860_0 .net *"_ivl_6", 0 0, L_0x55555e96d950;  1 drivers
v0x55555e4aa0d0_0 .net *"_ivl_8", 0 0, L_0x55555e96d9c0;  1 drivers
S_0x55555e7353a0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e72cc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e96dde0 .functor XOR 1, L_0x55555e96e250, L_0x55555e96e380, C4<0>, C4<0>;
L_0x55555e96de50 .functor XOR 1, L_0x55555e96dde0, L_0x55555e96e4b0, C4<0>, C4<0>;
L_0x55555e96dec0 .functor AND 1, L_0x55555e96e250, L_0x55555e96e380, C4<1>, C4<1>;
L_0x55555e96df80 .functor XOR 1, L_0x55555e96e250, L_0x55555e96e380, C4<0>, C4<0>;
L_0x55555e96dff0 .functor AND 1, L_0x55555e96e4b0, L_0x55555e96df80, C4<1>, C4<1>;
L_0x55555e96e100 .functor OR 1, L_0x55555e96dec0, L_0x55555e96dff0, C4<0>, C4<0>;
v0x55555e4a9cf0_0 .net "A", 0 0, L_0x55555e96e250;  1 drivers
v0x55555e4a97b0_0 .net "B", 0 0, L_0x55555e96e380;  1 drivers
v0x55555e4a9870_0 .net "Cin", 0 0, L_0x55555e96e4b0;  1 drivers
v0x55555e4a9320_0 .net "Cout", 0 0, L_0x55555e96e100;  1 drivers
v0x55555e4a93e0_0 .net "Sum", 0 0, L_0x55555e96de50;  1 drivers
v0x55555e4a8e90_0 .net *"_ivl_0", 0 0, L_0x55555e96dde0;  1 drivers
v0x55555e4a8f50_0 .net *"_ivl_4", 0 0, L_0x55555e96dec0;  1 drivers
v0x55555e4a8a00_0 .net *"_ivl_6", 0 0, L_0x55555e96df80;  1 drivers
v0x55555e4a8570_0 .net *"_ivl_8", 0 0, L_0x55555e96dff0;  1 drivers
S_0x55555e737f60 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e72cc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e96e550 .functor XOR 1, L_0x55555e96ea60, L_0x55555e96ebd0, C4<0>, C4<0>;
L_0x55555e96e5c0 .functor XOR 1, L_0x55555e96e550, L_0x55555e96ed00, C4<0>, C4<0>;
L_0x55555e96e680 .functor AND 1, L_0x55555e96ea60, L_0x55555e96ebd0, C4<1>, C4<1>;
L_0x55555e96e790 .functor XOR 1, L_0x55555e96ea60, L_0x55555e96ebd0, C4<0>, C4<0>;
L_0x55555e96e800 .functor AND 1, L_0x55555e96ed00, L_0x55555e96e790, C4<1>, C4<1>;
L_0x55555e96e910 .functor OR 1, L_0x55555e96e680, L_0x55555e96e800, C4<0>, C4<0>;
v0x55555e4a8190_0 .net "A", 0 0, L_0x55555e96ea60;  1 drivers
v0x55555e4a0c40_0 .net "B", 0 0, L_0x55555e96ebd0;  1 drivers
v0x55555e4a0d00_0 .net "Cin", 0 0, L_0x55555e96ed00;  1 drivers
v0x55555e49da90_0 .net "Cout", 0 0, L_0x55555e96e910;  1 drivers
v0x55555e49db50_0 .net "Sum", 0 0, L_0x55555e96e5c0;  1 drivers
v0x55555e16fcf0_0 .net *"_ivl_0", 0 0, L_0x55555e96e550;  1 drivers
v0x55555e16fdb0_0 .net *"_ivl_4", 0 0, L_0x55555e96e680;  1 drivers
v0x55555e185ce0_0 .net *"_ivl_6", 0 0, L_0x55555e96e790;  1 drivers
v0x55555e1ca090_0 .net *"_ivl_8", 0 0, L_0x55555e96e800;  1 drivers
S_0x55555e73a970 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e72cc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e96ef30 .functor XOR 1, L_0x55555e96f450, L_0x55555e96f670, C4<0>, C4<0>;
L_0x55555e96efa0 .functor XOR 1, L_0x55555e96ef30, L_0x55555e96f830, C4<0>, C4<0>;
L_0x55555e96f060 .functor AND 1, L_0x55555e96f450, L_0x55555e96f670, C4<1>, C4<1>;
L_0x55555e96f170 .functor XOR 1, L_0x55555e96f450, L_0x55555e96f670, C4<0>, C4<0>;
L_0x55555e96f1e0 .functor AND 1, L_0x55555e96f830, L_0x55555e96f170, C4<1>, C4<1>;
L_0x55555e96f2f0 .functor OR 1, L_0x55555e96f060, L_0x55555e96f1e0, C4<0>, C4<0>;
v0x55555e1c9ee0_0 .net "A", 0 0, L_0x55555e96f450;  1 drivers
v0x55555e1c9c60_0 .net "B", 0 0, L_0x55555e96f670;  1 drivers
v0x55555e1c9d00_0 .net "Cin", 0 0, L_0x55555e96f830;  1 drivers
v0x55555e1bf550_0 .net "Cout", 0 0, L_0x55555e96f2f0;  alias, 1 drivers
v0x55555e1bf610_0 .net "Sum", 0 0, L_0x55555e96efa0;  1 drivers
v0x55555e1bf050_0 .net *"_ivl_0", 0 0, L_0x55555e96ef30;  1 drivers
v0x55555e1bf110_0 .net *"_ivl_4", 0 0, L_0x55555e96f060;  1 drivers
v0x55555e1bedf0_0 .net *"_ivl_6", 0 0, L_0x55555e96f170;  1 drivers
v0x55555e17b010_0 .net *"_ivl_8", 0 0, L_0x55555e96f1e0;  1 drivers
S_0x55555e7409e0 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x55555e794520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e1b67a0_0 .net "A", 3 0, L_0x55555e971fd0;  1 drivers
v0x55555e1be3c0_0 .net "B", 3 0, L_0x55555e972070;  1 drivers
v0x55555e1bdc20_0 .net "Cin", 0 0, L_0x55555e9721a0;  1 drivers
v0x55555e1b6140_0 .net "Cout", 0 0, L_0x55555e9718b0;  1 drivers
v0x55555e1b6210_0 .net "Sum", 3 0, L_0x55555e971f30;  1 drivers
v0x55555e1bb9b0_0 .net "carry", 2 0, L_0x55555e9713b0;  1 drivers
L_0x55555e970180 .part L_0x55555e971fd0, 0, 1;
L_0x55555e9702b0 .part L_0x55555e972070, 0, 1;
L_0x55555e970810 .part L_0x55555e971fd0, 1, 1;
L_0x55555e970940 .part L_0x55555e972070, 1, 1;
L_0x55555e970a70 .part L_0x55555e9713b0, 0, 1;
L_0x55555e971020 .part L_0x55555e971fd0, 2, 1;
L_0x55555e971190 .part L_0x55555e972070, 2, 1;
L_0x55555e9712c0 .part L_0x55555e9713b0, 1, 1;
L_0x55555e9713b0 .concat8 [ 1 1 1 0], L_0x55555e970070, L_0x55555e970700, L_0x55555e970ed0;
L_0x55555e971a10 .part L_0x55555e971fd0, 3, 1;
L_0x55555e971bd0 .part L_0x55555e972070, 3, 1;
L_0x55555e971d90 .part L_0x55555e9713b0, 2, 1;
L_0x55555e971f30 .concat8 [ 1 1 1 1], L_0x55555e96fe60, L_0x55555e970450, L_0x55555e970b80, L_0x55555e971560;
S_0x55555e7435a0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e7409e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e96fb10 .functor XOR 1, L_0x55555e970180, L_0x55555e9702b0, C4<0>, C4<0>;
L_0x55555e96fe60 .functor XOR 1, L_0x55555e96fb10, L_0x55555e9721a0, C4<0>, C4<0>;
L_0x55555e96fed0 .functor AND 1, L_0x55555e970180, L_0x55555e9702b0, C4<1>, C4<1>;
L_0x55555e96ff40 .functor XOR 1, L_0x55555e970180, L_0x55555e9702b0, C4<0>, C4<0>;
L_0x55555e96ffb0 .functor AND 1, L_0x55555e9721a0, L_0x55555e96ff40, C4<1>, C4<1>;
L_0x55555e970070 .functor OR 1, L_0x55555e96fed0, L_0x55555e96ffb0, C4<0>, C4<0>;
v0x55555e1a8480_0 .net "A", 0 0, L_0x55555e970180;  1 drivers
v0x55555e1a8170_0 .net "B", 0 0, L_0x55555e9702b0;  1 drivers
v0x55555e1a8210_0 .net "Cin", 0 0, L_0x55555e9721a0;  alias, 1 drivers
v0x55555e1a7fa0_0 .net "Cout", 0 0, L_0x55555e970070;  1 drivers
v0x55555e1a8060_0 .net "Sum", 0 0, L_0x55555e96fe60;  1 drivers
v0x55555e19d290_0 .net *"_ivl_0", 0 0, L_0x55555e96fb10;  1 drivers
v0x55555e19d350_0 .net *"_ivl_4", 0 0, L_0x55555e96fed0;  1 drivers
v0x55555e19cd90_0 .net *"_ivl_6", 0 0, L_0x55555e96ff40;  1 drivers
v0x55555e19cb30_0 .net *"_ivl_8", 0 0, L_0x55555e96ffb0;  1 drivers
S_0x55555e72a040 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e7409e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9703e0 .functor XOR 1, L_0x55555e970810, L_0x55555e970940, C4<0>, C4<0>;
L_0x55555e970450 .functor XOR 1, L_0x55555e9703e0, L_0x55555e970a70, C4<0>, C4<0>;
L_0x55555e9704c0 .functor AND 1, L_0x55555e970810, L_0x55555e970940, C4<1>, C4<1>;
L_0x55555e970580 .functor XOR 1, L_0x55555e970810, L_0x55555e970940, C4<0>, C4<0>;
L_0x55555e9705f0 .functor AND 1, L_0x55555e970a70, L_0x55555e970580, C4<1>, C4<1>;
L_0x55555e970700 .functor OR 1, L_0x55555e9704c0, L_0x55555e9705f0, C4<0>, C4<0>;
v0x55555e17aaf0_0 .net "A", 0 0, L_0x55555e970810;  1 drivers
v0x55555e19c960_0 .net "B", 0 0, L_0x55555e970940;  1 drivers
v0x55555e19ca20_0 .net "Cin", 0 0, L_0x55555e970a70;  1 drivers
v0x55555e191c50_0 .net "Cout", 0 0, L_0x55555e970700;  1 drivers
v0x55555e191d10_0 .net "Sum", 0 0, L_0x55555e970450;  1 drivers
v0x55555e191750_0 .net *"_ivl_0", 0 0, L_0x55555e9703e0;  1 drivers
v0x55555e191810_0 .net *"_ivl_4", 0 0, L_0x55555e9704c0;  1 drivers
v0x55555e1914f0_0 .net *"_ivl_6", 0 0, L_0x55555e970580;  1 drivers
v0x55555e191320_0 .net *"_ivl_8", 0 0, L_0x55555e9705f0;  1 drivers
S_0x55555e6b3400 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e7409e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e970b10 .functor XOR 1, L_0x55555e971020, L_0x55555e971190, C4<0>, C4<0>;
L_0x55555e970b80 .functor XOR 1, L_0x55555e970b10, L_0x55555e9712c0, C4<0>, C4<0>;
L_0x55555e970c40 .functor AND 1, L_0x55555e971020, L_0x55555e971190, C4<1>, C4<1>;
L_0x55555e970d50 .functor XOR 1, L_0x55555e971020, L_0x55555e971190, C4<0>, C4<0>;
L_0x55555e970dc0 .functor AND 1, L_0x55555e9712c0, L_0x55555e970d50, C4<1>, C4<1>;
L_0x55555e970ed0 .functor OR 1, L_0x55555e970c40, L_0x55555e970dc0, C4<0>, C4<0>;
v0x55555e1866c0_0 .net "A", 0 0, L_0x55555e971020;  1 drivers
v0x55555e186110_0 .net "B", 0 0, L_0x55555e971190;  1 drivers
v0x55555e1861d0_0 .net "Cin", 0 0, L_0x55555e9712c0;  1 drivers
v0x55555e185eb0_0 .net "Cout", 0 0, L_0x55555e970ed0;  1 drivers
v0x55555e185f70_0 .net "Sum", 0 0, L_0x55555e970b80;  1 drivers
v0x55555e1c3640_0 .net *"_ivl_0", 0 0, L_0x55555e970b10;  1 drivers
v0x55555e1c3700_0 .net *"_ivl_4", 0 0, L_0x55555e970c40;  1 drivers
v0x55555e1c18d0_0 .net *"_ivl_6", 0 0, L_0x55555e970d50;  1 drivers
v0x55555e1c9400_0 .net *"_ivl_8", 0 0, L_0x55555e970dc0;  1 drivers
S_0x55555e6b9470 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e7409e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9714f0 .functor XOR 1, L_0x55555e971a10, L_0x55555e971bd0, C4<0>, C4<0>;
L_0x55555e971560 .functor XOR 1, L_0x55555e9714f0, L_0x55555e971d90, C4<0>, C4<0>;
L_0x55555e971620 .functor AND 1, L_0x55555e971a10, L_0x55555e971bd0, C4<1>, C4<1>;
L_0x55555e971730 .functor XOR 1, L_0x55555e971a10, L_0x55555e971bd0, C4<0>, C4<0>;
L_0x55555e9717a0 .functor AND 1, L_0x55555e971d90, L_0x55555e971730, C4<1>, C4<1>;
L_0x55555e9718b0 .functor OR 1, L_0x55555e971620, L_0x55555e9717a0, C4<0>, C4<0>;
v0x55555e1c8d10_0 .net "A", 0 0, L_0x55555e971a10;  1 drivers
v0x55555e1c12c0_0 .net "B", 0 0, L_0x55555e971bd0;  1 drivers
v0x55555e1c1360_0 .net "Cin", 0 0, L_0x55555e971d90;  1 drivers
v0x55555e1c69f0_0 .net "Cout", 0 0, L_0x55555e9718b0;  alias, 1 drivers
v0x55555e1c6ab0_0 .net "Sum", 0 0, L_0x55555e971560;  1 drivers
v0x55555e1c6200_0 .net *"_ivl_0", 0 0, L_0x55555e9714f0;  1 drivers
v0x55555e1c62c0_0 .net *"_ivl_4", 0 0, L_0x55555e971620;  1 drivers
v0x55555e1c3e30_0 .net *"_ivl_6", 0 0, L_0x55555e971730;  1 drivers
v0x55555e1b8600_0 .net *"_ivl_8", 0 0, L_0x55555e9717a0;  1 drivers
S_0x55555e6bc030 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x55555e794520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e196b30_0 .net "A", 3 0, L_0x55555e974580;  1 drivers
v0x55555e18ad00_0 .net "B", 3 0, L_0x55555e9746c0;  1 drivers
v0x55555e188ea0_0 .net "Cin", 0 0, L_0x55555e974760;  1 drivers
v0x55555e190ac0_0 .net "Cout", 0 0, L_0x55555e973e60;  1 drivers
v0x55555e190b90_0 .net "Sum", 3 0, L_0x55555e9744e0;  1 drivers
v0x55555e190320_0 .net "carry", 2 0, L_0x55555e973960;  1 drivers
L_0x55555e9726f0 .part L_0x55555e974580, 0, 1;
L_0x55555e972820 .part L_0x55555e9746c0, 0, 1;
L_0x55555e972dc0 .part L_0x55555e974580, 1, 1;
L_0x55555e972ef0 .part L_0x55555e9746c0, 1, 1;
L_0x55555e973020 .part L_0x55555e973960, 0, 1;
L_0x55555e9735d0 .part L_0x55555e974580, 2, 1;
L_0x55555e973740 .part L_0x55555e9746c0, 2, 1;
L_0x55555e973870 .part L_0x55555e973960, 1, 1;
L_0x55555e973960 .concat8 [ 1 1 1 0], L_0x55555e9725a0, L_0x55555e972c70, L_0x55555e973480;
L_0x55555e973fc0 .part L_0x55555e974580, 3, 1;
L_0x55555e974180 .part L_0x55555e9746c0, 3, 1;
L_0x55555e974340 .part L_0x55555e973960, 2, 1;
L_0x55555e9744e0 .concat8 [ 1 1 1 1], L_0x55555e972340, L_0x55555e9729c0, L_0x55555e973130, L_0x55555e973b10;
S_0x55555e6bea40 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e6bc030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9722d0 .functor XOR 1, L_0x55555e9726f0, L_0x55555e972820, C4<0>, C4<0>;
L_0x55555e972340 .functor XOR 1, L_0x55555e9722d0, L_0x55555e974760, C4<0>, C4<0>;
L_0x55555e9723b0 .functor AND 1, L_0x55555e9726f0, L_0x55555e972820, C4<1>, C4<1>;
L_0x55555e972470 .functor XOR 1, L_0x55555e9726f0, L_0x55555e972820, C4<0>, C4<0>;
L_0x55555e9724e0 .functor AND 1, L_0x55555e974760, L_0x55555e972470, C4<1>, C4<1>;
L_0x55555e9725a0 .functor OR 1, L_0x55555e9723b0, L_0x55555e9724e0, C4<0>, C4<0>;
v0x55555e1b8ea0_0 .net "A", 0 0, L_0x55555e9726f0;  1 drivers
v0x55555e1acfc0_0 .net "B", 0 0, L_0x55555e972820;  1 drivers
v0x55555e1ad060_0 .net "Cin", 0 0, L_0x55555e974760;  alias, 1 drivers
v0x55555e1ab160_0 .net "Cout", 0 0, L_0x55555e9725a0;  1 drivers
v0x55555e1ab220_0 .net "Sum", 0 0, L_0x55555e972340;  1 drivers
v0x55555e1b2d80_0 .net *"_ivl_0", 0 0, L_0x55555e9722d0;  1 drivers
v0x55555e1b2e40_0 .net *"_ivl_4", 0 0, L_0x55555e9723b0;  1 drivers
v0x55555e1b25e0_0 .net *"_ivl_6", 0 0, L_0x55555e972470;  1 drivers
v0x55555e1aab00_0 .net *"_ivl_8", 0 0, L_0x55555e9724e0;  1 drivers
S_0x55555e6c44b0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e6bc030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e972950 .functor XOR 1, L_0x55555e972dc0, L_0x55555e972ef0, C4<0>, C4<0>;
L_0x55555e9729c0 .functor XOR 1, L_0x55555e972950, L_0x55555e973020, C4<0>, C4<0>;
L_0x55555e972a30 .functor AND 1, L_0x55555e972dc0, L_0x55555e972ef0, C4<1>, C4<1>;
L_0x55555e972af0 .functor XOR 1, L_0x55555e972dc0, L_0x55555e972ef0, C4<0>, C4<0>;
L_0x55555e972b60 .functor AND 1, L_0x55555e973020, L_0x55555e972af0, C4<1>, C4<1>;
L_0x55555e972c70 .functor OR 1, L_0x55555e972a30, L_0x55555e972b60, C4<0>, C4<0>;
v0x55555e1b0420_0 .net "A", 0 0, L_0x55555e972dc0;  1 drivers
v0x55555e1afb80_0 .net "B", 0 0, L_0x55555e972ef0;  1 drivers
v0x55555e1afc40_0 .net "Cin", 0 0, L_0x55555e973020;  1 drivers
v0x55555e1ad7b0_0 .net "Cout", 0 0, L_0x55555e972c70;  1 drivers
v0x55555e1ad870_0 .net "Sum", 0 0, L_0x55555e9729c0;  1 drivers
v0x55555e1a1980_0 .net *"_ivl_0", 0 0, L_0x55555e972950;  1 drivers
v0x55555e1a1a40_0 .net *"_ivl_4", 0 0, L_0x55555e972a30;  1 drivers
v0x55555e19fb20_0 .net *"_ivl_6", 0 0, L_0x55555e972af0;  1 drivers
v0x55555e1a7740_0 .net *"_ivl_8", 0 0, L_0x55555e972b60;  1 drivers
S_0x55555e6c7070 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e6bc030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9730c0 .functor XOR 1, L_0x55555e9735d0, L_0x55555e973740, C4<0>, C4<0>;
L_0x55555e973130 .functor XOR 1, L_0x55555e9730c0, L_0x55555e973870, C4<0>, C4<0>;
L_0x55555e9731f0 .functor AND 1, L_0x55555e9735d0, L_0x55555e973740, C4<1>, C4<1>;
L_0x55555e973300 .functor XOR 1, L_0x55555e9735d0, L_0x55555e973740, C4<0>, C4<0>;
L_0x55555e973370 .functor AND 1, L_0x55555e973870, L_0x55555e973300, C4<1>, C4<1>;
L_0x55555e973480 .functor OR 1, L_0x55555e9731f0, L_0x55555e973370, C4<0>, C4<0>;
v0x55555e1a7050_0 .net "A", 0 0, L_0x55555e9735d0;  1 drivers
v0x55555e19f4c0_0 .net "B", 0 0, L_0x55555e973740;  1 drivers
v0x55555e19f580_0 .net "Cin", 0 0, L_0x55555e973870;  1 drivers
v0x55555e1a4d30_0 .net "Cout", 0 0, L_0x55555e973480;  1 drivers
v0x55555e1a4df0_0 .net "Sum", 0 0, L_0x55555e973130;  1 drivers
v0x55555e1a4540_0 .net *"_ivl_0", 0 0, L_0x55555e9730c0;  1 drivers
v0x55555e1a4600_0 .net *"_ivl_4", 0 0, L_0x55555e9731f0;  1 drivers
v0x55555e1a2170_0 .net *"_ivl_6", 0 0, L_0x55555e973300;  1 drivers
v0x55555e196340_0 .net *"_ivl_8", 0 0, L_0x55555e973370;  1 drivers
S_0x55555e6c9a80 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e6bc030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e973aa0 .functor XOR 1, L_0x55555e973fc0, L_0x55555e974180, C4<0>, C4<0>;
L_0x55555e973b10 .functor XOR 1, L_0x55555e973aa0, L_0x55555e974340, C4<0>, C4<0>;
L_0x55555e973bd0 .functor AND 1, L_0x55555e973fc0, L_0x55555e974180, C4<1>, C4<1>;
L_0x55555e973ce0 .functor XOR 1, L_0x55555e973fc0, L_0x55555e974180, C4<0>, C4<0>;
L_0x55555e973d50 .functor AND 1, L_0x55555e974340, L_0x55555e973ce0, C4<1>, C4<1>;
L_0x55555e973e60 .functor OR 1, L_0x55555e973bd0, L_0x55555e973d50, C4<0>, C4<0>;
v0x55555e194590_0 .net "A", 0 0, L_0x55555e973fc0;  1 drivers
v0x55555e19c100_0 .net "B", 0 0, L_0x55555e974180;  1 drivers
v0x55555e19c1a0_0 .net "Cin", 0 0, L_0x55555e974340;  1 drivers
v0x55555e19b960_0 .net "Cout", 0 0, L_0x55555e973e60;  alias, 1 drivers
v0x55555e19ba20_0 .net "Sum", 0 0, L_0x55555e973b10;  1 drivers
v0x55555e193e80_0 .net *"_ivl_0", 0 0, L_0x55555e973aa0;  1 drivers
v0x55555e193f40_0 .net *"_ivl_4", 0 0, L_0x55555e973bd0;  1 drivers
v0x55555e1996f0_0 .net *"_ivl_6", 0 0, L_0x55555e973ce0;  1 drivers
v0x55555e198f00_0 .net *"_ivl_8", 0 0, L_0x55555e973d50;  1 drivers
S_0x55555e6b09f0 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x55555e794520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e2ef640_0 .net "A", 3 0, L_0x55555e976ba0;  1 drivers
v0x55555e2ef470_0 .net "B", 3 0, L_0x55555e974800;  1 drivers
v0x55555e2e4d60_0 .net "Cin", 0 0, L_0x55555e976e10;  1 drivers
v0x55555e2e4860_0 .net "Cout", 0 0, L_0x55555e976490;  alias, 1 drivers
v0x55555e2e4930_0 .net "Sum", 3 0, L_0x55555e976b00;  1 drivers
v0x55555e2e4600_0 .net "carry", 2 0, L_0x55555e975f90;  1 drivers
L_0x55555e974d20 .part L_0x55555e976ba0, 0, 1;
L_0x55555e974e50 .part L_0x55555e974800, 0, 1;
L_0x55555e9753f0 .part L_0x55555e976ba0, 1, 1;
L_0x55555e975520 .part L_0x55555e974800, 1, 1;
L_0x55555e975650 .part L_0x55555e975f90, 0, 1;
L_0x55555e975c00 .part L_0x55555e976ba0, 2, 1;
L_0x55555e975d70 .part L_0x55555e974800, 2, 1;
L_0x55555e975ea0 .part L_0x55555e975f90, 1, 1;
L_0x55555e975f90 .concat8 [ 1 1 1 0], L_0x55555e974bd0, L_0x55555e9752a0, L_0x55555e975ab0;
L_0x55555e9765e0 .part L_0x55555e976ba0, 3, 1;
L_0x55555e9767a0 .part L_0x55555e974800, 3, 1;
L_0x55555e976960 .part L_0x55555e975f90, 2, 1;
L_0x55555e976b00 .concat8 [ 1 1 1 1], L_0x55555e974920, L_0x55555e974ff0, L_0x55555e975760, L_0x55555e976140;
S_0x55555e6971b0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e6b09f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9748b0 .functor XOR 1, L_0x55555e974d20, L_0x55555e974e50, C4<0>, C4<0>;
L_0x55555e974920 .functor XOR 1, L_0x55555e9748b0, L_0x55555e976e10, C4<0>, C4<0>;
L_0x55555e974990 .functor AND 1, L_0x55555e974d20, L_0x55555e974e50, C4<1>, C4<1>;
L_0x55555e974aa0 .functor XOR 1, L_0x55555e974d20, L_0x55555e974e50, C4<0>, C4<0>;
L_0x55555e974b10 .functor AND 1, L_0x55555e976e10, L_0x55555e974aa0, C4<1>, C4<1>;
L_0x55555e974bd0 .functor OR 1, L_0x55555e974990, L_0x55555e974b10, C4<0>, C4<0>;
v0x55555e18e160_0 .net "A", 0 0, L_0x55555e974d20;  1 drivers
v0x55555e18d8c0_0 .net "B", 0 0, L_0x55555e974e50;  1 drivers
v0x55555e18d960_0 .net "Cin", 0 0, L_0x55555e976e10;  alias, 1 drivers
v0x55555e18b4f0_0 .net "Cout", 0 0, L_0x55555e974bd0;  1 drivers
v0x55555e18b5b0_0 .net "Sum", 0 0, L_0x55555e974920;  1 drivers
v0x55555e17f6c0_0 .net *"_ivl_0", 0 0, L_0x55555e9748b0;  1 drivers
v0x55555e17f780_0 .net *"_ivl_4", 0 0, L_0x55555e974990;  1 drivers
v0x55555e17d860_0 .net *"_ivl_6", 0 0, L_0x55555e974aa0;  1 drivers
v0x55555e185480_0 .net *"_ivl_8", 0 0, L_0x55555e974b10;  1 drivers
S_0x55555e699d70 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e6b09f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e974f80 .functor XOR 1, L_0x55555e9753f0, L_0x55555e975520, C4<0>, C4<0>;
L_0x55555e974ff0 .functor XOR 1, L_0x55555e974f80, L_0x55555e975650, C4<0>, C4<0>;
L_0x55555e975060 .functor AND 1, L_0x55555e9753f0, L_0x55555e975520, C4<1>, C4<1>;
L_0x55555e975120 .functor XOR 1, L_0x55555e9753f0, L_0x55555e975520, C4<0>, C4<0>;
L_0x55555e975190 .functor AND 1, L_0x55555e975650, L_0x55555e975120, C4<1>, C4<1>;
L_0x55555e9752a0 .functor OR 1, L_0x55555e975060, L_0x55555e975190, C4<0>, C4<0>;
v0x55555e184d90_0 .net "A", 0 0, L_0x55555e9753f0;  1 drivers
v0x55555e17d200_0 .net "B", 0 0, L_0x55555e975520;  1 drivers
v0x55555e17d2c0_0 .net "Cin", 0 0, L_0x55555e975650;  1 drivers
v0x55555e182a70_0 .net "Cout", 0 0, L_0x55555e9752a0;  1 drivers
v0x55555e182b30_0 .net "Sum", 0 0, L_0x55555e974ff0;  1 drivers
v0x55555e182280_0 .net *"_ivl_0", 0 0, L_0x55555e974f80;  1 drivers
v0x55555e182340_0 .net *"_ivl_4", 0 0, L_0x55555e975060;  1 drivers
v0x55555e17feb0_0 .net *"_ivl_6", 0 0, L_0x55555e975120;  1 drivers
v0x55555e174400_0 .net *"_ivl_8", 0 0, L_0x55555e975190;  1 drivers
S_0x55555e69c780 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e6b09f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9756f0 .functor XOR 1, L_0x55555e975c00, L_0x55555e975d70, C4<0>, C4<0>;
L_0x55555e975760 .functor XOR 1, L_0x55555e9756f0, L_0x55555e975ea0, C4<0>, C4<0>;
L_0x55555e975820 .functor AND 1, L_0x55555e975c00, L_0x55555e975d70, C4<1>, C4<1>;
L_0x55555e975930 .functor XOR 1, L_0x55555e975c00, L_0x55555e975d70, C4<0>, C4<0>;
L_0x55555e9759a0 .functor AND 1, L_0x55555e975ea0, L_0x55555e975930, C4<1>, C4<1>;
L_0x55555e975ab0 .functor OR 1, L_0x55555e975820, L_0x55555e9759a0, C4<0>, C4<0>;
v0x55555e172650_0 .net "A", 0 0, L_0x55555e975c00;  1 drivers
v0x55555e17a010_0 .net "B", 0 0, L_0x55555e975d70;  1 drivers
v0x55555e17a0d0_0 .net "Cin", 0 0, L_0x55555e975ea0;  1 drivers
v0x55555e179c10_0 .net "Cout", 0 0, L_0x55555e975ab0;  1 drivers
v0x55555e179cd0_0 .net "Sum", 0 0, L_0x55555e975760;  1 drivers
v0x55555e179870_0 .net *"_ivl_0", 0 0, L_0x55555e9756f0;  1 drivers
v0x55555e179930_0 .net *"_ivl_4", 0 0, L_0x55555e975820;  1 drivers
v0x55555e171fd0_0 .net *"_ivl_6", 0 0, L_0x55555e975930;  1 drivers
v0x55555e177600_0 .net *"_ivl_8", 0 0, L_0x55555e9759a0;  1 drivers
S_0x55555e6a27f0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e6b09f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9760d0 .functor XOR 1, L_0x55555e9765e0, L_0x55555e9767a0, C4<0>, C4<0>;
L_0x55555e976140 .functor XOR 1, L_0x55555e9760d0, L_0x55555e976960, C4<0>, C4<0>;
L_0x55555e976200 .functor AND 1, L_0x55555e9765e0, L_0x55555e9767a0, C4<1>, C4<1>;
L_0x55555e976310 .functor XOR 1, L_0x55555e9765e0, L_0x55555e9767a0, C4<0>, C4<0>;
L_0x55555e976380 .functor AND 1, L_0x55555e976960, L_0x55555e976310, C4<1>, C4<1>;
L_0x55555e976490 .functor OR 1, L_0x55555e976200, L_0x55555e976380, C4<0>, C4<0>;
v0x55555e176ec0_0 .net "A", 0 0, L_0x55555e9765e0;  1 drivers
v0x55555e174ad0_0 .net "B", 0 0, L_0x55555e9767a0;  1 drivers
v0x55555e174b70_0 .net "Cin", 0 0, L_0x55555e976960;  1 drivers
v0x55555e1de2b0_0 .net "Cout", 0 0, L_0x55555e976490;  alias, 1 drivers
v0x55555e1de370_0 .net "Sum", 0 0, L_0x55555e976140;  1 drivers
v0x55555e1dcfe0_0 .net *"_ivl_0", 0 0, L_0x55555e9760d0;  1 drivers
v0x55555e1dd0a0_0 .net *"_ivl_4", 0 0, L_0x55555e976200;  1 drivers
v0x55555e2ab4f0_0 .net *"_ivl_6", 0 0, L_0x55555e976310;  1 drivers
v0x55555e2ef8a0_0 .net *"_ivl_8", 0 0, L_0x55555e976380;  1 drivers
S_0x55555e6a53b0 .scope module, "sra_inst" "SRA" 22 58, 22 122 0, S_0x55555e4ddf50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "tmp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "Sra_out";
L_0x55555e97ae40 .functor BUFZ 32, L_0x55555e97c0c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e2ce0e0_0 .net "A", 31 0, v0x55555e44bea0_0;  alias, 1 drivers
v0x55555e2cdbe0_0 .net "Sra_out", 31 0, L_0x55555e97ae40;  alias, 1 drivers
v0x55555e2cd980_0 .net *"_ivl_1", 0 0, L_0x55555e97a350;  1 drivers
v0x55555e2cda40_0 .net *"_ivl_11", 0 0, L_0x55555e97a7b0;  1 drivers
v0x55555e2cd7b0_0 .net *"_ivl_13", 0 0, L_0x55555e97a8a0;  1 drivers
v0x55555e2c2aa0_0 .net *"_ivl_15", 1 0, L_0x55555e97a940;  1 drivers
v0x55555e2c25a0_0 .net *"_ivl_17", 29 0, L_0x55555e97aa80;  1 drivers
v0x55555e2c2340_0 .net *"_ivl_18", 31 0, L_0x55555e97ab70;  1 drivers
v0x55555e2a0250_0 .net *"_ivl_23", 0 0, L_0x55555e97ada0;  1 drivers
v0x55555e2c2170_0 .net *"_ivl_25", 0 0, L_0x55555e97aeb0;  1 drivers
v0x55555e2b7460_0 .net *"_ivl_27", 3 0, L_0x55555e97af50;  1 drivers
v0x55555e2b6f60_0 .net *"_ivl_29", 27 0, L_0x55555e97b040;  1 drivers
v0x55555e2b6d00_0 .net *"_ivl_3", 0 0, L_0x55555e97a3f0;  1 drivers
v0x55555e2b6b30_0 .net *"_ivl_30", 31 0, L_0x55555e97b130;  1 drivers
v0x55555e2abe20_0 .net *"_ivl_35", 0 0, L_0x55555e97b440;  1 drivers
v0x55555e2ab920_0 .net *"_ivl_37", 0 0, L_0x55555e97b580;  1 drivers
v0x55555e2ab6c0_0 .net *"_ivl_39", 7 0, L_0x55555e97b620;  1 drivers
v0x55555e2ab760_0 .net *"_ivl_41", 23 0, L_0x55555e97b4e0;  1 drivers
v0x55555e2e70e0_0 .net *"_ivl_42", 31 0, L_0x55555e97b7c0;  1 drivers
v0x55555e2eec10_0 .net *"_ivl_47", 0 0, L_0x55555e97ba60;  1 drivers
v0x55555e2ee470_0 .net *"_ivl_49", 0 0, L_0x55555e97b900;  1 drivers
v0x55555e2e6ad0_0 .net *"_ivl_5", 30 0, L_0x55555e97a490;  1 drivers
v0x55555e2ec200_0 .net *"_ivl_51", 15 0, L_0x55555e97bbd0;  1 drivers
v0x55555e2eba10_0 .net *"_ivl_53", 15 0, L_0x55555e97bda0;  1 drivers
v0x55555e2e9640_0 .net *"_ivl_54", 31 0, L_0x55555e97be90;  1 drivers
v0x55555e2dde10_0 .net *"_ivl_6", 31 0, L_0x55555e97a530;  1 drivers
v0x55555e2dbfb0_0 .net "temp_0", 31 0, L_0x55555e97a670;  1 drivers
v0x55555e2e3bd0_0 .net "temp_1", 31 0, L_0x55555e97acb0;  1 drivers
v0x55555e2e3430_0 .net "temp_2", 31 0, L_0x55555e97b300;  1 drivers
v0x55555e2db950_0 .net "temp_3", 31 0, L_0x55555e97b6c0;  1 drivers
v0x55555e2e11c0_0 .net "temp_4", 31 0, L_0x55555e97c0c0;  1 drivers
v0x55555e2e09d0_0 .net "tmp", 4 0, L_0x55555e97c2a0;  1 drivers
L_0x55555e97a350 .part L_0x55555e97c2a0, 0, 1;
L_0x55555e97a3f0 .part v0x55555e44bea0_0, 31, 1;
L_0x55555e97a490 .part v0x55555e44bea0_0, 1, 31;
L_0x55555e97a530 .concat [ 31 1 0 0], L_0x55555e97a490, L_0x55555e97a3f0;
L_0x55555e97a670 .functor MUXZ 32, v0x55555e44bea0_0, L_0x55555e97a530, L_0x55555e97a350, C4<>;
L_0x55555e97a7b0 .part L_0x55555e97c2a0, 1, 1;
L_0x55555e97a8a0 .part v0x55555e44bea0_0, 31, 1;
L_0x55555e97a940 .repeat 2, 2, L_0x55555e97a8a0;
L_0x55555e97aa80 .part L_0x55555e97a670, 2, 30;
L_0x55555e97ab70 .concat [ 30 2 0 0], L_0x55555e97aa80, L_0x55555e97a940;
L_0x55555e97acb0 .functor MUXZ 32, L_0x55555e97a670, L_0x55555e97ab70, L_0x55555e97a7b0, C4<>;
L_0x55555e97ada0 .part L_0x55555e97c2a0, 2, 1;
L_0x55555e97aeb0 .part v0x55555e44bea0_0, 31, 1;
L_0x55555e97af50 .repeat 4, 4, L_0x55555e97aeb0;
L_0x55555e97b040 .part L_0x55555e97acb0, 4, 28;
L_0x55555e97b130 .concat [ 28 4 0 0], L_0x55555e97b040, L_0x55555e97af50;
L_0x55555e97b300 .functor MUXZ 32, L_0x55555e97acb0, L_0x55555e97b130, L_0x55555e97ada0, C4<>;
L_0x55555e97b440 .part L_0x55555e97c2a0, 3, 1;
L_0x55555e97b580 .part v0x55555e44bea0_0, 31, 1;
L_0x55555e97b620 .repeat 8, 8, L_0x55555e97b580;
L_0x55555e97b4e0 .part L_0x55555e97b300, 8, 24;
L_0x55555e97b7c0 .concat [ 24 8 0 0], L_0x55555e97b4e0, L_0x55555e97b620;
L_0x55555e97b6c0 .functor MUXZ 32, L_0x55555e97b300, L_0x55555e97b7c0, L_0x55555e97b440, C4<>;
L_0x55555e97ba60 .part L_0x55555e97c2a0, 4, 1;
L_0x55555e97b900 .part v0x55555e44bea0_0, 31, 1;
L_0x55555e97bbd0 .repeat 16, 16, L_0x55555e97b900;
L_0x55555e97bda0 .part L_0x55555e97b6c0, 16, 16;
L_0x55555e97be90 .concat [ 16 16 0 0], L_0x55555e97bda0, L_0x55555e97bbd0;
L_0x55555e97c0c0 .functor MUXZ 32, L_0x55555e97b6c0, L_0x55555e97be90, L_0x55555e97ba60, C4<>;
S_0x55555e6a7dc0 .scope module, "srl_inst" "SRL" 22 57, 22 104 0, S_0x55555e4ddf50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "tmp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "Srl_out";
L_0x55555e9797f0 .functor BUFZ 32, L_0x55555e97a0c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e2de600_0 .net "A", 31 0, v0x55555e44bea0_0;  alias, 1 drivers
v0x55555e2d27d0_0 .net "Srl_out", 31 0, L_0x55555e9797f0;  alias, 1 drivers
v0x55555e2d0970_0 .net *"_ivl_1", 0 0, L_0x55555e978c20;  1 drivers
v0x55555e2d0a30_0 .net *"_ivl_11", 0 0, L_0x55555e978fe0;  1 drivers
L_0x7f3943205608 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555e2d8590_0 .net/2u *"_ivl_12", 1 0, L_0x7f3943205608;  1 drivers
v0x55555e2d7df0_0 .net *"_ivl_15", 29 0, L_0x55555e9790d0;  1 drivers
v0x55555e2d0310_0 .net *"_ivl_16", 31 0, L_0x55555e979200;  1 drivers
L_0x7f39432055c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e2d5b80_0 .net/2u *"_ivl_2", 0 0, L_0x7f39432055c0;  1 drivers
v0x55555e2d5390_0 .net *"_ivl_21", 0 0, L_0x55555e9794d0;  1 drivers
L_0x7f3943205650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55555e2d2fc0_0 .net/2u *"_ivl_22", 3 0, L_0x7f3943205650;  1 drivers
v0x55555e2c7190_0 .net *"_ivl_25", 27 0, L_0x55555e979570;  1 drivers
v0x55555e2c5330_0 .net *"_ivl_26", 31 0, L_0x55555e979660;  1 drivers
v0x55555e2ccf50_0 .net *"_ivl_31", 0 0, L_0x55555e979900;  1 drivers
L_0x7f3943205698 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55555e2cc7b0_0 .net/2u *"_ivl_32", 7 0, L_0x7f3943205698;  1 drivers
v0x55555e2c4cd0_0 .net *"_ivl_35", 23 0, L_0x55555e9799a0;  1 drivers
v0x55555e2ca540_0 .net *"_ivl_36", 31 0, L_0x55555e979a40;  1 drivers
v0x55555e2c9d50_0 .net *"_ivl_41", 0 0, L_0x55555e979d50;  1 drivers
L_0x7f39432056e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e2c9df0_0 .net/2u *"_ivl_42", 15 0, L_0x7f39432056e0;  1 drivers
v0x55555e2bbb50_0 .net *"_ivl_45", 15 0, L_0x55555e979df0;  1 drivers
v0x55555e2b9cf0_0 .net *"_ivl_46", 31 0, L_0x55555e979f80;  1 drivers
v0x55555e2c1910_0 .net *"_ivl_5", 30 0, L_0x55555e978cc0;  1 drivers
v0x55555e2c1170_0 .net *"_ivl_6", 31 0, L_0x55555e978d60;  1 drivers
v0x55555e2b9690_0 .net "temp_0", 31 0, L_0x55555e978ea0;  1 drivers
v0x55555e2bef00_0 .net "temp_1", 31 0, L_0x55555e979340;  1 drivers
v0x55555e2be710_0 .net "temp_2", 31 0, L_0x55555e979750;  1 drivers
v0x55555e2bc340_0 .net "temp_3", 31 0, L_0x55555e979b80;  1 drivers
v0x55555e2b0510_0 .net "temp_4", 31 0, L_0x55555e97a0c0;  1 drivers
v0x55555e2ae6b0_0 .net "tmp", 4 0, L_0x55555e979ee0;  1 drivers
L_0x55555e978c20 .part L_0x55555e979ee0, 0, 1;
L_0x55555e978cc0 .part v0x55555e44bea0_0, 1, 31;
L_0x55555e978d60 .concat [ 31 1 0 0], L_0x55555e978cc0, L_0x7f39432055c0;
L_0x55555e978ea0 .functor MUXZ 32, v0x55555e44bea0_0, L_0x55555e978d60, L_0x55555e978c20, C4<>;
L_0x55555e978fe0 .part L_0x55555e979ee0, 1, 1;
L_0x55555e9790d0 .part L_0x55555e978ea0, 2, 30;
L_0x55555e979200 .concat [ 30 2 0 0], L_0x55555e9790d0, L_0x7f3943205608;
L_0x55555e979340 .functor MUXZ 32, L_0x55555e978ea0, L_0x55555e979200, L_0x55555e978fe0, C4<>;
L_0x55555e9794d0 .part L_0x55555e979ee0, 2, 1;
L_0x55555e979570 .part L_0x55555e979340, 4, 28;
L_0x55555e979660 .concat [ 28 4 0 0], L_0x55555e979570, L_0x7f3943205650;
L_0x55555e979750 .functor MUXZ 32, L_0x55555e979340, L_0x55555e979660, L_0x55555e9794d0, C4<>;
L_0x55555e979900 .part L_0x55555e979ee0, 3, 1;
L_0x55555e9799a0 .part L_0x55555e979750, 8, 24;
L_0x55555e979a40 .concat [ 24 8 0 0], L_0x55555e9799a0, L_0x7f3943205698;
L_0x55555e979b80 .functor MUXZ 32, L_0x55555e979750, L_0x55555e979a40, L_0x55555e979900, C4<>;
L_0x55555e979d50 .part L_0x55555e979ee0, 4, 1;
L_0x55555e979df0 .part L_0x55555e979b80, 16, 16;
L_0x55555e979f80 .concat [ 16 16 0 0], L_0x55555e979df0, L_0x7f39432056e0;
L_0x55555e97a0c0 .functor MUXZ 32, L_0x55555e979b80, L_0x55555e979f80, L_0x55555e979d50, C4<>;
S_0x55555e6ade30 .scope module, "sub_fa" "FA_32bit" 22 39, 23 47 0, S_0x55555e4ddf50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e43d7d0_0 .net "A", 31 0, v0x55555e44bea0_0;  alias, 1 drivers
v0x55555e43d600_0 .net "B", 31 0, L_0x55555e9509a0;  1 drivers
L_0x7f3943205380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555e4328f0_0 .net "Cin", 0 0, L_0x7f3943205380;  1 drivers
v0x55555e4323f0_0 .net "Cout", 0 0, L_0x55555e94fbb0;  1 drivers
v0x55555e432190_0 .net "Sum", 31 0, L_0x55555e950320;  alias, 1 drivers
v0x55555e46f920_0 .net "carry", 6 0, L_0x55555e94df50;  1 drivers
L_0x55555e93ff20 .part v0x55555e44bea0_0, 0, 4;
L_0x55555e93ffc0 .part L_0x55555e9509a0, 0, 4;
L_0x55555e942360 .part v0x55555e44bea0_0, 4, 4;
L_0x55555e942400 .part L_0x55555e9509a0, 4, 4;
L_0x55555e9424a0 .part L_0x55555e94df50, 0, 1;
L_0x55555e9448d0 .part v0x55555e44bea0_0, 8, 4;
L_0x55555e9449b0 .part L_0x55555e9509a0, 8, 4;
L_0x55555e944a50 .part L_0x55555e94df50, 1, 1;
L_0x55555e946e90 .part v0x55555e44bea0_0, 12, 4;
L_0x55555e946f30 .part L_0x55555e9509a0, 12, 4;
L_0x55555e947060 .part L_0x55555e94df50, 2, 1;
L_0x55555e9493a0 .part v0x55555e44bea0_0, 16, 4;
L_0x55555e9494b0 .part L_0x55555e9509a0, 16, 4;
L_0x55555e949550 .part L_0x55555e94df50, 3, 1;
L_0x55555e94b900 .part v0x55555e44bea0_0, 20, 4;
L_0x55555e94b9a0 .part L_0x55555e9509a0, 20, 4;
L_0x55555e94bad0 .part L_0x55555e94df50, 4, 1;
L_0x55555e94deb0 .part v0x55555e44bea0_0, 24, 4;
L_0x55555e94dff0 .part L_0x55555e9509a0, 24, 4;
L_0x55555e94e090 .part L_0x55555e94df50, 5, 1;
LS_0x55555e94df50_0_0 .concat8 [ 1 1 1 1], L_0x55555e93f800, L_0x55555e941c40, L_0x55555e9441b0, L_0x55555e946770;
LS_0x55555e94df50_0_4 .concat8 [ 1 1 1 0], L_0x55555e948c80, L_0x55555e94b1e0, L_0x55555e94d790;
L_0x55555e94df50 .concat8 [ 4 3 0 0], LS_0x55555e94df50_0_0, LS_0x55555e94df50_0_4;
L_0x55555e950280 .part v0x55555e44bea0_0, 28, 4;
L_0x55555e94e130 .part L_0x55555e9509a0, 28, 4;
L_0x55555e9504f0 .part L_0x55555e94df50, 6, 1;
LS_0x55555e950320_0_0 .concat8 [ 4 4 4 4], L_0x55555e93fe80, L_0x55555e9422c0, L_0x55555e944830, L_0x55555e946df0;
LS_0x55555e950320_0_4 .concat8 [ 4 4 4 4], L_0x55555e949300, L_0x55555e94b860, L_0x55555e94de10, L_0x55555e9501e0;
L_0x55555e950320 .concat8 [ 16 16 0 0], LS_0x55555e950320_0_0, LS_0x55555e950320_0_4;
S_0x55555e691140 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x55555e6ade30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e2740a0_0 .net "A", 3 0, L_0x55555e93ff20;  1 drivers
v0x55555e234f50_0 .net "B", 3 0, L_0x55555e93ffc0;  1 drivers
v0x55555e2726d0_0 .net "Cin", 0 0, L_0x7f3943205380;  alias, 1 drivers
v0x55555e2723b0_0 .net "Cout", 0 0, L_0x55555e93f800;  1 drivers
v0x55555e272480_0 .net "Sum", 3 0, L_0x55555e93fe80;  1 drivers
v0x55555e270a60_0 .net "carry", 2 0, L_0x55555e93f300;  1 drivers
L_0x55555e93e090 .part L_0x55555e93ff20, 0, 1;
L_0x55555e93e1c0 .part L_0x55555e93ffc0, 0, 1;
L_0x55555e93e760 .part L_0x55555e93ff20, 1, 1;
L_0x55555e93e890 .part L_0x55555e93ffc0, 1, 1;
L_0x55555e93e9c0 .part L_0x55555e93f300, 0, 1;
L_0x55555e93ef70 .part L_0x55555e93ff20, 2, 1;
L_0x55555e93f0e0 .part L_0x55555e93ffc0, 2, 1;
L_0x55555e93f210 .part L_0x55555e93f300, 1, 1;
L_0x55555e93f300 .concat8 [ 1 1 1 0], L_0x55555e93df40, L_0x55555e93e610, L_0x55555e93ee20;
L_0x55555e93f960 .part L_0x55555e93ff20, 3, 1;
L_0x55555e93fb20 .part L_0x55555e93ffc0, 3, 1;
L_0x55555e93fce0 .part L_0x55555e93f300, 2, 1;
L_0x55555e93fe80 .concat8 [ 1 1 1 1], L_0x55555e93dc90, L_0x55555e93e360, L_0x55555e93ead0, L_0x55555e93f4b0;
S_0x55555e677d90 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e691140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e93dc20 .functor XOR 1, L_0x55555e93e090, L_0x55555e93e1c0, C4<0>, C4<0>;
L_0x55555e93dc90 .functor XOR 1, L_0x55555e93dc20, L_0x7f3943205380, C4<0>, C4<0>;
L_0x55555e93dd50 .functor AND 1, L_0x55555e93e090, L_0x55555e93e1c0, C4<1>, C4<1>;
L_0x55555e93de60 .functor XOR 1, L_0x55555e93e090, L_0x55555e93e1c0, C4<0>, C4<0>;
L_0x55555e93ded0 .functor AND 1, L_0x7f3943205380, L_0x55555e93de60, C4<1>, C4<1>;
L_0x55555e93df40 .functor OR 1, L_0x55555e93dd50, L_0x55555e93ded0, C4<0>, C4<0>;
v0x55555e2ae100_0 .net "A", 0 0, L_0x55555e93e090;  1 drivers
v0x55555e2b38c0_0 .net "B", 0 0, L_0x55555e93e1c0;  1 drivers
v0x55555e2b3960_0 .net "Cin", 0 0, L_0x7f3943205380;  alias, 1 drivers
v0x55555e2b30d0_0 .net "Cout", 0 0, L_0x55555e93df40;  1 drivers
v0x55555e2b3190_0 .net "Sum", 0 0, L_0x55555e93dc90;  1 drivers
v0x55555e2b0d00_0 .net *"_ivl_0", 0 0, L_0x55555e93dc20;  1 drivers
v0x55555e2a4ed0_0 .net *"_ivl_4", 0 0, L_0x55555e93dd50;  1 drivers
v0x55555e2a3070_0 .net *"_ivl_6", 0 0, L_0x55555e93de60;  1 drivers
v0x55555e2aac90_0 .net *"_ivl_8", 0 0, L_0x55555e93ded0;  1 drivers
S_0x55555e67a7a0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e691140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e93e2f0 .functor XOR 1, L_0x55555e93e760, L_0x55555e93e890, C4<0>, C4<0>;
L_0x55555e93e360 .functor XOR 1, L_0x55555e93e2f0, L_0x55555e93e9c0, C4<0>, C4<0>;
L_0x55555e93e3d0 .functor AND 1, L_0x55555e93e760, L_0x55555e93e890, C4<1>, C4<1>;
L_0x55555e93e490 .functor XOR 1, L_0x55555e93e760, L_0x55555e93e890, C4<0>, C4<0>;
L_0x55555e93e500 .functor AND 1, L_0x55555e93e9c0, L_0x55555e93e490, C4<1>, C4<1>;
L_0x55555e93e610 .functor OR 1, L_0x55555e93e3d0, L_0x55555e93e500, C4<0>, C4<0>;
v0x55555e2aa5a0_0 .net "A", 0 0, L_0x55555e93e760;  1 drivers
v0x55555e2a2a10_0 .net "B", 0 0, L_0x55555e93e890;  1 drivers
v0x55555e2a2ad0_0 .net "Cin", 0 0, L_0x55555e93e9c0;  1 drivers
v0x55555e2a8280_0 .net "Cout", 0 0, L_0x55555e93e610;  1 drivers
v0x55555e2a8340_0 .net "Sum", 0 0, L_0x55555e93e360;  1 drivers
v0x55555e2a7a90_0 .net *"_ivl_0", 0 0, L_0x55555e93e2f0;  1 drivers
v0x55555e2a7b50_0 .net *"_ivl_4", 0 0, L_0x55555e93e3d0;  1 drivers
v0x55555e2a56c0_0 .net *"_ivl_6", 0 0, L_0x55555e93e490;  1 drivers
v0x55555e299a60_0 .net *"_ivl_8", 0 0, L_0x55555e93e500;  1 drivers
S_0x55555e680530 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e691140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e93ea60 .functor XOR 1, L_0x55555e93ef70, L_0x55555e93f0e0, C4<0>, C4<0>;
L_0x55555e93ead0 .functor XOR 1, L_0x55555e93ea60, L_0x55555e93f210, C4<0>, C4<0>;
L_0x55555e93eb90 .functor AND 1, L_0x55555e93ef70, L_0x55555e93f0e0, C4<1>, C4<1>;
L_0x55555e93eca0 .functor XOR 1, L_0x55555e93ef70, L_0x55555e93f0e0, C4<0>, C4<0>;
L_0x55555e93ed10 .functor AND 1, L_0x55555e93f210, L_0x55555e93eca0, C4<1>, C4<1>;
L_0x55555e93ee20 .functor OR 1, L_0x55555e93eb90, L_0x55555e93ed10, C4<0>, C4<0>;
v0x55555e297cb0_0 .net "A", 0 0, L_0x55555e93ef70;  1 drivers
v0x55555e29f820_0 .net "B", 0 0, L_0x55555e93f0e0;  1 drivers
v0x55555e29f8e0_0 .net "Cin", 0 0, L_0x55555e93f210;  1 drivers
v0x55555e29f420_0 .net "Cout", 0 0, L_0x55555e93ee20;  1 drivers
v0x55555e29f4e0_0 .net "Sum", 0 0, L_0x55555e93ead0;  1 drivers
v0x55555e29f080_0 .net *"_ivl_0", 0 0, L_0x55555e93ea60;  1 drivers
v0x55555e29f140_0 .net *"_ivl_4", 0 0, L_0x55555e93eb90;  1 drivers
v0x55555e2975a0_0 .net *"_ivl_6", 0 0, L_0x55555e93eca0;  1 drivers
v0x55555e29ce10_0 .net *"_ivl_8", 0 0, L_0x55555e93ed10;  1 drivers
S_0x55555e6830f0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e691140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e93f440 .functor XOR 1, L_0x55555e93f960, L_0x55555e93fb20, C4<0>, C4<0>;
L_0x55555e93f4b0 .functor XOR 1, L_0x55555e93f440, L_0x55555e93fce0, C4<0>, C4<0>;
L_0x55555e93f570 .functor AND 1, L_0x55555e93f960, L_0x55555e93fb20, C4<1>, C4<1>;
L_0x55555e93f680 .functor XOR 1, L_0x55555e93f960, L_0x55555e93fb20, C4<0>, C4<0>;
L_0x55555e93f6f0 .functor AND 1, L_0x55555e93fce0, L_0x55555e93f680, C4<1>, C4<1>;
L_0x55555e93f800 .functor OR 1, L_0x55555e93f570, L_0x55555e93f6f0, C4<0>, C4<0>;
v0x55555e29c6d0_0 .net "A", 0 0, L_0x55555e93f960;  1 drivers
v0x55555e29a250_0 .net "B", 0 0, L_0x55555e93fb20;  1 drivers
v0x55555e29a2f0_0 .net "Cin", 0 0, L_0x55555e93fce0;  1 drivers
v0x55555e2932d0_0 .net "Cout", 0 0, L_0x55555e93f800;  alias, 1 drivers
v0x55555e293390_0 .net "Sum", 0 0, L_0x55555e93f4b0;  1 drivers
v0x55555e28c770_0 .net *"_ivl_0", 0 0, L_0x55555e93f440;  1 drivers
v0x55555e28c830_0 .net *"_ivl_4", 0 0, L_0x55555e93f570;  1 drivers
v0x55555e2910e0_0 .net *"_ivl_6", 0 0, L_0x55555e93f680;  1 drivers
v0x55555e274530_0 .net *"_ivl_8", 0 0, L_0x55555e93f6f0;  1 drivers
S_0x55555e685b00 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x55555e6ade30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e243020_0 .net "A", 3 0, L_0x55555e942360;  1 drivers
v0x55555e24f3e0_0 .net "B", 3 0, L_0x55555e942400;  1 drivers
v0x55555e24f0c0_0 .net "Cin", 0 0, L_0x55555e9424a0;  1 drivers
v0x55555e249250_0 .net "Cout", 0 0, L_0x55555e941c40;  1 drivers
v0x55555e249320_0 .net "Sum", 3 0, L_0x55555e9422c0;  1 drivers
v0x55555e24d610_0 .net "carry", 2 0, L_0x55555e941740;  1 drivers
L_0x55555e9404d0 .part L_0x55555e942360, 0, 1;
L_0x55555e940600 .part L_0x55555e942400, 0, 1;
L_0x55555e940ba0 .part L_0x55555e942360, 1, 1;
L_0x55555e940cd0 .part L_0x55555e942400, 1, 1;
L_0x55555e940e00 .part L_0x55555e941740, 0, 1;
L_0x55555e9413b0 .part L_0x55555e942360, 2, 1;
L_0x55555e941520 .part L_0x55555e942400, 2, 1;
L_0x55555e941650 .part L_0x55555e941740, 1, 1;
L_0x55555e941740 .concat8 [ 1 1 1 0], L_0x55555e940380, L_0x55555e940a50, L_0x55555e941260;
L_0x55555e941da0 .part L_0x55555e942360, 3, 1;
L_0x55555e941f60 .part L_0x55555e942400, 3, 1;
L_0x55555e942120 .part L_0x55555e941740, 2, 1;
L_0x55555e9422c0 .concat8 [ 1 1 1 1], L_0x55555e9400d0, L_0x55555e9407a0, L_0x55555e940f10, L_0x55555e9418f0;
S_0x55555e68bb70 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e685b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e940060 .functor XOR 1, L_0x55555e9404d0, L_0x55555e940600, C4<0>, C4<0>;
L_0x55555e9400d0 .functor XOR 1, L_0x55555e940060, L_0x55555e9424a0, C4<0>, C4<0>;
L_0x55555e940140 .functor AND 1, L_0x55555e9404d0, L_0x55555e940600, C4<1>, C4<1>;
L_0x55555e940250 .functor XOR 1, L_0x55555e9404d0, L_0x55555e940600, C4<0>, C4<0>;
L_0x55555e9402c0 .functor AND 1, L_0x55555e9424a0, L_0x55555e940250, C4<1>, C4<1>;
L_0x55555e940380 .functor OR 1, L_0x55555e940140, L_0x55555e9402c0, C4<0>, C4<0>;
v0x55555e252da0_0 .net "A", 0 0, L_0x55555e9404d0;  1 drivers
v0x55555e26edf0_0 .net "B", 0 0, L_0x55555e940600;  1 drivers
v0x55555e26eeb0_0 .net "Cin", 0 0, L_0x55555e9424a0;  alias, 1 drivers
v0x55555e26ead0_0 .net "Cout", 0 0, L_0x55555e940380;  1 drivers
v0x55555e26eb90_0 .net "Sum", 0 0, L_0x55555e9400d0;  1 drivers
v0x55555e260dc0_0 .net *"_ivl_0", 0 0, L_0x55555e940060;  1 drivers
v0x55555e260e80_0 .net *"_ivl_4", 0 0, L_0x55555e940140;  1 drivers
v0x55555e26d180_0 .net *"_ivl_6", 0 0, L_0x55555e940250;  1 drivers
v0x55555e26ce60_0 .net *"_ivl_8", 0 0, L_0x55555e9402c0;  1 drivers
S_0x55555e68e730 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e685b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e940730 .functor XOR 1, L_0x55555e940ba0, L_0x55555e940cd0, C4<0>, C4<0>;
L_0x55555e9407a0 .functor XOR 1, L_0x55555e940730, L_0x55555e940e00, C4<0>, C4<0>;
L_0x55555e940810 .functor AND 1, L_0x55555e940ba0, L_0x55555e940cd0, C4<1>, C4<1>;
L_0x55555e9408d0 .functor XOR 1, L_0x55555e940ba0, L_0x55555e940cd0, C4<0>, C4<0>;
L_0x55555e940940 .functor AND 1, L_0x55555e940e00, L_0x55555e9408d0, C4<1>, C4<1>;
L_0x55555e940a50 .functor OR 1, L_0x55555e940810, L_0x55555e940940, C4<0>, C4<0>;
v0x55555e2670a0_0 .net "A", 0 0, L_0x55555e940ba0;  1 drivers
v0x55555e26b3b0_0 .net "B", 0 0, L_0x55555e940cd0;  1 drivers
v0x55555e26b450_0 .net "Cin", 0 0, L_0x55555e940e00;  1 drivers
v0x55555e26afc0_0 .net "Cout", 0 0, L_0x55555e940a50;  1 drivers
v0x55555e26b080_0 .net "Sum", 0 0, L_0x55555e9407a0;  1 drivers
v0x55555e269170_0 .net *"_ivl_0", 0 0, L_0x55555e940730;  1 drivers
v0x55555e269230_0 .net *"_ivl_4", 0 0, L_0x55555e940810;  1 drivers
v0x55555e2651f0_0 .net *"_ivl_6", 0 0, L_0x55555e9408d0;  1 drivers
v0x55555e264e00_0 .net *"_ivl_8", 0 0, L_0x55555e940940;  1 drivers
S_0x55555e6751d0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e685b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e940ea0 .functor XOR 1, L_0x55555e9413b0, L_0x55555e941520, C4<0>, C4<0>;
L_0x55555e940f10 .functor XOR 1, L_0x55555e940ea0, L_0x55555e941650, C4<0>, C4<0>;
L_0x55555e940fd0 .functor AND 1, L_0x55555e9413b0, L_0x55555e941520, C4<1>, C4<1>;
L_0x55555e9410e0 .functor XOR 1, L_0x55555e9413b0, L_0x55555e941520, C4<0>, C4<0>;
L_0x55555e941150 .functor AND 1, L_0x55555e941650, L_0x55555e9410e0, C4<1>, C4<1>;
L_0x55555e941260 .functor OR 1, L_0x55555e940fd0, L_0x55555e941150, C4<0>, C4<0>;
v0x55555e263060_0 .net "A", 0 0, L_0x55555e9413b0;  1 drivers
v0x55555e25f120_0 .net "B", 0 0, L_0x55555e941520;  1 drivers
v0x55555e25f1c0_0 .net "Cin", 0 0, L_0x55555e941650;  1 drivers
v0x55555e25ee00_0 .net "Cout", 0 0, L_0x55555e941260;  1 drivers
v0x55555e25eec0_0 .net "Sum", 0 0, L_0x55555e940f10;  1 drivers
v0x55555e258f90_0 .net *"_ivl_0", 0 0, L_0x55555e940ea0;  1 drivers
v0x55555e259050_0 .net *"_ivl_4", 0 0, L_0x55555e940fd0;  1 drivers
v0x55555e25d350_0 .net *"_ivl_6", 0 0, L_0x55555e9410e0;  1 drivers
v0x55555e25cf60_0 .net *"_ivl_8", 0 0, L_0x55555e941150;  1 drivers
S_0x55555e1bbc10 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e685b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e941880 .functor XOR 1, L_0x55555e941da0, L_0x55555e941f60, C4<0>, C4<0>;
L_0x55555e9418f0 .functor XOR 1, L_0x55555e941880, L_0x55555e942120, C4<0>, C4<0>;
L_0x55555e9419b0 .functor AND 1, L_0x55555e941da0, L_0x55555e941f60, C4<1>, C4<1>;
L_0x55555e941ac0 .functor XOR 1, L_0x55555e941da0, L_0x55555e941f60, C4<0>, C4<0>;
L_0x55555e941b30 .functor AND 1, L_0x55555e942120, L_0x55555e941ac0, C4<1>, C4<1>;
L_0x55555e941c40 .functor OR 1, L_0x55555e9419b0, L_0x55555e941b30, C4<0>, C4<0>;
v0x55555e25b1c0_0 .net "A", 0 0, L_0x55555e941da0;  1 drivers
v0x55555e257190_0 .net "B", 0 0, L_0x55555e941f60;  1 drivers
v0x55555e257250_0 .net "Cin", 0 0, L_0x55555e942120;  1 drivers
v0x55555e256da0_0 .net "Cout", 0 0, L_0x55555e941c40;  alias, 1 drivers
v0x55555e256e60_0 .net "Sum", 0 0, L_0x55555e9418f0;  1 drivers
v0x55555e254f50_0 .net *"_ivl_0", 0 0, L_0x55555e941880;  1 drivers
v0x55555e255010_0 .net *"_ivl_4", 0 0, L_0x55555e9419b0;  1 drivers
v0x55555e251050_0 .net *"_ivl_6", 0 0, L_0x55555e941ac0;  1 drivers
v0x55555e250d30_0 .net *"_ivl_8", 0 0, L_0x55555e941b30;  1 drivers
S_0x55555e1be620 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x55555e6ade30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e22b9c0_0 .net "A", 3 0, L_0x55555e9448d0;  1 drivers
v0x55555e227a40_0 .net "B", 3 0, L_0x55555e9449b0;  1 drivers
v0x55555e227650_0 .net "Cin", 0 0, L_0x55555e944a50;  1 drivers
v0x55555e225800_0 .net "Cout", 0 0, L_0x55555e9441b0;  1 drivers
v0x55555e2258d0_0 .net "Sum", 3 0, L_0x55555e944830;  1 drivers
v0x55555e221970_0 .net "carry", 2 0, L_0x55555e943cb0;  1 drivers
L_0x55555e942a40 .part L_0x55555e9448d0, 0, 1;
L_0x55555e942b70 .part L_0x55555e9449b0, 0, 1;
L_0x55555e943110 .part L_0x55555e9448d0, 1, 1;
L_0x55555e943240 .part L_0x55555e9449b0, 1, 1;
L_0x55555e943370 .part L_0x55555e943cb0, 0, 1;
L_0x55555e943920 .part L_0x55555e9448d0, 2, 1;
L_0x55555e943a90 .part L_0x55555e9449b0, 2, 1;
L_0x55555e943bc0 .part L_0x55555e943cb0, 1, 1;
L_0x55555e943cb0 .concat8 [ 1 1 1 0], L_0x55555e9428f0, L_0x55555e942fc0, L_0x55555e9437d0;
L_0x55555e944310 .part L_0x55555e9448d0, 3, 1;
L_0x55555e9444d0 .part L_0x55555e9449b0, 3, 1;
L_0x55555e944690 .part L_0x55555e943cb0, 2, 1;
L_0x55555e944830 .concat8 [ 1 1 1 1], L_0x55555e942640, L_0x55555e942d10, L_0x55555e943480, L_0x55555e943e60;
S_0x55555e1c4090 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e1be620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9425d0 .functor XOR 1, L_0x55555e942a40, L_0x55555e942b70, C4<0>, C4<0>;
L_0x55555e942640 .functor XOR 1, L_0x55555e9425d0, L_0x55555e944a50, C4<0>, C4<0>;
L_0x55555e9426b0 .functor AND 1, L_0x55555e942a40, L_0x55555e942b70, C4<1>, C4<1>;
L_0x55555e9427c0 .functor XOR 1, L_0x55555e942a40, L_0x55555e942b70, C4<0>, C4<0>;
L_0x55555e942830 .functor AND 1, L_0x55555e944a50, L_0x55555e9427c0, C4<1>, C4<1>;
L_0x55555e9428f0 .functor OR 1, L_0x55555e9426b0, L_0x55555e942830, C4<0>, C4<0>;
v0x55555e24b480_0 .net "A", 0 0, L_0x55555e942a40;  1 drivers
v0x55555e247450_0 .net "B", 0 0, L_0x55555e942b70;  1 drivers
v0x55555e2474f0_0 .net "Cin", 0 0, L_0x55555e944a50;  alias, 1 drivers
v0x55555e247060_0 .net "Cout", 0 0, L_0x55555e9428f0;  1 drivers
v0x55555e247120_0 .net "Sum", 0 0, L_0x55555e942640;  1 drivers
v0x55555e245210_0 .net *"_ivl_0", 0 0, L_0x55555e9425d0;  1 drivers
v0x55555e2452d0_0 .net *"_ivl_4", 0 0, L_0x55555e9426b0;  1 drivers
v0x55555e241380_0 .net *"_ivl_6", 0 0, L_0x55555e9427c0;  1 drivers
v0x55555e241060_0 .net *"_ivl_8", 0 0, L_0x55555e942830;  1 drivers
S_0x55555e1c6c50 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e1be620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e942ca0 .functor XOR 1, L_0x55555e943110, L_0x55555e943240, C4<0>, C4<0>;
L_0x55555e942d10 .functor XOR 1, L_0x55555e942ca0, L_0x55555e943370, C4<0>, C4<0>;
L_0x55555e942d80 .functor AND 1, L_0x55555e943110, L_0x55555e943240, C4<1>, C4<1>;
L_0x55555e942e40 .functor XOR 1, L_0x55555e943110, L_0x55555e943240, C4<0>, C4<0>;
L_0x55555e942eb0 .functor AND 1, L_0x55555e943370, L_0x55555e942e40, C4<1>, C4<1>;
L_0x55555e942fc0 .functor OR 1, L_0x55555e942d80, L_0x55555e942eb0, C4<0>, C4<0>;
v0x55555e23b2a0_0 .net "A", 0 0, L_0x55555e943110;  1 drivers
v0x55555e23f5b0_0 .net "B", 0 0, L_0x55555e943240;  1 drivers
v0x55555e23f670_0 .net "Cin", 0 0, L_0x55555e943370;  1 drivers
v0x55555e23f1c0_0 .net "Cout", 0 0, L_0x55555e942fc0;  1 drivers
v0x55555e23f280_0 .net "Sum", 0 0, L_0x55555e942d10;  1 drivers
v0x55555e23d370_0 .net *"_ivl_0", 0 0, L_0x55555e942ca0;  1 drivers
v0x55555e23d430_0 .net *"_ivl_4", 0 0, L_0x55555e942d80;  1 drivers
v0x55555e2393f0_0 .net *"_ivl_6", 0 0, L_0x55555e942e40;  1 drivers
v0x55555e239000_0 .net *"_ivl_8", 0 0, L_0x55555e942eb0;  1 drivers
S_0x55555e1c9660 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e1be620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e943410 .functor XOR 1, L_0x55555e943920, L_0x55555e943a90, C4<0>, C4<0>;
L_0x55555e943480 .functor XOR 1, L_0x55555e943410, L_0x55555e943bc0, C4<0>, C4<0>;
L_0x55555e943540 .functor AND 1, L_0x55555e943920, L_0x55555e943a90, C4<1>, C4<1>;
L_0x55555e943650 .functor XOR 1, L_0x55555e943920, L_0x55555e943a90, C4<0>, C4<0>;
L_0x55555e9436c0 .functor AND 1, L_0x55555e943bc0, L_0x55555e943650, C4<1>, C4<1>;
L_0x55555e9437d0 .functor OR 1, L_0x55555e943540, L_0x55555e9436c0, C4<0>, C4<0>;
v0x55555e237260_0 .net "A", 0 0, L_0x55555e943920;  1 drivers
v0x55555e2332b0_0 .net "B", 0 0, L_0x55555e943a90;  1 drivers
v0x55555e233370_0 .net "Cin", 0 0, L_0x55555e943bc0;  1 drivers
v0x55555e232f90_0 .net "Cout", 0 0, L_0x55555e9437d0;  1 drivers
v0x55555e233050_0 .net "Sum", 0 0, L_0x55555e943480;  1 drivers
v0x55555e215540_0 .net *"_ivl_0", 0 0, L_0x55555e943410;  1 drivers
v0x55555e215600_0 .net *"_ivl_4", 0 0, L_0x55555e943540;  1 drivers
v0x55555e231640_0 .net *"_ivl_6", 0 0, L_0x55555e943650;  1 drivers
v0x55555e231320_0 .net *"_ivl_8", 0 0, L_0x55555e9436c0;  1 drivers
S_0x55555e49b0e0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e1be620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e943df0 .functor XOR 1, L_0x55555e944310, L_0x55555e9444d0, C4<0>, C4<0>;
L_0x55555e943e60 .functor XOR 1, L_0x55555e943df0, L_0x55555e944690, C4<0>, C4<0>;
L_0x55555e943f20 .functor AND 1, L_0x55555e944310, L_0x55555e9444d0, C4<1>, C4<1>;
L_0x55555e944030 .functor XOR 1, L_0x55555e944310, L_0x55555e9444d0, C4<0>, C4<0>;
L_0x55555e9440a0 .functor AND 1, L_0x55555e944690, L_0x55555e944030, C4<1>, C4<1>;
L_0x55555e9441b0 .functor OR 1, L_0x55555e943f20, L_0x55555e9440a0, C4<0>, C4<0>;
v0x55555e2236c0_0 .net "A", 0 0, L_0x55555e944310;  1 drivers
v0x55555e22f9d0_0 .net "B", 0 0, L_0x55555e9444d0;  1 drivers
v0x55555e22fa70_0 .net "Cin", 0 0, L_0x55555e944690;  1 drivers
v0x55555e22f6b0_0 .net "Cout", 0 0, L_0x55555e9441b0;  alias, 1 drivers
v0x55555e22f770_0 .net "Sum", 0 0, L_0x55555e943e60;  1 drivers
v0x55555e229840_0 .net *"_ivl_0", 0 0, L_0x55555e943df0;  1 drivers
v0x55555e229900_0 .net *"_ivl_4", 0 0, L_0x55555e943f20;  1 drivers
v0x55555e22dc00_0 .net *"_ivl_6", 0 0, L_0x55555e944030;  1 drivers
v0x55555e22d810_0 .net *"_ivl_8", 0 0, L_0x55555e9440a0;  1 drivers
S_0x55555e1dc640 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x55555e6ade30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e1ffbc0_0 .net "A", 3 0, L_0x55555e946e90;  1 drivers
v0x55555e1fbc40_0 .net "B", 3 0, L_0x55555e946f30;  1 drivers
v0x55555e1fb850_0 .net "Cin", 0 0, L_0x55555e947060;  1 drivers
v0x55555e1f9a00_0 .net "Cout", 0 0, L_0x55555e946770;  1 drivers
v0x55555e1f9ad0_0 .net "Sum", 3 0, L_0x55555e946df0;  1 drivers
v0x55555e48ea90_0 .net "carry", 2 0, L_0x55555e946270;  1 drivers
L_0x55555e945000 .part L_0x55555e946e90, 0, 1;
L_0x55555e945130 .part L_0x55555e946f30, 0, 1;
L_0x55555e9456d0 .part L_0x55555e946e90, 1, 1;
L_0x55555e945800 .part L_0x55555e946f30, 1, 1;
L_0x55555e945930 .part L_0x55555e946270, 0, 1;
L_0x55555e945ee0 .part L_0x55555e946e90, 2, 1;
L_0x55555e946050 .part L_0x55555e946f30, 2, 1;
L_0x55555e946180 .part L_0x55555e946270, 1, 1;
L_0x55555e946270 .concat8 [ 1 1 1 0], L_0x55555e944ef0, L_0x55555e945580, L_0x55555e945d90;
L_0x55555e9468d0 .part L_0x55555e946e90, 3, 1;
L_0x55555e946a90 .part L_0x55555e946f30, 3, 1;
L_0x55555e946c50 .part L_0x55555e946270, 2, 1;
L_0x55555e946df0 .concat8 [ 1 1 1 1], L_0x55555e944c40, L_0x55555e9452d0, L_0x55555e945a40, L_0x55555e946420;
S_0x55555e1b9050 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e1dc640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e944bd0 .functor XOR 1, L_0x55555e945000, L_0x55555e945130, C4<0>, C4<0>;
L_0x55555e944c40 .functor XOR 1, L_0x55555e944bd0, L_0x55555e947060, C4<0>, C4<0>;
L_0x55555e944cb0 .functor AND 1, L_0x55555e945000, L_0x55555e945130, C4<1>, C4<1>;
L_0x55555e944dc0 .functor XOR 1, L_0x55555e945000, L_0x55555e945130, C4<0>, C4<0>;
L_0x55555e944e30 .functor AND 1, L_0x55555e947060, L_0x55555e944dc0, C4<1>, C4<1>;
L_0x55555e944ef0 .functor OR 1, L_0x55555e944cb0, L_0x55555e944e30, C4<0>, C4<0>;
v0x55555e21b890_0 .net "A", 0 0, L_0x55555e945000;  1 drivers
v0x55555e21fba0_0 .net "B", 0 0, L_0x55555e945130;  1 drivers
v0x55555e21fc40_0 .net "Cin", 0 0, L_0x55555e947060;  alias, 1 drivers
v0x55555e21f7b0_0 .net "Cout", 0 0, L_0x55555e944ef0;  1 drivers
v0x55555e21f870_0 .net "Sum", 0 0, L_0x55555e944c40;  1 drivers
v0x55555e21d960_0 .net *"_ivl_0", 0 0, L_0x55555e944bd0;  1 drivers
v0x55555e21da20_0 .net *"_ivl_4", 0 0, L_0x55555e944cb0;  1 drivers
v0x55555e2199e0_0 .net *"_ivl_6", 0 0, L_0x55555e944dc0;  1 drivers
v0x55555e2195f0_0 .net *"_ivl_8", 0 0, L_0x55555e944e30;  1 drivers
S_0x55555e19c360 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e1dc640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e945260 .functor XOR 1, L_0x55555e9456d0, L_0x55555e945800, C4<0>, C4<0>;
L_0x55555e9452d0 .functor XOR 1, L_0x55555e945260, L_0x55555e945930, C4<0>, C4<0>;
L_0x55555e945340 .functor AND 1, L_0x55555e9456d0, L_0x55555e945800, C4<1>, C4<1>;
L_0x55555e945400 .functor XOR 1, L_0x55555e9456d0, L_0x55555e945800, C4<0>, C4<0>;
L_0x55555e945470 .functor AND 1, L_0x55555e945930, L_0x55555e945400, C4<1>, C4<1>;
L_0x55555e945580 .functor OR 1, L_0x55555e945340, L_0x55555e945470, C4<0>, C4<0>;
v0x55555e217850_0 .net "A", 0 0, L_0x55555e9456d0;  1 drivers
v0x55555e2138a0_0 .net "B", 0 0, L_0x55555e945800;  1 drivers
v0x55555e213960_0 .net "Cin", 0 0, L_0x55555e945930;  1 drivers
v0x55555e213580_0 .net "Cout", 0 0, L_0x55555e945580;  1 drivers
v0x55555e213640_0 .net "Sum", 0 0, L_0x55555e9452d0;  1 drivers
v0x55555e205870_0 .net *"_ivl_0", 0 0, L_0x55555e945260;  1 drivers
v0x55555e205930_0 .net *"_ivl_4", 0 0, L_0x55555e945340;  1 drivers
v0x55555e211c30_0 .net *"_ivl_6", 0 0, L_0x55555e945400;  1 drivers
v0x55555e211910_0 .net *"_ivl_8", 0 0, L_0x55555e945470;  1 drivers
S_0x55555e1a23d0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e1dc640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9459d0 .functor XOR 1, L_0x55555e945ee0, L_0x55555e946050, C4<0>, C4<0>;
L_0x55555e945a40 .functor XOR 1, L_0x55555e9459d0, L_0x55555e946180, C4<0>, C4<0>;
L_0x55555e945b00 .functor AND 1, L_0x55555e945ee0, L_0x55555e946050, C4<1>, C4<1>;
L_0x55555e945c10 .functor XOR 1, L_0x55555e945ee0, L_0x55555e946050, C4<0>, C4<0>;
L_0x55555e945c80 .functor AND 1, L_0x55555e946180, L_0x55555e945c10, C4<1>, C4<1>;
L_0x55555e945d90 .functor OR 1, L_0x55555e945b00, L_0x55555e945c80, C4<0>, C4<0>;
v0x55555e20bb50_0 .net "A", 0 0, L_0x55555e945ee0;  1 drivers
v0x55555e20fe60_0 .net "B", 0 0, L_0x55555e946050;  1 drivers
v0x55555e20ff20_0 .net "Cin", 0 0, L_0x55555e946180;  1 drivers
v0x55555e20fa70_0 .net "Cout", 0 0, L_0x55555e945d90;  1 drivers
v0x55555e20fb30_0 .net "Sum", 0 0, L_0x55555e945a40;  1 drivers
v0x55555e20dc20_0 .net *"_ivl_0", 0 0, L_0x55555e9459d0;  1 drivers
v0x55555e20dce0_0 .net *"_ivl_4", 0 0, L_0x55555e945b00;  1 drivers
v0x55555e209ca0_0 .net *"_ivl_6", 0 0, L_0x55555e945c10;  1 drivers
v0x55555e2098b0_0 .net *"_ivl_8", 0 0, L_0x55555e945c80;  1 drivers
S_0x55555e1a4f90 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e1dc640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9463b0 .functor XOR 1, L_0x55555e9468d0, L_0x55555e946a90, C4<0>, C4<0>;
L_0x55555e946420 .functor XOR 1, L_0x55555e9463b0, L_0x55555e946c50, C4<0>, C4<0>;
L_0x55555e9464e0 .functor AND 1, L_0x55555e9468d0, L_0x55555e946a90, C4<1>, C4<1>;
L_0x55555e9465f0 .functor XOR 1, L_0x55555e9468d0, L_0x55555e946a90, C4<0>, C4<0>;
L_0x55555e946660 .functor AND 1, L_0x55555e946c50, L_0x55555e9465f0, C4<1>, C4<1>;
L_0x55555e946770 .functor OR 1, L_0x55555e9464e0, L_0x55555e946660, C4<0>, C4<0>;
v0x55555e207b10_0 .net "A", 0 0, L_0x55555e9468d0;  1 drivers
v0x55555e203bd0_0 .net "B", 0 0, L_0x55555e946a90;  1 drivers
v0x55555e203c70_0 .net "Cin", 0 0, L_0x55555e946c50;  1 drivers
v0x55555e2038b0_0 .net "Cout", 0 0, L_0x55555e946770;  alias, 1 drivers
v0x55555e203970_0 .net "Sum", 0 0, L_0x55555e946420;  1 drivers
v0x55555e1fda40_0 .net *"_ivl_0", 0 0, L_0x55555e9463b0;  1 drivers
v0x55555e1fdb00_0 .net *"_ivl_4", 0 0, L_0x55555e9464e0;  1 drivers
v0x55555e201e00_0 .net *"_ivl_6", 0 0, L_0x55555e9465f0;  1 drivers
v0x55555e201a10_0 .net *"_ivl_8", 0 0, L_0x55555e946660;  1 drivers
S_0x55555e1a79a0 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x55555e6ade30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e386bd0_0 .net "A", 3 0, L_0x55555e9493a0;  1 drivers
v0x55555e386970_0 .net "B", 3 0, L_0x55555e9494b0;  1 drivers
v0x55555e3867a0_0 .net "Cin", 0 0, L_0x55555e949550;  1 drivers
v0x55555e37ba90_0 .net "Cout", 0 0, L_0x55555e948c80;  1 drivers
v0x55555e37bb60_0 .net "Sum", 3 0, L_0x55555e949300;  1 drivers
v0x55555e37b590_0 .net "carry", 2 0, L_0x55555e948780;  1 drivers
L_0x55555e947510 .part L_0x55555e9493a0, 0, 1;
L_0x55555e947640 .part L_0x55555e9494b0, 0, 1;
L_0x55555e947be0 .part L_0x55555e9493a0, 1, 1;
L_0x55555e947d10 .part L_0x55555e9494b0, 1, 1;
L_0x55555e947e40 .part L_0x55555e948780, 0, 1;
L_0x55555e9483f0 .part L_0x55555e9493a0, 2, 1;
L_0x55555e948560 .part L_0x55555e9494b0, 2, 1;
L_0x55555e948690 .part L_0x55555e948780, 1, 1;
L_0x55555e948780 .concat8 [ 1 1 1 0], L_0x55555e9473c0, L_0x55555e947a90, L_0x55555e9482a0;
L_0x55555e948de0 .part L_0x55555e9493a0, 3, 1;
L_0x55555e948fa0 .part L_0x55555e9494b0, 3, 1;
L_0x55555e949160 .part L_0x55555e948780, 2, 1;
L_0x55555e949300 .concat8 [ 1 1 1 1], L_0x55555e947200, L_0x55555e9477e0, L_0x55555e947f50, L_0x55555e948930;
S_0x55555e1ada10 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e1a79a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e947190 .functor XOR 1, L_0x55555e947510, L_0x55555e947640, C4<0>, C4<0>;
L_0x55555e947200 .functor XOR 1, L_0x55555e947190, L_0x55555e949550, C4<0>, C4<0>;
L_0x55555e947270 .functor AND 1, L_0x55555e947510, L_0x55555e947640, C4<1>, C4<1>;
L_0x55555e9472e0 .functor XOR 1, L_0x55555e947510, L_0x55555e947640, C4<0>, C4<0>;
L_0x55555e947350 .functor AND 1, L_0x55555e949550, L_0x55555e9472e0, C4<1>, C4<1>;
L_0x55555e9473c0 .functor OR 1, L_0x55555e947270, L_0x55555e947350, C4<0>, C4<0>;
v0x55555e47edc0_0 .net "A", 0 0, L_0x55555e947510;  1 drivers
v0x55555e37b160_0 .net "B", 0 0, L_0x55555e947640;  1 drivers
v0x55555e37b200_0 .net "Cin", 0 0, L_0x55555e949550;  alias, 1 drivers
v0x55555e3bf510_0 .net "Cout", 0 0, L_0x55555e9473c0;  1 drivers
v0x55555e3bf5d0_0 .net "Sum", 0 0, L_0x55555e947200;  1 drivers
v0x55555e3bf2b0_0 .net *"_ivl_0", 0 0, L_0x55555e947190;  1 drivers
v0x55555e3bf370_0 .net *"_ivl_4", 0 0, L_0x55555e947270;  1 drivers
v0x55555e3bf0e0_0 .net *"_ivl_6", 0 0, L_0x55555e9472e0;  1 drivers
v0x55555e3b49d0_0 .net *"_ivl_8", 0 0, L_0x55555e947350;  1 drivers
S_0x55555e1b05d0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e1a79a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e947770 .functor XOR 1, L_0x55555e947be0, L_0x55555e947d10, C4<0>, C4<0>;
L_0x55555e9477e0 .functor XOR 1, L_0x55555e947770, L_0x55555e947e40, C4<0>, C4<0>;
L_0x55555e947850 .functor AND 1, L_0x55555e947be0, L_0x55555e947d10, C4<1>, C4<1>;
L_0x55555e947910 .functor XOR 1, L_0x55555e947be0, L_0x55555e947d10, C4<0>, C4<0>;
L_0x55555e947980 .functor AND 1, L_0x55555e947e40, L_0x55555e947910, C4<1>, C4<1>;
L_0x55555e947a90 .functor OR 1, L_0x55555e947850, L_0x55555e947980, C4<0>, C4<0>;
v0x55555e3b4580_0 .net "A", 0 0, L_0x55555e947be0;  1 drivers
v0x55555e3b4270_0 .net "B", 0 0, L_0x55555e947d10;  1 drivers
v0x55555e3b4330_0 .net "Cin", 0 0, L_0x55555e947e40;  1 drivers
v0x55555e370490_0 .net "Cout", 0 0, L_0x55555e947a90;  1 drivers
v0x55555e370550_0 .net "Sum", 0 0, L_0x55555e9477e0;  1 drivers
v0x55555e3b40a0_0 .net *"_ivl_0", 0 0, L_0x55555e947770;  1 drivers
v0x55555e3b4160_0 .net *"_ivl_4", 0 0, L_0x55555e947850;  1 drivers
v0x55555e3a9390_0 .net *"_ivl_6", 0 0, L_0x55555e947910;  1 drivers
v0x55555e3a8e90_0 .net *"_ivl_8", 0 0, L_0x55555e947980;  1 drivers
S_0x55555e1b2fe0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e1a79a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e947ee0 .functor XOR 1, L_0x55555e9483f0, L_0x55555e948560, C4<0>, C4<0>;
L_0x55555e947f50 .functor XOR 1, L_0x55555e947ee0, L_0x55555e948690, C4<0>, C4<0>;
L_0x55555e948010 .functor AND 1, L_0x55555e9483f0, L_0x55555e948560, C4<1>, C4<1>;
L_0x55555e948120 .functor XOR 1, L_0x55555e9483f0, L_0x55555e948560, C4<0>, C4<0>;
L_0x55555e948190 .functor AND 1, L_0x55555e948690, L_0x55555e948120, C4<1>, C4<1>;
L_0x55555e9482a0 .functor OR 1, L_0x55555e948010, L_0x55555e948190, C4<0>, C4<0>;
v0x55555e3a8ce0_0 .net "A", 0 0, L_0x55555e9483f0;  1 drivers
v0x55555e3a8a60_0 .net "B", 0 0, L_0x55555e948560;  1 drivers
v0x55555e3a8b20_0 .net "Cin", 0 0, L_0x55555e948690;  1 drivers
v0x55555e39dd50_0 .net "Cout", 0 0, L_0x55555e9482a0;  1 drivers
v0x55555e39de10_0 .net "Sum", 0 0, L_0x55555e947f50;  1 drivers
v0x55555e39d850_0 .net *"_ivl_0", 0 0, L_0x55555e947ee0;  1 drivers
v0x55555e39d910_0 .net *"_ivl_4", 0 0, L_0x55555e948010;  1 drivers
v0x55555e39d5f0_0 .net *"_ivl_6", 0 0, L_0x55555e948120;  1 drivers
v0x55555e39d420_0 .net *"_ivl_8", 0 0, L_0x55555e948190;  1 drivers
S_0x55555e199950 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e1a79a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9488c0 .functor XOR 1, L_0x55555e948de0, L_0x55555e948fa0, C4<0>, C4<0>;
L_0x55555e948930 .functor XOR 1, L_0x55555e9488c0, L_0x55555e949160, C4<0>, C4<0>;
L_0x55555e9489f0 .functor AND 1, L_0x55555e948de0, L_0x55555e948fa0, C4<1>, C4<1>;
L_0x55555e948b00 .functor XOR 1, L_0x55555e948de0, L_0x55555e948fa0, C4<0>, C4<0>;
L_0x55555e948b70 .functor AND 1, L_0x55555e949160, L_0x55555e948b00, C4<1>, C4<1>;
L_0x55555e948c80 .functor OR 1, L_0x55555e9489f0, L_0x55555e948b70, C4<0>, C4<0>;
v0x55555e3927c0_0 .net "A", 0 0, L_0x55555e948de0;  1 drivers
v0x55555e392210_0 .net "B", 0 0, L_0x55555e948fa0;  1 drivers
v0x55555e3922b0_0 .net "Cin", 0 0, L_0x55555e949160;  1 drivers
v0x55555e391fb0_0 .net "Cout", 0 0, L_0x55555e948c80;  alias, 1 drivers
v0x55555e392070_0 .net "Sum", 0 0, L_0x55555e948930;  1 drivers
v0x55555e36ffd0_0 .net *"_ivl_0", 0 0, L_0x55555e9488c0;  1 drivers
v0x55555e370090_0 .net *"_ivl_4", 0 0, L_0x55555e9489f0;  1 drivers
v0x55555e391de0_0 .net *"_ivl_6", 0 0, L_0x55555e948b00;  1 drivers
v0x55555e3870d0_0 .net *"_ivl_8", 0 0, L_0x55555e948b70;  1 drivers
S_0x55555e180110 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x55555e6ade30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e396e00_0 .net "A", 3 0, L_0x55555e94b900;  1 drivers
v0x55555e394fa0_0 .net "B", 3 0, L_0x55555e94b9a0;  1 drivers
v0x55555e39cbc0_0 .net "Cin", 0 0, L_0x55555e94bad0;  1 drivers
v0x55555e39c420_0 .net "Cout", 0 0, L_0x55555e94b1e0;  1 drivers
v0x55555e39c4f0_0 .net "Sum", 3 0, L_0x55555e94b860;  1 drivers
v0x55555e394940_0 .net "carry", 2 0, L_0x55555e94ace0;  1 drivers
L_0x55555e949a70 .part L_0x55555e94b900, 0, 1;
L_0x55555e949ba0 .part L_0x55555e94b9a0, 0, 1;
L_0x55555e94a140 .part L_0x55555e94b900, 1, 1;
L_0x55555e94a270 .part L_0x55555e94b9a0, 1, 1;
L_0x55555e94a3a0 .part L_0x55555e94ace0, 0, 1;
L_0x55555e94a950 .part L_0x55555e94b900, 2, 1;
L_0x55555e94aac0 .part L_0x55555e94b9a0, 2, 1;
L_0x55555e94abf0 .part L_0x55555e94ace0, 1, 1;
L_0x55555e94ace0 .concat8 [ 1 1 1 0], L_0x55555e949920, L_0x55555e949ff0, L_0x55555e94a800;
L_0x55555e94b340 .part L_0x55555e94b900, 3, 1;
L_0x55555e94b500 .part L_0x55555e94b9a0, 3, 1;
L_0x55555e94b6c0 .part L_0x55555e94ace0, 2, 1;
L_0x55555e94b860 .concat8 [ 1 1 1 1], L_0x55555e949710, L_0x55555e949d40, L_0x55555e94a4b0, L_0x55555e94ae90;
S_0x55555e182cd0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e180110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e949440 .functor XOR 1, L_0x55555e949a70, L_0x55555e949ba0, C4<0>, C4<0>;
L_0x55555e949710 .functor XOR 1, L_0x55555e949440, L_0x55555e94bad0, C4<0>, C4<0>;
L_0x55555e949780 .functor AND 1, L_0x55555e949a70, L_0x55555e949ba0, C4<1>, C4<1>;
L_0x55555e9497f0 .functor XOR 1, L_0x55555e949a70, L_0x55555e949ba0, C4<0>, C4<0>;
L_0x55555e949860 .functor AND 1, L_0x55555e94bad0, L_0x55555e9497f0, C4<1>, C4<1>;
L_0x55555e949920 .functor OR 1, L_0x55555e949780, L_0x55555e949860, C4<0>, C4<0>;
v0x55555e3b8b70_0 .net "A", 0 0, L_0x55555e949a70;  1 drivers
v0x55555e3b6d50_0 .net "B", 0 0, L_0x55555e949ba0;  1 drivers
v0x55555e3b6df0_0 .net "Cin", 0 0, L_0x55555e94bad0;  alias, 1 drivers
v0x55555e3be880_0 .net "Cout", 0 0, L_0x55555e949920;  1 drivers
v0x55555e3be940_0 .net "Sum", 0 0, L_0x55555e949710;  1 drivers
v0x55555e3be0e0_0 .net *"_ivl_0", 0 0, L_0x55555e949440;  1 drivers
v0x55555e3be1a0_0 .net *"_ivl_4", 0 0, L_0x55555e949780;  1 drivers
v0x55555e3b6740_0 .net *"_ivl_6", 0 0, L_0x55555e9497f0;  1 drivers
v0x55555e3bbe70_0 .net *"_ivl_8", 0 0, L_0x55555e949860;  1 drivers
S_0x55555e1856e0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e180110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e949cd0 .functor XOR 1, L_0x55555e94a140, L_0x55555e94a270, C4<0>, C4<0>;
L_0x55555e949d40 .functor XOR 1, L_0x55555e949cd0, L_0x55555e94a3a0, C4<0>, C4<0>;
L_0x55555e949db0 .functor AND 1, L_0x55555e94a140, L_0x55555e94a270, C4<1>, C4<1>;
L_0x55555e949e70 .functor XOR 1, L_0x55555e94a140, L_0x55555e94a270, C4<0>, C4<0>;
L_0x55555e949ee0 .functor AND 1, L_0x55555e94a3a0, L_0x55555e949e70, C4<1>, C4<1>;
L_0x55555e949ff0 .functor OR 1, L_0x55555e949db0, L_0x55555e949ee0, C4<0>, C4<0>;
v0x55555e3bb730_0 .net "A", 0 0, L_0x55555e94a140;  1 drivers
v0x55555e3b92b0_0 .net "B", 0 0, L_0x55555e94a270;  1 drivers
v0x55555e3b9370_0 .net "Cin", 0 0, L_0x55555e94a3a0;  1 drivers
v0x55555e3ada80_0 .net "Cout", 0 0, L_0x55555e949ff0;  1 drivers
v0x55555e3adb40_0 .net "Sum", 0 0, L_0x55555e949d40;  1 drivers
v0x55555e3abc20_0 .net *"_ivl_0", 0 0, L_0x55555e949cd0;  1 drivers
v0x55555e3abce0_0 .net *"_ivl_4", 0 0, L_0x55555e949db0;  1 drivers
v0x55555e3b3840_0 .net *"_ivl_6", 0 0, L_0x55555e949e70;  1 drivers
v0x55555e3b30a0_0 .net *"_ivl_8", 0 0, L_0x55555e949ee0;  1 drivers
S_0x55555e18b750 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e180110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e94a440 .functor XOR 1, L_0x55555e94a950, L_0x55555e94aac0, C4<0>, C4<0>;
L_0x55555e94a4b0 .functor XOR 1, L_0x55555e94a440, L_0x55555e94abf0, C4<0>, C4<0>;
L_0x55555e94a570 .functor AND 1, L_0x55555e94a950, L_0x55555e94aac0, C4<1>, C4<1>;
L_0x55555e94a680 .functor XOR 1, L_0x55555e94a950, L_0x55555e94aac0, C4<0>, C4<0>;
L_0x55555e94a6f0 .functor AND 1, L_0x55555e94abf0, L_0x55555e94a680, C4<1>, C4<1>;
L_0x55555e94a800 .functor OR 1, L_0x55555e94a570, L_0x55555e94a6f0, C4<0>, C4<0>;
v0x55555e3ab670_0 .net "A", 0 0, L_0x55555e94a950;  1 drivers
v0x55555e3b0e30_0 .net "B", 0 0, L_0x55555e94aac0;  1 drivers
v0x55555e3b0ef0_0 .net "Cin", 0 0, L_0x55555e94abf0;  1 drivers
v0x55555e3b0640_0 .net "Cout", 0 0, L_0x55555e94a800;  1 drivers
v0x55555e3b0700_0 .net "Sum", 0 0, L_0x55555e94a4b0;  1 drivers
v0x55555e3ae270_0 .net *"_ivl_0", 0 0, L_0x55555e94a440;  1 drivers
v0x55555e3ae330_0 .net *"_ivl_4", 0 0, L_0x55555e94a570;  1 drivers
v0x55555e3a2440_0 .net *"_ivl_6", 0 0, L_0x55555e94a680;  1 drivers
v0x55555e3a05e0_0 .net *"_ivl_8", 0 0, L_0x55555e94a6f0;  1 drivers
S_0x55555e18e310 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e180110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e94ae20 .functor XOR 1, L_0x55555e94b340, L_0x55555e94b500, C4<0>, C4<0>;
L_0x55555e94ae90 .functor XOR 1, L_0x55555e94ae20, L_0x55555e94b6c0, C4<0>, C4<0>;
L_0x55555e94af50 .functor AND 1, L_0x55555e94b340, L_0x55555e94b500, C4<1>, C4<1>;
L_0x55555e94b060 .functor XOR 1, L_0x55555e94b340, L_0x55555e94b500, C4<0>, C4<0>;
L_0x55555e94b0d0 .functor AND 1, L_0x55555e94b6c0, L_0x55555e94b060, C4<1>, C4<1>;
L_0x55555e94b1e0 .functor OR 1, L_0x55555e94af50, L_0x55555e94b0d0, C4<0>, C4<0>;
v0x55555e3a82b0_0 .net "A", 0 0, L_0x55555e94b340;  1 drivers
v0x55555e3a7a60_0 .net "B", 0 0, L_0x55555e94b500;  1 drivers
v0x55555e3a7b00_0 .net "Cin", 0 0, L_0x55555e94b6c0;  1 drivers
v0x55555e39ff80_0 .net "Cout", 0 0, L_0x55555e94b1e0;  alias, 1 drivers
v0x55555e3a0040_0 .net "Sum", 0 0, L_0x55555e94ae90;  1 drivers
v0x55555e3a57f0_0 .net *"_ivl_0", 0 0, L_0x55555e94ae20;  1 drivers
v0x55555e3a58b0_0 .net *"_ivl_4", 0 0, L_0x55555e94af50;  1 drivers
v0x55555e3a5000_0 .net *"_ivl_6", 0 0, L_0x55555e94b060;  1 drivers
v0x55555e3a2c30_0 .net *"_ivl_8", 0 0, L_0x55555e94b0d0;  1 drivers
S_0x55555e190d20 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x55555e6ade30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e377700_0 .net "A", 3 0, L_0x55555e94deb0;  1 drivers
v0x55555e375330_0 .net "B", 3 0, L_0x55555e94dff0;  1 drivers
v0x55555e3697e0_0 .net "Cin", 0 0, L_0x55555e94e090;  1 drivers
v0x55555e367a30_0 .net "Cout", 0 0, L_0x55555e94d790;  1 drivers
v0x55555e367b00_0 .net "Sum", 3 0, L_0x55555e94de10;  1 drivers
v0x55555e36f5a0_0 .net "carry", 2 0, L_0x55555e94d290;  1 drivers
L_0x55555e94c020 .part L_0x55555e94deb0, 0, 1;
L_0x55555e94c150 .part L_0x55555e94dff0, 0, 1;
L_0x55555e94c6f0 .part L_0x55555e94deb0, 1, 1;
L_0x55555e94c820 .part L_0x55555e94dff0, 1, 1;
L_0x55555e94c950 .part L_0x55555e94d290, 0, 1;
L_0x55555e94cf00 .part L_0x55555e94deb0, 2, 1;
L_0x55555e94d070 .part L_0x55555e94dff0, 2, 1;
L_0x55555e94d1a0 .part L_0x55555e94d290, 1, 1;
L_0x55555e94d290 .concat8 [ 1 1 1 0], L_0x55555e94bed0, L_0x55555e94c5a0, L_0x55555e94cdb0;
L_0x55555e94d8f0 .part L_0x55555e94deb0, 3, 1;
L_0x55555e94dab0 .part L_0x55555e94dff0, 3, 1;
L_0x55555e94dc70 .part L_0x55555e94d290, 2, 1;
L_0x55555e94de10 .concat8 [ 1 1 1 1], L_0x55555e94bc70, L_0x55555e94c2f0, L_0x55555e94ca60, L_0x55555e94d440;
S_0x55555e196d90 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e190d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e94bc00 .functor XOR 1, L_0x55555e94c020, L_0x55555e94c150, C4<0>, C4<0>;
L_0x55555e94bc70 .functor XOR 1, L_0x55555e94bc00, L_0x55555e94e090, C4<0>, C4<0>;
L_0x55555e94bce0 .functor AND 1, L_0x55555e94c020, L_0x55555e94c150, C4<1>, C4<1>;
L_0x55555e94bda0 .functor XOR 1, L_0x55555e94c020, L_0x55555e94c150, C4<0>, C4<0>;
L_0x55555e94be10 .functor AND 1, L_0x55555e94e090, L_0x55555e94bda0, C4<1>, C4<1>;
L_0x55555e94bed0 .functor OR 1, L_0x55555e94bce0, L_0x55555e94be10, C4<0>, C4<0>;
v0x55555e399a70_0 .net "A", 0 0, L_0x55555e94c020;  1 drivers
v0x55555e3975f0_0 .net "B", 0 0, L_0x55555e94c150;  1 drivers
v0x55555e397690_0 .net "Cin", 0 0, L_0x55555e94e090;  alias, 1 drivers
v0x55555e38b7c0_0 .net "Cout", 0 0, L_0x55555e94bed0;  1 drivers
v0x55555e38b880_0 .net "Sum", 0 0, L_0x55555e94bc70;  1 drivers
v0x55555e389960_0 .net *"_ivl_0", 0 0, L_0x55555e94bc00;  1 drivers
v0x55555e389a20_0 .net *"_ivl_4", 0 0, L_0x55555e94bce0;  1 drivers
v0x55555e391580_0 .net *"_ivl_6", 0 0, L_0x55555e94bda0;  1 drivers
v0x55555e390de0_0 .net *"_ivl_8", 0 0, L_0x55555e94be10;  1 drivers
S_0x55555e17a270 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e190d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e94c280 .functor XOR 1, L_0x55555e94c6f0, L_0x55555e94c820, C4<0>, C4<0>;
L_0x55555e94c2f0 .functor XOR 1, L_0x55555e94c280, L_0x55555e94c950, C4<0>, C4<0>;
L_0x55555e94c360 .functor AND 1, L_0x55555e94c6f0, L_0x55555e94c820, C4<1>, C4<1>;
L_0x55555e94c420 .functor XOR 1, L_0x55555e94c6f0, L_0x55555e94c820, C4<0>, C4<0>;
L_0x55555e94c490 .functor AND 1, L_0x55555e94c950, L_0x55555e94c420, C4<1>, C4<1>;
L_0x55555e94c5a0 .functor OR 1, L_0x55555e94c360, L_0x55555e94c490, C4<0>, C4<0>;
v0x55555e3893b0_0 .net "A", 0 0, L_0x55555e94c6f0;  1 drivers
v0x55555e38eb70_0 .net "B", 0 0, L_0x55555e94c820;  1 drivers
v0x55555e38ec30_0 .net "Cin", 0 0, L_0x55555e94c950;  1 drivers
v0x55555e38e380_0 .net "Cout", 0 0, L_0x55555e94c5a0;  1 drivers
v0x55555e38e440_0 .net "Sum", 0 0, L_0x55555e94c2f0;  1 drivers
v0x55555e38bfb0_0 .net *"_ivl_0", 0 0, L_0x55555e94c280;  1 drivers
v0x55555e38c070_0 .net *"_ivl_4", 0 0, L_0x55555e94c360;  1 drivers
v0x55555e380180_0 .net *"_ivl_6", 0 0, L_0x55555e94c420;  1 drivers
v0x55555e37e320_0 .net *"_ivl_8", 0 0, L_0x55555e94c490;  1 drivers
S_0x55555e2f95f0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e190d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e94c9f0 .functor XOR 1, L_0x55555e94cf00, L_0x55555e94d070, C4<0>, C4<0>;
L_0x55555e94ca60 .functor XOR 1, L_0x55555e94c9f0, L_0x55555e94d1a0, C4<0>, C4<0>;
L_0x55555e94cb20 .functor AND 1, L_0x55555e94cf00, L_0x55555e94d070, C4<1>, C4<1>;
L_0x55555e94cc30 .functor XOR 1, L_0x55555e94cf00, L_0x55555e94d070, C4<0>, C4<0>;
L_0x55555e94cca0 .functor AND 1, L_0x55555e94d1a0, L_0x55555e94cc30, C4<1>, C4<1>;
L_0x55555e94cdb0 .functor OR 1, L_0x55555e94cb20, L_0x55555e94cca0, C4<0>, C4<0>;
v0x55555e385ff0_0 .net "A", 0 0, L_0x55555e94cf00;  1 drivers
v0x55555e3857a0_0 .net "B", 0 0, L_0x55555e94d070;  1 drivers
v0x55555e385860_0 .net "Cin", 0 0, L_0x55555e94d1a0;  1 drivers
v0x55555e37dcc0_0 .net "Cout", 0 0, L_0x55555e94cdb0;  1 drivers
v0x55555e37dd80_0 .net "Sum", 0 0, L_0x55555e94ca60;  1 drivers
v0x55555e383530_0 .net *"_ivl_0", 0 0, L_0x55555e94c9f0;  1 drivers
v0x55555e3835f0_0 .net *"_ivl_4", 0 0, L_0x55555e94cb20;  1 drivers
v0x55555e382d40_0 .net *"_ivl_6", 0 0, L_0x55555e94cc30;  1 drivers
v0x55555e380970_0 .net *"_ivl_8", 0 0, L_0x55555e94cca0;  1 drivers
S_0x55555e2fb610 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e190d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e94d3d0 .functor XOR 1, L_0x55555e94d8f0, L_0x55555e94dab0, C4<0>, C4<0>;
L_0x55555e94d440 .functor XOR 1, L_0x55555e94d3d0, L_0x55555e94dc70, C4<0>, C4<0>;
L_0x55555e94d500 .functor AND 1, L_0x55555e94d8f0, L_0x55555e94dab0, C4<1>, C4<1>;
L_0x55555e94d610 .functor XOR 1, L_0x55555e94d8f0, L_0x55555e94dab0, C4<0>, C4<0>;
L_0x55555e94d680 .functor AND 1, L_0x55555e94dc70, L_0x55555e94d610, C4<1>, C4<1>;
L_0x55555e94d790 .functor OR 1, L_0x55555e94d500, L_0x55555e94d680, C4<0>, C4<0>;
v0x55555e374bf0_0 .net "A", 0 0, L_0x55555e94d8f0;  1 drivers
v0x55555e372ce0_0 .net "B", 0 0, L_0x55555e94dab0;  1 drivers
v0x55555e372d80_0 .net "Cin", 0 0, L_0x55555e94dc70;  1 drivers
v0x55555e37a900_0 .net "Cout", 0 0, L_0x55555e94d790;  alias, 1 drivers
v0x55555e37a9c0_0 .net "Sum", 0 0, L_0x55555e94d440;  1 drivers
v0x55555e37a160_0 .net *"_ivl_0", 0 0, L_0x55555e94d3d0;  1 drivers
v0x55555e37a220_0 .net *"_ivl_4", 0 0, L_0x55555e94d500;  1 drivers
v0x55555e372680_0 .net *"_ivl_6", 0 0, L_0x55555e94d610;  1 drivers
v0x55555e377ef0_0 .net *"_ivl_8", 0 0, L_0x55555e94d680;  1 drivers
S_0x55555e300110 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x55555e6ade30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e448e10_0 .net "A", 3 0, L_0x55555e950280;  1 drivers
v0x55555e426e30_0 .net "B", 3 0, L_0x55555e94e130;  1 drivers
v0x55555e448c40_0 .net "Cin", 0 0, L_0x55555e9504f0;  1 drivers
v0x55555e43df30_0 .net "Cout", 0 0, L_0x55555e94fbb0;  alias, 1 drivers
v0x55555e43e000_0 .net "Sum", 3 0, L_0x55555e9501e0;  1 drivers
v0x55555e43da30_0 .net "carry", 2 0, L_0x55555e94f6b0;  1 drivers
L_0x55555e94e4b0 .part L_0x55555e950280, 0, 1;
L_0x55555e94e5e0 .part L_0x55555e94e130, 0, 1;
L_0x55555e94eb90 .part L_0x55555e950280, 1, 1;
L_0x55555e94ecc0 .part L_0x55555e94e130, 1, 1;
L_0x55555e94edf0 .part L_0x55555e94f6b0, 0, 1;
L_0x55555e94f360 .part L_0x55555e950280, 2, 1;
L_0x55555e94f490 .part L_0x55555e94e130, 2, 1;
L_0x55555e94f5c0 .part L_0x55555e94f6b0, 1, 1;
L_0x55555e94f6b0 .concat8 [ 1 1 1 0], L_0x55555e94e3a0, L_0x55555e94ea80, L_0x55555e94f250;
L_0x55555e94fcc0 .part L_0x55555e950280, 3, 1;
L_0x55555e94fe80 .part L_0x55555e94e130, 3, 1;
L_0x55555e950040 .part L_0x55555e94f6b0, 2, 1;
L_0x55555e9501e0 .concat8 [ 1 1 1 1], L_0x55555e94e1e0, L_0x55555e94e780, L_0x55555e94ef00, L_0x55555e94f860;
S_0x55555e2f0360 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e300110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9367e0 .functor XOR 1, L_0x55555e94e4b0, L_0x55555e94e5e0, C4<0>, C4<0>;
L_0x55555e94e1e0 .functor XOR 1, L_0x55555e9367e0, L_0x55555e9504f0, C4<0>, C4<0>;
L_0x55555e94e250 .functor AND 1, L_0x55555e94e4b0, L_0x55555e94e5e0, C4<1>, C4<1>;
L_0x55555e94e2c0 .functor XOR 1, L_0x55555e94e4b0, L_0x55555e94e5e0, C4<0>, C4<0>;
L_0x55555e94e330 .functor AND 1, L_0x55555e9504f0, L_0x55555e94e2c0, C4<1>, C4<1>;
L_0x55555e94e3a0 .functor OR 1, L_0x55555e94e250, L_0x55555e94e330, C4<0>, C4<0>;
v0x55555e36eeb0_0 .net "A", 0 0, L_0x55555e94e4b0;  1 drivers
v0x55555e367420_0 .net "B", 0 0, L_0x55555e94e5e0;  1 drivers
v0x55555e3674c0_0 .net "Cin", 0 0, L_0x55555e9504f0;  alias, 1 drivers
v0x55555e36cb90_0 .net "Cout", 0 0, L_0x55555e94e3a0;  1 drivers
v0x55555e36cc50_0 .net "Sum", 0 0, L_0x55555e94e1e0;  1 drivers
v0x55555e36c3a0_0 .net *"_ivl_0", 0 0, L_0x55555e9367e0;  1 drivers
v0x55555e36c460_0 .net *"_ivl_4", 0 0, L_0x55555e94e250;  1 drivers
v0x55555e369fd0_0 .net *"_ivl_6", 0 0, L_0x55555e94e2c0;  1 drivers
v0x55555e431fc0_0 .net *"_ivl_8", 0 0, L_0x55555e94e330;  1 drivers
S_0x55555e2f1410 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e300110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e94e710 .functor XOR 1, L_0x55555e94eb90, L_0x55555e94ecc0, C4<0>, C4<0>;
L_0x55555e94e780 .functor XOR 1, L_0x55555e94e710, L_0x55555e94edf0, C4<0>, C4<0>;
L_0x55555e94e7f0 .functor AND 1, L_0x55555e94eb90, L_0x55555e94ecc0, C4<1>, C4<1>;
L_0x55555e94e900 .functor XOR 1, L_0x55555e94eb90, L_0x55555e94ecc0, C4<0>, C4<0>;
L_0x55555e94e970 .functor AND 1, L_0x55555e94edf0, L_0x55555e94e900, C4<1>, C4<1>;
L_0x55555e94ea80 .functor OR 1, L_0x55555e94e7f0, L_0x55555e94e970, C4<0>, C4<0>;
v0x55555e476420_0 .net "A", 0 0, L_0x55555e94eb90;  1 drivers
v0x55555e476110_0 .net "B", 0 0, L_0x55555e94ecc0;  1 drivers
v0x55555e4761d0_0 .net "Cin", 0 0, L_0x55555e94edf0;  1 drivers
v0x55555e475f40_0 .net "Cout", 0 0, L_0x55555e94ea80;  1 drivers
v0x55555e476000_0 .net "Sum", 0 0, L_0x55555e94e780;  1 drivers
v0x55555e46b830_0 .net *"_ivl_0", 0 0, L_0x55555e94e710;  1 drivers
v0x55555e46b8f0_0 .net *"_ivl_4", 0 0, L_0x55555e94e7f0;  1 drivers
v0x55555e46b330_0 .net *"_ivl_6", 0 0, L_0x55555e94e900;  1 drivers
v0x55555e46b0d0_0 .net *"_ivl_8", 0 0, L_0x55555e94e970;  1 drivers
S_0x55555e174ca0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e300110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e94ee90 .functor XOR 1, L_0x55555e94f360, L_0x55555e94f490, C4<0>, C4<0>;
L_0x55555e94ef00 .functor XOR 1, L_0x55555e94ee90, L_0x55555e94f5c0, C4<0>, C4<0>;
L_0x55555e94efc0 .functor AND 1, L_0x55555e94f360, L_0x55555e94f490, C4<1>, C4<1>;
L_0x55555e94f0d0 .functor XOR 1, L_0x55555e94f360, L_0x55555e94f490, C4<0>, C4<0>;
L_0x55555e94f140 .functor AND 1, L_0x55555e94f5c0, L_0x55555e94f0d0, C4<1>, C4<1>;
L_0x55555e94f250 .functor OR 1, L_0x55555e94efc0, L_0x55555e94f140, C4<0>, C4<0>;
v0x55555e4273a0_0 .net "A", 0 0, L_0x55555e94f360;  1 drivers
v0x55555e46af00_0 .net "B", 0 0, L_0x55555e94f490;  1 drivers
v0x55555e46afc0_0 .net "Cin", 0 0, L_0x55555e94f5c0;  1 drivers
v0x55555e4601f0_0 .net "Cout", 0 0, L_0x55555e94f250;  1 drivers
v0x55555e4602b0_0 .net "Sum", 0 0, L_0x55555e94ef00;  1 drivers
v0x55555e45fcf0_0 .net *"_ivl_0", 0 0, L_0x55555e94ee90;  1 drivers
v0x55555e45fdb0_0 .net *"_ivl_4", 0 0, L_0x55555e94efc0;  1 drivers
v0x55555e45fa90_0 .net *"_ivl_6", 0 0, L_0x55555e94f0d0;  1 drivers
v0x55555e45f8c0_0 .net *"_ivl_8", 0 0, L_0x55555e94f140;  1 drivers
S_0x55555e177860 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e300110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e94f7f0 .functor XOR 1, L_0x55555e94fcc0, L_0x55555e94fe80, C4<0>, C4<0>;
L_0x55555e94f860 .functor XOR 1, L_0x55555e94f7f0, L_0x55555e950040, C4<0>, C4<0>;
L_0x55555e94f920 .functor AND 1, L_0x55555e94fcc0, L_0x55555e94fe80, C4<1>, C4<1>;
L_0x55555e94fa30 .functor XOR 1, L_0x55555e94fcc0, L_0x55555e94fe80, C4<0>, C4<0>;
L_0x55555e94faa0 .functor AND 1, L_0x55555e950040, L_0x55555e94fa30, C4<1>, C4<1>;
L_0x55555e94fbb0 .functor OR 1, L_0x55555e94f920, L_0x55555e94faa0, C4<0>, C4<0>;
v0x55555e454c60_0 .net "A", 0 0, L_0x55555e94fcc0;  1 drivers
v0x55555e4546b0_0 .net "B", 0 0, L_0x55555e94fe80;  1 drivers
v0x55555e454750_0 .net "Cin", 0 0, L_0x55555e950040;  1 drivers
v0x55555e454450_0 .net "Cout", 0 0, L_0x55555e94fbb0;  alias, 1 drivers
v0x55555e454510_0 .net "Sum", 0 0, L_0x55555e94f860;  1 drivers
v0x55555e454280_0 .net *"_ivl_0", 0 0, L_0x55555e94f7f0;  1 drivers
v0x55555e454340_0 .net *"_ivl_4", 0 0, L_0x55555e94f920;  1 drivers
v0x55555e449570_0 .net *"_ivl_6", 0 0, L_0x55555e94fa30;  1 drivers
v0x55555e449070_0 .net *"_ivl_8", 0 0, L_0x55555e94faa0;  1 drivers
S_0x55555e2eee70 .scope module, "u_stage_id" "stage_id" 13 260, 24 1 0, S_0x55555e514100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_instr";
    .port_info 6 /INPUT 1 "i_pred_taken";
    .port_info 7 /INPUT 1 "i_wb_reg_write";
    .port_info 8 /INPUT 5 "i_wb_rd";
    .port_info 9 /INPUT 32 "i_wb_write_data";
    .port_info 10 /INPUT 2 "i_forward_a_sel";
    .port_info 11 /INPUT 2 "i_forward_b_sel";
    .port_info 12 /INPUT 32 "i_ex_mem_alu_result";
    .port_info 13 /OUTPUT 32 "o_pc";
    .port_info 14 /OUTPUT 32 "o_rs1_val";
    .port_info 15 /OUTPUT 32 "o_rs2_val";
    .port_info 16 /OUTPUT 32 "o_imm";
    .port_info 17 /OUTPUT 5 "o_rs1";
    .port_info 18 /OUTPUT 5 "o_rs2";
    .port_info 19 /OUTPUT 5 "o_rd";
    .port_info 20 /OUTPUT 1 "o_ctrl_valid";
    .port_info 21 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 22 /OUTPUT 1 "o_ctrl_kill";
    .port_info 23 /OUTPUT 1 "o_ctrl_branch";
    .port_info 24 /OUTPUT 1 "o_ctrl_jump";
    .port_info 25 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 26 /OUTPUT 1 "o_ctrl_mem_write";
    .port_info 27 /OUTPUT 4 "o_ctrl_alu_op";
    .port_info 28 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 29 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 30 /OUTPUT 3 "o_ctrl_funct3";
    .port_info 31 /OUTPUT 2 "o_ctrl_op_a_sel";
    .port_info 32 /OUTPUT 1 "o_ctrl_op_b_sel";
    .port_info 33 /OUTPUT 32 "o_redirect_pc";
    .port_info 34 /OUTPUT 1 "o_redirect_valid";
    .port_info 35 /OUTPUT 1 "o_btb_update";
    .port_info 36 /OUTPUT 32 "o_btb_update_pc";
    .port_info 37 /OUTPUT 32 "o_btb_update_target";
    .port_info 38 /OUTPUT 1 "o_use_rs1";
    .port_info 39 /OUTPUT 1 "o_use_rs2";
    .port_info 40 /OUTPUT 1 "o_is_branch";
    .port_info 41 /OUTPUT 1 "o_is_jump";
L_0x7f3943204d50 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x55555e927820 .functor AND 32, L_0x55555e927550, L_0x7f3943204d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55555e927ba0 .functor BUFZ 1, v0x55555e331d20_0, C4<0>, C4<0>, C4<0>;
L_0x55555e927d20 .functor AND 1, L_0x55555e927c10, L_0x55555e927a70, C4<1>, C4<1>;
L_0x55555e927e30 .functor XOR 1, v0x55555e51a600_0, L_0x55555e927ba0, C4<0>, C4<0>;
L_0x55555e927ef0 .functor AND 1, L_0x55555e927d20, L_0x55555e927e30, C4<1>, C4<1>;
L_0x55555e9280a0 .functor AND 1, L_0x55555e912830, L_0x55555e928000, C4<1>, C4<1>;
L_0x55555e927cb0 .functor OR 1, v0x55555e236ee0_0, L_0x55555e928160, C4<0>, C4<0>;
L_0x55555e928410 .functor OR 1, L_0x55555e927cb0, L_0x55555e928320, C4<0>, C4<0>;
L_0x55555e928570 .functor AND 1, L_0x55555e9280a0, L_0x55555e928410, C4<1>, C4<1>;
L_0x55555e928a40 .functor OR 1, L_0x55555e9286c0, L_0x55555e928840, C4<0>, C4<0>;
L_0x55555e928b50 .functor OR 1, L_0x55555e927ba0, L_0x55555e928a40, C4<0>, C4<0>;
L_0x55555e928bc0 .functor AND 1, L_0x55555e912830, L_0x55555e928b50, C4<1>, C4<1>;
L_0x55555e928cf0 .functor BUFZ 32, v0x55555e5253b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e928df0 .functor BUFZ 32, L_0x55555e9279d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e928c80 .functor BUFZ 32, v0x55555e5253b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e928ee0 .functor BUFZ 32, v0x55555e3be480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e928fe0 .functor BUFZ 32, v0x55555e3b34e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e9290e0 .functor BUFZ 32, v0x55555e4d8330_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e9291f0 .functor BUFZ 5, L_0x55555e8f4170, C4<00000>, C4<00000>, C4<00000>;
L_0x55555e929260 .functor BUFZ 5, L_0x55555e8f4370, C4<00000>, C4<00000>, C4<00000>;
L_0x55555e929380 .functor BUFZ 5, L_0x55555e8f4460, C4<00000>, C4<00000>, C4<00000>;
L_0x55555e929990 .functor OR 1, L_0x55555e9293f0, L_0x55555e9297e0, C4<0>, C4<0>;
L_0x55555e929b60 .functor BUFZ 1, L_0x55555e927ef0, C4<0>, C4<0>, C4<0>;
L_0x55555e929d10 .functor BUFZ 3, L_0x55555e8f4030, C4<000>, C4<000>, C4<000>;
L_0x55555e92a150 .functor AND 1, L_0x55555e929ea0, L_0x55555e92a060, C4<1>, C4<1>;
L_0x55555e92a430 .functor AND 1, L_0x55555e92a150, L_0x55555e92a260, C4<1>, C4<1>;
L_0x55555e92ab00 .functor OR 1, L_0x55555e92a620, L_0x55555e92a920, C4<0>, C4<0>;
L_0x55555e92ad00 .functor OR 1, L_0x55555e92ab00, L_0x55555e92ac10, C4<0>, C4<0>;
L_0x55555e92b3e0 .functor OR 1, L_0x55555e92b0f0, L_0x55555e92b1e0, C4<0>, C4<0>;
L_0x7f3943204f90 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55555e2db5c0_0 .net/2u *"_ivl_102", 6 0, L_0x7f3943204f90;  1 drivers
v0x55555e2db6c0_0 .net *"_ivl_104", 0 0, L_0x55555e9293f0;  1 drivers
L_0x7f3943204fd8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55555e2e0dc0_0 .net/2u *"_ivl_106", 6 0, L_0x7f3943204fd8;  1 drivers
v0x55555e2e0e60_0 .net *"_ivl_108", 0 0, L_0x55555e9297e0;  1 drivers
L_0x7f3943205020 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55555e2de200_0 .net/2u *"_ivl_114", 6 0, L_0x7f3943205020;  1 drivers
L_0x7f3943204cc0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55555e2cff80_0 .net/2u *"_ivl_12", 6 0, L_0x7f3943204cc0;  1 drivers
L_0x7f3943205068 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x55555e2d0060_0 .net/2u *"_ivl_120", 6 0, L_0x7f3943205068;  1 drivers
v0x55555e2d5780_0 .net *"_ivl_122", 0 0, L_0x55555e929ea0;  1 drivers
L_0x7f39432050b0 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x55555e2d5820_0 .net/2u *"_ivl_124", 6 0, L_0x7f39432050b0;  1 drivers
v0x55555e2d2bc0_0 .net *"_ivl_126", 0 0, L_0x55555e92a060;  1 drivers
v0x55555e2d2c60_0 .net *"_ivl_129", 0 0, L_0x55555e92a150;  1 drivers
L_0x7f39432050f8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55555e2c4940_0 .net/2u *"_ivl_130", 6 0, L_0x7f39432050f8;  1 drivers
v0x55555e2c4a20_0 .net *"_ivl_132", 0 0, L_0x55555e92a260;  1 drivers
L_0x7f3943205140 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55555e2ca140_0 .net/2u *"_ivl_136", 6 0, L_0x7f3943205140;  1 drivers
v0x55555e2ca220_0 .net *"_ivl_138", 0 0, L_0x55555e92a620;  1 drivers
v0x55555e2c7580_0 .net *"_ivl_14", 0 0, L_0x55555e914800;  1 drivers
L_0x7f3943205188 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55555e2c7640_0 .net/2u *"_ivl_140", 6 0, L_0x7f3943205188;  1 drivers
v0x55555e2b9300_0 .net *"_ivl_142", 0 0, L_0x55555e92a920;  1 drivers
v0x55555e2b93c0_0 .net *"_ivl_145", 0 0, L_0x55555e92ab00;  1 drivers
L_0x7f39432051d0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55555e2beb00_0 .net/2u *"_ivl_146", 6 0, L_0x7f39432051d0;  1 drivers
v0x55555e2bebc0_0 .net *"_ivl_148", 0 0, L_0x55555e92ac10;  1 drivers
L_0x7f3943205218 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55555e2bbf40_0 .net/2u *"_ivl_152", 6 0, L_0x7f3943205218;  1 drivers
L_0x7f3943205260 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55555e2bc000_0 .net/2u *"_ivl_156", 6 0, L_0x7f3943205260;  1 drivers
v0x55555e2adcc0_0 .net *"_ivl_158", 0 0, L_0x55555e92b0f0;  1 drivers
L_0x7f39432052a8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55555e2add80_0 .net/2u *"_ivl_160", 6 0, L_0x7f39432052a8;  1 drivers
v0x55555e2b34c0_0 .net *"_ivl_162", 0 0, L_0x55555e92b1e0;  1 drivers
v0x55555e2b3580_0 .net/2u *"_ivl_20", 31 0, L_0x7f3943204d50;  1 drivers
L_0x7f3943204d98 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55555e2b0900_0 .net/2u *"_ivl_24", 6 0, L_0x7f3943204d98;  1 drivers
v0x55555e2b09e0_0 .net *"_ivl_26", 0 0, L_0x55555e9278e0;  1 drivers
L_0x7f3943204de0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55555e2a2680_0 .net/2u *"_ivl_30", 6 0, L_0x7f3943204de0;  1 drivers
v0x55555e2a2760_0 .net *"_ivl_37", 0 0, L_0x55555e927c10;  1 drivers
v0x55555e2a7e80_0 .net *"_ivl_39", 0 0, L_0x55555e927d20;  1 drivers
v0x55555e2a7f40_0 .net *"_ivl_40", 0 0, L_0x55555e927e30;  1 drivers
v0x55555e2a52c0_0 .net *"_ivl_45", 0 0, L_0x55555e928000;  1 drivers
v0x55555e2a5380_0 .net *"_ivl_47", 0 0, L_0x55555e9280a0;  1 drivers
L_0x7f3943204e28 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55555e297180_0 .net/2u *"_ivl_48", 6 0, L_0x7f3943204e28;  1 drivers
v0x55555e297260_0 .net *"_ivl_50", 0 0, L_0x55555e928160;  1 drivers
v0x55555e29ca10_0 .net *"_ivl_53", 0 0, L_0x55555e927cb0;  1 drivers
L_0x7f3943204e70 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55555e29cad0_0 .net/2u *"_ivl_54", 6 0, L_0x7f3943204e70;  1 drivers
v0x55555e299e50_0 .net *"_ivl_56", 0 0, L_0x55555e928320;  1 drivers
v0x55555e299f10_0 .net *"_ivl_59", 0 0, L_0x55555e928410;  1 drivers
L_0x7f3943204eb8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55555e27a9f0_0 .net/2u *"_ivl_62", 6 0, L_0x7f3943204eb8;  1 drivers
v0x55555e27aab0_0 .net *"_ivl_64", 0 0, L_0x55555e9286c0;  1 drivers
L_0x7f3943204f00 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55555e234c00_0 .net/2u *"_ivl_66", 6 0, L_0x7f3943204f00;  1 drivers
v0x55555e234cc0_0 .net *"_ivl_68", 0 0, L_0x55555e928840;  1 drivers
v0x55555e2529a0_0 .net *"_ivl_71", 0 0, L_0x55555e928a40;  1 drivers
v0x55555e252a40_0 .net *"_ivl_72", 0 0, L_0x55555e928b50;  1 drivers
L_0x7f3943204f48 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55555e260a70_0 .net/2u *"_ivl_98", 6 0, L_0x7f3943204f48;  1 drivers
v0x55555e260b30_0 .net "actual_taken", 0 0, L_0x55555e927ba0;  1 drivers
v0x55555e266ca0_0 .net "br_equal", 0 0, v0x55555e40b9e0_0;  1 drivers
v0x55555e266d40_0 .net "br_less", 0 0, v0x55555e408d80_0;  1 drivers
v0x55555e268de0_0 .net "br_un", 0 0, v0x55555e34b490_0;  1 drivers
v0x55555e268e80_0 .net "cout_dummy", 0 0, L_0x55555e926a40;  1 drivers
v0x55555e262c20_0 .net "ctrl_pc_sel", 0 0, v0x55555e331d20_0;  1 drivers
v0x55555e262cc0_0 .net "ctrl_wb_sel", 1 0, L_0x55555e9109d0;  1 drivers
v0x55555e258c40_0 .net "final_target_pc", 31 0, L_0x55555e9279d0;  1 drivers
v0x55555e258d20_0 .net "funct3", 2 0, L_0x55555e8f4030;  1 drivers
v0x55555e25ad80_0 .net "funct7", 6 0, L_0x55555e8f40d0;  1 drivers
v0x55555e25ae40_0 .net "i_clk", 0 0, v0x55555e5add40_0;  alias, 1 drivers
v0x55555e254bc0_0 .net "i_ex_mem_alu_result", 31 0, v0x55555de35340_0;  alias, 1 drivers
v0x55555e254c80_0 .net "i_flush", 0 0, L_0x55555e8df4d0;  alias, 1 drivers
v0x55555e242cd0_0 .net "i_forward_a_sel", 1 0, v0x55555e1ea230_0;  alias, 1 drivers
v0x55555e242d90_0 .net "i_forward_b_sel", 1 0, v0x55555e1ea9a0_0;  alias, 1 drivers
v0x55555e248f00_0 .net "i_instr", 31 0, v0x55555e4e17a0_0;  alias, 1 drivers
v0x55555e248fa0_0 .net "i_pc", 31 0, v0x55555e5253b0_0;  alias, 1 drivers
v0x55555e24b040_0 .net "i_pred_taken", 0 0, v0x55555e51a600_0;  alias, 1 drivers
v0x55555e24b0e0_0 .net "i_reset", 0 0, v0x55555e59ad60_0;  alias, 1 drivers
v0x55555e244e80_0 .net "i_stall", 0 0, L_0x55555e8df430;  alias, 1 drivers
v0x55555e244f20_0 .net "i_wb_rd", 4 0, v0x55555e4ec5a0_0;  alias, 1 drivers
v0x55555e23aea0_0 .net "i_wb_reg_write", 0 0, v0x55555e4ec800_0;  alias, 1 drivers
v0x55555e23af40_0 .net "i_wb_write_data", 31 0, L_0x55555e97e4f0;  alias, 1 drivers
v0x55555e23cfe0_0 .net "imm", 31 0, v0x55555e4d8330_0;  1 drivers
v0x55555e23d0d0_0 .net "is_cond_branch", 0 0, L_0x55555e927a70;  1 drivers
v0x55555e236e20_0 .net "jalr_target_pc", 31 0, L_0x55555e927820;  1 drivers
v0x55555e236ee0_0 .var "mispredict", 0 0;
v0x55555e2151f0_0 .net "o_btb_update", 0 0, L_0x55555e928bc0;  alias, 1 drivers
v0x55555e215290_0 .net "o_btb_update_pc", 31 0, L_0x55555e928cf0;  alias, 1 drivers
v0x55555e2232c0_0 .net "o_btb_update_target", 31 0, L_0x55555e928df0;  alias, 1 drivers
v0x55555e223380_0 .net "o_ctrl_alu_op", 3 0, v0x55555e3e6ac0_0;  alias, 1 drivers
v0x55555e2294f0_0 .net "o_ctrl_branch", 0 0, L_0x55555e929640;  alias, 1 drivers
v0x55555e229590_0 .net "o_ctrl_bubble", 0 0, L_0x55555e929150;  alias, 1 drivers
v0x55555e22b630_0 .net "o_ctrl_funct3", 2 0, L_0x55555e929d10;  alias, 1 drivers
v0x55555e22b6d0_0 .net "o_ctrl_jump", 0 0, L_0x55555e929990;  alias, 1 drivers
v0x55555e225470_0 .net "o_ctrl_kill", 0 0, L_0x55555e929490;  alias, 1 drivers
v0x55555e225510_0 .net "o_ctrl_mem_read", 0 0, L_0x55555e929c20;  alias, 1 drivers
v0x55555e21b490_0 .net "o_ctrl_mem_write", 0 0, L_0x55555e9102e0;  alias, 1 drivers
v0x55555e21b530_0 .net "o_ctrl_mispred", 0 0, L_0x55555e929b60;  alias, 1 drivers
v0x55555e21d5d0_0 .net "o_ctrl_op_a_sel", 1 0, L_0x55555e910ea0;  alias, 1 drivers
v0x55555e21d670_0 .net "o_ctrl_op_b_sel", 0 0, L_0x55555e910890;  alias, 1 drivers
v0x55555e217410_0 .net "o_ctrl_valid", 0 0, L_0x55555e912830;  alias, 1 drivers
v0x55555e217500_0 .net "o_ctrl_wb_en", 0 0, L_0x55555e9101d0;  alias, 1 drivers
v0x55555e205520_0 .net "o_imm", 31 0, L_0x55555e9290e0;  alias, 1 drivers
v0x55555e2055c0_0 .net "o_is_branch", 0 0, L_0x55555e92af00;  alias, 1 drivers
v0x55555e20b750_0 .net "o_is_jump", 0 0, L_0x55555e92b3e0;  alias, 1 drivers
v0x55555e20b7f0_0 .net "o_pc", 31 0, L_0x55555e928c80;  alias, 1 drivers
v0x55555e20d890_0 .net "o_rd", 4 0, L_0x55555e929380;  alias, 1 drivers
v0x55555e20d930_0 .var "o_redirect_pc", 31 0;
v0x55555e2076d0_0 .net "o_redirect_valid", 0 0, L_0x55555e928570;  alias, 1 drivers
v0x55555e207770_0 .net "o_rs1", 4 0, L_0x55555e9291f0;  alias, 1 drivers
v0x55555e1fd6f0_0 .net "o_rs1_val", 31 0, L_0x55555e928ee0;  alias, 1 drivers
v0x55555e1fd7c0_0 .net "o_rs2", 4 0, L_0x55555e929260;  alias, 1 drivers
v0x55555e1ff830_0 .net "o_rs2_val", 31 0, L_0x55555e928fe0;  alias, 1 drivers
v0x55555e1ff8d0_0 .net "o_use_rs1", 0 0, L_0x55555e92a430;  alias, 1 drivers
v0x55555e1f95e0_0 .net "o_use_rs2", 0 0, L_0x55555e92ad00;  alias, 1 drivers
v0x55555e1f9680_0 .net "opcode", 6 0, L_0x55555e8f3f90;  1 drivers
v0x55555e490fe0_0 .net "rd", 4 0, L_0x55555e8f4460;  1 drivers
v0x55555e491080_0 .net "rs1", 4 0, L_0x55555e8f4170;  1 drivers
v0x55555e3be480_0 .var "rs1_data_fwd", 31 0;
v0x55555e3be520_0 .net "rs1_data_rf", 31 0, L_0x55555e8f48d0;  1 drivers
v0x55555e3b3440_0 .net "rs2", 4 0, L_0x55555e8f4370;  1 drivers
v0x55555e3b34e0_0 .var "rs2_data_fwd", 31 0;
v0x55555e3a7e00_0 .net "rs2_data_rf", 31 0, L_0x55555e8f4d70;  1 drivers
v0x55555e3a7ea0_0 .net "s_is_mispredict", 0 0, L_0x55555e927ef0;  1 drivers
v0x55555e39c7c0_0 .net "target_base", 31 0, L_0x55555e914940;  1 drivers
v0x55555e39c8b0_0 .net "target_pc", 31 0, L_0x55555e927550;  1 drivers
E_0x55555e788a10/0 .event anyedge, v0x55555e5548b0_0, v0x55555e23d0d0_0, v0x55555e51a600_0, v0x55555e260b30_0;
E_0x55555e788a10/1 .event anyedge, v0x55555e258c40_0, v0x55555e5253b0_0, v0x55555e1f9680_0;
E_0x55555e788a10 .event/or E_0x55555e788a10/0, E_0x55555e788a10/1;
E_0x55555e3f3f20/0 .event anyedge, v0x55555e1ea230_0, v0x55555e661110_0, v0x55555e44dc60_0, v0x55555de35340_0;
E_0x55555e3f3f20/1 .event anyedge, v0x55555e1ea9a0_0, v0x55555e6611f0_0;
E_0x55555e3f3f20 .event/or E_0x55555e3f3f20/0, E_0x55555e3f3f20/1;
L_0x55555e8f3f90 .part v0x55555e4e17a0_0, 0, 7;
L_0x55555e8f4030 .part v0x55555e4e17a0_0, 12, 3;
L_0x55555e8f40d0 .part v0x55555e4e17a0_0, 25, 7;
L_0x55555e8f4170 .part v0x55555e4e17a0_0, 15, 5;
L_0x55555e8f4370 .part v0x55555e4e17a0_0, 20, 5;
L_0x55555e8f4460 .part v0x55555e4e17a0_0, 7, 5;
L_0x55555e914800 .cmp/eq 7, L_0x55555e8f3f90, L_0x7f3943204cc0;
L_0x55555e914940 .functor MUXZ 32, v0x55555e5253b0_0, v0x55555e3be480_0, L_0x55555e914800, C4<>;
L_0x55555e9278e0 .cmp/eq 7, L_0x55555e8f3f90, L_0x7f3943204d98;
L_0x55555e9279d0 .functor MUXZ 32, L_0x55555e927550, L_0x55555e927820, L_0x55555e9278e0, C4<>;
L_0x55555e927a70 .cmp/eq 7, L_0x55555e8f3f90, L_0x7f3943204de0;
L_0x55555e927c10 .reduce/nor L_0x55555e8df430;
L_0x55555e928000 .reduce/nor L_0x55555e8df430;
L_0x55555e928160 .cmp/eq 7, L_0x55555e8f3f90, L_0x7f3943204e28;
L_0x55555e928320 .cmp/eq 7, L_0x55555e8f3f90, L_0x7f3943204e70;
L_0x55555e9286c0 .cmp/eq 7, L_0x55555e8f3f90, L_0x7f3943204eb8;
L_0x55555e928840 .cmp/eq 7, L_0x55555e8f3f90, L_0x7f3943204f00;
L_0x55555e929150 .reduce/nor L_0x55555e912830;
L_0x55555e929490 .reduce/nor L_0x55555e912830;
L_0x55555e929640 .cmp/eq 7, L_0x55555e8f3f90, L_0x7f3943204f48;
L_0x55555e9293f0 .cmp/eq 7, L_0x55555e8f3f90, L_0x7f3943204f90;
L_0x55555e9297e0 .cmp/eq 7, L_0x55555e8f3f90, L_0x7f3943204fd8;
L_0x55555e929c20 .cmp/eq 7, L_0x55555e8f3f90, L_0x7f3943205020;
L_0x55555e929ea0 .cmp/ne 7, L_0x55555e8f3f90, L_0x7f3943205068;
L_0x55555e92a060 .cmp/ne 7, L_0x55555e8f3f90, L_0x7f39432050b0;
L_0x55555e92a260 .cmp/ne 7, L_0x55555e8f3f90, L_0x7f39432050f8;
L_0x55555e92a620 .cmp/eq 7, L_0x55555e8f3f90, L_0x7f3943205140;
L_0x55555e92a920 .cmp/eq 7, L_0x55555e8f3f90, L_0x7f3943205188;
L_0x55555e92ac10 .cmp/eq 7, L_0x55555e8f3f90, L_0x7f39432051d0;
L_0x55555e92af00 .cmp/eq 7, L_0x55555e8f3f90, L_0x7f3943205218;
L_0x55555e92b0f0 .cmp/eq 7, L_0x55555e8f3f90, L_0x7f3943205260;
L_0x55555e92b1e0 .cmp/eq 7, L_0x55555e8f3f90, L_0x7f39432052a8;
S_0x55555e2d5de0 .scope module, "br_cmp" "brc" 24 114, 25 7 0, S_0x55555e2eee70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_rs1_data";
    .port_info 1 /INPUT 32 "i_rs2_data";
    .port_info 2 /INPUT 1 "i_br_un";
    .port_info 3 /OUTPUT 1 "o_br_less";
    .port_info 4 /OUTPUT 1 "o_br_equal";
L_0x55555e8f6b90 .functor AND 1, L_0x55555e9028b0, L_0x55555e90ea60, C4<1>, C4<1>;
L_0x55555e8f6c80 .functor AND 1, L_0x55555e9028b0, L_0x55555e90ecf0, C4<1>, C4<1>;
L_0x55555e8f6d40 .functor OR 1, L_0x55555e8f6c80, L_0x55555e902bd0, C4<0>, C4<0>;
v0x55555e423c50_0 .net *"_ivl_2", 0 0, L_0x55555e8f6c80;  1 drivers
v0x55555e421090_0 .net "eq_high", 0 0, L_0x55555e9028b0;  1 drivers
v0x55555e421150_0 .net "eq_low", 0 0, L_0x55555e90ea60;  1 drivers
v0x55555e419390_0 .net "eq_mag", 0 0, L_0x55555e8f6b90;  1 drivers
v0x55555e419430_0 .net "gt_high", 0 0, L_0x55555e902dd0;  1 drivers
v0x55555e416980_0 .net "gt_low", 0 0, L_0x55555e90ef80;  1 drivers
v0x55555e416a50_0 .net "i_br_un", 0 0, v0x55555e34b490_0;  alias, 1 drivers
v0x55555e413dc0_0 .net "i_rs1_data", 31 0, v0x55555e3be480_0;  1 drivers
v0x55555e413e60_0 .net "i_rs2_data", 31 0, v0x55555e3b34e0_0;  1 drivers
v0x55555e40e350_0 .net "lt_high", 0 0, L_0x55555e902bd0;  1 drivers
v0x55555e40e420_0 .net "lt_low", 0 0, L_0x55555e90ecf0;  1 drivers
v0x55555e40b940_0 .net "lt_mag", 0 0, L_0x55555e8f6d40;  1 drivers
v0x55555e40b9e0_0 .var "o_br_equal", 0 0;
v0x55555e408d80_0 .var "o_br_less", 0 0;
E_0x55555e3e5d20/0 .event anyedge, v0x55555e419390_0, v0x55555e416a50_0, v0x55555e40b940_0, v0x55555e413dc0_0;
E_0x55555e3e5d20/1 .event anyedge, v0x55555e413e60_0;
E_0x55555e3e5d20 .event/or E_0x55555e3e5d20/0, E_0x55555e3e5d20/1;
L_0x55555e902e40 .part v0x55555e3be480_0, 16, 16;
L_0x55555e902ee0 .part v0x55555e3b34e0_0, 16, 16;
L_0x55555e90eff0 .part v0x55555e3be480_0, 0, 16;
L_0x55555e90f090 .part v0x55555e3b34e0_0, 0, 16;
S_0x55555e2d87f0 .scope module, "com16bit_high" "comparator_16bit" 25 42, 25 151 0, S_0x55555e2d5de0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i_src_a";
    .port_info 1 /INPUT 16 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9028b0 .functor AND 1, L_0x55555e8fc530, L_0x55555e902260, C4<1>, C4<1>;
L_0x55555e902ad0 .functor AND 1, L_0x55555e8fc530, L_0x55555e902540, C4<1>, C4<1>;
L_0x55555e902bd0 .functor OR 1, L_0x55555e902ad0, L_0x55555e8fc810, C4<0>, C4<0>;
L_0x55555e902cd0 .functor OR 1, L_0x55555e9028b0, L_0x55555e902bd0, C4<0>, C4<0>;
L_0x55555e902dd0 .functor NOT 1, L_0x55555e902cd0, C4<0>, C4<0>, C4<0>;
v0x55555e320340_0 .net "Ehigh", 0 0, L_0x55555e8fc530;  1 drivers
v0x55555e320400_0 .net "Elow", 0 0, L_0x55555e902260;  1 drivers
v0x55555e31fba0_0 .net "Lhigh", 0 0, L_0x55555e8fc810;  1 drivers
v0x55555e3180c0_0 .net "Llow", 0 0, L_0x55555e902540;  1 drivers
v0x55555e318190_0 .net *"_ivl_10", 0 0, L_0x55555e902ad0;  1 drivers
v0x55555e31d930_0 .net *"_ivl_14", 0 0, L_0x55555e902cd0;  1 drivers
v0x55555e31d9d0_0 .net "i_src_a", 15 0, L_0x55555e902e40;  1 drivers
v0x55555e31d140_0 .net "i_src_b", 15 0, L_0x55555e902ee0;  1 drivers
v0x55555e31ad70_0 .net "o_eq", 0 0, L_0x55555e9028b0;  alias, 1 drivers
v0x55555e31ae30_0 .net "o_gt", 0 0, L_0x55555e902dd0;  alias, 1 drivers
v0x55555e30f220_0 .net "o_lt", 0 0, L_0x55555e902bd0;  alias, 1 drivers
L_0x55555e8fc9f0 .part L_0x55555e902e40, 8, 8;
L_0x55555e8fca90 .part L_0x55555e902ee0, 8, 8;
L_0x55555e902720 .part L_0x55555e902e40, 0, 8;
L_0x55555e9027c0 .part L_0x55555e902ee0, 0, 8;
S_0x55555e2de860 .scope module, "com8bit_high" "comparator_8bit" 25 162, 25 128 0, S_0x55555e2d87f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8fc530 .functor AND 1, L_0x55555e8f9330, L_0x55555e8fbee0, C4<1>, C4<1>;
L_0x55555e8fc710 .functor AND 1, L_0x55555e8f9330, L_0x55555e8fc1c0, C4<1>, C4<1>;
L_0x55555e8fc810 .functor OR 1, L_0x55555e8fc710, L_0x55555e8f9610, C4<0>, C4<0>;
L_0x55555e8fc910 .functor OR 1, L_0x55555e8fc530, L_0x55555e8fc810, C4<0>, C4<0>;
L_0x55555e8fc980 .functor NOT 1, L_0x55555e8fc910, C4<0>, C4<0>, C4<0>;
v0x55555e3ebe30_0 .net "Ehigh", 0 0, L_0x55555e8f9330;  1 drivers
v0x55555e3ebef0_0 .net "Elow", 0 0, L_0x55555e8fbee0;  1 drivers
v0x55555e3eb690_0 .net "Lhigh", 0 0, L_0x55555e8f9610;  1 drivers
v0x55555e3e3bb0_0 .net "Llow", 0 0, L_0x55555e8fc1c0;  1 drivers
v0x55555e3e3c80_0 .net *"_ivl_10", 0 0, L_0x55555e8fc710;  1 drivers
v0x55555e3e9420_0 .net *"_ivl_14", 0 0, L_0x55555e8fc910;  1 drivers
v0x55555e3e94c0_0 .net "i_src_a", 7 0, L_0x55555e8fc9f0;  1 drivers
v0x55555e3e8c30_0 .net "i_src_b", 7 0, L_0x55555e8fca90;  1 drivers
v0x55555e3e6860_0 .net "o_eq", 0 0, L_0x55555e8fc530;  alias, 1 drivers
v0x55555e3e6920_0 .net "o_gt", 0 0, L_0x55555e8fc980;  1 drivers
v0x55555e3daa30_0 .net "o_lt", 0 0, L_0x55555e8fc810;  alias, 1 drivers
L_0x55555e8f97f0 .part L_0x55555e8fc9f0, 4, 4;
L_0x55555e8f9890 .part L_0x55555e8fca90, 4, 4;
L_0x55555e8fc3a0 .part L_0x55555e8fc9f0, 0, 4;
L_0x55555e8fc440 .part L_0x55555e8fca90, 0, 4;
S_0x55555e2e1420 .scope module, "com4bit_high" "comparator_4bit" 25 139, 25 105 0, S_0x55555e2de860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8f9330 .functor AND 1, L_0x55555e8f7b00, L_0x55555e8f8ce0, C4<1>, C4<1>;
L_0x55555e8f9510 .functor AND 1, L_0x55555e8f7b00, L_0x55555e8f8fc0, C4<1>, C4<1>;
L_0x55555e8f9610 .functor OR 1, L_0x55555e8f9510, L_0x55555e8f7d50, C4<0>, C4<0>;
L_0x55555e8f9710 .functor OR 1, L_0x55555e8f9330, L_0x55555e8f9610, C4<0>, C4<0>;
L_0x55555e8f9780 .functor NOT 1, L_0x55555e8f9710, C4<0>, C4<0>, C4<0>;
v0x55555e403c40_0 .net "Ehigh", 0 0, L_0x55555e8f7b00;  1 drivers
v0x55555e403d00_0 .net "Elow", 0 0, L_0x55555e8f8ce0;  1 drivers
v0x55555e403740_0 .net "Lhigh", 0 0, L_0x55555e8f7d50;  1 drivers
v0x55555e4034e0_0 .net "Llow", 0 0, L_0x55555e8f8fc0;  1 drivers
v0x55555e4035b0_0 .net *"_ivl_10", 0 0, L_0x55555e8f9510;  1 drivers
v0x55555e403310_0 .net *"_ivl_14", 0 0, L_0x55555e8f9710;  1 drivers
v0x55555e4033b0_0 .net "i_src_a", 3 0, L_0x55555e8f97f0;  1 drivers
v0x55555e3f8600_0 .net "i_src_b", 3 0, L_0x55555e8f9890;  1 drivers
v0x55555e3f8100_0 .net "o_eq", 0 0, L_0x55555e8f9330;  alias, 1 drivers
v0x55555e3f81c0_0 .net "o_gt", 0 0, L_0x55555e8f9780;  1 drivers
v0x55555e3f7ea0_0 .net "o_lt", 0 0, L_0x55555e8f9610;  alias, 1 drivers
L_0x55555e8f7f30 .part L_0x55555e8f97f0, 2, 2;
L_0x55555e8f7fd0 .part L_0x55555e8f9890, 2, 2;
L_0x55555e8f91a0 .part L_0x55555e8f97f0, 0, 2;
L_0x55555e8f9240 .part L_0x55555e8f9890, 0, 2;
S_0x55555e2e3e30 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x55555e2e1420;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8f7b00 .functor AND 1, L_0x55555e8f6ef0, L_0x55555e8f7490, C4<1>, C4<1>;
L_0x55555e8f7c50 .functor AND 1, L_0x55555e8f6ef0, L_0x55555e8f7660, C4<1>, C4<1>;
L_0x55555e8f7d50 .functor OR 1, L_0x55555e8f7c50, L_0x55555e8f70c0, C4<0>, C4<0>;
L_0x55555e8f7e50 .functor OR 1, L_0x55555e8f7b00, L_0x55555e8f7d50, C4<0>, C4<0>;
L_0x55555e8f7ec0 .functor NOT 1, L_0x55555e8f7e50, C4<0>, C4<0>, C4<0>;
v0x55555e42b9a0_0 .net "Ehigh", 0 0, L_0x55555e8f6ef0;  1 drivers
v0x55555e429b40_0 .net "Elow", 0 0, L_0x55555e8f7490;  1 drivers
v0x55555e429c10_0 .net "Lhigh", 0 0, L_0x55555e8f70c0;  1 drivers
v0x55555e431760_0 .net "Llow", 0 0, L_0x55555e8f7660;  1 drivers
v0x55555e431830_0 .net *"_ivl_10", 0 0, L_0x55555e8f7c50;  1 drivers
v0x55555e430fc0_0 .net *"_ivl_14", 0 0, L_0x55555e8f7e50;  1 drivers
v0x55555e431060_0 .net "i_src_a", 1 0, L_0x55555e8f7f30;  1 drivers
v0x55555e4294e0_0 .net "i_src_b", 1 0, L_0x55555e8f7fd0;  1 drivers
v0x55555e42ed50_0 .net "o_eq", 0 0, L_0x55555e8f7b00;  alias, 1 drivers
v0x55555e42ee10_0 .net "o_gt", 0 0, L_0x55555e8f7ec0;  1 drivers
v0x55555e42e560_0 .net "o_lt", 0 0, L_0x55555e8f7d50;  alias, 1 drivers
L_0x55555e8f59a0 .part L_0x55555e8f7f30, 1, 1;
L_0x55555e8f7380 .part L_0x55555e8f7fd0, 1, 1;
L_0x55555e8f7920 .part L_0x55555e8f7f30, 0, 1;
L_0x55555e8f7a10 .part L_0x55555e8f7fd0, 0, 1;
S_0x55555e2e98a0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e2e3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8f6e50 .functor XOR 1, L_0x55555e8f59a0, L_0x55555e8f7380, C4<0>, C4<0>;
L_0x55555e8f6ef0 .functor NOT 1, L_0x55555e8f6e50, C4<0>, C4<0>, C4<0>;
L_0x55555e8f7000 .functor NOT 1, L_0x55555e8f59a0, C4<0>, C4<0>, C4<0>;
L_0x55555e8f70c0 .functor AND 1, L_0x55555e8f7000, L_0x55555e8f7380, C4<1>, C4<1>;
L_0x55555e8f7250 .functor OR 1, L_0x55555e8f6ef0, L_0x55555e8f70c0, C4<0>, C4<0>;
L_0x55555e8f72c0 .functor NOT 1, L_0x55555e8f7250, C4<0>, C4<0>, C4<0>;
v0x55555e440210_0 .net *"_ivl_0", 0 0, L_0x55555e8f6e50;  1 drivers
v0x55555e4459d0_0 .net *"_ivl_4", 0 0, L_0x55555e8f7000;  1 drivers
v0x55555e4451e0_0 .net *"_ivl_8", 0 0, L_0x55555e8f7250;  1 drivers
v0x55555e442e10_0 .net "i_src_a", 0 0, L_0x55555e8f59a0;  1 drivers
v0x55555e442ed0_0 .net "i_src_b", 0 0, L_0x55555e8f7380;  1 drivers
v0x55555e436fe0_0 .net "o_eq", 0 0, L_0x55555e8f6ef0;  alias, 1 drivers
v0x55555e437080_0 .net "o_gt", 0 0, L_0x55555e8f72c0;  1 drivers
v0x55555e435180_0 .net "o_lt", 0 0, L_0x55555e8f70c0;  alias, 1 drivers
S_0x55555e2ec460 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e2e3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8f7420 .functor XOR 1, L_0x55555e8f7920, L_0x55555e8f7a10, C4<0>, C4<0>;
L_0x55555e8f7490 .functor NOT 1, L_0x55555e8f7420, C4<0>, C4<0>, C4<0>;
L_0x55555e8f75a0 .functor NOT 1, L_0x55555e8f7920, C4<0>, C4<0>, C4<0>;
L_0x55555e8f7660 .functor AND 1, L_0x55555e8f75a0, L_0x55555e8f7a10, C4<1>, C4<1>;
L_0x55555e8f77f0 .functor OR 1, L_0x55555e8f7490, L_0x55555e8f7660, C4<0>, C4<0>;
L_0x55555e8f7860 .functor NOT 1, L_0x55555e8f77f0, C4<0>, C4<0>, C4<0>;
v0x55555e43ce50_0 .net *"_ivl_0", 0 0, L_0x55555e8f7420;  1 drivers
v0x55555e43c600_0 .net *"_ivl_4", 0 0, L_0x55555e8f75a0;  1 drivers
v0x55555e434b20_0 .net *"_ivl_8", 0 0, L_0x55555e8f77f0;  1 drivers
v0x55555e43a390_0 .net "i_src_a", 0 0, L_0x55555e8f7920;  1 drivers
v0x55555e43a450_0 .net "i_src_b", 0 0, L_0x55555e8f7a10;  1 drivers
v0x55555e439ba0_0 .net "o_eq", 0 0, L_0x55555e8f7490;  alias, 1 drivers
v0x55555e439c40_0 .net "o_gt", 0 0, L_0x55555e8f7860;  1 drivers
v0x55555e4377d0_0 .net "o_lt", 0 0, L_0x55555e8f7660;  alias, 1 drivers
S_0x55555e2d3220 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x55555e2e1420;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8f8ce0 .functor AND 1, L_0x55555e8f80e0, L_0x55555e8f86a0, C4<1>, C4<1>;
L_0x55555e8f8ec0 .functor AND 1, L_0x55555e8f80e0, L_0x55555e8f8870, C4<1>, C4<1>;
L_0x55555e8f8fc0 .functor OR 1, L_0x55555e8f8ec0, L_0x55555e8f8260, C4<0>, C4<0>;
L_0x55555e8f90c0 .functor OR 1, L_0x55555e8f8ce0, L_0x55555e8f8fc0, C4<0>, C4<0>;
L_0x55555e8f9130 .functor NOT 1, L_0x55555e8f90c0, C4<0>, C4<0>, C4<0>;
v0x55555e419b60_0 .net "Ehigh", 0 0, L_0x55555e8f80e0;  1 drivers
v0x55555e419c20_0 .net "Elow", 0 0, L_0x55555e8f86a0;  1 drivers
v0x55555e419990_0 .net "Lhigh", 0 0, L_0x55555e8f8260;  1 drivers
v0x55555e40f280_0 .net "Llow", 0 0, L_0x55555e8f8870;  1 drivers
v0x55555e40f350_0 .net *"_ivl_10", 0 0, L_0x55555e8f8ec0;  1 drivers
v0x55555e40ed80_0 .net *"_ivl_14", 0 0, L_0x55555e8f90c0;  1 drivers
v0x55555e40ee20_0 .net "i_src_a", 1 0, L_0x55555e8f91a0;  1 drivers
v0x55555e40eb20_0 .net "i_src_b", 1 0, L_0x55555e8f9240;  1 drivers
v0x55555e3cad40_0 .net "o_eq", 0 0, L_0x55555e8f8ce0;  alias, 1 drivers
v0x55555e3cae00_0 .net "o_gt", 0 0, L_0x55555e8f9130;  1 drivers
v0x55555e40e950_0 .net "o_lt", 0 0, L_0x55555e8f8fc0;  alias, 1 drivers
L_0x55555e8f84f0 .part L_0x55555e8f91a0, 1, 1;
L_0x55555e8f8590 .part L_0x55555e8f9240, 1, 1;
L_0x55555e8f8b00 .part L_0x55555e8f91a0, 0, 1;
L_0x55555e8f8bf0 .part L_0x55555e8f9240, 0, 1;
S_0x55555e2b6530 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e2d3220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8f8070 .functor XOR 1, L_0x55555e8f84f0, L_0x55555e8f8590, C4<0>, C4<0>;
L_0x55555e8f80e0 .functor NOT 1, L_0x55555e8f8070, C4<0>, C4<0>, C4<0>;
L_0x55555e8f81a0 .functor NOT 1, L_0x55555e8f84f0, C4<0>, C4<0>, C4<0>;
L_0x55555e8f8260 .functor AND 1, L_0x55555e8f81a0, L_0x55555e8f8590, C4<1>, C4<1>;
L_0x55555e8f83c0 .functor OR 1, L_0x55555e8f80e0, L_0x55555e8f8260, C4<0>, C4<0>;
L_0x55555e8f8430 .functor NOT 1, L_0x55555e8f83c0, C4<0>, C4<0>, C4<0>;
v0x55555e4206f0_0 .net *"_ivl_0", 0 0, L_0x55555e8f8070;  1 drivers
v0x55555e41e7e0_0 .net *"_ivl_4", 0 0, L_0x55555e8f81a0;  1 drivers
v0x55555e41e8a0_0 .net *"_ivl_8", 0 0, L_0x55555e8f83c0;  1 drivers
v0x55555e426400_0 .net "i_src_a", 0 0, L_0x55555e8f84f0;  1 drivers
v0x55555e4264a0_0 .net "i_src_b", 0 0, L_0x55555e8f8590;  1 drivers
v0x55555e426000_0 .net "o_eq", 0 0, L_0x55555e8f80e0;  alias, 1 drivers
v0x55555e4260c0_0 .net "o_gt", 0 0, L_0x55555e8f8430;  1 drivers
v0x55555e425c60_0 .net "o_lt", 0 0, L_0x55555e8f8260;  alias, 1 drivers
S_0x55555e2bc5a0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e2d3220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8f8630 .functor XOR 1, L_0x55555e8f8b00, L_0x55555e8f8bf0, C4<0>, C4<0>;
L_0x55555e8f86a0 .functor NOT 1, L_0x55555e8f8630, C4<0>, C4<0>, C4<0>;
L_0x55555e8f87b0 .functor NOT 1, L_0x55555e8f8b00, C4<0>, C4<0>, C4<0>;
L_0x55555e8f8870 .functor AND 1, L_0x55555e8f87b0, L_0x55555e8f8bf0, C4<1>, C4<1>;
L_0x55555e8f89d0 .functor OR 1, L_0x55555e8f86a0, L_0x55555e8f8870, C4<0>, C4<0>;
L_0x55555e8f8a40 .functor NOT 1, L_0x55555e8f89d0, C4<0>, C4<0>, C4<0>;
v0x55555e41e230_0 .net *"_ivl_0", 0 0, L_0x55555e8f8630;  1 drivers
v0x55555e4239f0_0 .net *"_ivl_4", 0 0, L_0x55555e8f87b0;  1 drivers
v0x55555e423200_0 .net *"_ivl_8", 0 0, L_0x55555e8f89d0;  1 drivers
v0x55555e420e30_0 .net "i_src_a", 0 0, L_0x55555e8f8b00;  1 drivers
v0x55555e420ef0_0 .net "i_src_b", 0 0, L_0x55555e8f8bf0;  1 drivers
v0x55555e3d5a10_0 .net "o_eq", 0 0, L_0x55555e8f86a0;  alias, 1 drivers
v0x55555e3d5ab0_0 .net "o_gt", 0 0, L_0x55555e8f8a40;  1 drivers
v0x55555e419dc0_0 .net "o_lt", 0 0, L_0x55555e8f8870;  alias, 1 drivers
S_0x55555e2bf160 .scope module, "com4bit_low" "comparator_4bit" 25 141, 25 105 0, S_0x55555e2de860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8fbee0 .functor AND 1, L_0x55555e8fa5e0, L_0x55555e8fb890, C4<1>, C4<1>;
L_0x55555e8fc0c0 .functor AND 1, L_0x55555e8fa5e0, L_0x55555e8fbb70, C4<1>, C4<1>;
L_0x55555e8fc1c0 .functor OR 1, L_0x55555e8fc0c0, L_0x55555e8fa8c0, C4<0>, C4<0>;
L_0x55555e8fc2c0 .functor OR 1, L_0x55555e8fbee0, L_0x55555e8fc1c0, C4<0>, C4<0>;
L_0x55555e8fc330 .functor NOT 1, L_0x55555e8fc2c0, C4<0>, C4<0>, C4<0>;
v0x55555e3f6cd0_0 .net "Ehigh", 0 0, L_0x55555e8fa5e0;  1 drivers
v0x55555e3f6d90_0 .net "Elow", 0 0, L_0x55555e8fb890;  1 drivers
v0x55555e3ef1f0_0 .net "Lhigh", 0 0, L_0x55555e8fa8c0;  1 drivers
v0x55555e3f4a60_0 .net "Llow", 0 0, L_0x55555e8fbb70;  1 drivers
v0x55555e3f4b30_0 .net *"_ivl_10", 0 0, L_0x55555e8fc0c0;  1 drivers
v0x55555e3f4270_0 .net *"_ivl_14", 0 0, L_0x55555e8fc2c0;  1 drivers
v0x55555e3f4310_0 .net "i_src_a", 3 0, L_0x55555e8fc3a0;  1 drivers
v0x55555e3f1ea0_0 .net "i_src_b", 3 0, L_0x55555e8fc440;  1 drivers
v0x55555e3e6070_0 .net "o_eq", 0 0, L_0x55555e8fbee0;  alias, 1 drivers
v0x55555e3e6130_0 .net "o_gt", 0 0, L_0x55555e8fc330;  1 drivers
v0x55555e3e4210_0 .net "o_lt", 0 0, L_0x55555e8fc1c0;  alias, 1 drivers
L_0x55555e8faaa0 .part L_0x55555e8fc3a0, 2, 2;
L_0x55555e8fab40 .part L_0x55555e8fc440, 2, 2;
L_0x55555e8fbd50 .part L_0x55555e8fc3a0, 0, 2;
L_0x55555e8fbdf0 .part L_0x55555e8fc440, 0, 2;
S_0x55555e2c1b70 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x55555e2bf160;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8fa5e0 .functor AND 1, L_0x55555e8f99a0, L_0x55555e8f9f60, C4<1>, C4<1>;
L_0x55555e8fa7c0 .functor AND 1, L_0x55555e8f99a0, L_0x55555e8fa130, C4<1>, C4<1>;
L_0x55555e8fa8c0 .functor OR 1, L_0x55555e8fa7c0, L_0x55555e8f9b20, C4<0>, C4<0>;
L_0x55555e8fa9c0 .functor OR 1, L_0x55555e8fa5e0, L_0x55555e8fa8c0, C4<0>, C4<0>;
L_0x55555e8faa30 .functor NOT 1, L_0x55555e8fa9c0, C4<0>, C4<0>, C4<0>;
v0x55555e411600_0 .net "Ehigh", 0 0, L_0x55555e8f99a0;  1 drivers
v0x55555e419130_0 .net "Elow", 0 0, L_0x55555e8f9f60;  1 drivers
v0x55555e419200_0 .net "Lhigh", 0 0, L_0x55555e8f9b20;  1 drivers
v0x55555e418990_0 .net "Llow", 0 0, L_0x55555e8fa130;  1 drivers
v0x55555e418a60_0 .net *"_ivl_10", 0 0, L_0x55555e8fa7c0;  1 drivers
v0x55555e410ff0_0 .net *"_ivl_14", 0 0, L_0x55555e8fa9c0;  1 drivers
v0x55555e411090_0 .net "i_src_a", 1 0, L_0x55555e8faaa0;  1 drivers
v0x55555e416720_0 .net "i_src_b", 1 0, L_0x55555e8fab40;  1 drivers
v0x55555e415f30_0 .net "o_eq", 0 0, L_0x55555e8fa5e0;  alias, 1 drivers
v0x55555e415ff0_0 .net "o_gt", 0 0, L_0x55555e8faa30;  1 drivers
v0x55555e413b60_0 .net "o_lt", 0 0, L_0x55555e8fa8c0;  alias, 1 drivers
L_0x55555e8f9db0 .part L_0x55555e8faaa0, 1, 1;
L_0x55555e8f9e50 .part L_0x55555e8fab40, 1, 1;
L_0x55555e8fa400 .part L_0x55555e8faaa0, 0, 1;
L_0x55555e8fa4f0 .part L_0x55555e8fab40, 0, 1;
S_0x55555e2c7be0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e2c1b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8f9930 .functor XOR 1, L_0x55555e8f9db0, L_0x55555e8f9e50, C4<0>, C4<0>;
L_0x55555e8f99a0 .functor NOT 1, L_0x55555e8f9930, C4<0>, C4<0>, C4<0>;
L_0x55555e8f9a60 .functor NOT 1, L_0x55555e8f9db0, C4<0>, C4<0>, C4<0>;
L_0x55555e8f9b20 .functor AND 1, L_0x55555e8f9a60, L_0x55555e8f9e50, C4<1>, C4<1>;
L_0x55555e8f9c80 .functor OR 1, L_0x55555e8f99a0, L_0x55555e8f9b20, C4<0>, C4<0>;
L_0x55555e8f9cf0 .functor NOT 1, L_0x55555e8f9c80, C4<0>, C4<0>, C4<0>;
v0x55555e3ecb70_0 .net *"_ivl_0", 0 0, L_0x55555e8f9930;  1 drivers
v0x55555e3ec860_0 .net *"_ivl_4", 0 0, L_0x55555e8f9a60;  1 drivers
v0x55555e3ca880_0 .net *"_ivl_8", 0 0, L_0x55555e8f9c80;  1 drivers
v0x55555e3ec690_0 .net "i_src_a", 0 0, L_0x55555e8f9db0;  1 drivers
v0x55555e3ec750_0 .net "i_src_b", 0 0, L_0x55555e8f9e50;  1 drivers
v0x55555e3e1980_0 .net "o_eq", 0 0, L_0x55555e8f99a0;  alias, 1 drivers
v0x55555e3e1a20_0 .net "o_gt", 0 0, L_0x55555e8f9cf0;  1 drivers
v0x55555e3e1480_0 .net "o_lt", 0 0, L_0x55555e8f9b20;  alias, 1 drivers
S_0x55555e2ca7a0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e2c1b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8f9ef0 .functor XOR 1, L_0x55555e8fa400, L_0x55555e8fa4f0, C4<0>, C4<0>;
L_0x55555e8f9f60 .functor NOT 1, L_0x55555e8f9ef0, C4<0>, C4<0>, C4<0>;
L_0x55555e8fa070 .functor NOT 1, L_0x55555e8fa400, C4<0>, C4<0>, C4<0>;
L_0x55555e8fa130 .functor AND 1, L_0x55555e8fa070, L_0x55555e8fa4f0, C4<1>, C4<1>;
L_0x55555e8fa290 .functor OR 1, L_0x55555e8f9f60, L_0x55555e8fa130, C4<0>, C4<0>;
L_0x55555e8fa300 .functor NOT 1, L_0x55555e8fa290, C4<0>, C4<0>, C4<0>;
v0x55555e3e12d0_0 .net *"_ivl_0", 0 0, L_0x55555e8f9ef0;  1 drivers
v0x55555e3e1050_0 .net *"_ivl_4", 0 0, L_0x55555e8fa070;  1 drivers
v0x55555e3d6340_0 .net *"_ivl_8", 0 0, L_0x55555e8fa290;  1 drivers
v0x55555e3d5e40_0 .net "i_src_a", 0 0, L_0x55555e8fa400;  1 drivers
v0x55555e3d5f00_0 .net "i_src_b", 0 0, L_0x55555e8fa4f0;  1 drivers
v0x55555e3d5be0_0 .net "o_eq", 0 0, L_0x55555e8f9f60;  alias, 1 drivers
v0x55555e3d5c80_0 .net "o_gt", 0 0, L_0x55555e8fa300;  1 drivers
v0x55555e413370_0 .net "o_lt", 0 0, L_0x55555e8fa130;  alias, 1 drivers
S_0x55555e2cd1b0 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x55555e2bf160;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8fb890 .functor AND 1, L_0x55555e8fac50, L_0x55555e8fb250, C4<1>, C4<1>;
L_0x55555e8fba70 .functor AND 1, L_0x55555e8fac50, L_0x55555e8fb420, C4<1>, C4<1>;
L_0x55555e8fbb70 .functor OR 1, L_0x55555e8fba70, L_0x55555e8fadd0, C4<0>, C4<0>;
L_0x55555e8fbc70 .functor OR 1, L_0x55555e8fb890, L_0x55555e8fbb70, C4<0>, C4<0>;
L_0x55555e8fbce0 .functor NOT 1, L_0x55555e8fbc70, C4<0>, C4<0>, C4<0>;
v0x55555e3fa830_0 .net "Ehigh", 0 0, L_0x55555e8fac50;  1 drivers
v0x55555e3fa8f0_0 .net "Elow", 0 0, L_0x55555e8fb250;  1 drivers
v0x55555e4000a0_0 .net "Lhigh", 0 0, L_0x55555e8fadd0;  1 drivers
v0x55555e3ff8b0_0 .net "Llow", 0 0, L_0x55555e8fb420;  1 drivers
v0x55555e3ff980_0 .net *"_ivl_10", 0 0, L_0x55555e8fba70;  1 drivers
v0x55555e3fd4e0_0 .net *"_ivl_14", 0 0, L_0x55555e8fbc70;  1 drivers
v0x55555e3fd580_0 .net "i_src_a", 1 0, L_0x55555e8fbd50;  1 drivers
v0x55555e3f16b0_0 .net "i_src_b", 1 0, L_0x55555e8fbdf0;  1 drivers
v0x55555e3ef850_0 .net "o_eq", 0 0, L_0x55555e8fb890;  alias, 1 drivers
v0x55555e3ef910_0 .net "o_gt", 0 0, L_0x55555e8fbce0;  1 drivers
v0x55555e3f7470_0 .net "o_lt", 0 0, L_0x55555e8fbb70;  alias, 1 drivers
L_0x55555e8fb0a0 .part L_0x55555e8fbd50, 1, 1;
L_0x55555e8fb140 .part L_0x55555e8fbdf0, 1, 1;
L_0x55555e8fb6b0 .part L_0x55555e8fbd50, 0, 1;
L_0x55555e8fb7a0 .part L_0x55555e8fbdf0, 0, 1;
S_0x55555e2b3b20 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e2cd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8fabe0 .functor XOR 1, L_0x55555e8fb0a0, L_0x55555e8fb140, C4<0>, C4<0>;
L_0x55555e8fac50 .functor NOT 1, L_0x55555e8fabe0, C4<0>, C4<0>, C4<0>;
L_0x55555e8fad10 .functor NOT 1, L_0x55555e8fb0a0, C4<0>, C4<0>, C4<0>;
L_0x55555e8fadd0 .functor AND 1, L_0x55555e8fad10, L_0x55555e8fb140, C4<1>, C4<1>;
L_0x55555e8faf30 .functor OR 1, L_0x55555e8fac50, L_0x55555e8fadd0, C4<0>, C4<0>;
L_0x55555e8fafa0 .functor NOT 1, L_0x55555e8faf30, C4<0>, C4<0>, C4<0>;
v0x55555e406580_0 .net *"_ivl_0", 0 0, L_0x55555e8fabe0;  1 drivers
v0x55555e40e0f0_0 .net *"_ivl_4", 0 0, L_0x55555e8fad10;  1 drivers
v0x55555e40e1b0_0 .net *"_ivl_8", 0 0, L_0x55555e8faf30;  1 drivers
v0x55555e40d950_0 .net "i_src_a", 0 0, L_0x55555e8fb0a0;  1 drivers
v0x55555e40d9f0_0 .net "i_src_b", 0 0, L_0x55555e8fb140;  1 drivers
v0x55555e405e70_0 .net "o_eq", 0 0, L_0x55555e8fac50;  alias, 1 drivers
v0x55555e405f30_0 .net "o_gt", 0 0, L_0x55555e8fafa0;  1 drivers
v0x55555e40b6e0_0 .net "o_lt", 0 0, L_0x55555e8fadd0;  alias, 1 drivers
S_0x55555e29a4b0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e2cd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8fb1e0 .functor XOR 1, L_0x55555e8fb6b0, L_0x55555e8fb7a0, C4<0>, C4<0>;
L_0x55555e8fb250 .functor NOT 1, L_0x55555e8fb1e0, C4<0>, C4<0>, C4<0>;
L_0x55555e8fb360 .functor NOT 1, L_0x55555e8fb6b0, C4<0>, C4<0>, C4<0>;
L_0x55555e8fb420 .functor AND 1, L_0x55555e8fb360, L_0x55555e8fb7a0, C4<1>, C4<1>;
L_0x55555e8fb580 .functor OR 1, L_0x55555e8fb250, L_0x55555e8fb420, C4<0>, C4<0>;
L_0x55555e8fb5f0 .functor NOT 1, L_0x55555e8fb580, C4<0>, C4<0>, C4<0>;
v0x55555e40afa0_0 .net *"_ivl_0", 0 0, L_0x55555e8fb1e0;  1 drivers
v0x55555e408b20_0 .net *"_ivl_4", 0 0, L_0x55555e8fb360;  1 drivers
v0x55555e3fccf0_0 .net *"_ivl_8", 0 0, L_0x55555e8fb580;  1 drivers
v0x55555e3fae90_0 .net "i_src_a", 0 0, L_0x55555e8fb6b0;  1 drivers
v0x55555e3faf50_0 .net "i_src_b", 0 0, L_0x55555e8fb7a0;  1 drivers
v0x55555e402ab0_0 .net "o_eq", 0 0, L_0x55555e8fb250;  alias, 1 drivers
v0x55555e402b50_0 .net "o_gt", 0 0, L_0x55555e8fb5f0;  1 drivers
v0x55555e402310_0 .net "o_lt", 0 0, L_0x55555e8fb420;  alias, 1 drivers
S_0x55555e29d070 .scope module, "com8bit_low" "comparator_8bit" 25 164, 25 128 0, S_0x55555e2d87f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e902260 .functor AND 1, L_0x55555e8ff0a0, L_0x55555e901c10, C4<1>, C4<1>;
L_0x55555e902440 .functor AND 1, L_0x55555e8ff0a0, L_0x55555e901ef0, C4<1>, C4<1>;
L_0x55555e902540 .functor OR 1, L_0x55555e902440, L_0x55555e8ff380, C4<0>, C4<0>;
L_0x55555e902640 .functor OR 1, L_0x55555e902260, L_0x55555e902540, C4<0>, C4<0>;
L_0x55555e9026b0 .functor NOT 1, L_0x55555e902640, C4<0>, C4<0>, C4<0>;
v0x55555e32b1e0_0 .net "Ehigh", 0 0, L_0x55555e8ff0a0;  1 drivers
v0x55555e32b2a0_0 .net "Elow", 0 0, L_0x55555e901c10;  1 drivers
v0x55555e323700_0 .net "Lhigh", 0 0, L_0x55555e8ff380;  1 drivers
v0x55555e328f70_0 .net "Llow", 0 0, L_0x55555e901ef0;  1 drivers
v0x55555e329040_0 .net *"_ivl_10", 0 0, L_0x55555e902440;  1 drivers
v0x55555e328780_0 .net *"_ivl_14", 0 0, L_0x55555e902640;  1 drivers
v0x55555e328820_0 .net "i_src_a", 7 0, L_0x55555e902720;  1 drivers
v0x55555e3263b0_0 .net "i_src_b", 7 0, L_0x55555e9027c0;  1 drivers
v0x55555e31a580_0 .net "o_eq", 0 0, L_0x55555e902260;  alias, 1 drivers
v0x55555e31a640_0 .net "o_gt", 0 0, L_0x55555e9026b0;  1 drivers
v0x55555e318720_0 .net "o_lt", 0 0, L_0x55555e902540;  alias, 1 drivers
L_0x55555e8ff560 .part L_0x55555e902720, 4, 4;
L_0x55555e8ff600 .part L_0x55555e9027c0, 4, 4;
L_0x55555e9020d0 .part L_0x55555e902720, 0, 4;
L_0x55555e902170 .part L_0x55555e9027c0, 0, 4;
S_0x55555e29fa80 .scope module, "com4bit_high" "comparator_4bit" 25 139, 25 105 0, S_0x55555e29d070;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8ff0a0 .functor AND 1, L_0x55555e8fd7a0, L_0x55555e8fea50, C4<1>, C4<1>;
L_0x55555e8ff280 .functor AND 1, L_0x55555e8fd7a0, L_0x55555e8fed30, C4<1>, C4<1>;
L_0x55555e8ff380 .functor OR 1, L_0x55555e8ff280, L_0x55555e8fda80, C4<0>, C4<0>;
L_0x55555e8ff480 .functor OR 1, L_0x55555e8ff0a0, L_0x55555e8ff380, C4<0>, C4<0>;
L_0x55555e8ff4f0 .functor NOT 1, L_0x55555e8ff480, C4<0>, C4<0>, C4<0>;
v0x55555e337c50_0 .net "Ehigh", 0 0, L_0x55555e8fd7a0;  1 drivers
v0x55555e337d10_0 .net "Elow", 0 0, L_0x55555e8fea50;  1 drivers
v0x55555e3379f0_0 .net "Lhigh", 0 0, L_0x55555e8fda80;  1 drivers
v0x55555e315a10_0 .net "Llow", 0 0, L_0x55555e8fed30;  1 drivers
v0x55555e315ae0_0 .net *"_ivl_10", 0 0, L_0x55555e8ff280;  1 drivers
v0x55555e337820_0 .net *"_ivl_14", 0 0, L_0x55555e8ff480;  1 drivers
v0x55555e3378c0_0 .net "i_src_a", 3 0, L_0x55555e8ff560;  1 drivers
v0x55555e32cb10_0 .net "i_src_b", 3 0, L_0x55555e8ff600;  1 drivers
v0x55555e32c610_0 .net "o_eq", 0 0, L_0x55555e8ff0a0;  alias, 1 drivers
v0x55555e32c6d0_0 .net "o_gt", 0 0, L_0x55555e8ff4f0;  1 drivers
v0x55555e32c3b0_0 .net "o_lt", 0 0, L_0x55555e8ff380;  alias, 1 drivers
L_0x55555e8fdc60 .part L_0x55555e8ff560, 2, 2;
L_0x55555e8fdd00 .part L_0x55555e8ff600, 2, 2;
L_0x55555e8fef10 .part L_0x55555e8ff560, 0, 2;
L_0x55555e8fefb0 .part L_0x55555e8ff600, 0, 2;
S_0x55555e2a5920 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x55555e29fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8fd7a0 .functor AND 1, L_0x55555e8fcba0, L_0x55555e8fd160, C4<1>, C4<1>;
L_0x55555e8fd980 .functor AND 1, L_0x55555e8fcba0, L_0x55555e8fd330, C4<1>, C4<1>;
L_0x55555e8fda80 .functor OR 1, L_0x55555e8fd980, L_0x55555e8fcd20, C4<0>, C4<0>;
L_0x55555e8fdb80 .functor OR 1, L_0x55555e8fd7a0, L_0x55555e8fda80, C4<0>, C4<0>;
L_0x55555e8fdbf0 .functor NOT 1, L_0x55555e8fdb80, C4<0>, C4<0>, C4<0>;
v0x55555e3c4090_0 .net "Ehigh", 0 0, L_0x55555e8fcba0;  1 drivers
v0x55555e3c4150_0 .net "Elow", 0 0, L_0x55555e8fd160;  1 drivers
v0x55555e3c2280_0 .net "Lhigh", 0 0, L_0x55555e8fcd20;  1 drivers
v0x55555e3c9e50_0 .net "Llow", 0 0, L_0x55555e8fd330;  1 drivers
v0x55555e3c9f20_0 .net *"_ivl_10", 0 0, L_0x55555e8fd980;  1 drivers
v0x55555e3c9a50_0 .net *"_ivl_14", 0 0, L_0x55555e8fdb80;  1 drivers
v0x55555e3c9af0_0 .net "i_src_a", 1 0, L_0x55555e8fdc60;  1 drivers
v0x55555e3c96b0_0 .net "i_src_b", 1 0, L_0x55555e8fdd00;  1 drivers
v0x55555e3c1c70_0 .net "o_eq", 0 0, L_0x55555e8fd7a0;  alias, 1 drivers
v0x55555e3c1d30_0 .net "o_gt", 0 0, L_0x55555e8fdbf0;  1 drivers
v0x55555e3c7440_0 .net "o_lt", 0 0, L_0x55555e8fda80;  alias, 1 drivers
L_0x55555e8fcfb0 .part L_0x55555e8fdc60, 1, 1;
L_0x55555e8fd050 .part L_0x55555e8fdd00, 1, 1;
L_0x55555e8fd5c0 .part L_0x55555e8fdc60, 0, 1;
L_0x55555e8fd6b0 .part L_0x55555e8fdd00, 0, 1;
S_0x55555e2a84e0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e2a5920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8fcb30 .functor XOR 1, L_0x55555e8fcfb0, L_0x55555e8fd050, C4<0>, C4<0>;
L_0x55555e8fcba0 .functor NOT 1, L_0x55555e8fcb30, C4<0>, C4<0>, C4<0>;
L_0x55555e8fcc60 .functor NOT 1, L_0x55555e8fcfb0, C4<0>, C4<0>, C4<0>;
L_0x55555e8fcd20 .functor AND 1, L_0x55555e8fcc60, L_0x55555e8fd050, C4<1>, C4<1>;
L_0x55555e8fce80 .functor OR 1, L_0x55555e8fcba0, L_0x55555e8fcd20, C4<0>, C4<0>;
L_0x55555e8fcef0 .functor NOT 1, L_0x55555e8fce80, C4<0>, C4<0>, C4<0>;
v0x55555e3d8620_0 .net *"_ivl_0", 0 0, L_0x55555e8fcb30;  1 drivers
v0x55555e3ddde0_0 .net *"_ivl_4", 0 0, L_0x55555e8fcc60;  1 drivers
v0x55555e3dd5f0_0 .net *"_ivl_8", 0 0, L_0x55555e8fce80;  1 drivers
v0x55555e3db220_0 .net "i_src_a", 0 0, L_0x55555e8fcfb0;  1 drivers
v0x55555e3db2e0_0 .net "i_src_b", 0 0, L_0x55555e8fd050;  1 drivers
v0x55555e3cf3f0_0 .net "o_eq", 0 0, L_0x55555e8fcba0;  alias, 1 drivers
v0x55555e3cf490_0 .net "o_gt", 0 0, L_0x55555e8fcef0;  1 drivers
v0x55555e3cd590_0 .net "o_lt", 0 0, L_0x55555e8fcd20;  alias, 1 drivers
S_0x55555e2aaef0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e2a5920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8fd0f0 .functor XOR 1, L_0x55555e8fd5c0, L_0x55555e8fd6b0, C4<0>, C4<0>;
L_0x55555e8fd160 .functor NOT 1, L_0x55555e8fd0f0, C4<0>, C4<0>, C4<0>;
L_0x55555e8fd270 .functor NOT 1, L_0x55555e8fd5c0, C4<0>, C4<0>, C4<0>;
L_0x55555e8fd330 .functor AND 1, L_0x55555e8fd270, L_0x55555e8fd6b0, C4<1>, C4<1>;
L_0x55555e8fd490 .functor OR 1, L_0x55555e8fd160, L_0x55555e8fd330, C4<0>, C4<0>;
L_0x55555e8fd500 .functor NOT 1, L_0x55555e8fd490, C4<0>, C4<0>, C4<0>;
v0x55555e3d5260_0 .net *"_ivl_0", 0 0, L_0x55555e8fd0f0;  1 drivers
v0x55555e3d4a10_0 .net *"_ivl_4", 0 0, L_0x55555e8fd270;  1 drivers
v0x55555e3ccf30_0 .net *"_ivl_8", 0 0, L_0x55555e8fd490;  1 drivers
v0x55555e3d27a0_0 .net "i_src_a", 0 0, L_0x55555e8fd5c0;  1 drivers
v0x55555e3d2860_0 .net "i_src_b", 0 0, L_0x55555e8fd6b0;  1 drivers
v0x55555e3d1fb0_0 .net "o_eq", 0 0, L_0x55555e8fd160;  alias, 1 drivers
v0x55555e3d2050_0 .net "o_gt", 0 0, L_0x55555e8fd500;  1 drivers
v0x55555e3cfbe0_0 .net "o_lt", 0 0, L_0x55555e8fd330;  alias, 1 drivers
S_0x55555e2b0f60 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x55555e29fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8fea50 .functor AND 1, L_0x55555e8fde10, L_0x55555e8fe410, C4<1>, C4<1>;
L_0x55555e8fec30 .functor AND 1, L_0x55555e8fde10, L_0x55555e8fe5e0, C4<1>, C4<1>;
L_0x55555e8fed30 .functor OR 1, L_0x55555e8fec30, L_0x55555e8fdf90, C4<0>, C4<0>;
L_0x55555e8fee30 .functor OR 1, L_0x55555e8fea50, L_0x55555e8fed30, C4<0>, C4<0>;
L_0x55555e8feea0 .functor NOT 1, L_0x55555e8fee30, C4<0>, C4<0>, C4<0>;
v0x55555e34e670_0 .net "Ehigh", 0 0, L_0x55555e8fde10;  1 drivers
v0x55555e34e730_0 .net "Elow", 0 0, L_0x55555e8fe410;  1 drivers
v0x55555e34e4a0_0 .net "Lhigh", 0 0, L_0x55555e8fdf90;  1 drivers
v0x55555e343790_0 .net "Llow", 0 0, L_0x55555e8fe5e0;  1 drivers
v0x55555e343860_0 .net *"_ivl_10", 0 0, L_0x55555e8fec30;  1 drivers
v0x55555e343290_0 .net *"_ivl_14", 0 0, L_0x55555e8fee30;  1 drivers
v0x55555e343330_0 .net "i_src_a", 1 0, L_0x55555e8fef10;  1 drivers
v0x55555e343030_0 .net "i_src_b", 1 0, L_0x55555e8fefb0;  1 drivers
v0x55555e342e60_0 .net "o_eq", 0 0, L_0x55555e8fea50;  alias, 1 drivers
v0x55555e342f20_0 .net "o_gt", 0 0, L_0x55555e8feea0;  1 drivers
v0x55555e338150_0 .net "o_lt", 0 0, L_0x55555e8fed30;  alias, 1 drivers
L_0x55555e8fe260 .part L_0x55555e8fef10, 1, 1;
L_0x55555e8fe300 .part L_0x55555e8fefb0, 1, 1;
L_0x55555e8fe870 .part L_0x55555e8fef10, 0, 1;
L_0x55555e8fe960 .part L_0x55555e8fefb0, 0, 1;
S_0x55555e2830f0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e2b0f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8fdda0 .functor XOR 1, L_0x55555e8fe260, L_0x55555e8fe300, C4<0>, C4<0>;
L_0x55555e8fde10 .functor NOT 1, L_0x55555e8fdda0, C4<0>, C4<0>, C4<0>;
L_0x55555e8fded0 .functor NOT 1, L_0x55555e8fe260, C4<0>, C4<0>, C4<0>;
L_0x55555e8fdf90 .functor AND 1, L_0x55555e8fded0, L_0x55555e8fe300, C4<1>, C4<1>;
L_0x55555e8fe0f0 .functor OR 1, L_0x55555e8fde10, L_0x55555e8fdf90, C4<0>, C4<0>;
L_0x55555e8fe160 .functor NOT 1, L_0x55555e8fe0f0, C4<0>, C4<0>, C4<0>;
v0x55555e3c4930_0 .net *"_ivl_0", 0 0, L_0x55555e8fdda0;  1 drivers
v0x55555e320ba0_0 .net *"_ivl_4", 0 0, L_0x55555e8fded0;  1 drivers
v0x55555e364f50_0 .net *"_ivl_8", 0 0, L_0x55555e8fe0f0;  1 drivers
v0x55555e364cf0_0 .net "i_src_a", 0 0, L_0x55555e8fe260;  1 drivers
v0x55555e364db0_0 .net "i_src_b", 0 0, L_0x55555e8fe300;  1 drivers
v0x55555e364b20_0 .net "o_eq", 0 0, L_0x55555e8fde10;  alias, 1 drivers
v0x55555e364bc0_0 .net "o_gt", 0 0, L_0x55555e8fe160;  1 drivers
v0x55555e35a410_0 .net "o_lt", 0 0, L_0x55555e8fdf90;  alias, 1 drivers
S_0x55555e276aa0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e2b0f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8fe3a0 .functor XOR 1, L_0x55555e8fe870, L_0x55555e8fe960, C4<0>, C4<0>;
L_0x55555e8fe410 .functor NOT 1, L_0x55555e8fe3a0, C4<0>, C4<0>, C4<0>;
L_0x55555e8fe520 .functor NOT 1, L_0x55555e8fe870, C4<0>, C4<0>, C4<0>;
L_0x55555e8fe5e0 .functor AND 1, L_0x55555e8fe520, L_0x55555e8fe960, C4<1>, C4<1>;
L_0x55555e8fe740 .functor OR 1, L_0x55555e8fe410, L_0x55555e8fe5e0, C4<0>, C4<0>;
L_0x55555e8fe7b0 .functor NOT 1, L_0x55555e8fe740, C4<0>, C4<0>, C4<0>;
v0x55555e359fc0_0 .net *"_ivl_0", 0 0, L_0x55555e8fe3a0;  1 drivers
v0x55555e359cb0_0 .net *"_ivl_4", 0 0, L_0x55555e8fe520;  1 drivers
v0x55555e315ed0_0 .net *"_ivl_8", 0 0, L_0x55555e8fe740;  1 drivers
v0x55555e359ae0_0 .net "i_src_a", 0 0, L_0x55555e8fe870;  1 drivers
v0x55555e359ba0_0 .net "i_src_b", 0 0, L_0x55555e8fe960;  1 drivers
v0x55555e34edd0_0 .net "o_eq", 0 0, L_0x55555e8fe410;  alias, 1 drivers
v0x55555e34ee70_0 .net "o_gt", 0 0, L_0x55555e8fe7b0;  1 drivers
v0x55555e34e8d0_0 .net "o_lt", 0 0, L_0x55555e8fe5e0;  alias, 1 drivers
S_0x55555e274bb0 .scope module, "com4bit_low" "comparator_4bit" 25 141, 25 105 0, S_0x55555e29d070;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e901c10 .functor AND 1, L_0x55555e900310, L_0x55555e9015c0, C4<1>, C4<1>;
L_0x55555e901df0 .functor AND 1, L_0x55555e900310, L_0x55555e9018a0, C4<1>, C4<1>;
L_0x55555e901ef0 .functor OR 1, L_0x55555e901df0, L_0x55555e9005f0, C4<0>, C4<0>;
L_0x55555e901ff0 .functor OR 1, L_0x55555e901c10, L_0x55555e901ef0, C4<0>, C4<0>;
L_0x55555e902060 .functor NOT 1, L_0x55555e901ff0, C4<0>, C4<0>, C4<0>;
v0x55555e32ed40_0 .net "Ehigh", 0 0, L_0x55555e900310;  1 drivers
v0x55555e32ee00_0 .net "Elow", 0 0, L_0x55555e9015c0;  1 drivers
v0x55555e3345b0_0 .net "Lhigh", 0 0, L_0x55555e9005f0;  1 drivers
v0x55555e333dc0_0 .net "Llow", 0 0, L_0x55555e9018a0;  1 drivers
v0x55555e333e90_0 .net *"_ivl_10", 0 0, L_0x55555e901df0;  1 drivers
v0x55555e3319f0_0 .net *"_ivl_14", 0 0, L_0x55555e901ff0;  1 drivers
v0x55555e331a90_0 .net "i_src_a", 3 0, L_0x55555e9020d0;  1 drivers
v0x55555e325bc0_0 .net "i_src_b", 3 0, L_0x55555e902170;  1 drivers
v0x55555e323d60_0 .net "o_eq", 0 0, L_0x55555e901c10;  alias, 1 drivers
v0x55555e323e20_0 .net "o_gt", 0 0, L_0x55555e902060;  1 drivers
v0x55555e32b980_0 .net "o_lt", 0 0, L_0x55555e901ef0;  alias, 1 drivers
L_0x55555e9007d0 .part L_0x55555e9020d0, 2, 2;
L_0x55555e900870 .part L_0x55555e902170, 2, 2;
L_0x55555e901a80 .part L_0x55555e9020d0, 0, 2;
L_0x55555e901b20 .part L_0x55555e902170, 0, 2;
S_0x55555e277300 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x55555e274bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e900310 .functor AND 1, L_0x55555e8ff710, L_0x55555e8ffcd0, C4<1>, C4<1>;
L_0x55555e9004f0 .functor AND 1, L_0x55555e8ff710, L_0x55555e8ffea0, C4<1>, C4<1>;
L_0x55555e9005f0 .functor OR 1, L_0x55555e9004f0, L_0x55555e8ff890, C4<0>, C4<0>;
L_0x55555e9006f0 .functor OR 1, L_0x55555e900310, L_0x55555e9005f0, C4<0>, C4<0>;
L_0x55555e900760 .functor NOT 1, L_0x55555e9006f0, C4<0>, C4<0>, C4<0>;
v0x55555e359280_0 .net "Ehigh", 0 0, L_0x55555e8ff710;  1 drivers
v0x55555e358ae0_0 .net "Elow", 0 0, L_0x55555e8ffcd0;  1 drivers
v0x55555e358bb0_0 .net "Lhigh", 0 0, L_0x55555e8ff890;  1 drivers
v0x55555e351000_0 .net "Llow", 0 0, L_0x55555e8ffea0;  1 drivers
v0x55555e3510d0_0 .net *"_ivl_10", 0 0, L_0x55555e9004f0;  1 drivers
v0x55555e356870_0 .net *"_ivl_14", 0 0, L_0x55555e9006f0;  1 drivers
v0x55555e356910_0 .net "i_src_a", 1 0, L_0x55555e9007d0;  1 drivers
v0x55555e356080_0 .net "i_src_b", 1 0, L_0x55555e900870;  1 drivers
v0x55555e353cb0_0 .net "o_eq", 0 0, L_0x55555e900310;  alias, 1 drivers
v0x55555e353d70_0 .net "o_gt", 0 0, L_0x55555e900760;  1 drivers
v0x55555e347e80_0 .net "o_lt", 0 0, L_0x55555e9005f0;  alias, 1 drivers
L_0x55555e8ffb20 .part L_0x55555e9007d0, 1, 1;
L_0x55555e8ffbc0 .part L_0x55555e900870, 1, 1;
L_0x55555e900130 .part L_0x55555e9007d0, 0, 1;
L_0x55555e900220 .part L_0x55555e900870, 0, 1;
S_0x55555e277b60 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e277300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8ff6a0 .functor XOR 1, L_0x55555e8ffb20, L_0x55555e8ffbc0, C4<0>, C4<0>;
L_0x55555e8ff710 .functor NOT 1, L_0x55555e8ff6a0, C4<0>, C4<0>, C4<0>;
L_0x55555e8ff7d0 .functor NOT 1, L_0x55555e8ffb20, C4<0>, C4<0>, C4<0>;
L_0x55555e8ff890 .functor AND 1, L_0x55555e8ff7d0, L_0x55555e8ffbc0, C4<1>, C4<1>;
L_0x55555e8ff9f0 .functor OR 1, L_0x55555e8ff710, L_0x55555e8ff890, C4<0>, C4<0>;
L_0x55555e8ffa60 .functor NOT 1, L_0x55555e8ff9f0, C4<0>, C4<0>, C4<0>;
v0x55555e321080_0 .net *"_ivl_0", 0 0, L_0x55555e8ff6a0;  1 drivers
v0x55555e320d70_0 .net *"_ivl_4", 0 0, L_0x55555e8ff7d0;  1 drivers
v0x55555e35e500_0 .net *"_ivl_8", 0 0, L_0x55555e8ff9f0;  1 drivers
v0x55555e35c790_0 .net "i_src_a", 0 0, L_0x55555e8ffb20;  1 drivers
v0x55555e35c850_0 .net "i_src_b", 0 0, L_0x55555e8ffbc0;  1 drivers
v0x55555e3642c0_0 .net "o_eq", 0 0, L_0x55555e8ff710;  alias, 1 drivers
v0x55555e364360_0 .net "o_gt", 0 0, L_0x55555e8ffa60;  1 drivers
v0x55555e363b20_0 .net "o_lt", 0 0, L_0x55555e8ff890;  alias, 1 drivers
S_0x55555e2783c0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e277300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e8ffc60 .functor XOR 1, L_0x55555e900130, L_0x55555e900220, C4<0>, C4<0>;
L_0x55555e8ffcd0 .functor NOT 1, L_0x55555e8ffc60, C4<0>, C4<0>, C4<0>;
L_0x55555e8ffde0 .functor NOT 1, L_0x55555e900130, C4<0>, C4<0>, C4<0>;
L_0x55555e8ffea0 .functor AND 1, L_0x55555e8ffde0, L_0x55555e900220, C4<1>, C4<1>;
L_0x55555e900000 .functor OR 1, L_0x55555e8ffcd0, L_0x55555e8ffea0, C4<0>, C4<0>;
L_0x55555e900070 .functor NOT 1, L_0x55555e900000, C4<0>, C4<0>, C4<0>;
v0x55555e35c230_0 .net *"_ivl_0", 0 0, L_0x55555e8ffc60;  1 drivers
v0x55555e3618b0_0 .net *"_ivl_4", 0 0, L_0x55555e8ffde0;  1 drivers
v0x55555e3610c0_0 .net *"_ivl_8", 0 0, L_0x55555e900000;  1 drivers
v0x55555e35ecf0_0 .net "i_src_a", 0 0, L_0x55555e900130;  1 drivers
v0x55555e35edb0_0 .net "i_src_b", 0 0, L_0x55555e900220;  1 drivers
v0x55555e3534c0_0 .net "o_eq", 0 0, L_0x55555e8ffcd0;  alias, 1 drivers
v0x55555e353560_0 .net "o_gt", 0 0, L_0x55555e900070;  1 drivers
v0x55555e351660_0 .net "o_lt", 0 0, L_0x55555e8ffea0;  alias, 1 drivers
S_0x55555e278c20 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x55555e274bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9015c0 .functor AND 1, L_0x55555e900980, L_0x55555e900f80, C4<1>, C4<1>;
L_0x55555e9017a0 .functor AND 1, L_0x55555e900980, L_0x55555e901150, C4<1>, C4<1>;
L_0x55555e9018a0 .functor OR 1, L_0x55555e9017a0, L_0x55555e900b00, C4<0>, C4<0>;
L_0x55555e9019a0 .functor OR 1, L_0x55555e9015c0, L_0x55555e9018a0, C4<0>, C4<0>;
L_0x55555e901a10 .functor NOT 1, L_0x55555e9019a0, C4<0>, C4<0>, C4<0>;
v0x55555e33fbf0_0 .net "Ehigh", 0 0, L_0x55555e900980;  1 drivers
v0x55555e33fcb0_0 .net "Elow", 0 0, L_0x55555e900f80;  1 drivers
v0x55555e33f400_0 .net "Lhigh", 0 0, L_0x55555e900b00;  1 drivers
v0x55555e33d030_0 .net "Llow", 0 0, L_0x55555e901150;  1 drivers
v0x55555e33d100_0 .net *"_ivl_10", 0 0, L_0x55555e9017a0;  1 drivers
v0x55555e331200_0 .net *"_ivl_14", 0 0, L_0x55555e9019a0;  1 drivers
v0x55555e3312a0_0 .net "i_src_a", 1 0, L_0x55555e901a80;  1 drivers
v0x55555e32f3a0_0 .net "i_src_b", 1 0, L_0x55555e901b20;  1 drivers
v0x55555e336fc0_0 .net "o_eq", 0 0, L_0x55555e9015c0;  alias, 1 drivers
v0x55555e337080_0 .net "o_gt", 0 0, L_0x55555e901a10;  1 drivers
v0x55555e336820_0 .net "o_lt", 0 0, L_0x55555e9018a0;  alias, 1 drivers
L_0x55555e900dd0 .part L_0x55555e901a80, 1, 1;
L_0x55555e900e70 .part L_0x55555e901b20, 1, 1;
L_0x55555e9013e0 .part L_0x55555e901a80, 0, 1;
L_0x55555e9014d0 .part L_0x55555e901b20, 0, 1;
S_0x55555e2752a0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e278c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e900910 .functor XOR 1, L_0x55555e900dd0, L_0x55555e900e70, C4<0>, C4<0>;
L_0x55555e900980 .functor NOT 1, L_0x55555e900910, C4<0>, C4<0>, C4<0>;
L_0x55555e900a40 .functor NOT 1, L_0x55555e900dd0, C4<0>, C4<0>, C4<0>;
L_0x55555e900b00 .functor AND 1, L_0x55555e900a40, L_0x55555e900e70, C4<1>, C4<1>;
L_0x55555e900c60 .functor OR 1, L_0x55555e900980, L_0x55555e900b00, C4<0>, C4<0>;
L_0x55555e900cd0 .functor NOT 1, L_0x55555e900c60, C4<0>, C4<0>, C4<0>;
v0x55555e34dcf0_0 .net *"_ivl_0", 0 0, L_0x55555e900910;  1 drivers
v0x55555e34d4a0_0 .net *"_ivl_4", 0 0, L_0x55555e900a40;  1 drivers
v0x55555e34d560_0 .net *"_ivl_8", 0 0, L_0x55555e900c60;  1 drivers
v0x55555e3459c0_0 .net "i_src_a", 0 0, L_0x55555e900dd0;  1 drivers
v0x55555e345a60_0 .net "i_src_b", 0 0, L_0x55555e900e70;  1 drivers
v0x55555e34b230_0 .net "o_eq", 0 0, L_0x55555e900980;  alias, 1 drivers
v0x55555e34b2f0_0 .net "o_gt", 0 0, L_0x55555e900cd0;  1 drivers
v0x55555e34aa40_0 .net "o_lt", 0 0, L_0x55555e900b00;  alias, 1 drivers
S_0x55555e276240 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e278c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e900f10 .functor XOR 1, L_0x55555e9013e0, L_0x55555e9014d0, C4<0>, C4<0>;
L_0x55555e900f80 .functor NOT 1, L_0x55555e900f10, C4<0>, C4<0>, C4<0>;
L_0x55555e901090 .functor NOT 1, L_0x55555e9013e0, C4<0>, C4<0>, C4<0>;
L_0x55555e901150 .functor AND 1, L_0x55555e901090, L_0x55555e9014d0, C4<1>, C4<1>;
L_0x55555e9012b0 .functor OR 1, L_0x55555e900f80, L_0x55555e901150, C4<0>, C4<0>;
L_0x55555e901320 .functor NOT 1, L_0x55555e9012b0, C4<0>, C4<0>, C4<0>;
v0x55555e348720_0 .net *"_ivl_0", 0 0, L_0x55555e900f10;  1 drivers
v0x55555e33c840_0 .net *"_ivl_4", 0 0, L_0x55555e901090;  1 drivers
v0x55555e33a9e0_0 .net *"_ivl_8", 0 0, L_0x55555e9012b0;  1 drivers
v0x55555e342600_0 .net "i_src_a", 0 0, L_0x55555e9013e0;  1 drivers
v0x55555e3426c0_0 .net "i_src_b", 0 0, L_0x55555e9014d0;  1 drivers
v0x55555e341e60_0 .net "o_eq", 0 0, L_0x55555e900f80;  alias, 1 drivers
v0x55555e341f00_0 .net "o_gt", 0 0, L_0x55555e901320;  1 drivers
v0x55555e33a380_0 .net "o_lt", 0 0, L_0x55555e901150;  alias, 1 drivers
S_0x55555e3ae4d0 .scope module, "com16bit_low" "comparator_16bit" 25 50, 25 151 0, S_0x55555e2d5de0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i_src_a";
    .port_info 1 /INPUT 16 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e90ea60 .functor AND 1, L_0x55555e908730, L_0x55555e90e410, C4<1>, C4<1>;
L_0x55555e90ebf0 .functor AND 1, L_0x55555e908730, L_0x55555e90e6f0, C4<1>, C4<1>;
L_0x55555e90ecf0 .functor OR 1, L_0x55555e90ebf0, L_0x55555e908a10, C4<0>, C4<0>;
L_0x55555e90edf0 .functor OR 1, L_0x55555e90ea60, L_0x55555e90ecf0, C4<0>, C4<0>;
L_0x55555e90ef80 .functor NOT 1, L_0x55555e90edf0, C4<0>, C4<0>, C4<0>;
v0x55555e43a5f0_0 .net "Ehigh", 0 0, L_0x55555e908730;  1 drivers
v0x55555e43a6b0_0 .net "Elow", 0 0, L_0x55555e90e410;  1 drivers
v0x55555e437a30_0 .net "Lhigh", 0 0, L_0x55555e908a10;  1 drivers
v0x55555e437ad0_0 .net "Llow", 0 0, L_0x55555e90e6f0;  1 drivers
v0x55555e4319c0_0 .net *"_ivl_10", 0 0, L_0x55555e90ebf0;  1 drivers
v0x55555e431a60_0 .net *"_ivl_14", 0 0, L_0x55555e90edf0;  1 drivers
v0x55555e42efb0_0 .net "i_src_a", 15 0, L_0x55555e90eff0;  1 drivers
v0x55555e42f070_0 .net "i_src_b", 15 0, L_0x55555e90f090;  1 drivers
v0x55555e42c3f0_0 .net "o_eq", 0 0, L_0x55555e90ea60;  alias, 1 drivers
v0x55555e42c490_0 .net "o_gt", 0 0, L_0x55555e90ef80;  alias, 1 drivers
v0x55555e426660_0 .net "o_lt", 0 0, L_0x55555e90ecf0;  alias, 1 drivers
L_0x55555e908bf0 .part L_0x55555e90eff0, 8, 8;
L_0x55555e908c90 .part L_0x55555e90f090, 8, 8;
L_0x55555e90e8d0 .part L_0x55555e90eff0, 0, 8;
L_0x55555e90e970 .part L_0x55555e90f090, 0, 8;
S_0x55555e3b1090 .scope module, "com8bit_high" "comparator_8bit" 25 162, 25 128 0, S_0x55555e3ae4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e908730 .functor AND 1, L_0x55555e905530, L_0x55555e9080e0, C4<1>, C4<1>;
L_0x55555e908910 .functor AND 1, L_0x55555e905530, L_0x55555e9083c0, C4<1>, C4<1>;
L_0x55555e908a10 .functor OR 1, L_0x55555e908910, L_0x55555e905810, C4<0>, C4<0>;
L_0x55555e908b10 .functor OR 1, L_0x55555e908730, L_0x55555e908a10, C4<0>, C4<0>;
L_0x55555e908b80 .functor NOT 1, L_0x55555e908b10, C4<0>, C4<0>, C4<0>;
v0x55555e6ab1e0_0 .net "Ehigh", 0 0, L_0x55555e905530;  1 drivers
v0x55555e6ab2a0_0 .net "Elow", 0 0, L_0x55555e9080e0;  1 drivers
v0x55555e69fba0_0 .net "Lhigh", 0 0, L_0x55555e905810;  1 drivers
v0x55555e694560_0 .net "Llow", 0 0, L_0x55555e9083c0;  1 drivers
v0x55555e694630_0 .net *"_ivl_10", 0 0, L_0x55555e908910;  1 drivers
v0x55555e688f20_0 .net *"_ivl_14", 0 0, L_0x55555e908b10;  1 drivers
v0x55555e688fc0_0 .net "i_src_a", 7 0, L_0x55555e908bf0;  1 drivers
v0x55555e67d8e0_0 .net "i_src_b", 7 0, L_0x55555e908c90;  1 drivers
v0x55555e672580_0 .net "o_eq", 0 0, L_0x55555e908730;  alias, 1 drivers
v0x55555e672640_0 .net "o_gt", 0 0, L_0x55555e908b80;  1 drivers
v0x55555e53f660_0 .net "o_lt", 0 0, L_0x55555e908a10;  alias, 1 drivers
L_0x55555e9059f0 .part L_0x55555e908bf0, 4, 4;
L_0x55555e905a90 .part L_0x55555e908c90, 4, 4;
L_0x55555e9085a0 .part L_0x55555e908bf0, 0, 4;
L_0x55555e908640 .part L_0x55555e908c90, 0, 4;
S_0x55555e3b3aa0 .scope module, "com4bit_high" "comparator_4bit" 25 139, 25 105 0, S_0x55555e3b1090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e905530 .functor AND 1, L_0x55555e903c30, L_0x55555e904ee0, C4<1>, C4<1>;
L_0x55555e905710 .functor AND 1, L_0x55555e903c30, L_0x55555e9051c0, C4<1>, C4<1>;
L_0x55555e905810 .functor OR 1, L_0x55555e905710, L_0x55555e903f10, C4<0>, C4<0>;
L_0x55555e905910 .functor OR 1, L_0x55555e905530, L_0x55555e905810, C4<0>, C4<0>;
L_0x55555e905980 .functor NOT 1, L_0x55555e905910, C4<0>, C4<0>, C4<0>;
v0x55555e5d0cb0_0 .net "Ehigh", 0 0, L_0x55555e903c30;  1 drivers
v0x55555e5d0d70_0 .net "Elow", 0 0, L_0x55555e904ee0;  1 drivers
v0x55555e5caaf0_0 .net "Lhigh", 0 0, L_0x55555e903f10;  1 drivers
v0x55555e5c49e0_0 .net "Llow", 0 0, L_0x55555e9051c0;  1 drivers
v0x55555e5c4ab0_0 .net *"_ivl_10", 0 0, L_0x55555e905710;  1 drivers
v0x55555e5c2c50_0 .net *"_ivl_14", 0 0, L_0x55555e905910;  1 drivers
v0x55555e5c2cf0_0 .net "i_src_a", 3 0, L_0x55555e9059f0;  1 drivers
v0x55555e5bca90_0 .net "i_src_b", 3 0, L_0x55555e905a90;  1 drivers
v0x55555e5b6910_0 .net "o_eq", 0 0, L_0x55555e905530;  alias, 1 drivers
v0x55555e5b69d0_0 .net "o_gt", 0 0, L_0x55555e905980;  1 drivers
v0x55555e5b4ca0_0 .net "o_lt", 0 0, L_0x55555e905810;  alias, 1 drivers
L_0x55555e9040f0 .part L_0x55555e9059f0, 2, 2;
L_0x55555e904190 .part L_0x55555e905a90, 2, 2;
L_0x55555e9053a0 .part L_0x55555e9059f0, 0, 2;
L_0x55555e905440 .part L_0x55555e905a90, 0, 2;
S_0x55555e3b9510 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x55555e3b3aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e903c30 .functor AND 1, L_0x55555e902ff0, L_0x55555e9035b0, C4<1>, C4<1>;
L_0x55555e903e10 .functor AND 1, L_0x55555e902ff0, L_0x55555e903780, C4<1>, C4<1>;
L_0x55555e903f10 .functor OR 1, L_0x55555e903e10, L_0x55555e903170, C4<0>, C4<0>;
L_0x55555e904010 .functor OR 1, L_0x55555e903c30, L_0x55555e903f10, C4<0>, C4<0>;
L_0x55555e904080 .functor NOT 1, L_0x55555e904010, C4<0>, C4<0>, C4<0>;
v0x55555e15c080_0 .net "Ehigh", 0 0, L_0x55555e902ff0;  1 drivers
v0x55555e15bbf0_0 .net "Elow", 0 0, L_0x55555e9035b0;  1 drivers
v0x55555e15bcc0_0 .net "Lhigh", 0 0, L_0x55555e903170;  1 drivers
v0x55555e53e430_0 .net "Llow", 0 0, L_0x55555e903780;  1 drivers
v0x55555e53e500_0 .net *"_ivl_10", 0 0, L_0x55555e903e10;  1 drivers
v0x55555e542390_0 .net *"_ivl_14", 0 0, L_0x55555e904010;  1 drivers
v0x55555e542430_0 .net "i_src_a", 1 0, L_0x55555e9040f0;  1 drivers
v0x55555e53e900_0 .net "i_src_b", 1 0, L_0x55555e904190;  1 drivers
v0x55555e537c10_0 .net "o_eq", 0 0, L_0x55555e903c30;  alias, 1 drivers
v0x55555e537cd0_0 .net "o_gt", 0 0, L_0x55555e904080;  1 drivers
v0x55555e4e1360_0 .net "o_lt", 0 0, L_0x55555e903f10;  alias, 1 drivers
L_0x55555e903400 .part L_0x55555e9040f0, 1, 1;
L_0x55555e9034a0 .part L_0x55555e904190, 1, 1;
L_0x55555e903a50 .part L_0x55555e9040f0, 0, 1;
L_0x55555e903b40 .part L_0x55555e904190, 0, 1;
S_0x55555e3bc0d0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e3b9510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e902f80 .functor XOR 1, L_0x55555e903400, L_0x55555e9034a0, C4<0>, C4<0>;
L_0x55555e902ff0 .functor NOT 1, L_0x55555e902f80, C4<0>, C4<0>, C4<0>;
L_0x55555e9030b0 .functor NOT 1, L_0x55555e903400, C4<0>, C4<0>, C4<0>;
L_0x55555e903170 .functor AND 1, L_0x55555e9030b0, L_0x55555e9034a0, C4<1>, C4<1>;
L_0x55555e9032d0 .functor OR 1, L_0x55555e902ff0, L_0x55555e903170, C4<0>, C4<0>;
L_0x55555e903340 .functor NOT 1, L_0x55555e9032d0, C4<0>, C4<0>, C4<0>;
v0x55555e30ce10_0 .net *"_ivl_0", 0 0, L_0x55555e902f80;  1 drivers
v0x55555e3125d0_0 .net *"_ivl_4", 0 0, L_0x55555e9030b0;  1 drivers
v0x55555e311de0_0 .net *"_ivl_8", 0 0, L_0x55555e9032d0;  1 drivers
v0x55555e30fa10_0 .net "i_src_a", 0 0, L_0x55555e903400;  1 drivers
v0x55555e30fad0_0 .net "i_src_b", 0 0, L_0x55555e9034a0;  1 drivers
v0x55555e165bc0_0 .net "o_eq", 0 0, L_0x55555e902ff0;  alias, 1 drivers
v0x55555e165c60_0 .net "o_gt", 0 0, L_0x55555e903340;  1 drivers
v0x55555e4bfb80_0 .net "o_lt", 0 0, L_0x55555e903170;  alias, 1 drivers
S_0x55555e3beae0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e3b9510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e903540 .functor XOR 1, L_0x55555e903a50, L_0x55555e903b40, C4<0>, C4<0>;
L_0x55555e9035b0 .functor NOT 1, L_0x55555e903540, C4<0>, C4<0>, C4<0>;
L_0x55555e9036c0 .functor NOT 1, L_0x55555e903a50, C4<0>, C4<0>, C4<0>;
L_0x55555e903780 .functor AND 1, L_0x55555e9036c0, L_0x55555e903b40, C4<1>, C4<1>;
L_0x55555e9038e0 .functor OR 1, L_0x55555e9035b0, L_0x55555e903780, C4<0>, C4<0>;
L_0x55555e903950 .functor NOT 1, L_0x55555e9038e0, C4<0>, C4<0>, C4<0>;
v0x55555e157000_0 .net *"_ivl_0", 0 0, L_0x55555e903540;  1 drivers
v0x55555e15b2d0_0 .net *"_ivl_4", 0 0, L_0x55555e9036c0;  1 drivers
v0x55555e15ae10_0 .net *"_ivl_8", 0 0, L_0x55555e9038e0;  1 drivers
v0x55555e15ce60_0 .net "i_src_a", 0 0, L_0x55555e903a50;  1 drivers
v0x55555e15cf20_0 .net "i_src_b", 0 0, L_0x55555e903b40;  1 drivers
v0x55555e15c9d0_0 .net "o_eq", 0 0, L_0x55555e9035b0;  alias, 1 drivers
v0x55555e15ca70_0 .net "o_gt", 0 0, L_0x55555e903950;  1 drivers
v0x55555e15c540_0 .net "o_lt", 0 0, L_0x55555e903780;  alias, 1 drivers
S_0x55555e275a70 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x55555e3b3aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e904ee0 .functor AND 1, L_0x55555e9042a0, L_0x55555e9048a0, C4<1>, C4<1>;
L_0x55555e9050c0 .functor AND 1, L_0x55555e9042a0, L_0x55555e904a70, C4<1>, C4<1>;
L_0x55555e9051c0 .functor OR 1, L_0x55555e9050c0, L_0x55555e904420, C4<0>, C4<0>;
L_0x55555e9052c0 .functor OR 1, L_0x55555e904ee0, L_0x55555e9051c0, C4<0>, C4<0>;
L_0x55555e905330 .functor NOT 1, L_0x55555e9052c0, C4<0>, C4<0>, C4<0>;
v0x55555e613870_0 .net "Ehigh", 0 0, L_0x55555e9042a0;  1 drivers
v0x55555e613930_0 .net "Elow", 0 0, L_0x55555e9048a0;  1 drivers
v0x55555e608230_0 .net "Lhigh", 0 0, L_0x55555e904420;  1 drivers
v0x55555e5fcdc0_0 .net "Llow", 0 0, L_0x55555e904a70;  1 drivers
v0x55555e5fce90_0 .net *"_ivl_10", 0 0, L_0x55555e9050c0;  1 drivers
v0x55555e55c0b0_0 .net *"_ivl_14", 0 0, L_0x55555e9052c0;  1 drivers
v0x55555e55c150_0 .net "i_src_a", 1 0, L_0x55555e9053a0;  1 drivers
v0x55555e5d6320_0 .net "i_src_b", 1 0, L_0x55555e905440;  1 drivers
v0x55555e5d46b0_0 .net "o_eq", 0 0, L_0x55555e904ee0;  alias, 1 drivers
v0x55555e5d4770_0 .net "o_gt", 0 0, L_0x55555e905330;  1 drivers
v0x55555e5d2a40_0 .net "o_lt", 0 0, L_0x55555e9051c0;  alias, 1 drivers
L_0x55555e9046f0 .part L_0x55555e9053a0, 1, 1;
L_0x55555e904790 .part L_0x55555e905440, 1, 1;
L_0x55555e904d00 .part L_0x55555e9053a0, 0, 1;
L_0x55555e904df0 .part L_0x55555e905440, 0, 1;
S_0x55555e3a8460 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e275a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e904230 .functor XOR 1, L_0x55555e9046f0, L_0x55555e904790, C4<0>, C4<0>;
L_0x55555e9042a0 .functor NOT 1, L_0x55555e904230, C4<0>, C4<0>, C4<0>;
L_0x55555e904360 .functor NOT 1, L_0x55555e9046f0, C4<0>, C4<0>, C4<0>;
L_0x55555e904420 .functor AND 1, L_0x55555e904360, L_0x55555e904790, C4<1>, C4<1>;
L_0x55555e904580 .functor OR 1, L_0x55555e9042a0, L_0x55555e904420, C4<0>, C4<0>;
L_0x55555e9045f0 .functor NOT 1, L_0x55555e904580, C4<0>, C4<0>, C4<0>;
v0x55555e511560_0 .net *"_ivl_0", 0 0, L_0x55555e904230;  1 drivers
v0x55555e505e70_0 .net *"_ivl_4", 0 0, L_0x55555e904360;  1 drivers
v0x55555e505f30_0 .net *"_ivl_8", 0 0, L_0x55555e904580;  1 drivers
v0x55555e4fa830_0 .net "i_src_a", 0 0, L_0x55555e9046f0;  1 drivers
v0x55555e4fa8d0_0 .net "i_src_b", 0 0, L_0x55555e904790;  1 drivers
v0x55555e4ef1f0_0 .net "o_eq", 0 0, L_0x55555e9042a0;  alias, 1 drivers
v0x55555e4ef2b0_0 .net "o_gt", 0 0, L_0x55555e9045f0;  1 drivers
v0x55555e4e3bb0_0 .net "o_lt", 0 0, L_0x55555e904420;  alias, 1 drivers
S_0x55555e38edd0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e275a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e904830 .functor XOR 1, L_0x55555e904d00, L_0x55555e904df0, C4<0>, C4<0>;
L_0x55555e9048a0 .functor NOT 1, L_0x55555e904830, C4<0>, C4<0>, C4<0>;
L_0x55555e9049b0 .functor NOT 1, L_0x55555e904d00, C4<0>, C4<0>, C4<0>;
L_0x55555e904a70 .functor AND 1, L_0x55555e9049b0, L_0x55555e904df0, C4<1>, C4<1>;
L_0x55555e904bd0 .functor OR 1, L_0x55555e9048a0, L_0x55555e904a70, C4<0>, C4<0>;
L_0x55555e904c40 .functor NOT 1, L_0x55555e904bd0, C4<0>, C4<0>, C4<0>;
v0x55555e4d89a0_0 .net *"_ivl_0", 0 0, L_0x55555e904830;  1 drivers
v0x55555e6059e0_0 .net *"_ivl_4", 0 0, L_0x55555e9049b0;  1 drivers
v0x55555e641170_0 .net *"_ivl_8", 0 0, L_0x55555e904bd0;  1 drivers
v0x55555e635b30_0 .net "i_src_a", 0 0, L_0x55555e904d00;  1 drivers
v0x55555e635bf0_0 .net "i_src_b", 0 0, L_0x55555e904df0;  1 drivers
v0x55555e62a4f0_0 .net "o_eq", 0 0, L_0x55555e9048a0;  alias, 1 drivers
v0x55555e62a590_0 .net "o_gt", 0 0, L_0x55555e904c40;  1 drivers
v0x55555e61eeb0_0 .net "o_lt", 0 0, L_0x55555e904a70;  alias, 1 drivers
S_0x55555e3917e0 .scope module, "com4bit_low" "comparator_4bit" 25 141, 25 105 0, S_0x55555e3b1090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9080e0 .functor AND 1, L_0x55555e9067e0, L_0x55555e907a90, C4<1>, C4<1>;
L_0x55555e9082c0 .functor AND 1, L_0x55555e9067e0, L_0x55555e907d70, C4<1>, C4<1>;
L_0x55555e9083c0 .functor OR 1, L_0x55555e9082c0, L_0x55555e906ac0, C4<0>, C4<0>;
L_0x55555e9084c0 .functor OR 1, L_0x55555e9080e0, L_0x55555e9083c0, C4<0>, C4<0>;
L_0x55555e908530 .functor NOT 1, L_0x55555e9084c0, C4<0>, C4<0>, C4<0>;
v0x55555e754a10_0 .net "Ehigh", 0 0, L_0x55555e9067e0;  1 drivers
v0x55555e754ad0_0 .net "Elow", 0 0, L_0x55555e907a90;  1 drivers
v0x55555e7493d0_0 .net "Lhigh", 0 0, L_0x55555e906ac0;  1 drivers
v0x55555e73dd90_0 .net "Llow", 0 0, L_0x55555e907d70;  1 drivers
v0x55555e73de60_0 .net *"_ivl_10", 0 0, L_0x55555e9082c0;  1 drivers
v0x55555e732750_0 .net *"_ivl_14", 0 0, L_0x55555e9084c0;  1 drivers
v0x55555e7327f0_0 .net "i_src_a", 3 0, L_0x55555e9085a0;  1 drivers
v0x55555e727490_0 .net "i_src_b", 3 0, L_0x55555e908640;  1 drivers
v0x55555e67b1a0_0 .net "o_eq", 0 0, L_0x55555e9080e0;  alias, 1 drivers
v0x55555e67b260_0 .net "o_gt", 0 0, L_0x55555e908530;  1 drivers
v0x55555e6b6820_0 .net "o_lt", 0 0, L_0x55555e9083c0;  alias, 1 drivers
L_0x55555e906ca0 .part L_0x55555e9085a0, 2, 2;
L_0x55555e906d40 .part L_0x55555e908640, 2, 2;
L_0x55555e907f50 .part L_0x55555e9085a0, 0, 2;
L_0x55555e907ff0 .part L_0x55555e908640, 0, 2;
S_0x55555e397850 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x55555e3917e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9067e0 .functor AND 1, L_0x55555e905ba0, L_0x55555e906160, C4<1>, C4<1>;
L_0x55555e9069c0 .functor AND 1, L_0x55555e905ba0, L_0x55555e906330, C4<1>, C4<1>;
L_0x55555e906ac0 .functor OR 1, L_0x55555e9069c0, L_0x55555e905d20, C4<0>, C4<0>;
L_0x55555e906bc0 .functor OR 1, L_0x55555e9067e0, L_0x55555e906ac0, C4<0>, C4<0>;
L_0x55555e906c30 .functor NOT 1, L_0x55555e906bc0, C4<0>, C4<0>, C4<0>;
v0x55555e5774f0_0 .net "Ehigh", 0 0, L_0x55555e905ba0;  1 drivers
v0x55555e575760_0 .net "Elow", 0 0, L_0x55555e906160;  1 drivers
v0x55555e575830_0 .net "Lhigh", 0 0, L_0x55555e905d20;  1 drivers
v0x55555e56f5a0_0 .net "Llow", 0 0, L_0x55555e906330;  1 drivers
v0x55555e56f670_0 .net *"_ivl_10", 0 0, L_0x55555e9069c0;  1 drivers
v0x55555e569490_0 .net *"_ivl_14", 0 0, L_0x55555e906bc0;  1 drivers
v0x55555e569530_0 .net "i_src_a", 1 0, L_0x55555e906ca0;  1 drivers
v0x55555e567700_0 .net "i_src_b", 1 0, L_0x55555e906d40;  1 drivers
v0x55555e561540_0 .net "o_eq", 0 0, L_0x55555e9067e0;  alias, 1 drivers
v0x55555e561600_0 .net "o_gt", 0 0, L_0x55555e906c30;  1 drivers
v0x55555e7dc350_0 .net "o_lt", 0 0, L_0x55555e906ac0;  alias, 1 drivers
L_0x55555e905fb0 .part L_0x55555e906ca0, 1, 1;
L_0x55555e906050 .part L_0x55555e906d40, 1, 1;
L_0x55555e906600 .part L_0x55555e906ca0, 0, 1;
L_0x55555e9066f0 .part L_0x55555e906d40, 0, 1;
S_0x55555e39a410 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e397850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e905b30 .functor XOR 1, L_0x55555e905fb0, L_0x55555e906050, C4<0>, C4<0>;
L_0x55555e905ba0 .functor NOT 1, L_0x55555e905b30, C4<0>, C4<0>, C4<0>;
L_0x55555e905c60 .functor NOT 1, L_0x55555e905fb0, C4<0>, C4<0>, C4<0>;
L_0x55555e905d20 .functor AND 1, L_0x55555e905c60, L_0x55555e906050, C4<1>, C4<1>;
L_0x55555e905e80 .functor OR 1, L_0x55555e905ba0, L_0x55555e905d20, C4<0>, C4<0>;
L_0x55555e905ef0 .functor NOT 1, L_0x55555e905e80, C4<0>, C4<0>, C4<0>;
v0x55555e5a6cf0_0 .net *"_ivl_0", 0 0, L_0x55555e905b30;  1 drivers
v0x55555e5a4eb0_0 .net *"_ivl_4", 0 0, L_0x55555e905c60;  1 drivers
v0x55555e59ecf0_0 .net *"_ivl_8", 0 0, L_0x55555e905e80;  1 drivers
v0x55555e598b70_0 .net "i_src_a", 0 0, L_0x55555e905fb0;  1 drivers
v0x55555e598c30_0 .net "i_src_b", 0 0, L_0x55555e906050;  1 drivers
v0x55555e596f00_0 .net "o_eq", 0 0, L_0x55555e905ba0;  alias, 1 drivers
v0x55555e596fa0_0 .net "o_gt", 0 0, L_0x55555e905ef0;  1 drivers
v0x55555e595290_0 .net "o_lt", 0 0, L_0x55555e905d20;  alias, 1 drivers
S_0x55555e39ce20 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e397850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9060f0 .functor XOR 1, L_0x55555e906600, L_0x55555e9066f0, C4<0>, C4<0>;
L_0x55555e906160 .functor NOT 1, L_0x55555e9060f0, C4<0>, C4<0>, C4<0>;
L_0x55555e906270 .functor NOT 1, L_0x55555e906600, C4<0>, C4<0>, C4<0>;
L_0x55555e906330 .functor AND 1, L_0x55555e906270, L_0x55555e9066f0, C4<1>, C4<1>;
L_0x55555e906490 .functor OR 1, L_0x55555e906160, L_0x55555e906330, C4<0>, C4<0>;
L_0x55555e906500 .functor NOT 1, L_0x55555e906490, C4<0>, C4<0>, C4<0>;
v0x55555e5935b0_0 .net *"_ivl_0", 0 0, L_0x55555e9060f0;  1 drivers
v0x55555e58d340_0 .net *"_ivl_4", 0 0, L_0x55555e906270;  1 drivers
v0x55555e587230_0 .net *"_ivl_8", 0 0, L_0x55555e906490;  1 drivers
v0x55555e5854a0_0 .net "i_src_a", 0 0, L_0x55555e906600;  1 drivers
v0x55555e585560_0 .net "i_src_b", 0 0, L_0x55555e9066f0;  1 drivers
v0x55555e57f2e0_0 .net "o_eq", 0 0, L_0x55555e906160;  alias, 1 drivers
v0x55555e57f380_0 .net "o_gt", 0 0, L_0x55555e906500;  1 drivers
v0x55555e579160_0 .net "o_lt", 0 0, L_0x55555e906330;  alias, 1 drivers
S_0x55555e3a2e90 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x55555e3917e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e907a90 .functor AND 1, L_0x55555e906e50, L_0x55555e907450, C4<1>, C4<1>;
L_0x55555e907c70 .functor AND 1, L_0x55555e906e50, L_0x55555e907620, C4<1>, C4<1>;
L_0x55555e907d70 .functor OR 1, L_0x55555e907c70, L_0x55555e906fd0, C4<0>, C4<0>;
L_0x55555e907e70 .functor OR 1, L_0x55555e907a90, L_0x55555e907d70, C4<0>, C4<0>;
L_0x55555e907ee0 .functor NOT 1, L_0x55555e907e70, C4<0>, C4<0>, C4<0>;
v0x55555e7a5990_0 .net "Ehigh", 0 0, L_0x55555e906e50;  1 drivers
v0x55555e7a5a50_0 .net "Elow", 0 0, L_0x55555e907450;  1 drivers
v0x55555e79a350_0 .net "Lhigh", 0 0, L_0x55555e906fd0;  1 drivers
v0x55555e78ed10_0 .net "Llow", 0 0, L_0x55555e907620;  1 drivers
v0x55555e78ede0_0 .net *"_ivl_10", 0 0, L_0x55555e907c70;  1 drivers
v0x55555e7839b0_0 .net *"_ivl_14", 0 0, L_0x55555e907e70;  1 drivers
v0x55555e783a50_0 .net "i_src_a", 1 0, L_0x55555e907f50;  1 drivers
v0x55555e730010_0 .net "i_src_b", 1 0, L_0x55555e907ff0;  1 drivers
v0x55555e76b690_0 .net "o_eq", 0 0, L_0x55555e907a90;  alias, 1 drivers
v0x55555e76b750_0 .net "o_gt", 0 0, L_0x55555e907ee0;  1 drivers
v0x55555e760050_0 .net "o_lt", 0 0, L_0x55555e907d70;  alias, 1 drivers
L_0x55555e9072a0 .part L_0x55555e907f50, 1, 1;
L_0x55555e907340 .part L_0x55555e907ff0, 1, 1;
L_0x55555e9078b0 .part L_0x55555e907f50, 0, 1;
L_0x55555e9079a0 .part L_0x55555e907ff0, 0, 1;
S_0x55555e3a5a50 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e3a2e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e906de0 .functor XOR 1, L_0x55555e9072a0, L_0x55555e907340, C4<0>, C4<0>;
L_0x55555e906e50 .functor NOT 1, L_0x55555e906de0, C4<0>, C4<0>, C4<0>;
L_0x55555e906f10 .functor NOT 1, L_0x55555e9072a0, C4<0>, C4<0>, C4<0>;
L_0x55555e906fd0 .functor AND 1, L_0x55555e906f10, L_0x55555e907340, C4<1>, C4<1>;
L_0x55555e907130 .functor OR 1, L_0x55555e906e50, L_0x55555e906fd0, C4<0>, C4<0>;
L_0x55555e9071a0 .functor NOT 1, L_0x55555e907130, C4<0>, C4<0>, C4<0>;
v0x55555e710e90_0 .net *"_ivl_0", 0 0, L_0x55555e906de0;  1 drivers
v0x55555e7057a0_0 .net *"_ivl_4", 0 0, L_0x55555e906f10;  1 drivers
v0x55555e705860_0 .net *"_ivl_8", 0 0, L_0x55555e907130;  1 drivers
v0x55555e6fa160_0 .net "i_src_a", 0 0, L_0x55555e9072a0;  1 drivers
v0x55555e6fa200_0 .net "i_src_b", 0 0, L_0x55555e907340;  1 drivers
v0x55555e6eeb20_0 .net "o_eq", 0 0, L_0x55555e906e50;  alias, 1 drivers
v0x55555e6eebe0_0 .net "o_gt", 0 0, L_0x55555e9071a0;  1 drivers
v0x55555e6e34e0_0 .net "o_lt", 0 0, L_0x55555e906fd0;  alias, 1 drivers
S_0x55555e38c210 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e3a2e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9073e0 .functor XOR 1, L_0x55555e9078b0, L_0x55555e9079a0, C4<0>, C4<0>;
L_0x55555e907450 .functor NOT 1, L_0x55555e9073e0, C4<0>, C4<0>, C4<0>;
L_0x55555e907560 .functor NOT 1, L_0x55555e9078b0, C4<0>, C4<0>, C4<0>;
L_0x55555e907620 .functor AND 1, L_0x55555e907560, L_0x55555e9079a0, C4<1>, C4<1>;
L_0x55555e907780 .functor OR 1, L_0x55555e907450, L_0x55555e907620, C4<0>, C4<0>;
L_0x55555e9077f0 .functor NOT 1, L_0x55555e907780, C4<0>, C4<0>, C4<0>;
v0x55555e6d7f50_0 .net *"_ivl_0", 0 0, L_0x55555e9073e0;  1 drivers
v0x55555e6ccc40_0 .net *"_ivl_4", 0 0, L_0x55555e907560;  1 drivers
v0x55555e78c5d0_0 .net *"_ivl_8", 0 0, L_0x55555e907780;  1 drivers
v0x55555e7c7c50_0 .net "i_src_a", 0 0, L_0x55555e9078b0;  1 drivers
v0x55555e7c7d10_0 .net "i_src_b", 0 0, L_0x55555e9079a0;  1 drivers
v0x55555e7bc610_0 .net "o_eq", 0 0, L_0x55555e907450;  alias, 1 drivers
v0x55555e7bc6b0_0 .net "o_gt", 0 0, L_0x55555e9077f0;  1 drivers
v0x55555e7b0fd0_0 .net "o_lt", 0 0, L_0x55555e907620;  alias, 1 drivers
S_0x55555e36f800 .scope module, "com8bit_low" "comparator_8bit" 25 164, 25 128 0, S_0x55555e3ae4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e90e410 .functor AND 1, L_0x55555e90b2a0, L_0x55555e90ddc0, C4<1>, C4<1>;
L_0x55555e90e5f0 .functor AND 1, L_0x55555e90b2a0, L_0x55555e90e0a0, C4<1>, C4<1>;
L_0x55555e90e6f0 .functor OR 1, L_0x55555e90e5f0, L_0x55555e90b580, C4<0>, C4<0>;
L_0x55555e90e7f0 .functor OR 1, L_0x55555e90e410, L_0x55555e90e6f0, C4<0>, C4<0>;
L_0x55555e90e860 .functor NOT 1, L_0x55555e90e7f0, C4<0>, C4<0>, C4<0>;
v0x55555e451270_0 .net "Ehigh", 0 0, L_0x55555e90b2a0;  1 drivers
v0x55555e451310_0 .net "Elow", 0 0, L_0x55555e90ddc0;  1 drivers
v0x55555e44e6b0_0 .net "Lhigh", 0 0, L_0x55555e90b580;  1 drivers
v0x55555e44e780_0 .net "Llow", 0 0, L_0x55555e90e0a0;  1 drivers
v0x55555e448640_0 .net *"_ivl_10", 0 0, L_0x55555e90e5f0;  1 drivers
v0x55555e4486e0_0 .net *"_ivl_14", 0 0, L_0x55555e90e7f0;  1 drivers
v0x55555e445c30_0 .net "i_src_a", 7 0, L_0x55555e90e8d0;  1 drivers
v0x55555e445d10_0 .net "i_src_b", 7 0, L_0x55555e90e970;  1 drivers
v0x55555e443070_0 .net "o_eq", 0 0, L_0x55555e90e410;  alias, 1 drivers
v0x55555e443130_0 .net "o_gt", 0 0, L_0x55555e90e860;  1 drivers
v0x55555e43d000_0 .net "o_lt", 0 0, L_0x55555e90e6f0;  alias, 1 drivers
L_0x55555e90b760 .part L_0x55555e90e8d0, 4, 4;
L_0x55555e90b800 .part L_0x55555e90e970, 4, 4;
L_0x55555e90e280 .part L_0x55555e90e8d0, 0, 4;
L_0x55555e90e320 .part L_0x55555e90e970, 0, 4;
S_0x55555e375590 .scope module, "com4bit_high" "comparator_4bit" 25 139, 25 105 0, S_0x55555e36f800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e90b2a0 .functor AND 1, L_0x55555e9099a0, L_0x55555e90ac50, C4<1>, C4<1>;
L_0x55555e90b480 .functor AND 1, L_0x55555e9099a0, L_0x55555e90af30, C4<1>, C4<1>;
L_0x55555e90b580 .functor OR 1, L_0x55555e90b480, L_0x55555e909c80, C4<0>, C4<0>;
L_0x55555e90b680 .functor OR 1, L_0x55555e90b2a0, L_0x55555e90b580, C4<0>, C4<0>;
L_0x55555e90b6f0 .functor NOT 1, L_0x55555e90b680, C4<0>, C4<0>, C4<0>;
v0x55555e21fdb0_0 .net "Ehigh", 0 0, L_0x55555e9099a0;  1 drivers
v0x55555e21fe70_0 .net "Elow", 0 0, L_0x55555e90ac50;  1 drivers
v0x55555e219bf0_0 .net "Lhigh", 0 0, L_0x55555e909c80;  1 drivers
v0x55555e213a70_0 .net "Llow", 0 0, L_0x55555e90af30;  1 drivers
v0x55555e213b40_0 .net *"_ivl_10", 0 0, L_0x55555e90b480;  1 drivers
v0x55555e211e00_0 .net *"_ivl_14", 0 0, L_0x55555e90b680;  1 drivers
v0x55555e211ea0_0 .net "i_src_a", 3 0, L_0x55555e90b760;  1 drivers
v0x55555e210070_0 .net "i_src_b", 3 0, L_0x55555e90b800;  1 drivers
v0x55555e209eb0_0 .net "o_eq", 0 0, L_0x55555e90b2a0;  alias, 1 drivers
v0x55555e209f70_0 .net "o_gt", 0 0, L_0x55555e90b6f0;  1 drivers
v0x55555e203da0_0 .net "o_lt", 0 0, L_0x55555e90b580;  alias, 1 drivers
L_0x55555e909e60 .part L_0x55555e90b760, 2, 2;
L_0x55555e909f00 .part L_0x55555e90b800, 2, 2;
L_0x55555e90b110 .part L_0x55555e90b760, 0, 2;
L_0x55555e90b1b0 .part L_0x55555e90b800, 0, 2;
S_0x55555e378150 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x55555e375590;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9099a0 .functor AND 1, L_0x55555e908da0, L_0x55555e909360, C4<1>, C4<1>;
L_0x55555e909b80 .functor AND 1, L_0x55555e908da0, L_0x55555e909530, C4<1>, C4<1>;
L_0x55555e909c80 .functor OR 1, L_0x55555e909b80, L_0x55555e908f20, C4<0>, C4<0>;
L_0x55555e909d80 .functor OR 1, L_0x55555e9099a0, L_0x55555e909c80, C4<0>, C4<0>;
L_0x55555e909df0 .functor NOT 1, L_0x55555e909d80, C4<0>, C4<0>, C4<0>;
v0x55555e2c4f90_0 .net "Ehigh", 0 0, L_0x55555e908da0;  1 drivers
v0x55555e2c5050_0 .net "Elow", 0 0, L_0x55555e909360;  1 drivers
v0x55555e2b9950_0 .net "Lhigh", 0 0, L_0x55555e908f20;  1 drivers
v0x55555e2ae310_0 .net "Llow", 0 0, L_0x55555e909530;  1 drivers
v0x55555e2ae3e0_0 .net *"_ivl_10", 0 0, L_0x55555e909b80;  1 drivers
v0x55555e2a2cd0_0 .net *"_ivl_14", 0 0, L_0x55555e909d80;  1 drivers
v0x55555e2a2d70_0 .net "i_src_a", 1 0, L_0x55555e909e60;  1 drivers
v0x55555e297860_0 .net "i_src_b", 1 0, L_0x55555e909f00;  1 drivers
v0x55555e1f69c0_0 .net "o_eq", 0 0, L_0x55555e9099a0;  alias, 1 drivers
v0x55555e1f6a80_0 .net "o_gt", 0 0, L_0x55555e909df0;  1 drivers
v0x55555e270c30_0 .net "o_lt", 0 0, L_0x55555e909c80;  alias, 1 drivers
L_0x55555e9091b0 .part L_0x55555e909e60, 1, 1;
L_0x55555e909250 .part L_0x55555e909f00, 1, 1;
L_0x55555e9097c0 .part L_0x55555e909e60, 0, 1;
L_0x55555e9098b0 .part L_0x55555e909f00, 0, 1;
S_0x55555e37ab60 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e378150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e908d30 .functor XOR 1, L_0x55555e9091b0, L_0x55555e909250, C4<0>, C4<0>;
L_0x55555e908da0 .functor NOT 1, L_0x55555e908d30, C4<0>, C4<0>, C4<0>;
L_0x55555e908e60 .functor NOT 1, L_0x55555e9091b0, C4<0>, C4<0>, C4<0>;
L_0x55555e908f20 .functor AND 1, L_0x55555e908e60, L_0x55555e909250, C4<1>, C4<1>;
L_0x55555e909080 .functor OR 1, L_0x55555e908da0, L_0x55555e908f20, C4<0>, C4<0>;
L_0x55555e9090f0 .functor NOT 1, L_0x55555e909080, C4<0>, C4<0>, C4<0>;
v0x55555e1d17d0_0 .net *"_ivl_0", 0 0, L_0x55555e908d30;  1 drivers
v0x55555e17ac70_0 .net *"_ivl_4", 0 0, L_0x55555e908e60;  1 drivers
v0x55555e1b6400_0 .net *"_ivl_8", 0 0, L_0x55555e909080;  1 drivers
v0x55555e1aadc0_0 .net "i_src_a", 0 0, L_0x55555e9091b0;  1 drivers
v0x55555e1aae80_0 .net "i_src_b", 0 0, L_0x55555e909250;  1 drivers
v0x55555e19f780_0 .net "o_eq", 0 0, L_0x55555e908da0;  alias, 1 drivers
v0x55555e19f820_0 .net "o_gt", 0 0, L_0x55555e9090f0;  1 drivers
v0x55555e194140_0 .net "o_lt", 0 0, L_0x55555e908f20;  alias, 1 drivers
S_0x55555e380bd0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e378150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9092f0 .functor XOR 1, L_0x55555e9097c0, L_0x55555e9098b0, C4<0>, C4<0>;
L_0x55555e909360 .functor NOT 1, L_0x55555e9092f0, C4<0>, C4<0>, C4<0>;
L_0x55555e909470 .functor NOT 1, L_0x55555e9097c0, C4<0>, C4<0>, C4<0>;
L_0x55555e909530 .functor AND 1, L_0x55555e909470, L_0x55555e9098b0, C4<1>, C4<1>;
L_0x55555e909690 .functor OR 1, L_0x55555e909360, L_0x55555e909530, C4<0>, C4<0>;
L_0x55555e909700 .functor NOT 1, L_0x55555e909690, C4<0>, C4<0>, C4<0>;
v0x55555e188bb0_0 .net *"_ivl_0", 0 0, L_0x55555e9092f0;  1 drivers
v0x55555e17d4c0_0 .net *"_ivl_4", 0 0, L_0x55555e909470;  1 drivers
v0x55555e172200_0 .net *"_ivl_8", 0 0, L_0x55555e909690;  1 drivers
v0x55555e2a0480_0 .net "i_src_a", 0 0, L_0x55555e9097c0;  1 drivers
v0x55555e2a0540_0 .net "i_src_b", 0 0, L_0x55555e9098b0;  1 drivers
v0x55555e2dbc10_0 .net "o_eq", 0 0, L_0x55555e909360;  alias, 1 drivers
v0x55555e2dbcb0_0 .net "o_gt", 0 0, L_0x55555e909700;  1 drivers
v0x55555e2d05d0_0 .net "o_lt", 0 0, L_0x55555e909530;  alias, 1 drivers
S_0x55555e383790 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x55555e375590;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e90ac50 .functor AND 1, L_0x55555e90a010, L_0x55555e90a610, C4<1>, C4<1>;
L_0x55555e90ae30 .functor AND 1, L_0x55555e90a010, L_0x55555e90a7e0, C4<1>, C4<1>;
L_0x55555e90af30 .functor OR 1, L_0x55555e90ae30, L_0x55555e90a190, C4<0>, C4<0>;
L_0x55555e90b030 .functor OR 1, L_0x55555e90ac50, L_0x55555e90af30, C4<0>, C4<0>;
L_0x55555e90b0a0 .functor NOT 1, L_0x55555e90b030, C4<0>, C4<0>, C4<0>;
v0x55555e239600_0 .net "Ehigh", 0 0, L_0x55555e90a010;  1 drivers
v0x55555e2396c0_0 .net "Elow", 0 0, L_0x55555e90a610;  1 drivers
v0x55555e233480_0 .net "Lhigh", 0 0, L_0x55555e90a190;  1 drivers
v0x55555e231810_0 .net "Llow", 0 0, L_0x55555e90a7e0;  1 drivers
v0x55555e2318e0_0 .net *"_ivl_10", 0 0, L_0x55555e90ae30;  1 drivers
v0x55555e22fba0_0 .net *"_ivl_14", 0 0, L_0x55555e90b030;  1 drivers
v0x55555e22fc40_0 .net "i_src_a", 1 0, L_0x55555e90b110;  1 drivers
v0x55555e22de10_0 .net "i_src_b", 1 0, L_0x55555e90b1b0;  1 drivers
v0x55555e227c50_0 .net "o_eq", 0 0, L_0x55555e90ac50;  alias, 1 drivers
v0x55555e227d10_0 .net "o_gt", 0 0, L_0x55555e90b0a0;  1 drivers
v0x55555e221b40_0 .net "o_lt", 0 0, L_0x55555e90af30;  alias, 1 drivers
L_0x55555e90a460 .part L_0x55555e90b110, 1, 1;
L_0x55555e90a500 .part L_0x55555e90b1b0, 1, 1;
L_0x55555e90aa70 .part L_0x55555e90b110, 0, 1;
L_0x55555e90ab60 .part L_0x55555e90b1b0, 0, 1;
S_0x55555e3861a0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e383790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e909fa0 .functor XOR 1, L_0x55555e90a460, L_0x55555e90a500, C4<0>, C4<0>;
L_0x55555e90a010 .functor NOT 1, L_0x55555e909fa0, C4<0>, C4<0>, C4<0>;
L_0x55555e90a0d0 .functor NOT 1, L_0x55555e90a460, C4<0>, C4<0>, C4<0>;
L_0x55555e90a190 .functor AND 1, L_0x55555e90a0d0, L_0x55555e90a500, C4<1>, C4<1>;
L_0x55555e90a2f0 .functor OR 1, L_0x55555e90a010, L_0x55555e90a190, C4<0>, C4<0>;
L_0x55555e90a360 .functor NOT 1, L_0x55555e90a2f0, C4<0>, C4<0>, C4<0>;
v0x55555e26d400_0 .net *"_ivl_0", 0 0, L_0x55555e909fa0;  1 drivers
v0x55555e26b5c0_0 .net *"_ivl_4", 0 0, L_0x55555e90a0d0;  1 drivers
v0x55555e265400_0 .net *"_ivl_8", 0 0, L_0x55555e90a2f0;  1 drivers
v0x55555e25f2f0_0 .net "i_src_a", 0 0, L_0x55555e90a460;  1 drivers
v0x55555e25f3b0_0 .net "i_src_b", 0 0, L_0x55555e90a500;  1 drivers
v0x55555e25d560_0 .net "o_eq", 0 0, L_0x55555e90a010;  alias, 1 drivers
v0x55555e25d600_0 .net "o_gt", 0 0, L_0x55555e90a360;  1 drivers
v0x55555e2573a0_0 .net "o_lt", 0 0, L_0x55555e90a190;  alias, 1 drivers
S_0x55555e36cdf0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e383790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e90a5a0 .functor XOR 1, L_0x55555e90aa70, L_0x55555e90ab60, C4<0>, C4<0>;
L_0x55555e90a610 .functor NOT 1, L_0x55555e90a5a0, C4<0>, C4<0>, C4<0>;
L_0x55555e90a720 .functor NOT 1, L_0x55555e90aa70, C4<0>, C4<0>, C4<0>;
L_0x55555e90a7e0 .functor AND 1, L_0x55555e90a720, L_0x55555e90ab60, C4<1>, C4<1>;
L_0x55555e90a940 .functor OR 1, L_0x55555e90a610, L_0x55555e90a7e0, C4<0>, C4<0>;
L_0x55555e90a9b0 .functor NOT 1, L_0x55555e90a940, C4<0>, C4<0>, C4<0>;
v0x55555e2512d0_0 .net *"_ivl_0", 0 0, L_0x55555e90a5a0;  1 drivers
v0x55555e24f5b0_0 .net *"_ivl_4", 0 0, L_0x55555e90a720;  1 drivers
v0x55555e24d820_0 .net *"_ivl_8", 0 0, L_0x55555e90a940;  1 drivers
v0x55555e247660_0 .net "i_src_a", 0 0, L_0x55555e90aa70;  1 drivers
v0x55555e247720_0 .net "i_src_b", 0 0, L_0x55555e90ab60;  1 drivers
v0x55555e241550_0 .net "o_eq", 0 0, L_0x55555e90a610;  alias, 1 drivers
v0x55555e2415f0_0 .net "o_gt", 0 0, L_0x55555e90a9b0;  1 drivers
v0x55555e23f7c0_0 .net "o_lt", 0 0, L_0x55555e90a7e0;  alias, 1 drivers
S_0x55555e465330 .scope module, "com4bit_low" "comparator_4bit" 25 141, 25 105 0, S_0x55555e36f800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e90ddc0 .functor AND 1, L_0x55555e90c470, L_0x55555e90d770, C4<1>, C4<1>;
L_0x55555e90dfa0 .functor AND 1, L_0x55555e90c470, L_0x55555e90da50, C4<1>, C4<1>;
L_0x55555e90e0a0 .functor OR 1, L_0x55555e90dfa0, L_0x55555e90c750, C4<0>, C4<0>;
L_0x55555e90e1a0 .functor OR 1, L_0x55555e90ddc0, L_0x55555e90e0a0, C4<0>, C4<0>;
L_0x55555e90e210 .functor NOT 1, L_0x55555e90e1a0, C4<0>, C4<0>, C4<0>;
v0x55555e2efb80_0 .net "Ehigh", 0 0, L_0x55555e90c470;  1 drivers
v0x55555e2efc40_0 .net "Elow", 0 0, L_0x55555e90d770;  1 drivers
v0x55555e365230_0 .net "Lhigh", 0 0, L_0x55555e90c750;  1 drivers
v0x55555e45f2c0_0 .net "Llow", 0 0, L_0x55555e90da50;  1 drivers
v0x55555e45f390_0 .net *"_ivl_10", 0 0, L_0x55555e90dfa0;  1 drivers
v0x55555e45c8b0_0 .net *"_ivl_14", 0 0, L_0x55555e90e1a0;  1 drivers
v0x55555e45c950_0 .net "i_src_a", 3 0, L_0x55555e90e280;  1 drivers
v0x55555e459cf0_0 .net "i_src_b", 3 0, L_0x55555e90e320;  1 drivers
v0x55555e459db0_0 .net "o_eq", 0 0, L_0x55555e90ddc0;  alias, 1 drivers
v0x55555e453c80_0 .net "o_gt", 0 0, L_0x55555e90e210;  1 drivers
v0x55555e453d40_0 .net "o_lt", 0 0, L_0x55555e90e0a0;  alias, 1 drivers
L_0x55555e90c930 .part L_0x55555e90e280, 2, 2;
L_0x55555e90c9d0 .part L_0x55555e90e320, 2, 2;
L_0x55555e90dc30 .part L_0x55555e90e280, 0, 2;
L_0x55555e90dcd0 .part L_0x55555e90e320, 0, 2;
S_0x55555e467ef0 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x55555e465330;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e90c470 .functor AND 1, L_0x55555e90b910, L_0x55555e90bed0, C4<1>, C4<1>;
L_0x55555e90c650 .functor AND 1, L_0x55555e90b910, L_0x55555e90c050, C4<1>, C4<1>;
L_0x55555e90c750 .functor OR 1, L_0x55555e90c650, L_0x55555e90ba90, C4<0>, C4<0>;
L_0x55555e90c850 .functor OR 1, L_0x55555e90c470, L_0x55555e90c750, C4<0>, C4<0>;
L_0x55555e90c8c0 .functor NOT 1, L_0x55555e90c850, C4<0>, C4<0>, C4<0>;
v0x55555e44ba60_0 .net "Ehigh", 0 0, L_0x55555e90b910;  1 drivers
v0x55555e440420_0 .net "Elow", 0 0, L_0x55555e90bed0;  1 drivers
v0x55555e4404f0_0 .net "Lhigh", 0 0, L_0x55555e90ba90;  1 drivers
v0x55555e434de0_0 .net "Llow", 0 0, L_0x55555e90c050;  1 drivers
v0x55555e434eb0_0 .net *"_ivl_10", 0 0, L_0x55555e90c650;  1 drivers
v0x55555e4297a0_0 .net *"_ivl_14", 0 0, L_0x55555e90c850;  1 drivers
v0x55555e429840_0 .net "i_src_a", 1 0, L_0x55555e90c930;  1 drivers
v0x55555e41e440_0 .net "i_src_b", 1 0, L_0x55555e90c9d0;  1 drivers
v0x55555e3caab0_0 .net "o_eq", 0 0, L_0x55555e90c470;  alias, 1 drivers
v0x55555e3cab70_0 .net "o_gt", 0 0, L_0x55555e90c8c0;  1 drivers
v0x55555e406130_0 .net "o_lt", 0 0, L_0x55555e90c750;  alias, 1 drivers
L_0x55555e90bd20 .part L_0x55555e90c930, 1, 1;
L_0x55555e90bdc0 .part L_0x55555e90c9d0, 1, 1;
L_0x55555e90c290 .part L_0x55555e90c930, 0, 1;
L_0x55555e90c380 .part L_0x55555e90c9d0, 0, 1;
S_0x55555e46a900 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e467ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e90b8a0 .functor XOR 1, L_0x55555e90bd20, L_0x55555e90bdc0, C4<0>, C4<0>;
L_0x55555e90b910 .functor NOT 1, L_0x55555e90b8a0, C4<0>, C4<0>, C4<0>;
L_0x55555e90b9d0 .functor NOT 1, L_0x55555e90bd20, C4<0>, C4<0>, C4<0>;
L_0x55555e90ba90 .functor AND 1, L_0x55555e90b9d0, L_0x55555e90bdc0, C4<1>, C4<1>;
L_0x55555e90bbf0 .functor OR 1, L_0x55555e90b910, L_0x55555e90ba90, C4<0>, C4<0>;
L_0x55555e90bc60 .functor NOT 1, L_0x55555e90bbf0, C4<0>, C4<0>, C4<0>;
v0x55555e476e90_0 .net *"_ivl_0", 0 0, L_0x55555e90b8a0;  1 drivers
v0x55555e370200_0 .net *"_ivl_4", 0 0, L_0x55555e90b9d0;  1 drivers
v0x55555e3ab880_0 .net *"_ivl_8", 0 0, L_0x55555e90bbf0;  1 drivers
v0x55555e3a0240_0 .net "i_src_a", 0 0, L_0x55555e90bd20;  1 drivers
v0x55555e3a0300_0 .net "i_src_b", 0 0, L_0x55555e90bdc0;  1 drivers
v0x55555e394c00_0 .net "o_eq", 0 0, L_0x55555e90b910;  alias, 1 drivers
v0x55555e394ca0_0 .net "o_gt", 0 0, L_0x55555e90bc60;  1 drivers
v0x55555e3895c0_0 .net "o_lt", 0 0, L_0x55555e90ba90;  alias, 1 drivers
S_0x55555e470370 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e467ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e90be60 .functor XOR 1, L_0x55555e90c290, L_0x55555e90c380, C4<0>, C4<0>;
L_0x55555e90bed0 .functor NOT 1, L_0x55555e90be60, C4<0>, C4<0>, C4<0>;
L_0x55555e90bfe0 .functor NOT 1, L_0x55555e90c290, C4<0>, C4<0>, C4<0>;
L_0x55555e90c050 .functor AND 1, L_0x55555e90bfe0, L_0x55555e90c380, C4<1>, C4<1>;
L_0x55555e90c160 .functor OR 1, L_0x55555e90bed0, L_0x55555e90c050, C4<0>, C4<0>;
L_0x55555e90c1d0 .functor NOT 1, L_0x55555e90c160, C4<0>, C4<0>, C4<0>;
v0x55555e37e030_0 .net *"_ivl_0", 0 0, L_0x55555e90be60;  1 drivers
v0x55555e372940_0 .net *"_ivl_4", 0 0, L_0x55555e90bfe0;  1 drivers
v0x55555e3676e0_0 .net *"_ivl_8", 0 0, L_0x55555e90c160;  1 drivers
v0x55555e427060_0 .net "i_src_a", 0 0, L_0x55555e90c290;  1 drivers
v0x55555e427120_0 .net "i_src_b", 0 0, L_0x55555e90c380;  1 drivers
v0x55555e4626e0_0 .net "o_eq", 0 0, L_0x55555e90bed0;  alias, 1 drivers
v0x55555e462780_0 .net "o_gt", 0 0, L_0x55555e90c1d0;  1 drivers
v0x55555e4570a0_0 .net "o_lt", 0 0, L_0x55555e90c050;  alias, 1 drivers
S_0x55555e472f30 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x55555e465330;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e90d770 .functor AND 1, L_0x55555e90cae0, L_0x55555e90d130, C4<1>, C4<1>;
L_0x55555e90d950 .functor AND 1, L_0x55555e90cae0, L_0x55555e90d300, C4<1>, C4<1>;
L_0x55555e90da50 .functor OR 1, L_0x55555e90d950, L_0x55555e90ccb0, C4<0>, C4<0>;
L_0x55555e90db50 .functor OR 1, L_0x55555e90d770, L_0x55555e90da50, C4<0>, C4<0>;
L_0x55555e90dbc0 .functor NOT 1, L_0x55555e90db50, C4<0>, C4<0>, C4<0>;
v0x55555e318380_0 .net "Ehigh", 0 0, L_0x55555e90cae0;  1 drivers
v0x55555e318440_0 .net "Elow", 0 0, L_0x55555e90d130;  1 drivers
v0x55555e30d020_0 .net "Lhigh", 0 0, L_0x55555e90ccb0;  1 drivers
v0x55555e1d9170_0 .net "Llow", 0 0, L_0x55555e90d300;  1 drivers
v0x55555e1d9240_0 .net *"_ivl_10", 0 0, L_0x55555e90d950;  1 drivers
v0x55555e164340_0 .net *"_ivl_14", 0 0, L_0x55555e90db50;  1 drivers
v0x55555e1643e0_0 .net "i_src_a", 1 0, L_0x55555e90dc30;  1 drivers
v0x55555e6550e0_0 .net "i_src_b", 1 0, L_0x55555e90dcd0;  1 drivers
v0x55555e6551c0_0 .net "o_eq", 0 0, L_0x55555e90d770;  alias, 1 drivers
v0x55555e6ca790_0 .net "o_gt", 0 0, L_0x55555e90dbc0;  1 drivers
v0x55555e6ca830_0 .net "o_lt", 0 0, L_0x55555e90da50;  alias, 1 drivers
L_0x55555e90cf80 .part L_0x55555e90dc30, 1, 1;
L_0x55555e90d020 .part L_0x55555e90dcd0, 1, 1;
L_0x55555e90d590 .part L_0x55555e90dc30, 0, 1;
L_0x55555e90d680 .part L_0x55555e90dcd0, 0, 1;
S_0x55555e475940 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e472f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e90ca70 .functor XOR 1, L_0x55555e90cf80, L_0x55555e90d020, C4<0>, C4<0>;
L_0x55555e90cae0 .functor NOT 1, L_0x55555e90ca70, C4<0>, C4<0>, C4<0>;
L_0x55555e90cbf0 .functor NOT 1, L_0x55555e90cf80, C4<0>, C4<0>, C4<0>;
L_0x55555e90ccb0 .functor AND 1, L_0x55555e90cbf0, L_0x55555e90d020, C4<1>, C4<1>;
L_0x55555e90ce10 .functor OR 1, L_0x55555e90cae0, L_0x55555e90ccb0, C4<0>, C4<0>;
L_0x55555e90ce80 .functor NOT 1, L_0x55555e90ce10, C4<0>, C4<0>, C4<0>;
v0x55555e3ef560_0 .net *"_ivl_0", 0 0, L_0x55555e90ca70;  1 drivers
v0x55555e3e3e70_0 .net *"_ivl_4", 0 0, L_0x55555e90cbf0;  1 drivers
v0x55555e3e3f30_0 .net *"_ivl_8", 0 0, L_0x55555e90ce10;  1 drivers
v0x55555e3d8830_0 .net "i_src_a", 0 0, L_0x55555e90cf80;  1 drivers
v0x55555e3d88d0_0 .net "i_src_b", 0 0, L_0x55555e90d020;  1 drivers
v0x55555e3cd1f0_0 .net "o_eq", 0 0, L_0x55555e90cae0;  alias, 1 drivers
v0x55555e3cd2b0_0 .net "o_gt", 0 0, L_0x55555e90ce80;  1 drivers
v0x55555e3c1f30_0 .net "o_lt", 0 0, L_0x55555e90ccb0;  alias, 1 drivers
S_0x55555e36a230 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e472f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e90d0c0 .functor XOR 1, L_0x55555e90d590, L_0x55555e90d680, C4<0>, C4<0>;
L_0x55555e90d130 .functor NOT 1, L_0x55555e90d0c0, C4<0>, C4<0>, C4<0>;
L_0x55555e90d240 .functor NOT 1, L_0x55555e90d590, C4<0>, C4<0>, C4<0>;
L_0x55555e90d300 .functor AND 1, L_0x55555e90d240, L_0x55555e90d680, C4<1>, C4<1>;
L_0x55555e90d460 .functor OR 1, L_0x55555e90d130, L_0x55555e90d300, C4<0>, C4<0>;
L_0x55555e90d4d0 .functor NOT 1, L_0x55555e90d460, C4<0>, C4<0>, C4<0>;
v0x55555e315cf0_0 .net *"_ivl_0", 0 0, L_0x55555e90d0c0;  1 drivers
v0x55555e3512c0_0 .net *"_ivl_4", 0 0, L_0x55555e90d240;  1 drivers
v0x55555e345c80_0 .net *"_ivl_8", 0 0, L_0x55555e90d460;  1 drivers
v0x55555e33a640_0 .net "i_src_a", 0 0, L_0x55555e90d590;  1 drivers
v0x55555e33a700_0 .net "i_src_b", 0 0, L_0x55555e90d680;  1 drivers
v0x55555e32f000_0 .net "o_eq", 0 0, L_0x55555e90d130;  alias, 1 drivers
v0x55555e32f0a0_0 .net "o_gt", 0 0, L_0x55555e90d4d0;  1 drivers
v0x55555e3239c0_0 .net "o_lt", 0 0, L_0x55555e90d300;  alias, 1 drivers
S_0x55555e402d10 .scope module, "ctrl" "control_unit" 24 127, 26 28 0, S_0x55555e2eee70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_instr";
    .port_info 1 /INPUT 1 "i_br_less";
    .port_info 2 /INPUT 1 "i_br_equal";
    .port_info 3 /OUTPUT 1 "o_br_un";
    .port_info 4 /OUTPUT 1 "o_rd_wren";
    .port_info 5 /OUTPUT 1 "o_mem_wren";
    .port_info 6 /OUTPUT 2 "o_wb_sel";
    .port_info 7 /OUTPUT 1 "o_pc_sel";
    .port_info 8 /OUTPUT 2 "o_opa_sel";
    .port_info 9 /OUTPUT 1 "o_insn_vld";
    .port_info 10 /OUTPUT 1 "o_opb_sel";
    .port_info 11 /OUTPUT 4 "o_alu_op";
L_0x55555e911320 .functor OR 1, L_0x55555e911140, L_0x55555e911230, C4<0>, C4<0>;
L_0x55555e911570 .functor OR 1, L_0x55555e911320, L_0x55555e911430, C4<0>, C4<0>;
L_0x55555e911980 .functor OR 1, L_0x55555e911570, L_0x55555e911680, C4<0>, C4<0>;
L_0x55555e911be0 .functor OR 1, L_0x55555e911980, L_0x55555e911a90, C4<0>, C4<0>;
L_0x55555e911d90 .functor OR 1, L_0x55555e911be0, L_0x55555e911ca0, C4<0>, C4<0>;
L_0x55555e912000 .functor OR 1, L_0x55555e911d90, L_0x55555e911ea0, C4<0>, C4<0>;
L_0x55555e912200 .functor OR 1, L_0x55555e912000, L_0x55555e912110, C4<0>, C4<0>;
L_0x55555e911f90 .functor OR 1, L_0x55555e912200, L_0x55555e912310, C4<0>, C4<0>;
L_0x55555e912660 .functor NOT 1, L_0x55555e911050, C4<0>, C4<0>, C4<0>;
L_0x55555e912720 .functor AND 1, L_0x55555e912570, L_0x55555e912660, C4<1>, C4<1>;
L_0x55555e912830 .functor AND 1, L_0x55555e912720, L_0x55555e911f90, C4<1>, C4<1>;
L_0x7f3943204918 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55555e3291d0_0 .net/2u *"_ivl_12", 6 0, L_0x7f3943204918;  1 drivers
v0x55555e3292b0_0 .net *"_ivl_14", 0 0, L_0x55555e911140;  1 drivers
L_0x7f3943204960 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x55555e326610_0 .net/2u *"_ivl_16", 6 0, L_0x7f3943204960;  1 drivers
v0x55555e3266e0_0 .net *"_ivl_18", 0 0, L_0x55555e911230;  1 drivers
v0x55555e3205a0_0 .net *"_ivl_20", 0 0, L_0x55555e911320;  1 drivers
L_0x7f39432049a8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55555e320680_0 .net/2u *"_ivl_22", 6 0, L_0x7f39432049a8;  1 drivers
v0x55555e31db90_0 .net *"_ivl_24", 0 0, L_0x55555e911430;  1 drivers
v0x55555e31dc50_0 .net *"_ivl_26", 0 0, L_0x55555e911570;  1 drivers
L_0x7f39432049f0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55555e31afd0_0 .net/2u *"_ivl_28", 6 0, L_0x7f39432049f0;  1 drivers
v0x55555e31b090_0 .net *"_ivl_30", 0 0, L_0x55555e911680;  1 drivers
v0x55555e315240_0 .net *"_ivl_32", 0 0, L_0x55555e911980;  1 drivers
L_0x7f3943204a38 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55555e315320_0 .net/2u *"_ivl_34", 6 0, L_0x7f3943204a38;  1 drivers
v0x55555e312830_0 .net *"_ivl_36", 0 0, L_0x55555e911a90;  1 drivers
v0x55555e3128f0_0 .net *"_ivl_38", 0 0, L_0x55555e911be0;  1 drivers
L_0x7f3943204a80 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55555e30fc70_0 .net/2u *"_ivl_40", 6 0, L_0x7f3943204a80;  1 drivers
v0x55555e30fd30_0 .net *"_ivl_42", 0 0, L_0x55555e911ca0;  1 drivers
v0x55555e8197c0_0 .net *"_ivl_44", 0 0, L_0x55555e911d90;  1 drivers
L_0x7f3943204ac8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55555e8198a0_0 .net/2u *"_ivl_46", 6 0, L_0x7f3943204ac8;  1 drivers
v0x55555e819ba0_0 .net *"_ivl_48", 0 0, L_0x55555e911ea0;  1 drivers
v0x55555e819c40_0 .net *"_ivl_50", 0 0, L_0x55555e912000;  1 drivers
L_0x7f3943204b10 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x55555e81c330_0 .net/2u *"_ivl_52", 6 0, L_0x7f3943204b10;  1 drivers
v0x55555e81c3f0_0 .net *"_ivl_54", 0 0, L_0x55555e912110;  1 drivers
v0x55555e80cf70_0 .net *"_ivl_56", 0 0, L_0x55555e912200;  1 drivers
L_0x7f3943204b58 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x55555e80d030_0 .net/2u *"_ivl_58", 6 0, L_0x7f3943204b58;  1 drivers
v0x55555e80cb90_0 .net *"_ivl_60", 0 0, L_0x55555e912310;  1 drivers
L_0x7f3943204ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e80cc50_0 .net/2u *"_ivl_64", 31 0, L_0x7f3943204ba0;  1 drivers
v0x55555e531fa0_0 .net *"_ivl_66", 0 0, L_0x55555e912570;  1 drivers
v0x55555e532060_0 .net *"_ivl_68", 0 0, L_0x55555e912660;  1 drivers
v0x55555e5314d0_0 .net *"_ivl_7", 0 0, L_0x55555e910fb0;  1 drivers
v0x55555e531590_0 .net *"_ivl_70", 0 0, L_0x55555e912720;  1 drivers
L_0x7f39432048d0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x55555e52f6f0_0 .net *"_ivl_8", 0 0, L_0x7f39432048d0;  1 drivers
v0x55555e52f7d0_0 .net "funct3", 2 0, L_0x55555e90f1d0;  1 drivers
v0x55555e5246b0_0 .net "funct7", 6 0, L_0x55555e90f270;  1 drivers
v0x55555e524750_0 .net "i_br_equal", 0 0, v0x55555e40b9e0_0;  alias, 1 drivers
v0x55555e519070_0 .net "i_br_less", 0 0, v0x55555e408d80_0;  alias, 1 drivers
v0x55555e519110_0 .net "i_instr", 31 0, v0x55555e4e17a0_0;  alias, 1 drivers
v0x55555e50da30_0 .net "insn_has_x", 0 0, L_0x55555e911050;  1 drivers
v0x55555e50dad0_0 .net "o_alu_op", 3 0, v0x55555e3e6ac0_0;  alias, 1 drivers
v0x55555e5023f0_0 .net "o_br_un", 0 0, v0x55555e34b490_0;  alias, 1 drivers
v0x55555e502490_0 .net "o_insn_vld", 0 0, L_0x55555e912830;  alias, 1 drivers
v0x55555e4f6db0_0 .net "o_mem_wren", 0 0, L_0x55555e9102e0;  alias, 1 drivers
v0x55555e4f6e50_0 .net "o_opa_sel", 1 0, L_0x55555e910ea0;  alias, 1 drivers
v0x55555e4eb770_0 .net "o_opb_sel", 0 0, L_0x55555e910890;  alias, 1 drivers
v0x55555e4eb810_0 .net "o_pc_sel", 0 0, v0x55555e331d20_0;  alias, 1 drivers
v0x55555e5275e0_0 .net "o_rd_wren", 0 0, L_0x55555e9101d0;  alias, 1 drivers
v0x55555e527680_0 .net "o_wb_sel", 1 0, L_0x55555e9109d0;  alias, 1 drivers
v0x55555e52cce0_0 .net "opcode", 6 0, L_0x55555e90f130;  1 drivers
v0x55555e52cd80_0 .net "valid_opcode", 0 0, L_0x55555e911f90;  1 drivers
L_0x55555e90f130 .part v0x55555e4e17a0_0, 0, 7;
L_0x55555e90f1d0 .part v0x55555e4e17a0_0, 12, 3;
L_0x55555e90f270 .part v0x55555e4e17a0_0, 25, 7;
L_0x55555e910fb0 .reduce/xor v0x55555e4e17a0_0;
L_0x55555e911050 .cmp/eeq 1, L_0x55555e910fb0, L_0x7f39432048d0;
L_0x55555e911140 .cmp/eq 7, L_0x55555e90f130, L_0x7f3943204918;
L_0x55555e911230 .cmp/eq 7, L_0x55555e90f130, L_0x7f3943204960;
L_0x55555e911430 .cmp/eq 7, L_0x55555e90f130, L_0x7f39432049a8;
L_0x55555e911680 .cmp/eq 7, L_0x55555e90f130, L_0x7f39432049f0;
L_0x55555e911a90 .cmp/eq 7, L_0x55555e90f130, L_0x7f3943204a38;
L_0x55555e911ca0 .cmp/eq 7, L_0x55555e90f130, L_0x7f3943204a80;
L_0x55555e911ea0 .cmp/eq 7, L_0x55555e90f130, L_0x7f3943204ac8;
L_0x55555e912110 .cmp/eq 7, L_0x55555e90f130, L_0x7f3943204b10;
L_0x55555e912310 .cmp/eq 7, L_0x55555e90f130, L_0x7f3943204b58;
L_0x55555e912570 .cmp/ne 32, v0x55555e4e17a0_0, L_0x7f3943204ba0;
S_0x55555e3ec090 .scope module, "alu_dec" "ALUDecoder" 26 67, 26 240 0, S_0x55555e402d10;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_op";
v0x55555e3e6ac0_0 .var "alu_op", 3 0;
v0x55555e3e6bb0_0 .net "funct3", 2 0, L_0x55555e90f1d0;  alias, 1 drivers
v0x55555e3e0a50_0 .net "funct7", 6 0, L_0x55555e90f270;  alias, 1 drivers
v0x55555e3e0b20_0 .net "opcode", 6 0, L_0x55555e90f130;  alias, 1 drivers
E_0x55555e3e3660 .event anyedge, v0x55555e3e0b20_0, v0x55555e3e6bb0_0, v0x55555e3e0a50_0;
S_0x55555e3f2100 .scope module, "main_dec" "MainDecoder" 26 52, 26 129 0, S_0x55555e402d10;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "br_less";
    .port_info 3 /INPUT 1 "br_equal";
    .port_info 4 /OUTPUT 1 "br_un";
    .port_info 5 /OUTPUT 1 "rd_wren";
    .port_info 6 /OUTPUT 1 "mem_wren";
    .port_info 7 /OUTPUT 2 "wb_sel";
    .port_info 8 /OUTPUT 1 "pc_sel";
    .port_info 9 /OUTPUT 2 "opa_sel";
    .port_info 10 /OUTPUT 1 "opb_sel";
L_0x55555e90fc80 .functor OR 1, L_0x55555e90f310, L_0x55555e90f440, C4<0>, C4<0>;
L_0x55555e90fd90 .functor OR 1, L_0x55555e90fc80, L_0x55555e90f4e0, C4<0>, C4<0>;
L_0x55555e90fea0 .functor OR 1, L_0x55555e90fd90, L_0x55555e90f870, C4<0>, C4<0>;
L_0x55555e90ffb0 .functor OR 1, L_0x55555e90fea0, L_0x55555e90f960, C4<0>, C4<0>;
L_0x55555e9100c0 .functor OR 1, L_0x55555e90ffb0, L_0x55555e90fa50, C4<0>, C4<0>;
L_0x55555e9101d0 .functor OR 1, L_0x55555e9100c0, L_0x55555e90fb90, C4<0>, C4<0>;
L_0x55555e9102e0 .functor BUFZ 1, L_0x55555e90f580, C4<0>, C4<0>, C4<0>;
L_0x55555e9103a0 .functor OR 1, L_0x55555e90f440, L_0x55555e90f4e0, C4<0>, C4<0>;
L_0x55555e910460 .functor OR 1, L_0x55555e9103a0, L_0x55555e90f580, C4<0>, C4<0>;
L_0x55555e910520 .functor OR 1, L_0x55555e910460, L_0x55555e90f670, C4<0>, C4<0>;
L_0x55555e910630 .functor OR 1, L_0x55555e910520, L_0x55555e90f870, C4<0>, C4<0>;
L_0x55555e9106a0 .functor OR 1, L_0x55555e910630, L_0x55555e90f960, C4<0>, C4<0>;
L_0x55555e9107d0 .functor OR 1, L_0x55555e9106a0, L_0x55555e90fa50, C4<0>, C4<0>;
L_0x55555e910890 .functor OR 1, L_0x55555e9107d0, L_0x55555e90fb90, C4<0>, C4<0>;
L_0x55555e910760 .functor BUFZ 1, L_0x55555e90f4e0, C4<0>, C4<0>, C4<0>;
L_0x55555e910a70 .functor OR 1, L_0x55555e90f870, L_0x55555e90f960, C4<0>, C4<0>;
L_0x55555e910c90 .functor OR 1, L_0x55555e90f670, L_0x55555e90f870, C4<0>, C4<0>;
L_0x55555e910d00 .functor OR 1, L_0x55555e910c90, L_0x55555e90fb90, C4<0>, C4<0>;
L_0x55555e910f40 .functor BUFZ 1, L_0x55555e90fa50, C4<0>, C4<0>, C4<0>;
L_0x7f3943204648 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55555e3de040_0 .net/2u *"_ivl_0", 6 0, L_0x7f3943204648;  1 drivers
L_0x7f3943204720 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55555e3db480_0 .net/2u *"_ivl_12", 6 0, L_0x7f3943204720;  1 drivers
L_0x7f3943204768 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55555e3db560_0 .net/2u *"_ivl_16", 6 0, L_0x7f3943204768;  1 drivers
L_0x7f39432047b0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55555e3d5410_0 .net/2u *"_ivl_20", 6 0, L_0x7f39432047b0;  1 drivers
L_0x7f39432047f8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55555e3d54d0_0 .net/2u *"_ivl_24", 6 0, L_0x7f39432047f8;  1 drivers
L_0x7f3943204840 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x55555e3d2a00_0 .net/2u *"_ivl_28", 6 0, L_0x7f3943204840;  1 drivers
L_0x7f3943204888 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x55555e3d2ac0_0 .net/2u *"_ivl_32", 6 0, L_0x7f3943204888;  1 drivers
v0x55555e3cfe40_0 .net *"_ivl_36", 0 0, L_0x55555e90fc80;  1 drivers
v0x55555e3cff00_0 .net *"_ivl_38", 0 0, L_0x55555e90fd90;  1 drivers
L_0x7f3943204690 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x55555e3ca0b0_0 .net/2u *"_ivl_4", 6 0, L_0x7f3943204690;  1 drivers
v0x55555e3ca170_0 .net *"_ivl_40", 0 0, L_0x55555e90fea0;  1 drivers
v0x55555e3c76a0_0 .net *"_ivl_42", 0 0, L_0x55555e90ffb0;  1 drivers
v0x55555e3c7760_0 .net *"_ivl_44", 0 0, L_0x55555e9100c0;  1 drivers
v0x55555e3c4ae0_0 .net *"_ivl_50", 0 0, L_0x55555e9103a0;  1 drivers
v0x55555e3c4ba0_0 .net *"_ivl_52", 0 0, L_0x55555e910460;  1 drivers
v0x55555e364520_0 .net *"_ivl_54", 0 0, L_0x55555e910520;  1 drivers
v0x55555e3645e0_0 .net *"_ivl_56", 0 0, L_0x55555e910630;  1 drivers
v0x55555e35ef50_0 .net *"_ivl_58", 0 0, L_0x55555e9106a0;  1 drivers
v0x55555e35f030_0 .net *"_ivl_60", 0 0, L_0x55555e9107d0;  1 drivers
v0x55555e3594e0_0 .net *"_ivl_67", 0 0, L_0x55555e910760;  1 drivers
v0x55555e3595a0_0 .net *"_ivl_71", 0 0, L_0x55555e910a70;  1 drivers
v0x55555e356ad0_0 .net *"_ivl_75", 0 0, L_0x55555e910c90;  1 drivers
v0x55555e356b90_0 .net *"_ivl_77", 0 0, L_0x55555e910d00;  1 drivers
L_0x7f39432046d8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55555e353f10_0 .net/2u *"_ivl_8", 6 0, L_0x7f39432046d8;  1 drivers
v0x55555e353fd0_0 .net *"_ivl_83", 0 0, L_0x55555e910f40;  1 drivers
v0x55555e34dea0_0 .net "br_equal", 0 0, v0x55555e40b9e0_0;  alias, 1 drivers
v0x55555e34df40_0 .net "br_less", 0 0, v0x55555e408d80_0;  alias, 1 drivers
v0x55555e34b490_0 .var "br_un", 0 0;
v0x55555e34b560_0 .net "funct3", 2 0, L_0x55555e90f1d0;  alias, 1 drivers
v0x55555e3488d0_0 .net "is_auipc", 0 0, L_0x55555e90fb90;  1 drivers
v0x55555e348970_0 .net "is_branch", 0 0, L_0x55555e90f670;  1 drivers
v0x55555e342860_0 .net "is_itype", 0 0, L_0x55555e90f440;  1 drivers
v0x55555e342900_0 .net "is_jal", 0 0, L_0x55555e90f870;  1 drivers
v0x55555e33fe50_0 .net "is_jalr", 0 0, L_0x55555e90f960;  1 drivers
v0x55555e33fef0_0 .net "is_load", 0 0, L_0x55555e90f4e0;  1 drivers
v0x55555e33d290_0 .net "is_lui", 0 0, L_0x55555e90fa50;  1 drivers
v0x55555e33d350_0 .net "is_rtype", 0 0, L_0x55555e90f310;  1 drivers
v0x55555e337220_0 .net "is_store", 0 0, L_0x55555e90f580;  1 drivers
v0x55555e3372e0_0 .net "mem_wren", 0 0, L_0x55555e9102e0;  alias, 1 drivers
v0x55555e334810_0 .net "opa_sel", 1 0, L_0x55555e910ea0;  alias, 1 drivers
v0x55555e3348b0_0 .net "opb_sel", 0 0, L_0x55555e910890;  alias, 1 drivers
v0x55555e331c50_0 .net "opcode", 6 0, L_0x55555e90f130;  alias, 1 drivers
v0x55555e331d20_0 .var "pc_sel", 0 0;
v0x55555e32bbe0_0 .net "rd_wren", 0 0, L_0x55555e9101d0;  alias, 1 drivers
v0x55555e32bcb0_0 .net "wb_sel", 1 0, L_0x55555e9109d0;  alias, 1 drivers
E_0x55555e7dab20/0 .event anyedge, v0x55555e348970_0, v0x55555e3e6bb0_0, v0x55555e40b9e0_0, v0x55555e408d80_0;
E_0x55555e7dab20/1 .event anyedge, v0x55555e342900_0, v0x55555e33fe50_0;
E_0x55555e7dab20 .event/or E_0x55555e7dab20/0, E_0x55555e7dab20/1;
L_0x55555e90f310 .cmp/eq 7, L_0x55555e90f130, L_0x7f3943204648;
L_0x55555e90f440 .cmp/eq 7, L_0x55555e90f130, L_0x7f3943204690;
L_0x55555e90f4e0 .cmp/eq 7, L_0x55555e90f130, L_0x7f39432046d8;
L_0x55555e90f580 .cmp/eq 7, L_0x55555e90f130, L_0x7f3943204720;
L_0x55555e90f670 .cmp/eq 7, L_0x55555e90f130, L_0x7f3943204768;
L_0x55555e90f870 .cmp/eq 7, L_0x55555e90f130, L_0x7f39432047b0;
L_0x55555e90f960 .cmp/eq 7, L_0x55555e90f130, L_0x7f39432047f8;
L_0x55555e90fa50 .cmp/eq 7, L_0x55555e90f130, L_0x7f3943204840;
L_0x55555e90fb90 .cmp/eq 7, L_0x55555e90f130, L_0x7f3943204888;
L_0x55555e9109d0 .concat8 [ 1 1 0 0], L_0x55555e910760, L_0x55555e910a70;
L_0x55555e910ea0 .concat8 [ 1 1 0 0], L_0x55555e910d00, L_0x55555e910f40;
S_0x55555e3f4cc0 .scope module, "ig" "imm_gen" 24 148, 27 7 0, S_0x55555e2eee70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_instr";
    .port_info 1 /OUTPUT 32 "o_imm_out";
v0x55555e508460_0 .net *"_ivl_11", 0 0, L_0x55555e913860;  1 drivers
v0x55555e508520_0 .net *"_ivl_13", 5 0, L_0x55555e913900;  1 drivers
v0x55555e4fa1e0_0 .net *"_ivl_15", 3 0, L_0x55555e9139a0;  1 drivers
L_0x7f3943204be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e4fa2d0_0 .net/2u *"_ivl_16", 0 0, L_0x7f3943204be8;  1 drivers
v0x55555e4ff9e0_0 .net *"_ivl_21", 0 0, L_0x55555e913fe0;  1 drivers
v0x55555e4fce20_0 .net *"_ivl_23", 7 0, L_0x55555e9140e0;  1 drivers
v0x55555e4fcf00_0 .net *"_ivl_25", 0 0, L_0x55555e914180;  1 drivers
v0x55555e4eeba0_0 .net *"_ivl_27", 9 0, L_0x55555e914290;  1 drivers
L_0x7f3943204c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e4eec60_0 .net/2u *"_ivl_28", 0 0, L_0x7f3943204c30;  1 drivers
v0x55555e4f43a0_0 .net *"_ivl_3", 6 0, L_0x55555e913220;  1 drivers
v0x55555e4f4480_0 .net *"_ivl_33", 19 0, L_0x55555e914590;  1 drivers
L_0x7f3943204c78 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e4f17e0_0 .net/2u *"_ivl_34", 11 0, L_0x7f3943204c78;  1 drivers
v0x55555e4f18a0_0 .net *"_ivl_5", 4 0, L_0x55555e9132c0;  1 drivers
v0x55555e4e3560_0 .net *"_ivl_9", 0 0, L_0x55555e9137c0;  1 drivers
v0x55555e4e3640_0 .net "i_instr", 31 0, v0x55555e4e17a0_0;  alias, 1 drivers
v0x55555e4e8d60_0 .net "imm_b", 31 0, L_0x55555e913630;  1 drivers
v0x55555e4e8e20_0 .net "imm_i", 31 0, L_0x55555e912ac0;  1 drivers
v0x55555e4e61a0_0 .net "imm_j", 31 0, L_0x55555e913e50;  1 drivers
v0x55555e4e6270_0 .net "imm_s", 31 0, L_0x55555e913090;  1 drivers
v0x55555e4d8330_0 .var "o_imm_out", 31 0;
v0x55555e4d83f0_0 .net "u_imm", 31 0, L_0x55555e914630;  1 drivers
E_0x55555dd9c4f0/0 .event anyedge, v0x55555e4e17a0_0, v0x55555e51f1b0_0, v0x55555e50b110_0, v0x55555e51c590_0;
E_0x55555dd9c4f0/1 .event anyedge, v0x55555e4d83f0_0, v0x55555e516730_0;
E_0x55555dd9c4f0 .event/or E_0x55555dd9c4f0/0, E_0x55555dd9c4f0/1;
L_0x55555e912c50 .part v0x55555e4e17a0_0, 20, 12;
L_0x55555e913220 .part v0x55555e4e17a0_0, 25, 7;
L_0x55555e9132c0 .part v0x55555e4e17a0_0, 7, 5;
L_0x55555e913360 .concat [ 5 7 0 0], L_0x55555e9132c0, L_0x55555e913220;
L_0x55555e9137c0 .part v0x55555e4e17a0_0, 31, 1;
L_0x55555e913860 .part v0x55555e4e17a0_0, 7, 1;
L_0x55555e913900 .part v0x55555e4e17a0_0, 25, 6;
L_0x55555e9139a0 .part v0x55555e4e17a0_0, 8, 4;
LS_0x55555e913a90_0_0 .concat [ 1 4 6 1], L_0x7f3943204be8, L_0x55555e9139a0, L_0x55555e913900, L_0x55555e913860;
LS_0x55555e913a90_0_4 .concat [ 1 0 0 0], L_0x55555e9137c0;
L_0x55555e913a90 .concat [ 12 1 0 0], LS_0x55555e913a90_0_0, LS_0x55555e913a90_0_4;
L_0x55555e913fe0 .part v0x55555e4e17a0_0, 31, 1;
L_0x55555e9140e0 .part v0x55555e4e17a0_0, 12, 8;
L_0x55555e914180 .part v0x55555e4e17a0_0, 20, 1;
L_0x55555e914290 .part v0x55555e4e17a0_0, 21, 10;
LS_0x55555e914330_0_0 .concat [ 1 10 1 8], L_0x7f3943204c30, L_0x55555e914290, L_0x55555e914180, L_0x55555e9140e0;
LS_0x55555e914330_0_4 .concat [ 1 0 0 0], L_0x55555e913fe0;
L_0x55555e914330 .concat [ 20 1 0 0], LS_0x55555e914330_0_0, LS_0x55555e914330_0_4;
L_0x55555e914590 .part v0x55555e4e17a0_0, 12, 20;
L_0x55555e914630 .concat [ 12 20 0 0], L_0x7f3943204c78, L_0x55555e914590;
S_0x55555e3f76d0 .scope module, "ext_b" "sign_extend" 27 27, 27 69 0, S_0x55555e3f4cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 13 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x55555e3e34d0 .param/l "IN_WIDTH" 0 27 70, +C4<00000000000000000000000000001101>;
P_0x55555e3e3510 .param/l "OUT_WIDTH" 0 27 71, +C4<00000000000000000000000000100000>;
v0x55555e52a120_0 .net *"_ivl_1", 0 0, L_0x55555e9134a0;  1 drivers
v0x55555e52a220_0 .net *"_ivl_3", 18 0, L_0x55555e913540;  1 drivers
v0x55555e51c4a0_0 .net "in", 12 0, L_0x55555e913a90;  1 drivers
v0x55555e51c590_0 .net "out", 31 0, L_0x55555e913630;  alias, 1 drivers
L_0x55555e9134a0 .part L_0x55555e913a90, 12, 1;
L_0x55555e913540 .repeat 19, 19, L_0x55555e9134a0;
L_0x55555e913630 .concat [ 13 19 0 0], L_0x55555e913a90, L_0x55555e913540;
S_0x55555e3fd740 .scope module, "ext_i" "sign_extend" 27 15, 27 69 0, S_0x55555e3f4cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x55555e3eeb10 .param/l "IN_WIDTH" 0 27 70, +C4<00000000000000000000000000001100>;
P_0x55555e3eeb50 .param/l "OUT_WIDTH" 0 27 71, +C4<00000000000000000000000000100000>;
v0x55555e521ca0_0 .net *"_ivl_1", 0 0, L_0x55555e912930;  1 drivers
v0x55555e521d80_0 .net *"_ivl_3", 19 0, L_0x55555e9129d0;  1 drivers
v0x55555e51f0e0_0 .net "in", 11 0, L_0x55555e912c50;  1 drivers
v0x55555e51f1b0_0 .net "out", 31 0, L_0x55555e912ac0;  alias, 1 drivers
L_0x55555e912930 .part L_0x55555e912c50, 11, 1;
L_0x55555e9129d0 .repeat 20, 20, L_0x55555e912930;
L_0x55555e912ac0 .concat [ 12 20 0 0], L_0x55555e912c50, L_0x55555e9129d0;
S_0x55555e400300 .scope module, "ext_j" "sign_extend" 27 33, 27 69 0, S_0x55555e3f4cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 21 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x55555e1596f0 .param/l "IN_WIDTH" 0 27 70, +C4<00000000000000000000000000010101>;
P_0x55555e159730 .param/l "OUT_WIDTH" 0 27 71, +C4<00000000000000000000000000100000>;
v0x55555e510e60_0 .net *"_ivl_1", 0 0, L_0x55555e913cc0;  1 drivers
v0x55555e510f40_0 .net *"_ivl_3", 10 0, L_0x55555e913d60;  1 drivers
v0x55555e516660_0 .net "in", 20 0, L_0x55555e914330;  1 drivers
v0x55555e516730_0 .net "out", 31 0, L_0x55555e913e50;  alias, 1 drivers
L_0x55555e913cc0 .part L_0x55555e914330, 20, 1;
L_0x55555e913d60 .repeat 11, 11, L_0x55555e913cc0;
L_0x55555e913e50 .concat [ 21 11 0 0], L_0x55555e914330, L_0x55555e913d60;
S_0x55555e513aa0 .scope module, "ext_s" "sign_extend" 27 21, 27 69 0, S_0x55555e3f4cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x55555e159b30 .param/l "IN_WIDTH" 0 27 70, +C4<00000000000000000000000000001100>;
P_0x55555e159b70 .param/l "OUT_WIDTH" 0 27 71, +C4<00000000000000000000000000100000>;
v0x55555e505820_0 .net *"_ivl_1", 0 0, L_0x55555e912f00;  1 drivers
v0x55555e505920_0 .net *"_ivl_3", 19 0, L_0x55555e912fa0;  1 drivers
v0x55555e50b020_0 .net "in", 11 0, L_0x55555e913360;  1 drivers
v0x55555e50b110_0 .net "out", 31 0, L_0x55555e913090;  alias, 1 drivers
L_0x55555e912f00 .part L_0x55555e913360, 11, 1;
L_0x55555e912fa0 .repeat 20, 20, L_0x55555e912f00;
L_0x55555e913090 .concat [ 12 20 0 0], L_0x55555e913360, L_0x55555e912fa0;
S_0x55555e4dd8f0 .scope module, "rf" "regfile" 24 84, 28 7 0, S_0x55555e2eee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 5 "i_rs1_addr";
    .port_info 3 /INPUT 5 "i_rs2_addr";
    .port_info 4 /INPUT 5 "i_rd_addr";
    .port_info 5 /INPUT 1 "i_rd_wren";
    .port_info 6 /INPUT 32 "i_rd_data";
    .port_info 7 /OUTPUT 32 "o_rs1_data";
    .port_info 8 /OUTPUT 32 "o_rs2_data";
v0x55555e6604d0_0 .array/port v0x55555e6604d0, 0;
L_0x55555e8f4fa0 .functor BUFZ 32, v0x55555e6604d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_1 .array/port v0x55555e6604d0, 1;
L_0x55555e8f5010 .functor BUFZ 32, v0x55555e6604d0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_2 .array/port v0x55555e6604d0, 2;
L_0x55555e8f5080 .functor BUFZ 32, v0x55555e6604d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_3 .array/port v0x55555e6604d0, 3;
L_0x55555e8f50f0 .functor BUFZ 32, v0x55555e6604d0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_4 .array/port v0x55555e6604d0, 4;
L_0x55555e8f5160 .functor BUFZ 32, v0x55555e6604d0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_5 .array/port v0x55555e6604d0, 5;
L_0x55555e8f51d0 .functor BUFZ 32, v0x55555e6604d0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_6 .array/port v0x55555e6604d0, 6;
L_0x55555e8f5240 .functor BUFZ 32, v0x55555e6604d0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_7 .array/port v0x55555e6604d0, 7;
L_0x55555e8f52b0 .functor BUFZ 32, v0x55555e6604d0_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_8 .array/port v0x55555e6604d0, 8;
L_0x55555e8f5370 .functor BUFZ 32, v0x55555e6604d0_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_9 .array/port v0x55555e6604d0, 9;
L_0x55555e8f53e0 .functor BUFZ 32, v0x55555e6604d0_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_10 .array/port v0x55555e6604d0, 10;
L_0x55555e8f5450 .functor BUFZ 32, v0x55555e6604d0_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_11 .array/port v0x55555e6604d0, 11;
L_0x55555e8f54c0 .functor BUFZ 32, v0x55555e6604d0_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_12 .array/port v0x55555e6604d0, 12;
L_0x55555e8f55a0 .functor BUFZ 32, v0x55555e6604d0_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_13 .array/port v0x55555e6604d0, 13;
L_0x55555e8f5610 .functor BUFZ 32, v0x55555e6604d0_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_14 .array/port v0x55555e6604d0, 14;
L_0x55555e8f5530 .functor BUFZ 32, v0x55555e6604d0_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_15 .array/port v0x55555e6604d0, 15;
L_0x55555e8f5700 .functor BUFZ 32, v0x55555e6604d0_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_16 .array/port v0x55555e6604d0, 16;
L_0x55555e8f5800 .functor BUFZ 32, v0x55555e6604d0_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_17 .array/port v0x55555e6604d0, 17;
L_0x55555e8f58d0 .functor BUFZ 32, v0x55555e6604d0_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_18 .array/port v0x55555e6604d0, 18;
L_0x55555e8f5a40 .functor BUFZ 32, v0x55555e6604d0_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_19 .array/port v0x55555e6604d0, 19;
L_0x55555e8f5ae0 .functor BUFZ 32, v0x55555e6604d0_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_20 .array/port v0x55555e6604d0, 20;
L_0x55555e8f5c60 .functor BUFZ 32, v0x55555e6604d0_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_21 .array/port v0x55555e6604d0, 21;
L_0x55555e8f5d30 .functor BUFZ 32, v0x55555e6604d0_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_22 .array/port v0x55555e6604d0, 22;
L_0x55555e8f5ec0 .functor BUFZ 32, v0x55555e6604d0_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_23 .array/port v0x55555e6604d0, 23;
L_0x55555e8f5f90 .functor BUFZ 32, v0x55555e6604d0_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_24 .array/port v0x55555e6604d0, 24;
L_0x55555e8f6130 .functor BUFZ 32, v0x55555e6604d0_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_25 .array/port v0x55555e6604d0, 25;
L_0x55555e8f6200 .functor BUFZ 32, v0x55555e6604d0_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_26 .array/port v0x55555e6604d0, 26;
L_0x55555e8f63b0 .functor BUFZ 32, v0x55555e6604d0_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_27 .array/port v0x55555e6604d0, 27;
L_0x55555e8f6480 .functor BUFZ 32, v0x55555e6604d0_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_28 .array/port v0x55555e6604d0, 28;
L_0x55555e8f6640 .functor BUFZ 32, v0x55555e6604d0_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_29 .array/port v0x55555e6604d0, 29;
L_0x55555e8f6710 .functor BUFZ 32, v0x55555e6604d0_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_30 .array/port v0x55555e6604d0, 30;
L_0x55555e8f68e0 .functor BUFZ 32, v0x55555e6604d0_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e6604d0_31 .array/port v0x55555e6604d0, 31;
L_0x55555e8f69b0 .functor BUFZ 32, v0x55555e6604d0_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f3943204498 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55555e4dae50_0 .net/2u *"_ivl_0", 4 0, L_0x7f3943204498;  1 drivers
L_0x7f3943204528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555e4daf10_0 .net *"_ivl_11", 1 0, L_0x7f3943204528;  1 drivers
L_0x7f3943204570 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55555e65dd10_0 .net/2u *"_ivl_14", 4 0, L_0x7f3943204570;  1 drivers
v0x55555e65de00_0 .net *"_ivl_16", 0 0, L_0x55555e8f4ab0;  1 drivers
L_0x7f39432045b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e65d930_0 .net/2u *"_ivl_18", 31 0, L_0x7f39432045b8;  1 drivers
v0x55555e65d550_0 .net *"_ivl_2", 0 0, L_0x55555e8f4650;  1 drivers
v0x55555e65d610_0 .net *"_ivl_20", 31 0, L_0x55555e8f4ba0;  1 drivers
v0x55555e65d170_0 .net *"_ivl_22", 6 0, L_0x55555e8f4c80;  1 drivers
L_0x7f3943204600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555e65d250_0 .net *"_ivl_25", 1 0, L_0x7f3943204600;  1 drivers
L_0x7f39432044e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e65cd90_0 .net/2u *"_ivl_4", 31 0, L_0x7f39432044e0;  1 drivers
v0x55555e65ce50_0 .net *"_ivl_6", 31 0, L_0x55555e8f4740;  1 drivers
v0x55555e65c9b0_0 .net *"_ivl_8", 6 0, L_0x55555e8f47e0;  1 drivers
v0x55555e65ca90_0 .net "i_clk", 0 0, v0x55555e5add40_0;  alias, 1 drivers
v0x55555e65c5d0_0 .net "i_rd_addr", 4 0, v0x55555e4ec5a0_0;  alias, 1 drivers
v0x55555e65c670_0 .net "i_rd_data", 31 0, L_0x55555e97e4f0;  alias, 1 drivers
v0x55555e65c1f0_0 .net "i_rd_wren", 0 0, v0x55555e4ec800_0;  alias, 1 drivers
v0x55555e65c2e0_0 .net "i_reset", 0 0, v0x55555e59ad60_0;  alias, 1 drivers
v0x55555e656e20_0 .net "i_rs1_addr", 4 0, L_0x55555e8f4170;  alias, 1 drivers
v0x55555e656ee0_0 .net "i_rs2_addr", 4 0, L_0x55555e8f4370;  alias, 1 drivers
v0x55555e661110_0 .net "o_rs1_data", 31 0, L_0x55555e8f48d0;  alias, 1 drivers
v0x55555e6611f0_0 .net "o_rs2_data", 31 0, L_0x55555e8f4d70;  alias, 1 drivers
v0x55555e6604d0 .array "registers", 0 31, 31 0;
v0x55555e660570_0 .net "x0", 31 0, L_0x55555e8f4fa0;  1 drivers
v0x55555e648d30_0 .net "x1", 31 0, L_0x55555e8f5010;  1 drivers
v0x55555e648df0_0 .net "x10", 31 0, L_0x55555e8f5450;  1 drivers
v0x55555e63d6f0_0 .net "x11", 31 0, L_0x55555e8f54c0;  1 drivers
v0x55555e63d7d0_0 .net "x12", 31 0, L_0x55555e8f55a0;  1 drivers
v0x55555e6320b0_0 .net "x13", 31 0, L_0x55555e8f5610;  1 drivers
v0x55555e632170_0 .net "x14", 31 0, L_0x55555e8f5530;  1 drivers
v0x55555e626a70_0 .net "x15", 31 0, L_0x55555e8f5700;  1 drivers
v0x55555e626b50_0 .net "x16", 31 0, L_0x55555e8f5800;  1 drivers
v0x55555e61b430_0 .net "x17", 31 0, L_0x55555e8f58d0;  1 drivers
v0x55555e61b4f0_0 .net "x18", 31 0, L_0x55555e8f5a40;  1 drivers
v0x55555e60fdf0_0 .net "x19", 31 0, L_0x55555e8f5ae0;  1 drivers
v0x55555e60fed0_0 .net "x2", 31 0, L_0x55555e8f5080;  1 drivers
v0x55555e64bc60_0 .net "x20", 31 0, L_0x55555e8f5c60;  1 drivers
v0x55555e64bd20_0 .net "x21", 31 0, L_0x55555e8f5d30;  1 drivers
v0x55555e651360_0 .net "x22", 31 0, L_0x55555e8f5ec0;  1 drivers
v0x55555e651440_0 .net "x23", 31 0, L_0x55555e8f5f90;  1 drivers
v0x55555e64e7a0_0 .net "x24", 31 0, L_0x55555e8f6130;  1 drivers
v0x55555e64e860_0 .net "x25", 31 0, L_0x55555e8f6200;  1 drivers
v0x55555e640b20_0 .net "x26", 31 0, L_0x55555e8f63b0;  1 drivers
v0x55555e640c00_0 .net "x27", 31 0, L_0x55555e8f6480;  1 drivers
v0x55555e646320_0 .net "x28", 31 0, L_0x55555e8f6640;  1 drivers
v0x55555e6463e0_0 .net "x29", 31 0, L_0x55555e8f6710;  1 drivers
v0x55555e643760_0 .net "x3", 31 0, L_0x55555e8f50f0;  1 drivers
v0x55555e643840_0 .net "x30", 31 0, L_0x55555e8f68e0;  1 drivers
v0x55555e6354e0_0 .net "x31", 31 0, L_0x55555e8f69b0;  1 drivers
v0x55555e6355a0_0 .net "x4", 31 0, L_0x55555e8f5160;  1 drivers
v0x55555e63ace0_0 .net "x5", 31 0, L_0x55555e8f51d0;  1 drivers
v0x55555e63adc0_0 .net "x6", 31 0, L_0x55555e8f5240;  1 drivers
v0x55555e638120_0 .net "x7", 31 0, L_0x55555e8f52b0;  1 drivers
v0x55555e6381e0_0 .net "x8", 31 0, L_0x55555e8f5370;  1 drivers
v0x55555e629ea0_0 .net "x9", 31 0, L_0x55555e8f53e0;  1 drivers
L_0x55555e8f4650 .cmp/eq 5, L_0x55555e8f4170, L_0x7f3943204498;
L_0x55555e8f4740 .array/port v0x55555e6604d0, L_0x55555e8f47e0;
L_0x55555e8f47e0 .concat [ 5 2 0 0], L_0x55555e8f4170, L_0x7f3943204528;
L_0x55555e8f48d0 .functor MUXZ 32, L_0x55555e8f4740, L_0x7f39432044e0, L_0x55555e8f4650, C4<>;
L_0x55555e8f4ab0 .cmp/eq 5, L_0x55555e8f4370, L_0x7f3943204570;
L_0x55555e8f4ba0 .array/port v0x55555e6604d0, L_0x55555e8f4c80;
L_0x55555e8f4c80 .concat [ 5 2 0 0], L_0x55555e8f4370, L_0x7f3943204600;
L_0x55555e8f4d70 .functor MUXZ 32, L_0x55555e8f4ba0, L_0x7f39432045b8, L_0x55555e8f4ab0, C4<>;
S_0x55555e62f6a0 .scope module, "target_adder" "FA_32bit" 24 159, 23 47 0, S_0x55555e2eee70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e2aa890_0 .net "A", 31 0, L_0x55555e914940;  alias, 1 drivers
v0x55555e2aa990_0 .net "B", 31 0, v0x55555e4d8330_0;  alias, 1 drivers
L_0x7f3943204d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e2e6700_0 .net "Cin", 0 0, L_0x7f3943204d08;  1 drivers
v0x55555e2ebe00_0 .net "Cout", 0 0, L_0x55555e926a40;  alias, 1 drivers
v0x55555e2ebef0_0 .net "Sum", 31 0, L_0x55555e927550;  alias, 1 drivers
v0x55555e2e9240_0 .net "carry", 6 0, L_0x55555e924bd0;  1 drivers
L_0x55555e916d70 .part L_0x55555e914940, 0, 4;
L_0x55555e916e10 .part v0x55555e4d8330_0, 0, 4;
L_0x55555e919170 .part L_0x55555e914940, 4, 4;
L_0x55555e9192a0 .part v0x55555e4d8330_0, 4, 4;
L_0x55555e9193d0 .part L_0x55555e924bd0, 0, 1;
L_0x55555e91b6d0 .part L_0x55555e914940, 8, 4;
L_0x55555e91b770 .part v0x55555e4d8330_0, 8, 4;
L_0x55555e91b810 .part L_0x55555e924bd0, 1, 1;
L_0x55555e91dc50 .part L_0x55555e914940, 12, 4;
L_0x55555e91dcf0 .part v0x55555e4d8330_0, 12, 4;
L_0x55555e91dd90 .part L_0x55555e924bd0, 2, 1;
L_0x55555e920140 .part L_0x55555e914940, 16, 4;
L_0x55555e920250 .part v0x55555e4d8330_0, 16, 4;
L_0x55555e9202f0 .part L_0x55555e924bd0, 3, 1;
L_0x55555e9226e0 .part L_0x55555e914940, 20, 4;
L_0x55555e922780 .part v0x55555e4d8330_0, 20, 4;
L_0x55555e9228b0 .part L_0x55555e924bd0, 4, 1;
L_0x55555e924b30 .part L_0x55555e914940, 24, 4;
L_0x55555e924c70 .part v0x55555e4d8330_0, 24, 4;
L_0x55555e924d10 .part L_0x55555e924bd0, 5, 1;
LS_0x55555e924bd0_0_0 .concat8 [ 1 1 1 1], L_0x55555e916650, L_0x55555e918a50, L_0x55555e91afb0, L_0x55555e91d530;
LS_0x55555e924bd0_0_4 .concat8 [ 1 1 1 0], L_0x55555e91f9c0, L_0x55555e921fc0, L_0x55555e924410;
L_0x55555e924bd0 .concat8 [ 4 3 0 0], LS_0x55555e924bd0_0_0, LS_0x55555e924bd0_0_4;
L_0x55555e927150 .part L_0x55555e914940, 28, 4;
L_0x55555e9272b0 .part v0x55555e4d8330_0, 28, 4;
L_0x55555e927350 .part L_0x55555e924bd0, 6, 1;
LS_0x55555e927550_0_0 .concat8 [ 4 4 4 4], L_0x55555e916cd0, L_0x55555e9190d0, L_0x55555e91b630, L_0x55555e91dbb0;
LS_0x55555e927550_0_4 .concat8 [ 4 4 4 4], L_0x55555e9200a0, L_0x55555e922640, L_0x55555e924a90, L_0x55555e9270b0;
L_0x55555e927550 .concat8 [ 16 16 0 0], LS_0x55555e927550_0_0, LS_0x55555e927550_0_4;
S_0x55555e61e860 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x55555e62f6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e5aa570_0 .net "A", 3 0, L_0x55555e916d70;  1 drivers
v0x55555e5aa670_0 .net "B", 3 0, L_0x55555e916e10;  1 drivers
v0x55555e5a0590_0 .net "Cin", 0 0, L_0x7f3943204d08;  alias, 1 drivers
v0x55555e5a0690_0 .net "Cout", 0 0, L_0x55555e916650;  1 drivers
v0x55555e5a26d0_0 .net "Sum", 3 0, L_0x55555e916cd0;  1 drivers
v0x55555e5a27c0_0 .net "carry", 2 0, L_0x55555e916150;  1 drivers
L_0x55555e914f60 .part L_0x55555e916d70, 0, 1;
L_0x55555e915090 .part L_0x55555e916e10, 0, 1;
L_0x55555e9155f0 .part L_0x55555e916d70, 1, 1;
L_0x55555e915720 .part L_0x55555e916e10, 1, 1;
L_0x55555e915850 .part L_0x55555e916150, 0, 1;
L_0x55555e915dc0 .part L_0x55555e916d70, 2, 1;
L_0x55555e915f30 .part L_0x55555e916e10, 2, 1;
L_0x55555e916060 .part L_0x55555e916150, 1, 1;
L_0x55555e916150 .concat8 [ 1 1 1 0], L_0x55555e914e50, L_0x55555e9154e0, L_0x55555e915cb0;
L_0x55555e9167b0 .part L_0x55555e916d70, 3, 1;
L_0x55555e916970 .part L_0x55555e916e10, 3, 1;
L_0x55555e916b30 .part L_0x55555e916150, 2, 1;
L_0x55555e916cd0 .concat8 [ 1 1 1 1], L_0x55555e914b60, L_0x55555e915230, L_0x55555e915960, L_0x55555e916300;
S_0x55555e624060 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e61e860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e914220 .functor XOR 1, L_0x55555e914f60, L_0x55555e915090, C4<0>, C4<0>;
L_0x55555e914b60 .functor XOR 1, L_0x55555e914220, L_0x7f3943204d08, C4<0>, C4<0>;
L_0x55555e914bd0 .functor AND 1, L_0x55555e914f60, L_0x55555e915090, C4<1>, C4<1>;
L_0x55555e914ce0 .functor XOR 1, L_0x55555e914f60, L_0x55555e915090, C4<0>, C4<0>;
L_0x55555e914d50 .functor AND 1, L_0x7f3943204d08, L_0x55555e914ce0, C4<1>, C4<1>;
L_0x55555e914e50 .functor OR 1, L_0x55555e914bd0, L_0x55555e914d50, C4<0>, C4<0>;
v0x55555e621550_0 .net "A", 0 0, L_0x55555e914f60;  1 drivers
v0x55555e613220_0 .net "B", 0 0, L_0x55555e915090;  1 drivers
v0x55555e6132e0_0 .net "Cin", 0 0, L_0x7f3943204d08;  alias, 1 drivers
v0x55555e618a20_0 .net "Cout", 0 0, L_0x55555e914e50;  1 drivers
v0x55555e618ae0_0 .net "Sum", 0 0, L_0x55555e914b60;  1 drivers
v0x55555e615e60_0 .net *"_ivl_0", 0 0, L_0x55555e914220;  1 drivers
v0x55555e615f20_0 .net *"_ivl_4", 0 0, L_0x55555e914bd0;  1 drivers
v0x55555e607be0_0 .net *"_ivl_6", 0 0, L_0x55555e914ce0;  1 drivers
v0x55555e607cc0_0 .net *"_ivl_8", 0 0, L_0x55555e914d50;  1 drivers
S_0x55555e60d3e0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e61e860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9151c0 .functor XOR 1, L_0x55555e9155f0, L_0x55555e915720, C4<0>, C4<0>;
L_0x55555e915230 .functor XOR 1, L_0x55555e9151c0, L_0x55555e915850, C4<0>, C4<0>;
L_0x55555e9152a0 .functor AND 1, L_0x55555e9155f0, L_0x55555e915720, C4<1>, C4<1>;
L_0x55555e915360 .functor XOR 1, L_0x55555e9155f0, L_0x55555e915720, C4<0>, C4<0>;
L_0x55555e9153d0 .functor AND 1, L_0x55555e915850, L_0x55555e915360, C4<1>, C4<1>;
L_0x55555e9154e0 .functor OR 1, L_0x55555e9152a0, L_0x55555e9153d0, C4<0>, C4<0>;
v0x55555e60a8d0_0 .net "A", 0 0, L_0x55555e9155f0;  1 drivers
v0x55555e5fc6e0_0 .net "B", 0 0, L_0x55555e915720;  1 drivers
v0x55555e5fc7a0_0 .net "Cin", 0 0, L_0x55555e915850;  1 drivers
v0x55555e601f70_0 .net "Cout", 0 0, L_0x55555e9154e0;  1 drivers
v0x55555e602030_0 .net "Sum", 0 0, L_0x55555e915230;  1 drivers
v0x55555e5ff3b0_0 .net *"_ivl_0", 0 0, L_0x55555e9151c0;  1 drivers
v0x55555e5ff470_0 .net *"_ivl_4", 0 0, L_0x55555e9152a0;  1 drivers
v0x55555e5e00e0_0 .net *"_ivl_6", 0 0, L_0x55555e915360;  1 drivers
v0x55555e5e01c0_0 .net *"_ivl_8", 0 0, L_0x55555e9153d0;  1 drivers
S_0x55555e59a2f0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e61e860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9158f0 .functor XOR 1, L_0x55555e915dc0, L_0x55555e915f30, C4<0>, C4<0>;
L_0x55555e915960 .functor XOR 1, L_0x55555e9158f0, L_0x55555e916060, C4<0>, C4<0>;
L_0x55555e915a20 .functor AND 1, L_0x55555e915dc0, L_0x55555e915f30, C4<1>, C4<1>;
L_0x55555e915b30 .functor XOR 1, L_0x55555e915dc0, L_0x55555e915f30, C4<0>, C4<0>;
L_0x55555e915ba0 .functor AND 1, L_0x55555e916060, L_0x55555e915b30, C4<1>, C4<1>;
L_0x55555e915cb0 .functor OR 1, L_0x55555e915a20, L_0x55555e915ba0, C4<0>, C4<0>;
v0x55555e5b8140_0 .net "A", 0 0, L_0x55555e915dc0;  1 drivers
v0x55555e5c6160_0 .net "B", 0 0, L_0x55555e915f30;  1 drivers
v0x55555e5c6220_0 .net "Cin", 0 0, L_0x55555e916060;  1 drivers
v0x55555e5cc390_0 .net "Cout", 0 0, L_0x55555e915cb0;  1 drivers
v0x55555e5cc450_0 .net "Sum", 0 0, L_0x55555e915960;  1 drivers
v0x55555e5ce4d0_0 .net *"_ivl_0", 0 0, L_0x55555e9158f0;  1 drivers
v0x55555e5ce590_0 .net *"_ivl_4", 0 0, L_0x55555e915a20;  1 drivers
v0x55555e5c8310_0 .net *"_ivl_6", 0 0, L_0x55555e915b30;  1 drivers
v0x55555e5c83f0_0 .net *"_ivl_8", 0 0, L_0x55555e915ba0;  1 drivers
S_0x55555e5be330 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e61e860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e916290 .functor XOR 1, L_0x55555e9167b0, L_0x55555e916970, C4<0>, C4<0>;
L_0x55555e916300 .functor XOR 1, L_0x55555e916290, L_0x55555e916b30, C4<0>, C4<0>;
L_0x55555e9163c0 .functor AND 1, L_0x55555e9167b0, L_0x55555e916970, C4<1>, C4<1>;
L_0x55555e9164d0 .functor XOR 1, L_0x55555e9167b0, L_0x55555e916970, C4<0>, C4<0>;
L_0x55555e916540 .functor AND 1, L_0x55555e916b30, L_0x55555e9164d0, C4<1>, C4<1>;
L_0x55555e916650 .functor OR 1, L_0x55555e9163c0, L_0x55555e916540, C4<0>, C4<0>;
v0x55555e5c0520_0 .net "A", 0 0, L_0x55555e9167b0;  1 drivers
v0x55555e5ba2b0_0 .net "B", 0 0, L_0x55555e916970;  1 drivers
v0x55555e5ba370_0 .net "Cin", 0 0, L_0x55555e916b30;  1 drivers
v0x55555e5a83c0_0 .net "Cout", 0 0, L_0x55555e916650;  alias, 1 drivers
v0x55555e5a8480_0 .net "Sum", 0 0, L_0x55555e916300;  1 drivers
v0x55555e5ae5f0_0 .net *"_ivl_0", 0 0, L_0x55555e916290;  1 drivers
v0x55555e5ae6b0_0 .net *"_ivl_4", 0 0, L_0x55555e9163c0;  1 drivers
v0x55555e5b0730_0 .net *"_ivl_6", 0 0, L_0x55555e9164d0;  1 drivers
v0x55555e5b0810_0 .net *"_ivl_8", 0 0, L_0x55555e916540;  1 drivers
S_0x55555e59c510 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x55555e62f6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e71e410_0 .net "A", 3 0, L_0x55555e919170;  1 drivers
v0x55555e71e510_0 .net "B", 3 0, L_0x55555e9192a0;  1 drivers
v0x55555e710790_0 .net "Cin", 0 0, L_0x55555e9193d0;  1 drivers
v0x55555e710890_0 .net "Cout", 0 0, L_0x55555e918a50;  1 drivers
v0x55555e715f90_0 .net "Sum", 3 0, L_0x55555e9190d0;  1 drivers
v0x55555e716080_0 .net "carry", 2 0, L_0x55555e918550;  1 drivers
L_0x55555e9172e0 .part L_0x55555e919170, 0, 1;
L_0x55555e917410 .part L_0x55555e9192a0, 0, 1;
L_0x55555e9179b0 .part L_0x55555e919170, 1, 1;
L_0x55555e917ae0 .part L_0x55555e9192a0, 1, 1;
L_0x55555e917c10 .part L_0x55555e918550, 0, 1;
L_0x55555e9181c0 .part L_0x55555e919170, 2, 1;
L_0x55555e918330 .part L_0x55555e9192a0, 2, 1;
L_0x55555e918460 .part L_0x55555e918550, 1, 1;
L_0x55555e918550 .concat8 [ 1 1 1 0], L_0x55555e9171d0, L_0x55555e917860, L_0x55555e918070;
L_0x55555e918bb0 .part L_0x55555e919170, 3, 1;
L_0x55555e918d70 .part L_0x55555e9192a0, 3, 1;
L_0x55555e918f30 .part L_0x55555e918550, 2, 1;
L_0x55555e9190d0 .concat8 [ 1 1 1 1], L_0x55555e916f20, L_0x55555e9175b0, L_0x55555e917d20, L_0x55555e918700;
S_0x55555e5889b0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e59c510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e916eb0 .functor XOR 1, L_0x55555e9172e0, L_0x55555e917410, C4<0>, C4<0>;
L_0x55555e916f20 .functor XOR 1, L_0x55555e916eb0, L_0x55555e9193d0, C4<0>, C4<0>;
L_0x55555e916f90 .functor AND 1, L_0x55555e9172e0, L_0x55555e917410, C4<1>, C4<1>;
L_0x55555e9170a0 .functor XOR 1, L_0x55555e9172e0, L_0x55555e917410, C4<0>, C4<0>;
L_0x55555e917110 .functor AND 1, L_0x55555e9193d0, L_0x55555e9170a0, C4<1>, C4<1>;
L_0x55555e9171d0 .functor OR 1, L_0x55555e916f90, L_0x55555e917110, C4<0>, C4<0>;
v0x55555e58ebe0_0 .net "A", 0 0, L_0x55555e9172e0;  1 drivers
v0x55555e58eca0_0 .net "B", 0 0, L_0x55555e917410;  1 drivers
v0x55555e590d20_0 .net "Cin", 0 0, L_0x55555e9193d0;  alias, 1 drivers
v0x55555e590df0_0 .net "Cout", 0 0, L_0x55555e9171d0;  1 drivers
v0x55555e58ab60_0 .net "Sum", 0 0, L_0x55555e916f20;  1 drivers
v0x55555e580b80_0 .net *"_ivl_0", 0 0, L_0x55555e916eb0;  1 drivers
v0x55555e580c60_0 .net *"_ivl_4", 0 0, L_0x55555e916f90;  1 drivers
v0x55555e582cc0_0 .net *"_ivl_6", 0 0, L_0x55555e9170a0;  1 drivers
v0x55555e582da0_0 .net *"_ivl_8", 0 0, L_0x55555e917110;  1 drivers
S_0x55555e57cb00 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e59c510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e917540 .functor XOR 1, L_0x55555e9179b0, L_0x55555e917ae0, C4<0>, C4<0>;
L_0x55555e9175b0 .functor XOR 1, L_0x55555e917540, L_0x55555e917c10, C4<0>, C4<0>;
L_0x55555e917620 .functor AND 1, L_0x55555e9179b0, L_0x55555e917ae0, C4<1>, C4<1>;
L_0x55555e9176e0 .functor XOR 1, L_0x55555e9179b0, L_0x55555e917ae0, C4<0>, C4<0>;
L_0x55555e917750 .functor AND 1, L_0x55555e917c10, L_0x55555e9176e0, C4<1>, C4<1>;
L_0x55555e917860 .functor OR 1, L_0x55555e917620, L_0x55555e917750, C4<0>, C4<0>;
v0x55555e56acc0_0 .net "A", 0 0, L_0x55555e9179b0;  1 drivers
v0x55555e570e40_0 .net "B", 0 0, L_0x55555e917ae0;  1 drivers
v0x55555e570f00_0 .net "Cin", 0 0, L_0x55555e917c10;  1 drivers
v0x55555e572f80_0 .net "Cout", 0 0, L_0x55555e917860;  1 drivers
v0x55555e573040_0 .net "Sum", 0 0, L_0x55555e9175b0;  1 drivers
v0x55555e56cdc0_0 .net *"_ivl_0", 0 0, L_0x55555e917540;  1 drivers
v0x55555e56ce80_0 .net *"_ivl_4", 0 0, L_0x55555e917620;  1 drivers
v0x55555e562de0_0 .net *"_ivl_6", 0 0, L_0x55555e9176e0;  1 drivers
v0x55555e562ec0_0 .net *"_ivl_8", 0 0, L_0x55555e917750;  1 drivers
S_0x55555e564f20 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e59c510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e917cb0 .functor XOR 1, L_0x55555e9181c0, L_0x55555e918330, C4<0>, C4<0>;
L_0x55555e917d20 .functor XOR 1, L_0x55555e917cb0, L_0x55555e918460, C4<0>, C4<0>;
L_0x55555e917de0 .functor AND 1, L_0x55555e9181c0, L_0x55555e918330, C4<1>, C4<1>;
L_0x55555e917ef0 .functor XOR 1, L_0x55555e9181c0, L_0x55555e918330, C4<0>, C4<0>;
L_0x55555e917f60 .functor AND 1, L_0x55555e918460, L_0x55555e917ef0, C4<1>, C4<1>;
L_0x55555e918070 .functor OR 1, L_0x55555e917de0, L_0x55555e917f60, C4<0>, C4<0>;
v0x55555e55ed80_0 .net "A", 0 0, L_0x55555e9181c0;  1 drivers
v0x55555e7f6550_0 .net "B", 0 0, L_0x55555e918330;  1 drivers
v0x55555e7f6610_0 .net "Cin", 0 0, L_0x55555e918460;  1 drivers
v0x55555e7239e0_0 .net "Cout", 0 0, L_0x55555e918070;  1 drivers
v0x55555e723aa0_0 .net "Sum", 0 0, L_0x55555e917d20;  1 drivers
v0x55555e7189a0_0 .net *"_ivl_0", 0 0, L_0x55555e917cb0;  1 drivers
v0x55555e718a60_0 .net *"_ivl_4", 0 0, L_0x55555e917de0;  1 drivers
v0x55555e70d360_0 .net *"_ivl_6", 0 0, L_0x55555e917ef0;  1 drivers
v0x55555e70d440_0 .net *"_ivl_8", 0 0, L_0x55555e917f60;  1 drivers
S_0x55555e701d20 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e59c510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e918690 .functor XOR 1, L_0x55555e918bb0, L_0x55555e918d70, C4<0>, C4<0>;
L_0x55555e918700 .functor XOR 1, L_0x55555e918690, L_0x55555e918f30, C4<0>, C4<0>;
L_0x55555e9187c0 .functor AND 1, L_0x55555e918bb0, L_0x55555e918d70, C4<1>, C4<1>;
L_0x55555e9188d0 .functor XOR 1, L_0x55555e918bb0, L_0x55555e918d70, C4<0>, C4<0>;
L_0x55555e918940 .functor AND 1, L_0x55555e918f30, L_0x55555e9188d0, C4<1>, C4<1>;
L_0x55555e918a50 .functor OR 1, L_0x55555e9187c0, L_0x55555e918940, C4<0>, C4<0>;
v0x55555e6f6790_0 .net "A", 0 0, L_0x55555e918bb0;  1 drivers
v0x55555e6eb0a0_0 .net "B", 0 0, L_0x55555e918d70;  1 drivers
v0x55555e6eb160_0 .net "Cin", 0 0, L_0x55555e918f30;  1 drivers
v0x55555e6dfa60_0 .net "Cout", 0 0, L_0x55555e918a50;  alias, 1 drivers
v0x55555e6dfb20_0 .net "Sum", 0 0, L_0x55555e918700;  1 drivers
v0x55555e71b8d0_0 .net *"_ivl_0", 0 0, L_0x55555e918690;  1 drivers
v0x55555e71b990_0 .net *"_ivl_4", 0 0, L_0x55555e9187c0;  1 drivers
v0x55555e720fd0_0 .net *"_ivl_6", 0 0, L_0x55555e9188d0;  1 drivers
v0x55555e7210b0_0 .net *"_ivl_8", 0 0, L_0x55555e918940;  1 drivers
S_0x55555e7133d0 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x55555e62f6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e7a1f10_0 .net "A", 3 0, L_0x55555e91b6d0;  1 drivers
v0x55555e7a2010_0 .net "B", 3 0, L_0x55555e91b770;  1 drivers
v0x55555e7968d0_0 .net "Cin", 0 0, L_0x55555e91b810;  1 drivers
v0x55555e7969d0_0 .net "Cout", 0 0, L_0x55555e91afb0;  1 drivers
v0x55555e7d2740_0 .net "Sum", 3 0, L_0x55555e91b630;  1 drivers
v0x55555e7d2830_0 .net "carry", 2 0, L_0x55555e91aab0;  1 drivers
L_0x55555e919840 .part L_0x55555e91b6d0, 0, 1;
L_0x55555e919970 .part L_0x55555e91b770, 0, 1;
L_0x55555e919f10 .part L_0x55555e91b6d0, 1, 1;
L_0x55555e91a040 .part L_0x55555e91b770, 1, 1;
L_0x55555e91a170 .part L_0x55555e91aab0, 0, 1;
L_0x55555e91a720 .part L_0x55555e91b6d0, 2, 1;
L_0x55555e91a890 .part L_0x55555e91b770, 2, 1;
L_0x55555e91a9c0 .part L_0x55555e91aab0, 1, 1;
L_0x55555e91aab0 .concat8 [ 1 1 1 0], L_0x55555e919730, L_0x55555e919dc0, L_0x55555e91a5d0;
L_0x55555e91b110 .part L_0x55555e91b6d0, 3, 1;
L_0x55555e91b2d0 .part L_0x55555e91b770, 3, 1;
L_0x55555e91b490 .part L_0x55555e91aab0, 2, 1;
L_0x55555e91b630 .concat8 [ 1 1 1 1], L_0x55555e919570, L_0x55555e919b10, L_0x55555e91a280, L_0x55555e91ac60;
S_0x55555e70a950 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e7133d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e919500 .functor XOR 1, L_0x55555e919840, L_0x55555e919970, C4<0>, C4<0>;
L_0x55555e919570 .functor XOR 1, L_0x55555e919500, L_0x55555e91b810, C4<0>, C4<0>;
L_0x55555e9195e0 .functor AND 1, L_0x55555e919840, L_0x55555e919970, C4<1>, C4<1>;
L_0x55555e919650 .functor XOR 1, L_0x55555e919840, L_0x55555e919970, C4<0>, C4<0>;
L_0x55555e9196c0 .functor AND 1, L_0x55555e91b810, L_0x55555e919650, C4<1>, C4<1>;
L_0x55555e919730 .functor OR 1, L_0x55555e9195e0, L_0x55555e9196c0, C4<0>, C4<0>;
v0x55555e707d90_0 .net "A", 0 0, L_0x55555e919840;  1 drivers
v0x55555e707e70_0 .net "B", 0 0, L_0x55555e919970;  1 drivers
v0x55555e6f9b10_0 .net "Cin", 0 0, L_0x55555e91b810;  alias, 1 drivers
v0x55555e6f9be0_0 .net "Cout", 0 0, L_0x55555e919730;  1 drivers
v0x55555e6ff310_0 .net "Sum", 0 0, L_0x55555e919570;  1 drivers
v0x55555e6fc750_0 .net *"_ivl_0", 0 0, L_0x55555e919500;  1 drivers
v0x55555e6fc830_0 .net *"_ivl_4", 0 0, L_0x55555e9195e0;  1 drivers
v0x55555e6ee4d0_0 .net *"_ivl_6", 0 0, L_0x55555e919650;  1 drivers
v0x55555e6ee590_0 .net *"_ivl_8", 0 0, L_0x55555e9196c0;  1 drivers
S_0x55555e6f3cd0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e7133d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e919aa0 .functor XOR 1, L_0x55555e919f10, L_0x55555e91a040, C4<0>, C4<0>;
L_0x55555e919b10 .functor XOR 1, L_0x55555e919aa0, L_0x55555e91a170, C4<0>, C4<0>;
L_0x55555e919b80 .functor AND 1, L_0x55555e919f10, L_0x55555e91a040, C4<1>, C4<1>;
L_0x55555e919c40 .functor XOR 1, L_0x55555e919f10, L_0x55555e91a040, C4<0>, C4<0>;
L_0x55555e919cb0 .functor AND 1, L_0x55555e91a170, L_0x55555e919c40, C4<1>, C4<1>;
L_0x55555e919dc0 .functor OR 1, L_0x55555e919b80, L_0x55555e919cb0, C4<0>, C4<0>;
v0x55555e6f11c0_0 .net "A", 0 0, L_0x55555e919f10;  1 drivers
v0x55555e6e2e90_0 .net "B", 0 0, L_0x55555e91a040;  1 drivers
v0x55555e6e2f50_0 .net "Cin", 0 0, L_0x55555e91a170;  1 drivers
v0x55555e6e8690_0 .net "Cout", 0 0, L_0x55555e919dc0;  1 drivers
v0x55555e6e8750_0 .net "Sum", 0 0, L_0x55555e919b10;  1 drivers
v0x55555e6e5ad0_0 .net *"_ivl_0", 0 0, L_0x55555e919aa0;  1 drivers
v0x55555e6e5b90_0 .net *"_ivl_4", 0 0, L_0x55555e919b80;  1 drivers
v0x55555e6d7850_0 .net *"_ivl_6", 0 0, L_0x55555e919c40;  1 drivers
v0x55555e6d7930_0 .net *"_ivl_8", 0 0, L_0x55555e919cb0;  1 drivers
S_0x55555e6dd050 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e7133d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e91a210 .functor XOR 1, L_0x55555e91a720, L_0x55555e91a890, C4<0>, C4<0>;
L_0x55555e91a280 .functor XOR 1, L_0x55555e91a210, L_0x55555e91a9c0, C4<0>, C4<0>;
L_0x55555e91a340 .functor AND 1, L_0x55555e91a720, L_0x55555e91a890, C4<1>, C4<1>;
L_0x55555e91a450 .functor XOR 1, L_0x55555e91a720, L_0x55555e91a890, C4<0>, C4<0>;
L_0x55555e91a4c0 .functor AND 1, L_0x55555e91a9c0, L_0x55555e91a450, C4<1>, C4<1>;
L_0x55555e91a5d0 .functor OR 1, L_0x55555e91a340, L_0x55555e91a4c0, C4<0>, C4<0>;
v0x55555e6da540_0 .net "A", 0 0, L_0x55555e91a720;  1 drivers
v0x55555e6cc5b0_0 .net "B", 0 0, L_0x55555e91a890;  1 drivers
v0x55555e6cc670_0 .net "Cin", 0 0, L_0x55555e91a9c0;  1 drivers
v0x55555e6d1cf0_0 .net "Cout", 0 0, L_0x55555e91a5d0;  1 drivers
v0x55555e6d1db0_0 .net "Sum", 0 0, L_0x55555e91a280;  1 drivers
v0x55555e6cf130_0 .net *"_ivl_0", 0 0, L_0x55555e91a210;  1 drivers
v0x55555e6cf1f0_0 .net *"_ivl_4", 0 0, L_0x55555e91a340;  1 drivers
v0x55555e7eae00_0 .net *"_ivl_6", 0 0, L_0x55555e91a450;  1 drivers
v0x55555e7eaee0_0 .net *"_ivl_8", 0 0, L_0x55555e91a4c0;  1 drivers
S_0x55555e7f3860 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e7133d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e91abf0 .functor XOR 1, L_0x55555e91b110, L_0x55555e91b2d0, C4<0>, C4<0>;
L_0x55555e91ac60 .functor XOR 1, L_0x55555e91abf0, L_0x55555e91b490, C4<0>, C4<0>;
L_0x55555e91ad20 .functor AND 1, L_0x55555e91b110, L_0x55555e91b2d0, C4<1>, C4<1>;
L_0x55555e91ae30 .functor XOR 1, L_0x55555e91b110, L_0x55555e91b2d0, C4<0>, C4<0>;
L_0x55555e91aea0 .functor AND 1, L_0x55555e91b490, L_0x55555e91ae30, C4<1>, C4<1>;
L_0x55555e91afb0 .functor OR 1, L_0x55555e91ad20, L_0x55555e91aea0, C4<0>, C4<0>;
v0x55555e7da900_0 .net "A", 0 0, L_0x55555e91b110;  1 drivers
v0x55555e7cf810_0 .net "B", 0 0, L_0x55555e91b2d0;  1 drivers
v0x55555e7cf8d0_0 .net "Cin", 0 0, L_0x55555e91b490;  1 drivers
v0x55555e7c41d0_0 .net "Cout", 0 0, L_0x55555e91afb0;  alias, 1 drivers
v0x55555e7c4290_0 .net "Sum", 0 0, L_0x55555e91ac60;  1 drivers
v0x55555e7b8b90_0 .net *"_ivl_0", 0 0, L_0x55555e91abf0;  1 drivers
v0x55555e7b8c50_0 .net *"_ivl_4", 0 0, L_0x55555e91ad20;  1 drivers
v0x55555e7ad550_0 .net *"_ivl_6", 0 0, L_0x55555e91ae30;  1 drivers
v0x55555e7ad630_0 .net *"_ivl_8", 0 0, L_0x55555e91aea0;  1 drivers
S_0x55555e7d7e40 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x55555e62f6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e75c5d0_0 .net "A", 3 0, L_0x55555e91dc50;  1 drivers
v0x55555e75c6d0_0 .net "B", 3 0, L_0x55555e91dcf0;  1 drivers
v0x55555e750f90_0 .net "Cin", 0 0, L_0x55555e91dd90;  1 drivers
v0x55555e751090_0 .net "Cout", 0 0, L_0x55555e91d530;  1 drivers
v0x55555e745950_0 .net "Sum", 3 0, L_0x55555e91dbb0;  1 drivers
v0x55555e745a40_0 .net "carry", 2 0, L_0x55555e91d030;  1 drivers
L_0x55555e91bdc0 .part L_0x55555e91dc50, 0, 1;
L_0x55555e91bef0 .part L_0x55555e91dcf0, 0, 1;
L_0x55555e91c490 .part L_0x55555e91dc50, 1, 1;
L_0x55555e91c5c0 .part L_0x55555e91dcf0, 1, 1;
L_0x55555e91c6f0 .part L_0x55555e91d030, 0, 1;
L_0x55555e91cca0 .part L_0x55555e91dc50, 2, 1;
L_0x55555e91ce10 .part L_0x55555e91dcf0, 2, 1;
L_0x55555e91cf40 .part L_0x55555e91d030, 1, 1;
L_0x55555e91d030 .concat8 [ 1 1 1 0], L_0x55555e91bcb0, L_0x55555e91c340, L_0x55555e91cb50;
L_0x55555e91d690 .part L_0x55555e91dc50, 3, 1;
L_0x55555e91d850 .part L_0x55555e91dcf0, 3, 1;
L_0x55555e91da10 .part L_0x55555e91d030, 2, 1;
L_0x55555e91dbb0 .concat8 [ 1 1 1 1], L_0x55555e91ba00, L_0x55555e91c090, L_0x55555e91c800, L_0x55555e91d1e0;
S_0x55555e7c7600 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e7d7e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e91b990 .functor XOR 1, L_0x55555e91bdc0, L_0x55555e91bef0, C4<0>, C4<0>;
L_0x55555e91ba00 .functor XOR 1, L_0x55555e91b990, L_0x55555e91dd90, C4<0>, C4<0>;
L_0x55555e91ba70 .functor AND 1, L_0x55555e91bdc0, L_0x55555e91bef0, C4<1>, C4<1>;
L_0x55555e91bb80 .functor XOR 1, L_0x55555e91bdc0, L_0x55555e91bef0, C4<0>, C4<0>;
L_0x55555e91bbf0 .functor AND 1, L_0x55555e91dd90, L_0x55555e91bb80, C4<1>, C4<1>;
L_0x55555e91bcb0 .functor OR 1, L_0x55555e91ba70, L_0x55555e91bbf0, C4<0>, C4<0>;
v0x55555e7cce00_0 .net "A", 0 0, L_0x55555e91bdc0;  1 drivers
v0x55555e7ccec0_0 .net "B", 0 0, L_0x55555e91bef0;  1 drivers
v0x55555e7ca240_0 .net "Cin", 0 0, L_0x55555e91dd90;  alias, 1 drivers
v0x55555e7ca310_0 .net "Cout", 0 0, L_0x55555e91bcb0;  1 drivers
v0x55555e7bbfc0_0 .net "Sum", 0 0, L_0x55555e91ba00;  1 drivers
v0x55555e7c17c0_0 .net *"_ivl_0", 0 0, L_0x55555e91b990;  1 drivers
v0x55555e7c18a0_0 .net *"_ivl_4", 0 0, L_0x55555e91ba70;  1 drivers
v0x55555e7bec00_0 .net *"_ivl_6", 0 0, L_0x55555e91bb80;  1 drivers
v0x55555e7bece0_0 .net *"_ivl_8", 0 0, L_0x55555e91bbf0;  1 drivers
S_0x55555e7b0980 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e7d7e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e91c020 .functor XOR 1, L_0x55555e91c490, L_0x55555e91c5c0, C4<0>, C4<0>;
L_0x55555e91c090 .functor XOR 1, L_0x55555e91c020, L_0x55555e91c6f0, C4<0>, C4<0>;
L_0x55555e91c100 .functor AND 1, L_0x55555e91c490, L_0x55555e91c5c0, C4<1>, C4<1>;
L_0x55555e91c1c0 .functor XOR 1, L_0x55555e91c490, L_0x55555e91c5c0, C4<0>, C4<0>;
L_0x55555e91c230 .functor AND 1, L_0x55555e91c6f0, L_0x55555e91c1c0, C4<1>, C4<1>;
L_0x55555e91c340 .functor OR 1, L_0x55555e91c100, L_0x55555e91c230, C4<0>, C4<0>;
v0x55555e7b6230_0 .net "A", 0 0, L_0x55555e91c490;  1 drivers
v0x55555e7b35c0_0 .net "B", 0 0, L_0x55555e91c5c0;  1 drivers
v0x55555e7b3680_0 .net "Cin", 0 0, L_0x55555e91c6f0;  1 drivers
v0x55555e7a5340_0 .net "Cout", 0 0, L_0x55555e91c340;  1 drivers
v0x55555e7a5400_0 .net "Sum", 0 0, L_0x55555e91c090;  1 drivers
v0x55555e7aab40_0 .net *"_ivl_0", 0 0, L_0x55555e91c020;  1 drivers
v0x55555e7aac00_0 .net *"_ivl_4", 0 0, L_0x55555e91c100;  1 drivers
v0x55555e7a7f80_0 .net *"_ivl_6", 0 0, L_0x55555e91c1c0;  1 drivers
v0x55555e7a8060_0 .net *"_ivl_8", 0 0, L_0x55555e91c230;  1 drivers
S_0x55555e799d00 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e7d7e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e91c790 .functor XOR 1, L_0x55555e91cca0, L_0x55555e91ce10, C4<0>, C4<0>;
L_0x55555e91c800 .functor XOR 1, L_0x55555e91c790, L_0x55555e91cf40, C4<0>, C4<0>;
L_0x55555e91c8c0 .functor AND 1, L_0x55555e91cca0, L_0x55555e91ce10, C4<1>, C4<1>;
L_0x55555e91c9d0 .functor XOR 1, L_0x55555e91cca0, L_0x55555e91ce10, C4<0>, C4<0>;
L_0x55555e91ca40 .functor AND 1, L_0x55555e91cf40, L_0x55555e91c9d0, C4<1>, C4<1>;
L_0x55555e91cb50 .functor OR 1, L_0x55555e91c8c0, L_0x55555e91ca40, C4<0>, C4<0>;
v0x55555e79f5b0_0 .net "A", 0 0, L_0x55555e91cca0;  1 drivers
v0x55555e79c940_0 .net "B", 0 0, L_0x55555e91ce10;  1 drivers
v0x55555e79ca00_0 .net "Cin", 0 0, L_0x55555e91cf40;  1 drivers
v0x55555e78e6c0_0 .net "Cout", 0 0, L_0x55555e91cb50;  1 drivers
v0x55555e78e780_0 .net "Sum", 0 0, L_0x55555e91c800;  1 drivers
v0x55555e793ec0_0 .net *"_ivl_0", 0 0, L_0x55555e91c790;  1 drivers
v0x55555e793f80_0 .net *"_ivl_4", 0 0, L_0x55555e91c8c0;  1 drivers
v0x55555e791300_0 .net *"_ivl_6", 0 0, L_0x55555e91c9d0;  1 drivers
v0x55555e7913e0_0 .net *"_ivl_8", 0 0, L_0x55555e91ca40;  1 drivers
S_0x55555e7832d0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e7d7e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e91d170 .functor XOR 1, L_0x55555e91d690, L_0x55555e91d850, C4<0>, C4<0>;
L_0x55555e91d1e0 .functor XOR 1, L_0x55555e91d170, L_0x55555e91da10, C4<0>, C4<0>;
L_0x55555e91d2a0 .functor AND 1, L_0x55555e91d690, L_0x55555e91d850, C4<1>, C4<1>;
L_0x55555e91d3b0 .functor XOR 1, L_0x55555e91d690, L_0x55555e91d850, C4<0>, C4<0>;
L_0x55555e91d420 .functor AND 1, L_0x55555e91da10, L_0x55555e91d3b0, C4<1>, C4<1>;
L_0x55555e91d530 .functor OR 1, L_0x55555e91d2a0, L_0x55555e91d420, C4<0>, C4<0>;
v0x55555e788c10_0 .net "A", 0 0, L_0x55555e91d690;  1 drivers
v0x55555e785fa0_0 .net "B", 0 0, L_0x55555e91d850;  1 drivers
v0x55555e786060_0 .net "Cin", 0 0, L_0x55555e91da10;  1 drivers
v0x55555e77e290_0 .net "Cout", 0 0, L_0x55555e91d530;  alias, 1 drivers
v0x55555e77e350_0 .net "Sum", 0 0, L_0x55555e91d1e0;  1 drivers
v0x55555e773250_0 .net *"_ivl_0", 0 0, L_0x55555e91d170;  1 drivers
v0x55555e773310_0 .net *"_ivl_4", 0 0, L_0x55555e91d2a0;  1 drivers
v0x55555e767c10_0 .net *"_ivl_6", 0 0, L_0x55555e91d3b0;  1 drivers
v0x55555e767cf0_0 .net *"_ivl_8", 0 0, L_0x55555e91d420;  1 drivers
S_0x55555e73a310 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x55555e62f6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e6c9420_0 .net "A", 3 0, L_0x55555e920140;  1 drivers
v0x55555e6c9520_0 .net "B", 3 0, L_0x55555e920250;  1 drivers
v0x55555e6be3e0_0 .net "Cin", 0 0, L_0x55555e9202f0;  1 drivers
v0x55555e6be4e0_0 .net "Cout", 0 0, L_0x55555e91f9c0;  1 drivers
v0x55555e6b2da0_0 .net "Sum", 3 0, L_0x55555e9200a0;  1 drivers
v0x55555e6b2e90_0 .net "carry", 2 0, L_0x55555e91f4c0;  1 drivers
L_0x55555e91e250 .part L_0x55555e920140, 0, 1;
L_0x55555e91e380 .part L_0x55555e920250, 0, 1;
L_0x55555e91e920 .part L_0x55555e920140, 1, 1;
L_0x55555e91ea50 .part L_0x55555e920250, 1, 1;
L_0x55555e91eb80 .part L_0x55555e91f4c0, 0, 1;
L_0x55555e91f130 .part L_0x55555e920140, 2, 1;
L_0x55555e91f2a0 .part L_0x55555e920250, 2, 1;
L_0x55555e91f3d0 .part L_0x55555e91f4c0, 1, 1;
L_0x55555e91f4c0 .concat8 [ 1 1 1 0], L_0x55555e91e140, L_0x55555e91e7d0, L_0x55555e91efe0;
L_0x55555e91fb20 .part L_0x55555e920140, 3, 1;
L_0x55555e91fd40 .part L_0x55555e920250, 3, 1;
L_0x55555e91ff00 .part L_0x55555e91f4c0, 2, 1;
L_0x55555e9200a0 .concat8 [ 1 1 1 1], L_0x55555e91df30, L_0x55555e91e520, L_0x55555e91ec90, L_0x55555e91f670;
S_0x55555e77b880 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e73a310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e91dec0 .functor XOR 1, L_0x55555e91e250, L_0x55555e91e380, C4<0>, C4<0>;
L_0x55555e91df30 .functor XOR 1, L_0x55555e91dec0, L_0x55555e9202f0, C4<0>, C4<0>;
L_0x55555e91dfa0 .functor AND 1, L_0x55555e91e250, L_0x55555e91e380, C4<1>, C4<1>;
L_0x55555e91e010 .functor XOR 1, L_0x55555e91e250, L_0x55555e91e380, C4<0>, C4<0>;
L_0x55555e91e080 .functor AND 1, L_0x55555e9202f0, L_0x55555e91e010, C4<1>, C4<1>;
L_0x55555e91e140 .functor OR 1, L_0x55555e91dfa0, L_0x55555e91e080, C4<0>, C4<0>;
v0x55555e778cc0_0 .net "A", 0 0, L_0x55555e91e250;  1 drivers
v0x55555e778d80_0 .net "B", 0 0, L_0x55555e91e380;  1 drivers
v0x55555e76b040_0 .net "Cin", 0 0, L_0x55555e9202f0;  alias, 1 drivers
v0x55555e76b110_0 .net "Cout", 0 0, L_0x55555e91e140;  1 drivers
v0x55555e770840_0 .net "Sum", 0 0, L_0x55555e91df30;  1 drivers
v0x55555e76dc80_0 .net *"_ivl_0", 0 0, L_0x55555e91dec0;  1 drivers
v0x55555e76dd60_0 .net *"_ivl_4", 0 0, L_0x55555e91dfa0;  1 drivers
v0x55555e75fa00_0 .net *"_ivl_6", 0 0, L_0x55555e91e010;  1 drivers
v0x55555e75fae0_0 .net *"_ivl_8", 0 0, L_0x55555e91e080;  1 drivers
S_0x55555e765200 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e73a310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e91e4b0 .functor XOR 1, L_0x55555e91e920, L_0x55555e91ea50, C4<0>, C4<0>;
L_0x55555e91e520 .functor XOR 1, L_0x55555e91e4b0, L_0x55555e91eb80, C4<0>, C4<0>;
L_0x55555e91e590 .functor AND 1, L_0x55555e91e920, L_0x55555e91ea50, C4<1>, C4<1>;
L_0x55555e91e650 .functor XOR 1, L_0x55555e91e920, L_0x55555e91ea50, C4<0>, C4<0>;
L_0x55555e91e6c0 .functor AND 1, L_0x55555e91eb80, L_0x55555e91e650, C4<1>, C4<1>;
L_0x55555e91e7d0 .functor OR 1, L_0x55555e91e590, L_0x55555e91e6c0, C4<0>, C4<0>;
v0x55555e7626f0_0 .net "A", 0 0, L_0x55555e91e920;  1 drivers
v0x55555e7543c0_0 .net "B", 0 0, L_0x55555e91ea50;  1 drivers
v0x55555e754480_0 .net "Cin", 0 0, L_0x55555e91eb80;  1 drivers
v0x55555e759bc0_0 .net "Cout", 0 0, L_0x55555e91e7d0;  1 drivers
v0x55555e759c80_0 .net "Sum", 0 0, L_0x55555e91e520;  1 drivers
v0x55555e757000_0 .net *"_ivl_0", 0 0, L_0x55555e91e4b0;  1 drivers
v0x55555e7570c0_0 .net *"_ivl_4", 0 0, L_0x55555e91e590;  1 drivers
v0x55555e748d80_0 .net *"_ivl_6", 0 0, L_0x55555e91e650;  1 drivers
v0x55555e748e60_0 .net *"_ivl_8", 0 0, L_0x55555e91e6c0;  1 drivers
S_0x55555e74e580 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e73a310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e91ec20 .functor XOR 1, L_0x55555e91f130, L_0x55555e91f2a0, C4<0>, C4<0>;
L_0x55555e91ec90 .functor XOR 1, L_0x55555e91ec20, L_0x55555e91f3d0, C4<0>, C4<0>;
L_0x55555e91ed50 .functor AND 1, L_0x55555e91f130, L_0x55555e91f2a0, C4<1>, C4<1>;
L_0x55555e91ee60 .functor XOR 1, L_0x55555e91f130, L_0x55555e91f2a0, C4<0>, C4<0>;
L_0x55555e91eed0 .functor AND 1, L_0x55555e91f3d0, L_0x55555e91ee60, C4<1>, C4<1>;
L_0x55555e91efe0 .functor OR 1, L_0x55555e91ed50, L_0x55555e91eed0, C4<0>, C4<0>;
v0x55555e74ba70_0 .net "A", 0 0, L_0x55555e91f130;  1 drivers
v0x55555e73d740_0 .net "B", 0 0, L_0x55555e91f2a0;  1 drivers
v0x55555e73d800_0 .net "Cin", 0 0, L_0x55555e91f3d0;  1 drivers
v0x55555e742f40_0 .net "Cout", 0 0, L_0x55555e91efe0;  1 drivers
v0x55555e743000_0 .net "Sum", 0 0, L_0x55555e91ec90;  1 drivers
v0x55555e740380_0 .net *"_ivl_0", 0 0, L_0x55555e91ec20;  1 drivers
v0x55555e740440_0 .net *"_ivl_4", 0 0, L_0x55555e91ed50;  1 drivers
v0x55555e732100_0 .net *"_ivl_6", 0 0, L_0x55555e91ee60;  1 drivers
v0x55555e7321e0_0 .net *"_ivl_8", 0 0, L_0x55555e91eed0;  1 drivers
S_0x55555e737900 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e73a310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e91f600 .functor XOR 1, L_0x55555e91fb20, L_0x55555e91fd40, C4<0>, C4<0>;
L_0x55555e91f670 .functor XOR 1, L_0x55555e91f600, L_0x55555e91ff00, C4<0>, C4<0>;
L_0x55555e91f730 .functor AND 1, L_0x55555e91fb20, L_0x55555e91fd40, C4<1>, C4<1>;
L_0x55555e91f840 .functor XOR 1, L_0x55555e91fb20, L_0x55555e91fd40, C4<0>, C4<0>;
L_0x55555e91f8b0 .functor AND 1, L_0x55555e91ff00, L_0x55555e91f840, C4<1>, C4<1>;
L_0x55555e91f9c0 .functor OR 1, L_0x55555e91f730, L_0x55555e91f8b0, C4<0>, C4<0>;
v0x55555e734df0_0 .net "A", 0 0, L_0x55555e91fb20;  1 drivers
v0x55555e726e00_0 .net "B", 0 0, L_0x55555e91fd40;  1 drivers
v0x55555e726ec0_0 .net "Cin", 0 0, L_0x55555e91ff00;  1 drivers
v0x55555e72c5a0_0 .net "Cout", 0 0, L_0x55555e91f9c0;  alias, 1 drivers
v0x55555e72c660_0 .net "Sum", 0 0, L_0x55555e91f670;  1 drivers
v0x55555e7299e0_0 .net *"_ivl_0", 0 0, L_0x55555e91f600;  1 drivers
v0x55555e729aa0_0 .net *"_ivl_4", 0 0, L_0x55555e91f730;  1 drivers
v0x55555e7e3b70_0 .net *"_ivl_6", 0 0, L_0x55555e91f840;  1 drivers
v0x55555e7e3c50_0 .net *"_ivl_8", 0 0, L_0x55555e91f8b0;  1 drivers
S_0x55555e6a7760 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x55555e62f6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e677730_0 .net "A", 3 0, L_0x55555e9226e0;  1 drivers
v0x55555e677830_0 .net "B", 3 0, L_0x55555e922780;  1 drivers
v0x55555e674b70_0 .net "Cin", 0 0, L_0x55555e9228b0;  1 drivers
v0x55555e674c70_0 .net "Cout", 0 0, L_0x55555e921fc0;  1 drivers
v0x55555e4cc0b0_0 .net "Sum", 3 0, L_0x55555e922640;  1 drivers
v0x55555e4cc1a0_0 .net "carry", 2 0, L_0x55555e921ac0;  1 drivers
L_0x55555e920850 .part L_0x55555e9226e0, 0, 1;
L_0x55555e920980 .part L_0x55555e922780, 0, 1;
L_0x55555e920f20 .part L_0x55555e9226e0, 1, 1;
L_0x55555e921050 .part L_0x55555e922780, 1, 1;
L_0x55555e921180 .part L_0x55555e921ac0, 0, 1;
L_0x55555e921730 .part L_0x55555e9226e0, 2, 1;
L_0x55555e9218a0 .part L_0x55555e922780, 2, 1;
L_0x55555e9219d0 .part L_0x55555e921ac0, 1, 1;
L_0x55555e921ac0 .concat8 [ 1 1 1 0], L_0x55555e920740, L_0x55555e920dd0, L_0x55555e9215e0;
L_0x55555e922120 .part L_0x55555e9226e0, 3, 1;
L_0x55555e9222e0 .part L_0x55555e922780, 3, 1;
L_0x55555e9224a0 .part L_0x55555e921ac0, 2, 1;
L_0x55555e922640 .concat8 [ 1 1 1 1], L_0x55555e920530, L_0x55555e920b20, L_0x55555e921290, L_0x55555e921c70;
S_0x55555e690ae0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e6a7760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9201e0 .functor XOR 1, L_0x55555e920850, L_0x55555e920980, C4<0>, C4<0>;
L_0x55555e920530 .functor XOR 1, L_0x55555e9201e0, L_0x55555e9228b0, C4<0>, C4<0>;
L_0x55555e9205a0 .functor AND 1, L_0x55555e920850, L_0x55555e920980, C4<1>, C4<1>;
L_0x55555e920610 .functor XOR 1, L_0x55555e920850, L_0x55555e920980, C4<0>, C4<0>;
L_0x55555e920680 .functor AND 1, L_0x55555e9228b0, L_0x55555e920610, C4<1>, C4<1>;
L_0x55555e920740 .functor OR 1, L_0x55555e9205a0, L_0x55555e920680, C4<0>, C4<0>;
v0x55555e6854a0_0 .net "A", 0 0, L_0x55555e920850;  1 drivers
v0x55555e685560_0 .net "B", 0 0, L_0x55555e920980;  1 drivers
v0x55555e6c1310_0 .net "Cin", 0 0, L_0x55555e9228b0;  alias, 1 drivers
v0x55555e6c13e0_0 .net "Cout", 0 0, L_0x55555e920740;  1 drivers
v0x55555e6c6a10_0 .net "Sum", 0 0, L_0x55555e920530;  1 drivers
v0x55555e6c3e50_0 .net *"_ivl_0", 0 0, L_0x55555e9201e0;  1 drivers
v0x55555e6c3f30_0 .net *"_ivl_4", 0 0, L_0x55555e9205a0;  1 drivers
v0x55555e6b61d0_0 .net *"_ivl_6", 0 0, L_0x55555e920610;  1 drivers
v0x55555e6b62b0_0 .net *"_ivl_8", 0 0, L_0x55555e920680;  1 drivers
S_0x55555e6bb9d0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e6a7760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e920ab0 .functor XOR 1, L_0x55555e920f20, L_0x55555e921050, C4<0>, C4<0>;
L_0x55555e920b20 .functor XOR 1, L_0x55555e920ab0, L_0x55555e921180, C4<0>, C4<0>;
L_0x55555e920b90 .functor AND 1, L_0x55555e920f20, L_0x55555e921050, C4<1>, C4<1>;
L_0x55555e920c50 .functor XOR 1, L_0x55555e920f20, L_0x55555e921050, C4<0>, C4<0>;
L_0x55555e920cc0 .functor AND 1, L_0x55555e921180, L_0x55555e920c50, C4<1>, C4<1>;
L_0x55555e920dd0 .functor OR 1, L_0x55555e920b90, L_0x55555e920cc0, C4<0>, C4<0>;
v0x55555e6b8ec0_0 .net "A", 0 0, L_0x55555e920f20;  1 drivers
v0x55555e6aab90_0 .net "B", 0 0, L_0x55555e921050;  1 drivers
v0x55555e6aac50_0 .net "Cin", 0 0, L_0x55555e921180;  1 drivers
v0x55555e6b0390_0 .net "Cout", 0 0, L_0x55555e920dd0;  1 drivers
v0x55555e6b0450_0 .net "Sum", 0 0, L_0x55555e920b20;  1 drivers
v0x55555e6ad7d0_0 .net *"_ivl_0", 0 0, L_0x55555e920ab0;  1 drivers
v0x55555e6ad890_0 .net *"_ivl_4", 0 0, L_0x55555e920b90;  1 drivers
v0x55555e69f550_0 .net *"_ivl_6", 0 0, L_0x55555e920c50;  1 drivers
v0x55555e69f630_0 .net *"_ivl_8", 0 0, L_0x55555e920cc0;  1 drivers
S_0x55555e6a4d50 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e6a7760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e921220 .functor XOR 1, L_0x55555e921730, L_0x55555e9218a0, C4<0>, C4<0>;
L_0x55555e921290 .functor XOR 1, L_0x55555e921220, L_0x55555e9219d0, C4<0>, C4<0>;
L_0x55555e921350 .functor AND 1, L_0x55555e921730, L_0x55555e9218a0, C4<1>, C4<1>;
L_0x55555e921460 .functor XOR 1, L_0x55555e921730, L_0x55555e9218a0, C4<0>, C4<0>;
L_0x55555e9214d0 .functor AND 1, L_0x55555e9219d0, L_0x55555e921460, C4<1>, C4<1>;
L_0x55555e9215e0 .functor OR 1, L_0x55555e921350, L_0x55555e9214d0, C4<0>, C4<0>;
v0x55555e6a2240_0 .net "A", 0 0, L_0x55555e921730;  1 drivers
v0x55555e693f10_0 .net "B", 0 0, L_0x55555e9218a0;  1 drivers
v0x55555e693fd0_0 .net "Cin", 0 0, L_0x55555e9219d0;  1 drivers
v0x55555e699710_0 .net "Cout", 0 0, L_0x55555e9215e0;  1 drivers
v0x55555e6997d0_0 .net "Sum", 0 0, L_0x55555e921290;  1 drivers
v0x55555e696b50_0 .net *"_ivl_0", 0 0, L_0x55555e921220;  1 drivers
v0x55555e696c10_0 .net *"_ivl_4", 0 0, L_0x55555e921350;  1 drivers
v0x55555e6888d0_0 .net *"_ivl_6", 0 0, L_0x55555e921460;  1 drivers
v0x55555e6889b0_0 .net *"_ivl_8", 0 0, L_0x55555e9214d0;  1 drivers
S_0x55555e68e0d0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e6a7760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e921c00 .functor XOR 1, L_0x55555e922120, L_0x55555e9222e0, C4<0>, C4<0>;
L_0x55555e921c70 .functor XOR 1, L_0x55555e921c00, L_0x55555e9224a0, C4<0>, C4<0>;
L_0x55555e921d30 .functor AND 1, L_0x55555e922120, L_0x55555e9222e0, C4<1>, C4<1>;
L_0x55555e921e40 .functor XOR 1, L_0x55555e922120, L_0x55555e9222e0, C4<0>, C4<0>;
L_0x55555e921eb0 .functor AND 1, L_0x55555e9224a0, L_0x55555e921e40, C4<1>, C4<1>;
L_0x55555e921fc0 .functor OR 1, L_0x55555e921d30, L_0x55555e921eb0, C4<0>, C4<0>;
v0x55555e68b5c0_0 .net "A", 0 0, L_0x55555e922120;  1 drivers
v0x55555e67d290_0 .net "B", 0 0, L_0x55555e9222e0;  1 drivers
v0x55555e67d350_0 .net "Cin", 0 0, L_0x55555e9224a0;  1 drivers
v0x55555e682a90_0 .net "Cout", 0 0, L_0x55555e921fc0;  alias, 1 drivers
v0x55555e682b50_0 .net "Sum", 0 0, L_0x55555e921c70;  1 drivers
v0x55555e67fed0_0 .net *"_ivl_0", 0 0, L_0x55555e921c00;  1 drivers
v0x55555e67ff90_0 .net *"_ivl_4", 0 0, L_0x55555e921d30;  1 drivers
v0x55555e671ea0_0 .net *"_ivl_6", 0 0, L_0x55555e921e40;  1 drivers
v0x55555e671f80_0 .net *"_ivl_8", 0 0, L_0x55555e921eb0;  1 drivers
S_0x55555e4cbcd0 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x55555e62f6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e1a4930_0 .net "A", 3 0, L_0x55555e924b30;  1 drivers
v0x55555e1a4a30_0 .net "B", 3 0, L_0x55555e924c70;  1 drivers
v0x55555e1a1d70_0 .net "Cin", 0 0, L_0x55555e924d10;  1 drivers
v0x55555e1a1e40_0 .net "Cout", 0 0, L_0x55555e924410;  1 drivers
v0x55555e193af0_0 .net "Sum", 3 0, L_0x55555e924a90;  1 drivers
v0x55555e193b90_0 .net "carry", 2 0, L_0x55555e923f10;  1 drivers
L_0x55555e922d30 .part L_0x55555e924b30, 0, 1;
L_0x55555e922dd0 .part L_0x55555e924c70, 0, 1;
L_0x55555e923370 .part L_0x55555e924b30, 1, 1;
L_0x55555e9234a0 .part L_0x55555e924c70, 1, 1;
L_0x55555e9235d0 .part L_0x55555e923f10, 0, 1;
L_0x55555e923b80 .part L_0x55555e924b30, 2, 1;
L_0x55555e923cf0 .part L_0x55555e924c70, 2, 1;
L_0x55555e923e20 .part L_0x55555e923f10, 1, 1;
L_0x55555e923f10 .concat8 [ 1 1 1 0], L_0x55555e922c20, L_0x55555e923220, L_0x55555e923a30;
L_0x55555e924570 .part L_0x55555e924b30, 3, 1;
L_0x55555e924730 .part L_0x55555e924c70, 3, 1;
L_0x55555e9248f0 .part L_0x55555e923f10, 2, 1;
L_0x55555e924a90 .concat8 [ 1 1 1 1], L_0x55555e9229c0, L_0x55555e922f70, L_0x55555e9236e0, L_0x55555e9240c0;
S_0x55555e4b6fa0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e4cbcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e922950 .functor XOR 1, L_0x55555e922d30, L_0x55555e922dd0, C4<0>, C4<0>;
L_0x55555e9229c0 .functor XOR 1, L_0x55555e922950, L_0x55555e924d10, C4<0>, C4<0>;
L_0x55555e922a30 .functor AND 1, L_0x55555e922d30, L_0x55555e922dd0, C4<1>, C4<1>;
L_0x55555e922af0 .functor XOR 1, L_0x55555e922d30, L_0x55555e922dd0, C4<0>, C4<0>;
L_0x55555e922b60 .functor AND 1, L_0x55555e924d10, L_0x55555e922af0, C4<1>, C4<1>;
L_0x55555e922c20 .functor OR 1, L_0x55555e922a30, L_0x55555e922b60, C4<0>, C4<0>;
v0x55555e4b4810_0 .net "A", 0 0, L_0x55555e922d30;  1 drivers
v0x55555e4b48d0_0 .net "B", 0 0, L_0x55555e922dd0;  1 drivers
v0x55555e4b4430_0 .net "Cin", 0 0, L_0x55555e924d10;  alias, 1 drivers
v0x55555e4b4500_0 .net "Cout", 0 0, L_0x55555e922c20;  1 drivers
v0x55555e4a7b00_0 .net "Sum", 0 0, L_0x55555e9229c0;  1 drivers
v0x55555e4a7720_0 .net *"_ivl_0", 0 0, L_0x55555e922950;  1 drivers
v0x55555e4a7800_0 .net *"_ivl_4", 0 0, L_0x55555e922a30;  1 drivers
v0x55555e1cb8b0_0 .net *"_ivl_6", 0 0, L_0x55555e922af0;  1 drivers
v0x55555e1cb990_0 .net *"_ivl_8", 0 0, L_0x55555e922b60;  1 drivers
S_0x55555e1cade0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e4cbcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e922f00 .functor XOR 1, L_0x55555e923370, L_0x55555e9234a0, C4<0>, C4<0>;
L_0x55555e922f70 .functor XOR 1, L_0x55555e922f00, L_0x55555e9235d0, C4<0>, C4<0>;
L_0x55555e922fe0 .functor AND 1, L_0x55555e923370, L_0x55555e9234a0, C4<1>, C4<1>;
L_0x55555e9230a0 .functor XOR 1, L_0x55555e923370, L_0x55555e9234a0, C4<0>, C4<0>;
L_0x55555e923110 .functor AND 1, L_0x55555e9235d0, L_0x55555e9230a0, C4<1>, C4<1>;
L_0x55555e923220 .functor OR 1, L_0x55555e922fe0, L_0x55555e923110, C4<0>, C4<0>;
v0x55555e1c90b0_0 .net "A", 0 0, L_0x55555e923370;  1 drivers
v0x55555e1bdfc0_0 .net "B", 0 0, L_0x55555e9234a0;  1 drivers
v0x55555e1be080_0 .net "Cin", 0 0, L_0x55555e9235d0;  1 drivers
v0x55555e1b2980_0 .net "Cout", 0 0, L_0x55555e923220;  1 drivers
v0x55555e1b2a40_0 .net "Sum", 0 0, L_0x55555e922f70;  1 drivers
v0x55555e1a7340_0 .net *"_ivl_0", 0 0, L_0x55555e922f00;  1 drivers
v0x55555e1a7400_0 .net *"_ivl_4", 0 0, L_0x55555e922fe0;  1 drivers
v0x55555e19bd00_0 .net *"_ivl_6", 0 0, L_0x55555e9230a0;  1 drivers
v0x55555e19bde0_0 .net *"_ivl_8", 0 0, L_0x55555e923110;  1 drivers
S_0x55555e1906c0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e4cbcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e923670 .functor XOR 1, L_0x55555e923b80, L_0x55555e923cf0, C4<0>, C4<0>;
L_0x55555e9236e0 .functor XOR 1, L_0x55555e923670, L_0x55555e923e20, C4<0>, C4<0>;
L_0x55555e9237a0 .functor AND 1, L_0x55555e923b80, L_0x55555e923cf0, C4<1>, C4<1>;
L_0x55555e9238b0 .functor XOR 1, L_0x55555e923b80, L_0x55555e923cf0, C4<0>, C4<0>;
L_0x55555e923920 .functor AND 1, L_0x55555e923e20, L_0x55555e9238b0, C4<1>, C4<1>;
L_0x55555e923a30 .functor OR 1, L_0x55555e9237a0, L_0x55555e923920, C4<0>, C4<0>;
v0x55555e185130_0 .net "A", 0 0, L_0x55555e923b80;  1 drivers
v0x55555e1c0ef0_0 .net "B", 0 0, L_0x55555e923cf0;  1 drivers
v0x55555e1c0fb0_0 .net "Cin", 0 0, L_0x55555e923e20;  1 drivers
v0x55555e1c65f0_0 .net "Cout", 0 0, L_0x55555e923a30;  1 drivers
v0x55555e1c66b0_0 .net "Sum", 0 0, L_0x55555e9236e0;  1 drivers
v0x55555e1c3a30_0 .net *"_ivl_0", 0 0, L_0x55555e923670;  1 drivers
v0x55555e1c3af0_0 .net *"_ivl_4", 0 0, L_0x55555e9237a0;  1 drivers
v0x55555e1b5db0_0 .net *"_ivl_6", 0 0, L_0x55555e9238b0;  1 drivers
v0x55555e1b5e90_0 .net *"_ivl_8", 0 0, L_0x55555e923920;  1 drivers
S_0x55555e1bb5b0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e4cbcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e924050 .functor XOR 1, L_0x55555e924570, L_0x55555e924730, C4<0>, C4<0>;
L_0x55555e9240c0 .functor XOR 1, L_0x55555e924050, L_0x55555e9248f0, C4<0>, C4<0>;
L_0x55555e924180 .functor AND 1, L_0x55555e924570, L_0x55555e924730, C4<1>, C4<1>;
L_0x55555e924290 .functor XOR 1, L_0x55555e924570, L_0x55555e924730, C4<0>, C4<0>;
L_0x55555e924300 .functor AND 1, L_0x55555e9248f0, L_0x55555e924290, C4<1>, C4<1>;
L_0x55555e924410 .functor OR 1, L_0x55555e924180, L_0x55555e924300, C4<0>, C4<0>;
v0x55555e1b8aa0_0 .net "A", 0 0, L_0x55555e924570;  1 drivers
v0x55555e1aa770_0 .net "B", 0 0, L_0x55555e924730;  1 drivers
v0x55555e1aa830_0 .net "Cin", 0 0, L_0x55555e9248f0;  1 drivers
v0x55555e1aff70_0 .net "Cout", 0 0, L_0x55555e924410;  alias, 1 drivers
v0x55555e1b0030_0 .net "Sum", 0 0, L_0x55555e9240c0;  1 drivers
v0x55555e1ad3b0_0 .net *"_ivl_0", 0 0, L_0x55555e924050;  1 drivers
v0x55555e1ad490_0 .net *"_ivl_4", 0 0, L_0x55555e924180;  1 drivers
v0x55555e19f130_0 .net *"_ivl_6", 0 0, L_0x55555e924290;  1 drivers
v0x55555e19f1f0_0 .net *"_ivl_8", 0 0, L_0x55555e924300;  1 drivers
S_0x55555e1992f0 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x55555e62f6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e2ccb50_0 .net "A", 3 0, L_0x55555e927150;  1 drivers
v0x55555e2ccc50_0 .net "B", 3 0, L_0x55555e9272b0;  1 drivers
v0x55555e2c1510_0 .net "Cin", 0 0, L_0x55555e927350;  1 drivers
v0x55555e2c15e0_0 .net "Cout", 0 0, L_0x55555e926a40;  alias, 1 drivers
v0x55555e2b5ed0_0 .net "Sum", 3 0, L_0x55555e9270b0;  1 drivers
v0x55555e2b5f70_0 .net "carry", 2 0, L_0x55555e926540;  1 drivers
L_0x55555e9252d0 .part L_0x55555e927150, 0, 1;
L_0x55555e925400 .part L_0x55555e9272b0, 0, 1;
L_0x55555e9259a0 .part L_0x55555e927150, 1, 1;
L_0x55555e925ad0 .part L_0x55555e9272b0, 1, 1;
L_0x55555e925c00 .part L_0x55555e926540, 0, 1;
L_0x55555e9261b0 .part L_0x55555e927150, 2, 1;
L_0x55555e926320 .part L_0x55555e9272b0, 2, 1;
L_0x55555e926450 .part L_0x55555e926540, 1, 1;
L_0x55555e926540 .concat8 [ 1 1 1 0], L_0x55555e925180, L_0x55555e925850, L_0x55555e926060;
L_0x55555e926b90 .part L_0x55555e927150, 3, 1;
L_0x55555e926d50 .part L_0x55555e9272b0, 3, 1;
L_0x55555e926f10 .part L_0x55555e926540, 2, 1;
L_0x55555e9270b0 .concat8 [ 1 1 1 1], L_0x55555e924ed0, L_0x55555e9255a0, L_0x55555e925d10, L_0x55555e9266f0;
S_0x55555e1884b0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e1992f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e924e60 .functor XOR 1, L_0x55555e9252d0, L_0x55555e925400, C4<0>, C4<0>;
L_0x55555e924ed0 .functor XOR 1, L_0x55555e924e60, L_0x55555e927350, C4<0>, C4<0>;
L_0x55555e924f40 .functor AND 1, L_0x55555e9252d0, L_0x55555e925400, C4<1>, C4<1>;
L_0x55555e925050 .functor XOR 1, L_0x55555e9252d0, L_0x55555e925400, C4<0>, C4<0>;
L_0x55555e9250c0 .functor AND 1, L_0x55555e927350, L_0x55555e925050, C4<1>, C4<1>;
L_0x55555e925180 .functor OR 1, L_0x55555e924f40, L_0x55555e9250c0, C4<0>, C4<0>;
v0x55555e18dcb0_0 .net "A", 0 0, L_0x55555e9252d0;  1 drivers
v0x55555e18dd90_0 .net "B", 0 0, L_0x55555e925400;  1 drivers
v0x55555e18b0f0_0 .net "Cin", 0 0, L_0x55555e927350;  alias, 1 drivers
v0x55555e18b1c0_0 .net "Cout", 0 0, L_0x55555e925180;  1 drivers
v0x55555e17ce70_0 .net "Sum", 0 0, L_0x55555e924ed0;  1 drivers
v0x55555e182670_0 .net *"_ivl_0", 0 0, L_0x55555e924e60;  1 drivers
v0x55555e182750_0 .net *"_ivl_4", 0 0, L_0x55555e924f40;  1 drivers
v0x55555e17fab0_0 .net *"_ivl_6", 0 0, L_0x55555e925050;  1 drivers
v0x55555e17fb70_0 .net *"_ivl_8", 0 0, L_0x55555e9250c0;  1 drivers
S_0x55555e171c40 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e1992f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e925530 .functor XOR 1, L_0x55555e9259a0, L_0x55555e925ad0, C4<0>, C4<0>;
L_0x55555e9255a0 .functor XOR 1, L_0x55555e925530, L_0x55555e925c00, C4<0>, C4<0>;
L_0x55555e925610 .functor AND 1, L_0x55555e9259a0, L_0x55555e925ad0, C4<1>, C4<1>;
L_0x55555e9256d0 .functor XOR 1, L_0x55555e9259a0, L_0x55555e925ad0, C4<0>, C4<0>;
L_0x55555e925740 .functor AND 1, L_0x55555e925c00, L_0x55555e9256d0, C4<1>, C4<1>;
L_0x55555e925850 .functor OR 1, L_0x55555e925610, L_0x55555e925740, C4<0>, C4<0>;
v0x55555e1772b0_0 .net "A", 0 0, L_0x55555e9259a0;  1 drivers
v0x55555e174760_0 .net "B", 0 0, L_0x55555e925ad0;  1 drivers
v0x55555e174820_0 .net "Cin", 0 0, L_0x55555e925c00;  1 drivers
v0x55555e2f87b0_0 .net "Cout", 0 0, L_0x55555e925850;  1 drivers
v0x55555e2f8870_0 .net "Sum", 0 0, L_0x55555e9255a0;  1 drivers
v0x55555e2f83d0_0 .net *"_ivl_0", 0 0, L_0x55555e925530;  1 drivers
v0x55555e2f84b0_0 .net *"_ivl_4", 0 0, L_0x55555e925610;  1 drivers
v0x55555e2f7ff0_0 .net *"_ivl_6", 0 0, L_0x55555e9256d0;  1 drivers
v0x55555e2f80b0_0 .net *"_ivl_8", 0 0, L_0x55555e925740;  1 drivers
S_0x55555e2f7c10 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e1992f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e925ca0 .functor XOR 1, L_0x55555e9261b0, L_0x55555e926320, C4<0>, C4<0>;
L_0x55555e925d10 .functor XOR 1, L_0x55555e925ca0, L_0x55555e926450, C4<0>, C4<0>;
L_0x55555e925dd0 .functor AND 1, L_0x55555e9261b0, L_0x55555e926320, C4<1>, C4<1>;
L_0x55555e925ee0 .functor XOR 1, L_0x55555e9261b0, L_0x55555e926320, C4<0>, C4<0>;
L_0x55555e925f50 .functor AND 1, L_0x55555e926450, L_0x55555e925ee0, C4<1>, C4<1>;
L_0x55555e926060 .functor OR 1, L_0x55555e925dd0, L_0x55555e925f50, C4<0>, C4<0>;
v0x55555e2f78e0_0 .net "A", 0 0, L_0x55555e9261b0;  1 drivers
v0x55555e2f7450_0 .net "B", 0 0, L_0x55555e926320;  1 drivers
v0x55555e2f7510_0 .net "Cin", 0 0, L_0x55555e926450;  1 drivers
v0x55555e2f7070_0 .net "Cout", 0 0, L_0x55555e926060;  1 drivers
v0x55555e2f7130_0 .net "Sum", 0 0, L_0x55555e925d10;  1 drivers
v0x55555e2f6c90_0 .net *"_ivl_0", 0 0, L_0x55555e925ca0;  1 drivers
v0x55555e2f6d50_0 .net *"_ivl_4", 0 0, L_0x55555e925dd0;  1 drivers
v0x55555e2f6900_0 .net *"_ivl_6", 0 0, L_0x55555e925ee0;  1 drivers
v0x55555e2f69e0_0 .net *"_ivl_8", 0 0, L_0x55555e925f50;  1 drivers
S_0x55555e2f18c0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e1992f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e926680 .functor XOR 1, L_0x55555e926b90, L_0x55555e926d50, C4<0>, C4<0>;
L_0x55555e9266f0 .functor XOR 1, L_0x55555e926680, L_0x55555e926f10, C4<0>, C4<0>;
L_0x55555e9267b0 .functor AND 1, L_0x55555e926b90, L_0x55555e926d50, C4<1>, C4<1>;
L_0x55555e9268c0 .functor XOR 1, L_0x55555e926b90, L_0x55555e926d50, C4<0>, C4<0>;
L_0x55555e926930 .functor AND 1, L_0x55555e926f10, L_0x55555e9268c0, C4<1>, C4<1>;
L_0x55555e926a40 .functor OR 1, L_0x55555e9267b0, L_0x55555e926930, C4<0>, C4<0>;
v0x55555e2fbc60_0 .net "A", 0 0, L_0x55555e926b90;  1 drivers
v0x55555e2faf70_0 .net "B", 0 0, L_0x55555e926d50;  1 drivers
v0x55555e2fb030_0 .net "Cin", 0 0, L_0x55555e926f10;  1 drivers
v0x55555e2ee810_0 .net "Cout", 0 0, L_0x55555e926a40;  alias, 1 drivers
v0x55555e2ee8d0_0 .net "Sum", 0 0, L_0x55555e9266f0;  1 drivers
v0x55555e2e37d0_0 .net *"_ivl_0", 0 0, L_0x55555e926680;  1 drivers
v0x55555e2e3890_0 .net *"_ivl_4", 0 0, L_0x55555e9267b0;  1 drivers
v0x55555e2d8190_0 .net *"_ivl_6", 0 0, L_0x55555e9268c0;  1 drivers
v0x55555e2d8270_0 .net *"_ivl_8", 0 0, L_0x55555e926930;  1 drivers
S_0x55555e391180 .scope module, "u_stage_if" "stage_if" 13 213, 29 1 0, S_0x55555e514100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_redirect_pc";
    .port_info 5 /INPUT 1 "i_redirect_valid";
    .port_info 6 /INPUT 1 "i_btb_update";
    .port_info 7 /INPUT 32 "i_btb_update_pc";
    .port_info 8 /INPUT 32 "i_btb_update_target";
    .port_info 9 /OUTPUT 32 "o_imem_addr";
    .port_info 10 /INPUT 32 "i_imem_rdata";
    .port_info 11 /OUTPUT 32 "o_pc";
    .port_info 12 /OUTPUT 32 "o_instr";
    .port_info 13 /OUTPUT 1 "o_pred_taken";
P_0x55555e4e9240 .param/l "BTB_INDEX_BITS" 1 29 35, +C4<00000000000000000000000000000110>;
P_0x55555e4e9280 .param/l "BTB_SIZE" 1 29 34, +C4<00000000000000000000000001000000>;
L_0x55555e8f3390 .functor BUFZ 32, v0x55555e633d30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e8f3400 .functor BUFZ 32, v0x55555e633d30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e8f3470 .functor BUFZ 1, v0x55555e637650_0, C4<0>, C4<0>, C4<0>;
L_0x55555ea1e830 .functor BUFT 32, L_0x55555e8f3b80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e641bc0_0 .net "btb_index", 5 0, L_0x55555e8e0130;  1 drivers
v0x55555e641ca0 .array "btb_tag", 0 63, 31 0;
v0x55555e642bf0 .array "btb_target", 0 63, 31 0;
v0x55555e642cb0 .array "btb_valid", 0 63, 0 0;
v0x55555e63f370_0 .net "cout_dummy", 0 0, L_0x55555e8f2420;  1 drivers
v0x55555e63f410_0 .net "i_btb_update", 0 0, L_0x55555e8f37f0;  1 drivers
v0x55555e6403a0_0 .net "i_btb_update_pc", 31 0, L_0x55555e928cf0;  alias, 1 drivers
v0x55555e640460_0 .net "i_btb_update_target", 31 0, L_0x55555e928df0;  alias, 1 drivers
v0x55555e63b670_0 .net "i_clk", 0 0, v0x55555e5add40_0;  alias, 1 drivers
L_0x7f39432043c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e63b710_0 .net "i_flush", 0 0, L_0x7f39432043c0;  1 drivers
v0x55555e638ab0_0 .net "i_imem_rdata", 31 0, L_0x55555e8f3b80;  alias, 1 drivers
v0x55555e638b70_0 .net "i_redirect_pc", 31 0, v0x55555e20d930_0;  alias, 1 drivers
v0x55555e63bc60_0 .net "i_redirect_valid", 0 0, L_0x55555e8f3640;  1 drivers
v0x55555e63bd00_0 .net "i_reset", 0 0, v0x55555e59ad60_0;  alias, 1 drivers
v0x55555e63cb50_0 .net "i_stall", 0 0, L_0x55555e8f34e0;  1 drivers
v0x55555e63cbf0_0 .net "o_imem_addr", 31 0, L_0x55555e8f3390;  alias, 1 drivers
v0x55555e639140_0 .net "o_instr", 31 0, L_0x55555ea1e830;  alias, 1 drivers
v0x55555e63a170_0 .net "o_pc", 31 0, L_0x55555e8f3400;  alias, 1 drivers
v0x55555e63a240_0 .net "o_pred_taken", 0 0, L_0x55555e8f3470;  alias, 1 drivers
v0x55555e636580_0 .var "pc_next", 31 0;
v0x55555e636620_0 .net "pc_plus4", 31 0, L_0x55555e8f30c0;  1 drivers
v0x55555e6375b0_0 .var "pc_pred", 31 0;
v0x55555e637650_0 .var "pred_taken", 0 0;
v0x55555e633d30_0 .var "r_pc", 31 0;
v0x55555e633e20_0 .net "update_index", 5 0, L_0x55555e8e0220;  1 drivers
E_0x55555e61b960/0 .event anyedge, v0x55555e63bc60_0, v0x55555e20d930_0, v0x55555e637650_0, v0x55555e6375b0_0;
E_0x55555e61b960/1 .event anyedge, v0x55555e6457b0_0;
E_0x55555e61b960 .event/or E_0x55555e61b960/0, E_0x55555e61b960/1;
v0x55555e642cb0_0 .array/port v0x55555e642cb0, 0;
v0x55555e642cb0_1 .array/port v0x55555e642cb0, 1;
E_0x55555de37020/0 .event anyedge, v0x55555e6457b0_0, v0x55555e641bc0_0, v0x55555e642cb0_0, v0x55555e642cb0_1;
v0x55555e642cb0_2 .array/port v0x55555e642cb0, 2;
v0x55555e642cb0_3 .array/port v0x55555e642cb0, 3;
v0x55555e642cb0_4 .array/port v0x55555e642cb0, 4;
v0x55555e642cb0_5 .array/port v0x55555e642cb0, 5;
E_0x55555de37020/1 .event anyedge, v0x55555e642cb0_2, v0x55555e642cb0_3, v0x55555e642cb0_4, v0x55555e642cb0_5;
v0x55555e642cb0_6 .array/port v0x55555e642cb0, 6;
v0x55555e642cb0_7 .array/port v0x55555e642cb0, 7;
v0x55555e642cb0_8 .array/port v0x55555e642cb0, 8;
v0x55555e642cb0_9 .array/port v0x55555e642cb0, 9;
E_0x55555de37020/2 .event anyedge, v0x55555e642cb0_6, v0x55555e642cb0_7, v0x55555e642cb0_8, v0x55555e642cb0_9;
v0x55555e642cb0_10 .array/port v0x55555e642cb0, 10;
v0x55555e642cb0_11 .array/port v0x55555e642cb0, 11;
v0x55555e642cb0_12 .array/port v0x55555e642cb0, 12;
v0x55555e642cb0_13 .array/port v0x55555e642cb0, 13;
E_0x55555de37020/3 .event anyedge, v0x55555e642cb0_10, v0x55555e642cb0_11, v0x55555e642cb0_12, v0x55555e642cb0_13;
v0x55555e642cb0_14 .array/port v0x55555e642cb0, 14;
v0x55555e642cb0_15 .array/port v0x55555e642cb0, 15;
v0x55555e642cb0_16 .array/port v0x55555e642cb0, 16;
v0x55555e642cb0_17 .array/port v0x55555e642cb0, 17;
E_0x55555de37020/4 .event anyedge, v0x55555e642cb0_14, v0x55555e642cb0_15, v0x55555e642cb0_16, v0x55555e642cb0_17;
v0x55555e642cb0_18 .array/port v0x55555e642cb0, 18;
v0x55555e642cb0_19 .array/port v0x55555e642cb0, 19;
v0x55555e642cb0_20 .array/port v0x55555e642cb0, 20;
v0x55555e642cb0_21 .array/port v0x55555e642cb0, 21;
E_0x55555de37020/5 .event anyedge, v0x55555e642cb0_18, v0x55555e642cb0_19, v0x55555e642cb0_20, v0x55555e642cb0_21;
v0x55555e642cb0_22 .array/port v0x55555e642cb0, 22;
v0x55555e642cb0_23 .array/port v0x55555e642cb0, 23;
v0x55555e642cb0_24 .array/port v0x55555e642cb0, 24;
v0x55555e642cb0_25 .array/port v0x55555e642cb0, 25;
E_0x55555de37020/6 .event anyedge, v0x55555e642cb0_22, v0x55555e642cb0_23, v0x55555e642cb0_24, v0x55555e642cb0_25;
v0x55555e642cb0_26 .array/port v0x55555e642cb0, 26;
v0x55555e642cb0_27 .array/port v0x55555e642cb0, 27;
v0x55555e642cb0_28 .array/port v0x55555e642cb0, 28;
v0x55555e642cb0_29 .array/port v0x55555e642cb0, 29;
E_0x55555de37020/7 .event anyedge, v0x55555e642cb0_26, v0x55555e642cb0_27, v0x55555e642cb0_28, v0x55555e642cb0_29;
v0x55555e642cb0_30 .array/port v0x55555e642cb0, 30;
v0x55555e642cb0_31 .array/port v0x55555e642cb0, 31;
v0x55555e642cb0_32 .array/port v0x55555e642cb0, 32;
v0x55555e642cb0_33 .array/port v0x55555e642cb0, 33;
E_0x55555de37020/8 .event anyedge, v0x55555e642cb0_30, v0x55555e642cb0_31, v0x55555e642cb0_32, v0x55555e642cb0_33;
v0x55555e642cb0_34 .array/port v0x55555e642cb0, 34;
v0x55555e642cb0_35 .array/port v0x55555e642cb0, 35;
v0x55555e642cb0_36 .array/port v0x55555e642cb0, 36;
v0x55555e642cb0_37 .array/port v0x55555e642cb0, 37;
E_0x55555de37020/9 .event anyedge, v0x55555e642cb0_34, v0x55555e642cb0_35, v0x55555e642cb0_36, v0x55555e642cb0_37;
v0x55555e642cb0_38 .array/port v0x55555e642cb0, 38;
v0x55555e642cb0_39 .array/port v0x55555e642cb0, 39;
v0x55555e642cb0_40 .array/port v0x55555e642cb0, 40;
v0x55555e642cb0_41 .array/port v0x55555e642cb0, 41;
E_0x55555de37020/10 .event anyedge, v0x55555e642cb0_38, v0x55555e642cb0_39, v0x55555e642cb0_40, v0x55555e642cb0_41;
v0x55555e642cb0_42 .array/port v0x55555e642cb0, 42;
v0x55555e642cb0_43 .array/port v0x55555e642cb0, 43;
v0x55555e642cb0_44 .array/port v0x55555e642cb0, 44;
v0x55555e642cb0_45 .array/port v0x55555e642cb0, 45;
E_0x55555de37020/11 .event anyedge, v0x55555e642cb0_42, v0x55555e642cb0_43, v0x55555e642cb0_44, v0x55555e642cb0_45;
v0x55555e642cb0_46 .array/port v0x55555e642cb0, 46;
v0x55555e642cb0_47 .array/port v0x55555e642cb0, 47;
v0x55555e642cb0_48 .array/port v0x55555e642cb0, 48;
v0x55555e642cb0_49 .array/port v0x55555e642cb0, 49;
E_0x55555de37020/12 .event anyedge, v0x55555e642cb0_46, v0x55555e642cb0_47, v0x55555e642cb0_48, v0x55555e642cb0_49;
v0x55555e642cb0_50 .array/port v0x55555e642cb0, 50;
v0x55555e642cb0_51 .array/port v0x55555e642cb0, 51;
v0x55555e642cb0_52 .array/port v0x55555e642cb0, 52;
v0x55555e642cb0_53 .array/port v0x55555e642cb0, 53;
E_0x55555de37020/13 .event anyedge, v0x55555e642cb0_50, v0x55555e642cb0_51, v0x55555e642cb0_52, v0x55555e642cb0_53;
v0x55555e642cb0_54 .array/port v0x55555e642cb0, 54;
v0x55555e642cb0_55 .array/port v0x55555e642cb0, 55;
v0x55555e642cb0_56 .array/port v0x55555e642cb0, 56;
v0x55555e642cb0_57 .array/port v0x55555e642cb0, 57;
E_0x55555de37020/14 .event anyedge, v0x55555e642cb0_54, v0x55555e642cb0_55, v0x55555e642cb0_56, v0x55555e642cb0_57;
v0x55555e642cb0_58 .array/port v0x55555e642cb0, 58;
v0x55555e642cb0_59 .array/port v0x55555e642cb0, 59;
v0x55555e642cb0_60 .array/port v0x55555e642cb0, 60;
v0x55555e642cb0_61 .array/port v0x55555e642cb0, 61;
E_0x55555de37020/15 .event anyedge, v0x55555e642cb0_58, v0x55555e642cb0_59, v0x55555e642cb0_60, v0x55555e642cb0_61;
v0x55555e642cb0_62 .array/port v0x55555e642cb0, 62;
v0x55555e642cb0_63 .array/port v0x55555e642cb0, 63;
v0x55555e641ca0_0 .array/port v0x55555e641ca0, 0;
v0x55555e641ca0_1 .array/port v0x55555e641ca0, 1;
E_0x55555de37020/16 .event anyedge, v0x55555e642cb0_62, v0x55555e642cb0_63, v0x55555e641ca0_0, v0x55555e641ca0_1;
v0x55555e641ca0_2 .array/port v0x55555e641ca0, 2;
v0x55555e641ca0_3 .array/port v0x55555e641ca0, 3;
v0x55555e641ca0_4 .array/port v0x55555e641ca0, 4;
v0x55555e641ca0_5 .array/port v0x55555e641ca0, 5;
E_0x55555de37020/17 .event anyedge, v0x55555e641ca0_2, v0x55555e641ca0_3, v0x55555e641ca0_4, v0x55555e641ca0_5;
v0x55555e641ca0_6 .array/port v0x55555e641ca0, 6;
v0x55555e641ca0_7 .array/port v0x55555e641ca0, 7;
v0x55555e641ca0_8 .array/port v0x55555e641ca0, 8;
v0x55555e641ca0_9 .array/port v0x55555e641ca0, 9;
E_0x55555de37020/18 .event anyedge, v0x55555e641ca0_6, v0x55555e641ca0_7, v0x55555e641ca0_8, v0x55555e641ca0_9;
v0x55555e641ca0_10 .array/port v0x55555e641ca0, 10;
v0x55555e641ca0_11 .array/port v0x55555e641ca0, 11;
v0x55555e641ca0_12 .array/port v0x55555e641ca0, 12;
v0x55555e641ca0_13 .array/port v0x55555e641ca0, 13;
E_0x55555de37020/19 .event anyedge, v0x55555e641ca0_10, v0x55555e641ca0_11, v0x55555e641ca0_12, v0x55555e641ca0_13;
v0x55555e641ca0_14 .array/port v0x55555e641ca0, 14;
v0x55555e641ca0_15 .array/port v0x55555e641ca0, 15;
v0x55555e641ca0_16 .array/port v0x55555e641ca0, 16;
v0x55555e641ca0_17 .array/port v0x55555e641ca0, 17;
E_0x55555de37020/20 .event anyedge, v0x55555e641ca0_14, v0x55555e641ca0_15, v0x55555e641ca0_16, v0x55555e641ca0_17;
v0x55555e641ca0_18 .array/port v0x55555e641ca0, 18;
v0x55555e641ca0_19 .array/port v0x55555e641ca0, 19;
v0x55555e641ca0_20 .array/port v0x55555e641ca0, 20;
v0x55555e641ca0_21 .array/port v0x55555e641ca0, 21;
E_0x55555de37020/21 .event anyedge, v0x55555e641ca0_18, v0x55555e641ca0_19, v0x55555e641ca0_20, v0x55555e641ca0_21;
v0x55555e641ca0_22 .array/port v0x55555e641ca0, 22;
v0x55555e641ca0_23 .array/port v0x55555e641ca0, 23;
v0x55555e641ca0_24 .array/port v0x55555e641ca0, 24;
v0x55555e641ca0_25 .array/port v0x55555e641ca0, 25;
E_0x55555de37020/22 .event anyedge, v0x55555e641ca0_22, v0x55555e641ca0_23, v0x55555e641ca0_24, v0x55555e641ca0_25;
v0x55555e641ca0_26 .array/port v0x55555e641ca0, 26;
v0x55555e641ca0_27 .array/port v0x55555e641ca0, 27;
v0x55555e641ca0_28 .array/port v0x55555e641ca0, 28;
v0x55555e641ca0_29 .array/port v0x55555e641ca0, 29;
E_0x55555de37020/23 .event anyedge, v0x55555e641ca0_26, v0x55555e641ca0_27, v0x55555e641ca0_28, v0x55555e641ca0_29;
v0x55555e641ca0_30 .array/port v0x55555e641ca0, 30;
v0x55555e641ca0_31 .array/port v0x55555e641ca0, 31;
v0x55555e641ca0_32 .array/port v0x55555e641ca0, 32;
v0x55555e641ca0_33 .array/port v0x55555e641ca0, 33;
E_0x55555de37020/24 .event anyedge, v0x55555e641ca0_30, v0x55555e641ca0_31, v0x55555e641ca0_32, v0x55555e641ca0_33;
v0x55555e641ca0_34 .array/port v0x55555e641ca0, 34;
v0x55555e641ca0_35 .array/port v0x55555e641ca0, 35;
v0x55555e641ca0_36 .array/port v0x55555e641ca0, 36;
v0x55555e641ca0_37 .array/port v0x55555e641ca0, 37;
E_0x55555de37020/25 .event anyedge, v0x55555e641ca0_34, v0x55555e641ca0_35, v0x55555e641ca0_36, v0x55555e641ca0_37;
v0x55555e641ca0_38 .array/port v0x55555e641ca0, 38;
v0x55555e641ca0_39 .array/port v0x55555e641ca0, 39;
v0x55555e641ca0_40 .array/port v0x55555e641ca0, 40;
v0x55555e641ca0_41 .array/port v0x55555e641ca0, 41;
E_0x55555de37020/26 .event anyedge, v0x55555e641ca0_38, v0x55555e641ca0_39, v0x55555e641ca0_40, v0x55555e641ca0_41;
v0x55555e641ca0_42 .array/port v0x55555e641ca0, 42;
v0x55555e641ca0_43 .array/port v0x55555e641ca0, 43;
v0x55555e641ca0_44 .array/port v0x55555e641ca0, 44;
v0x55555e641ca0_45 .array/port v0x55555e641ca0, 45;
E_0x55555de37020/27 .event anyedge, v0x55555e641ca0_42, v0x55555e641ca0_43, v0x55555e641ca0_44, v0x55555e641ca0_45;
v0x55555e641ca0_46 .array/port v0x55555e641ca0, 46;
v0x55555e641ca0_47 .array/port v0x55555e641ca0, 47;
v0x55555e641ca0_48 .array/port v0x55555e641ca0, 48;
v0x55555e641ca0_49 .array/port v0x55555e641ca0, 49;
E_0x55555de37020/28 .event anyedge, v0x55555e641ca0_46, v0x55555e641ca0_47, v0x55555e641ca0_48, v0x55555e641ca0_49;
v0x55555e641ca0_50 .array/port v0x55555e641ca0, 50;
v0x55555e641ca0_51 .array/port v0x55555e641ca0, 51;
v0x55555e641ca0_52 .array/port v0x55555e641ca0, 52;
v0x55555e641ca0_53 .array/port v0x55555e641ca0, 53;
E_0x55555de37020/29 .event anyedge, v0x55555e641ca0_50, v0x55555e641ca0_51, v0x55555e641ca0_52, v0x55555e641ca0_53;
v0x55555e641ca0_54 .array/port v0x55555e641ca0, 54;
v0x55555e641ca0_55 .array/port v0x55555e641ca0, 55;
v0x55555e641ca0_56 .array/port v0x55555e641ca0, 56;
v0x55555e641ca0_57 .array/port v0x55555e641ca0, 57;
E_0x55555de37020/30 .event anyedge, v0x55555e641ca0_54, v0x55555e641ca0_55, v0x55555e641ca0_56, v0x55555e641ca0_57;
v0x55555e641ca0_58 .array/port v0x55555e641ca0, 58;
v0x55555e641ca0_59 .array/port v0x55555e641ca0, 59;
v0x55555e641ca0_60 .array/port v0x55555e641ca0, 60;
v0x55555e641ca0_61 .array/port v0x55555e641ca0, 61;
E_0x55555de37020/31 .event anyedge, v0x55555e641ca0_58, v0x55555e641ca0_59, v0x55555e641ca0_60, v0x55555e641ca0_61;
v0x55555e641ca0_62 .array/port v0x55555e641ca0, 62;
v0x55555e641ca0_63 .array/port v0x55555e641ca0, 63;
v0x55555e642bf0_0 .array/port v0x55555e642bf0, 0;
E_0x55555de37020/32 .event anyedge, v0x55555e641ca0_62, v0x55555e641ca0_63, v0x55555e648190_0, v0x55555e642bf0_0;
v0x55555e642bf0_1 .array/port v0x55555e642bf0, 1;
v0x55555e642bf0_2 .array/port v0x55555e642bf0, 2;
v0x55555e642bf0_3 .array/port v0x55555e642bf0, 3;
v0x55555e642bf0_4 .array/port v0x55555e642bf0, 4;
E_0x55555de37020/33 .event anyedge, v0x55555e642bf0_1, v0x55555e642bf0_2, v0x55555e642bf0_3, v0x55555e642bf0_4;
v0x55555e642bf0_5 .array/port v0x55555e642bf0, 5;
v0x55555e642bf0_6 .array/port v0x55555e642bf0, 6;
v0x55555e642bf0_7 .array/port v0x55555e642bf0, 7;
v0x55555e642bf0_8 .array/port v0x55555e642bf0, 8;
E_0x55555de37020/34 .event anyedge, v0x55555e642bf0_5, v0x55555e642bf0_6, v0x55555e642bf0_7, v0x55555e642bf0_8;
v0x55555e642bf0_9 .array/port v0x55555e642bf0, 9;
v0x55555e642bf0_10 .array/port v0x55555e642bf0, 10;
v0x55555e642bf0_11 .array/port v0x55555e642bf0, 11;
v0x55555e642bf0_12 .array/port v0x55555e642bf0, 12;
E_0x55555de37020/35 .event anyedge, v0x55555e642bf0_9, v0x55555e642bf0_10, v0x55555e642bf0_11, v0x55555e642bf0_12;
v0x55555e642bf0_13 .array/port v0x55555e642bf0, 13;
v0x55555e642bf0_14 .array/port v0x55555e642bf0, 14;
v0x55555e642bf0_15 .array/port v0x55555e642bf0, 15;
v0x55555e642bf0_16 .array/port v0x55555e642bf0, 16;
E_0x55555de37020/36 .event anyedge, v0x55555e642bf0_13, v0x55555e642bf0_14, v0x55555e642bf0_15, v0x55555e642bf0_16;
v0x55555e642bf0_17 .array/port v0x55555e642bf0, 17;
v0x55555e642bf0_18 .array/port v0x55555e642bf0, 18;
v0x55555e642bf0_19 .array/port v0x55555e642bf0, 19;
v0x55555e642bf0_20 .array/port v0x55555e642bf0, 20;
E_0x55555de37020/37 .event anyedge, v0x55555e642bf0_17, v0x55555e642bf0_18, v0x55555e642bf0_19, v0x55555e642bf0_20;
v0x55555e642bf0_21 .array/port v0x55555e642bf0, 21;
v0x55555e642bf0_22 .array/port v0x55555e642bf0, 22;
v0x55555e642bf0_23 .array/port v0x55555e642bf0, 23;
v0x55555e642bf0_24 .array/port v0x55555e642bf0, 24;
E_0x55555de37020/38 .event anyedge, v0x55555e642bf0_21, v0x55555e642bf0_22, v0x55555e642bf0_23, v0x55555e642bf0_24;
v0x55555e642bf0_25 .array/port v0x55555e642bf0, 25;
v0x55555e642bf0_26 .array/port v0x55555e642bf0, 26;
v0x55555e642bf0_27 .array/port v0x55555e642bf0, 27;
v0x55555e642bf0_28 .array/port v0x55555e642bf0, 28;
E_0x55555de37020/39 .event anyedge, v0x55555e642bf0_25, v0x55555e642bf0_26, v0x55555e642bf0_27, v0x55555e642bf0_28;
v0x55555e642bf0_29 .array/port v0x55555e642bf0, 29;
v0x55555e642bf0_30 .array/port v0x55555e642bf0, 30;
v0x55555e642bf0_31 .array/port v0x55555e642bf0, 31;
v0x55555e642bf0_32 .array/port v0x55555e642bf0, 32;
E_0x55555de37020/40 .event anyedge, v0x55555e642bf0_29, v0x55555e642bf0_30, v0x55555e642bf0_31, v0x55555e642bf0_32;
v0x55555e642bf0_33 .array/port v0x55555e642bf0, 33;
v0x55555e642bf0_34 .array/port v0x55555e642bf0, 34;
v0x55555e642bf0_35 .array/port v0x55555e642bf0, 35;
v0x55555e642bf0_36 .array/port v0x55555e642bf0, 36;
E_0x55555de37020/41 .event anyedge, v0x55555e642bf0_33, v0x55555e642bf0_34, v0x55555e642bf0_35, v0x55555e642bf0_36;
v0x55555e642bf0_37 .array/port v0x55555e642bf0, 37;
v0x55555e642bf0_38 .array/port v0x55555e642bf0, 38;
v0x55555e642bf0_39 .array/port v0x55555e642bf0, 39;
v0x55555e642bf0_40 .array/port v0x55555e642bf0, 40;
E_0x55555de37020/42 .event anyedge, v0x55555e642bf0_37, v0x55555e642bf0_38, v0x55555e642bf0_39, v0x55555e642bf0_40;
v0x55555e642bf0_41 .array/port v0x55555e642bf0, 41;
v0x55555e642bf0_42 .array/port v0x55555e642bf0, 42;
v0x55555e642bf0_43 .array/port v0x55555e642bf0, 43;
v0x55555e642bf0_44 .array/port v0x55555e642bf0, 44;
E_0x55555de37020/43 .event anyedge, v0x55555e642bf0_41, v0x55555e642bf0_42, v0x55555e642bf0_43, v0x55555e642bf0_44;
v0x55555e642bf0_45 .array/port v0x55555e642bf0, 45;
v0x55555e642bf0_46 .array/port v0x55555e642bf0, 46;
v0x55555e642bf0_47 .array/port v0x55555e642bf0, 47;
v0x55555e642bf0_48 .array/port v0x55555e642bf0, 48;
E_0x55555de37020/44 .event anyedge, v0x55555e642bf0_45, v0x55555e642bf0_46, v0x55555e642bf0_47, v0x55555e642bf0_48;
v0x55555e642bf0_49 .array/port v0x55555e642bf0, 49;
v0x55555e642bf0_50 .array/port v0x55555e642bf0, 50;
v0x55555e642bf0_51 .array/port v0x55555e642bf0, 51;
v0x55555e642bf0_52 .array/port v0x55555e642bf0, 52;
E_0x55555de37020/45 .event anyedge, v0x55555e642bf0_49, v0x55555e642bf0_50, v0x55555e642bf0_51, v0x55555e642bf0_52;
v0x55555e642bf0_53 .array/port v0x55555e642bf0, 53;
v0x55555e642bf0_54 .array/port v0x55555e642bf0, 54;
v0x55555e642bf0_55 .array/port v0x55555e642bf0, 55;
v0x55555e642bf0_56 .array/port v0x55555e642bf0, 56;
E_0x55555de37020/46 .event anyedge, v0x55555e642bf0_53, v0x55555e642bf0_54, v0x55555e642bf0_55, v0x55555e642bf0_56;
v0x55555e642bf0_57 .array/port v0x55555e642bf0, 57;
v0x55555e642bf0_58 .array/port v0x55555e642bf0, 58;
v0x55555e642bf0_59 .array/port v0x55555e642bf0, 59;
v0x55555e642bf0_60 .array/port v0x55555e642bf0, 60;
E_0x55555de37020/47 .event anyedge, v0x55555e642bf0_57, v0x55555e642bf0_58, v0x55555e642bf0_59, v0x55555e642bf0_60;
v0x55555e642bf0_61 .array/port v0x55555e642bf0, 61;
v0x55555e642bf0_62 .array/port v0x55555e642bf0, 62;
v0x55555e642bf0_63 .array/port v0x55555e642bf0, 63;
E_0x55555de37020/48 .event anyedge, v0x55555e642bf0_61, v0x55555e642bf0_62, v0x55555e642bf0_63;
E_0x55555de37020 .event/or E_0x55555de37020/0, E_0x55555de37020/1, E_0x55555de37020/2, E_0x55555de37020/3, E_0x55555de37020/4, E_0x55555de37020/5, E_0x55555de37020/6, E_0x55555de37020/7, E_0x55555de37020/8, E_0x55555de37020/9, E_0x55555de37020/10, E_0x55555de37020/11, E_0x55555de37020/12, E_0x55555de37020/13, E_0x55555de37020/14, E_0x55555de37020/15, E_0x55555de37020/16, E_0x55555de37020/17, E_0x55555de37020/18, E_0x55555de37020/19, E_0x55555de37020/20, E_0x55555de37020/21, E_0x55555de37020/22, E_0x55555de37020/23, E_0x55555de37020/24, E_0x55555de37020/25, E_0x55555de37020/26, E_0x55555de37020/27, E_0x55555de37020/28, E_0x55555de37020/29, E_0x55555de37020/30, E_0x55555de37020/31, E_0x55555de37020/32, E_0x55555de37020/33, E_0x55555de37020/34, E_0x55555de37020/35, E_0x55555de37020/36, E_0x55555de37020/37, E_0x55555de37020/38, E_0x55555de37020/39, E_0x55555de37020/40, E_0x55555de37020/41, E_0x55555de37020/42, E_0x55555de37020/43, E_0x55555de37020/44, E_0x55555de37020/45, E_0x55555de37020/46, E_0x55555de37020/47, E_0x55555de37020/48;
L_0x55555e8e0130 .part v0x55555e633d30_0, 2, 6;
L_0x55555e8e0220 .part L_0x55555e928cf0, 2, 6;
S_0x55555e385b40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 29 61, 29 61 0, S_0x55555e391180;
 .timescale 0 0;
v0x55555e37a500_0 .var/2s "i", 31 0;
S_0x55555e3b6370 .scope module, "pc_adder" "FA_32bit" 29 75, 23 47 0, S_0x55555e391180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e648190_0 .net "A", 31 0, v0x55555e633d30_0;  1 drivers
L_0x7f3943204330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55555e648290_0 .net "B", 31 0, L_0x7f3943204330;  1 drivers
L_0x7f3943204378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e644780_0 .net "Cin", 0 0, L_0x7f3943204378;  1 drivers
v0x55555e644870_0 .net "Cout", 0 0, L_0x55555e8f2420;  alias, 1 drivers
v0x55555e6457b0_0 .net "Sum", 31 0, L_0x55555e8f30c0;  alias, 1 drivers
v0x55555e6458a0_0 .net "carry", 6 0, L_0x55555e8f0630;  1 drivers
L_0x55555e8e2700 .part v0x55555e633d30_0, 0, 4;
L_0x55555e8e27a0 .part L_0x7f3943204330, 0, 4;
L_0x55555e8e4af0 .part v0x55555e633d30_0, 4, 4;
L_0x55555e8e4c20 .part L_0x7f3943204330, 4, 4;
L_0x55555e8e4cc0 .part L_0x55555e8f0630, 0, 1;
L_0x55555e8e70a0 .part v0x55555e633d30_0, 8, 4;
L_0x55555e8e7180 .part L_0x7f3943204330, 8, 4;
L_0x55555e8e7220 .part L_0x55555e8f0630, 1, 1;
L_0x55555e8e9660 .part v0x55555e633d30_0, 12, 4;
L_0x55555e8e9700 .part L_0x7f3943204330, 12, 4;
L_0x55555e8e9830 .part L_0x55555e8f0630, 2, 1;
L_0x55555e8ebb80 .part v0x55555e633d30_0, 16, 4;
L_0x55555e8ebc90 .part L_0x7f3943204330, 16, 4;
L_0x55555e8ebd30 .part L_0x55555e8f0630, 3, 1;
L_0x55555e8ee060 .part v0x55555e633d30_0, 20, 4;
L_0x55555e8ee210 .part L_0x7f3943204330, 20, 4;
L_0x55555e8ee340 .part L_0x55555e8f0630, 4, 1;
L_0x55555e8f0590 .part v0x55555e633d30_0, 24, 4;
L_0x55555e8f06d0 .part L_0x7f3943204330, 24, 4;
L_0x55555e8f0770 .part L_0x55555e8f0630, 5, 1;
LS_0x55555e8f0630_0_0 .concat8 [ 1 1 1 1], L_0x55555e8e1fe0, L_0x55555e8e43d0, L_0x55555e8e6980, L_0x55555e8e8f40;
LS_0x55555e8f0630_0_4 .concat8 [ 1 1 1 0], L_0x55555e8eb400, L_0x55555e8ed940, L_0x55555e8efe70;
L_0x55555e8f0630 .concat8 [ 4 3 0 0], LS_0x55555e8f0630_0_0, LS_0x55555e8f0630_0_4;
L_0x55555e8f2b30 .part v0x55555e633d30_0, 28, 4;
L_0x55555e8f2c90 .part L_0x7f3943204330, 28, 4;
L_0x55555e8f2e40 .part L_0x55555e8f0630, 6, 1;
LS_0x55555e8f30c0_0_0 .concat8 [ 4 4 4 4], L_0x55555e8e2660, L_0x55555e8e4a50, L_0x55555e8e7000, L_0x55555e8e95c0;
LS_0x55555e8f30c0_0_4 .concat8 [ 4 4 4 4], L_0x55555e8ebae0, L_0x55555e8edfc0, L_0x55555e8f04f0, L_0x55555e8f2a90;
L_0x55555e8f30c0 .concat8 [ 16 16 0 0], LS_0x55555e8f30c0_0_0, LS_0x55555e8f30c0_0_4;
S_0x55555e3b8eb0 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x55555e3b6370;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e46a2a0_0 .net "A", 3 0, L_0x55555e8e2700;  1 drivers
v0x55555e46a3a0_0 .net "B", 3 0, L_0x55555e8e27a0;  1 drivers
v0x55555e45ec60_0 .net "Cin", 0 0, L_0x7f3943204378;  alias, 1 drivers
v0x55555e45ed30_0 .net "Cout", 0 0, L_0x55555e8e1fe0;  1 drivers
v0x55555e453620_0 .net "Sum", 3 0, L_0x55555e8e2660;  1 drivers
v0x55555e4536c0_0 .net "carry", 2 0, L_0x55555e8e1ae0;  1 drivers
L_0x55555e8e0840 .part L_0x55555e8e2700, 0, 1;
L_0x55555e8e0970 .part L_0x55555e8e27a0, 0, 1;
L_0x55555e8e0f60 .part L_0x55555e8e2700, 1, 1;
L_0x55555e8e1090 .part L_0x55555e8e27a0, 1, 1;
L_0x55555e8e11f0 .part L_0x55555e8e1ae0, 0, 1;
L_0x55555e8e1790 .part L_0x55555e8e2700, 2, 1;
L_0x55555e8e18c0 .part L_0x55555e8e27a0, 2, 1;
L_0x55555e8e19f0 .part L_0x55555e8e1ae0, 1, 1;
L_0x55555e8e1ae0 .concat8 [ 1 1 1 0], L_0x55555e8e0730, L_0x55555e8e0e50, L_0x55555e8e1680;
L_0x55555e8e2140 .part L_0x55555e8e2700, 3, 1;
L_0x55555e8e2300 .part L_0x55555e8e27a0, 3, 1;
L_0x55555e8e24c0 .part L_0x55555e8e1ae0, 2, 1;
L_0x55555e8e2660 .concat8 [ 1 1 1 1], L_0x55555e8e0390, L_0x55555e8e0b40, L_0x55555e8e1300, L_0x55555e8e1c90;
S_0x55555e3ab230 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e3b8eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8e02c0 .functor XOR 1, L_0x55555e8e0840, L_0x55555e8e0970, C4<0>, C4<0>;
L_0x55555e8e0390 .functor XOR 1, L_0x55555e8e02c0, L_0x7f3943204378, C4<0>, C4<0>;
L_0x55555e8e0480 .functor AND 1, L_0x55555e8e0840, L_0x55555e8e0970, C4<1>, C4<1>;
L_0x55555e8e0590 .functor XOR 1, L_0x55555e8e0840, L_0x55555e8e0970, C4<0>, C4<0>;
L_0x55555e8e0630 .functor AND 1, L_0x7f3943204378, L_0x55555e8e0590, C4<1>, C4<1>;
L_0x55555e8e0730 .functor OR 1, L_0x55555e8e0480, L_0x55555e8e0630, C4<0>, C4<0>;
v0x55555e37a600_0 .net "A", 0 0, L_0x55555e8e0840;  1 drivers
v0x55555e3b0b20_0 .net "B", 0 0, L_0x55555e8e0970;  1 drivers
v0x55555e3ade70_0 .net "Cin", 0 0, L_0x7f3943204378;  alias, 1 drivers
v0x55555e3adf40_0 .net "Cout", 0 0, L_0x55555e8e0730;  1 drivers
v0x55555e39fbf0_0 .net "Sum", 0 0, L_0x55555e8e0390;  1 drivers
v0x55555e3a53f0_0 .net *"_ivl_0", 0 0, L_0x55555e8e02c0;  1 drivers
v0x55555e3a54d0_0 .net *"_ivl_4", 0 0, L_0x55555e8e0480;  1 drivers
v0x55555e3a2830_0 .net *"_ivl_6", 0 0, L_0x55555e8e0590;  1 drivers
v0x55555e3a2910_0 .net *"_ivl_8", 0 0, L_0x55555e8e0630;  1 drivers
S_0x55555e3945b0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e3b8eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8e0aa0 .functor XOR 1, L_0x55555e8e0f60, L_0x55555e8e1090, C4<0>, C4<0>;
L_0x55555e8e0b40 .functor XOR 1, L_0x55555e8e0aa0, L_0x55555e8e11f0, C4<0>, C4<0>;
L_0x55555e8e0be0 .functor AND 1, L_0x55555e8e0f60, L_0x55555e8e1090, C4<1>, C4<1>;
L_0x55555e8e0ca0 .functor XOR 1, L_0x55555e8e0f60, L_0x55555e8e1090, C4<0>, C4<0>;
L_0x55555e8e0d40 .functor AND 1, L_0x55555e8e11f0, L_0x55555e8e0ca0, C4<1>, C4<1>;
L_0x55555e8e0e50 .functor OR 1, L_0x55555e8e0be0, L_0x55555e8e0d40, C4<0>, C4<0>;
v0x55555e399e60_0 .net "A", 0 0, L_0x55555e8e0f60;  1 drivers
v0x55555e3971f0_0 .net "B", 0 0, L_0x55555e8e1090;  1 drivers
v0x55555e3972b0_0 .net "Cin", 0 0, L_0x55555e8e11f0;  1 drivers
v0x55555e388f70_0 .net "Cout", 0 0, L_0x55555e8e0e50;  1 drivers
v0x55555e389030_0 .net "Sum", 0 0, L_0x55555e8e0b40;  1 drivers
v0x55555e38e770_0 .net *"_ivl_0", 0 0, L_0x55555e8e0aa0;  1 drivers
v0x55555e38e850_0 .net *"_ivl_4", 0 0, L_0x55555e8e0be0;  1 drivers
v0x55555e38bbb0_0 .net *"_ivl_6", 0 0, L_0x55555e8e0ca0;  1 drivers
v0x55555e38bc70_0 .net *"_ivl_8", 0 0, L_0x55555e8e0d40;  1 drivers
S_0x55555e37d930 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e3b8eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8e1290 .functor XOR 1, L_0x55555e8e1790, L_0x55555e8e18c0, C4<0>, C4<0>;
L_0x55555e8e1300 .functor XOR 1, L_0x55555e8e1290, L_0x55555e8e19f0, C4<0>, C4<0>;
L_0x55555e8e13c0 .functor AND 1, L_0x55555e8e1790, L_0x55555e8e18c0, C4<1>, C4<1>;
L_0x55555e8e14d0 .functor XOR 1, L_0x55555e8e1790, L_0x55555e8e18c0, C4<0>, C4<0>;
L_0x55555e8e1570 .functor AND 1, L_0x55555e8e19f0, L_0x55555e8e14d0, C4<1>, C4<1>;
L_0x55555e8e1680 .functor OR 1, L_0x55555e8e13c0, L_0x55555e8e1570, C4<0>, C4<0>;
v0x55555e3831e0_0 .net "A", 0 0, L_0x55555e8e1790;  1 drivers
v0x55555e380570_0 .net "B", 0 0, L_0x55555e8e18c0;  1 drivers
v0x55555e380630_0 .net "Cin", 0 0, L_0x55555e8e19f0;  1 drivers
v0x55555e3722f0_0 .net "Cout", 0 0, L_0x55555e8e1680;  1 drivers
v0x55555e3723b0_0 .net "Sum", 0 0, L_0x55555e8e1300;  1 drivers
v0x55555e377af0_0 .net *"_ivl_0", 0 0, L_0x55555e8e1290;  1 drivers
v0x55555e377bb0_0 .net *"_ivl_4", 0 0, L_0x55555e8e13c0;  1 drivers
v0x55555e374f30_0 .net *"_ivl_6", 0 0, L_0x55555e8e14d0;  1 drivers
v0x55555e375010_0 .net *"_ivl_8", 0 0, L_0x55555e8e1570;  1 drivers
S_0x55555e367050 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e3b8eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8e1c20 .functor XOR 1, L_0x55555e8e2140, L_0x55555e8e2300, C4<0>, C4<0>;
L_0x55555e8e1c90 .functor XOR 1, L_0x55555e8e1c20, L_0x55555e8e24c0, C4<0>, C4<0>;
L_0x55555e8e1d50 .functor AND 1, L_0x55555e8e2140, L_0x55555e8e2300, C4<1>, C4<1>;
L_0x55555e8e1e60 .functor XOR 1, L_0x55555e8e2140, L_0x55555e8e2300, C4<0>, C4<0>;
L_0x55555e8e1ed0 .functor AND 1, L_0x55555e8e24c0, L_0x55555e8e1e60, C4<1>, C4<1>;
L_0x55555e8e1fe0 .functor OR 1, L_0x55555e8e1d50, L_0x55555e8e1ed0, C4<0>, C4<0>;
v0x55555e36c840_0 .net "A", 0 0, L_0x55555e8e2140;  1 drivers
v0x55555e369bd0_0 .net "B", 0 0, L_0x55555e8e2300;  1 drivers
v0x55555e369c90_0 .net "Cin", 0 0, L_0x55555e8e24c0;  1 drivers
v0x55555e485890_0 .net "Cout", 0 0, L_0x55555e8e1fe0;  alias, 1 drivers
v0x55555e485950_0 .net "Sum", 0 0, L_0x55555e8e1c90;  1 drivers
v0x55555e48e2f0_0 .net *"_ivl_0", 0 0, L_0x55555e8e1c20;  1 drivers
v0x55555e48e3b0_0 .net *"_ivl_4", 0 0, L_0x55555e8e1d50;  1 drivers
v0x55555e4752e0_0 .net *"_ivl_6", 0 0, L_0x55555e8e1e60;  1 drivers
v0x55555e4753c0_0 .net *"_ivl_8", 0 0, L_0x55555e8e1ed0;  1 drivers
S_0x55555e447fe0 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x55555e3b6370;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e420a30_0 .net "A", 3 0, L_0x55555e8e4af0;  1 drivers
v0x55555e420b10_0 .net "B", 3 0, L_0x55555e8e4c20;  1 drivers
v0x55555e418d30_0 .net "Cin", 0 0, L_0x55555e8e4cc0;  1 drivers
v0x55555e418e00_0 .net "Cout", 0 0, L_0x55555e8e43d0;  1 drivers
v0x55555e40dcf0_0 .net "Sum", 3 0, L_0x55555e8e4a50;  1 drivers
v0x55555e40dd90_0 .net "carry", 2 0, L_0x55555e8e3ed0;  1 drivers
L_0x55555e8e2c70 .part L_0x55555e8e4af0, 0, 1;
L_0x55555e8e2da0 .part L_0x55555e8e4c20, 0, 1;
L_0x55555e8e3300 .part L_0x55555e8e4af0, 1, 1;
L_0x55555e8e3430 .part L_0x55555e8e4c20, 1, 1;
L_0x55555e8e3560 .part L_0x55555e8e3ed0, 0, 1;
L_0x55555e8e3b40 .part L_0x55555e8e4af0, 2, 1;
L_0x55555e8e3cb0 .part L_0x55555e8e4c20, 2, 1;
L_0x55555e8e3de0 .part L_0x55555e8e3ed0, 1, 1;
L_0x55555e8e3ed0 .concat8 [ 1 1 1 0], L_0x55555e8e2b60, L_0x55555e8e31f0, L_0x55555e8e39f0;
L_0x55555e8e4530 .part L_0x55555e8e4af0, 3, 1;
L_0x55555e8e46f0 .part L_0x55555e8e4c20, 3, 1;
L_0x55555e8e48b0 .part L_0x55555e8e3ed0, 2, 1;
L_0x55555e8e4a50 .concat8 [ 1 1 1 1], L_0x55555e8e28b0, L_0x55555e8e2f40, L_0x55555e8e3670, L_0x55555e8e4080;
S_0x55555e431360 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e447fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8e2840 .functor XOR 1, L_0x55555e8e2c70, L_0x55555e8e2da0, C4<0>, C4<0>;
L_0x55555e8e28b0 .functor XOR 1, L_0x55555e8e2840, L_0x55555e8e4cc0, C4<0>, C4<0>;
L_0x55555e8e2920 .functor AND 1, L_0x55555e8e2c70, L_0x55555e8e2da0, C4<1>, C4<1>;
L_0x55555e8e2a30 .functor XOR 1, L_0x55555e8e2c70, L_0x55555e8e2da0, C4<0>, C4<0>;
L_0x55555e8e2aa0 .functor AND 1, L_0x55555e8e4cc0, L_0x55555e8e2a30, C4<1>, C4<1>;
L_0x55555e8e2b60 .functor OR 1, L_0x55555e8e2920, L_0x55555e8e2aa0, C4<0>, C4<0>;
v0x55555e46d1d0_0 .net "A", 0 0, L_0x55555e8e2c70;  1 drivers
v0x55555e46d2b0_0 .net "B", 0 0, L_0x55555e8e2da0;  1 drivers
v0x55555e4728d0_0 .net "Cin", 0 0, L_0x55555e8e4cc0;  alias, 1 drivers
v0x55555e4729a0_0 .net "Cout", 0 0, L_0x55555e8e2b60;  1 drivers
v0x55555e46fd10_0 .net "Sum", 0 0, L_0x55555e8e28b0;  1 drivers
v0x55555e462090_0 .net *"_ivl_0", 0 0, L_0x55555e8e2840;  1 drivers
v0x55555e462170_0 .net *"_ivl_4", 0 0, L_0x55555e8e2920;  1 drivers
v0x55555e467890_0 .net *"_ivl_6", 0 0, L_0x55555e8e2a30;  1 drivers
v0x55555e467950_0 .net *"_ivl_8", 0 0, L_0x55555e8e2aa0;  1 drivers
S_0x55555e464cd0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e447fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8e2ed0 .functor XOR 1, L_0x55555e8e3300, L_0x55555e8e3430, C4<0>, C4<0>;
L_0x55555e8e2f40 .functor XOR 1, L_0x55555e8e2ed0, L_0x55555e8e3560, C4<0>, C4<0>;
L_0x55555e8e2fb0 .functor AND 1, L_0x55555e8e3300, L_0x55555e8e3430, C4<1>, C4<1>;
L_0x55555e8e3070 .functor XOR 1, L_0x55555e8e3300, L_0x55555e8e3430, C4<0>, C4<0>;
L_0x55555e8e30e0 .functor AND 1, L_0x55555e8e3560, L_0x55555e8e3070, C4<1>, C4<1>;
L_0x55555e8e31f0 .functor OR 1, L_0x55555e8e2fb0, L_0x55555e8e30e0, C4<0>, C4<0>;
v0x55555e456b00_0 .net "A", 0 0, L_0x55555e8e3300;  1 drivers
v0x55555e45c250_0 .net "B", 0 0, L_0x55555e8e3430;  1 drivers
v0x55555e45c310_0 .net "Cin", 0 0, L_0x55555e8e3560;  1 drivers
v0x55555e459690_0 .net "Cout", 0 0, L_0x55555e8e31f0;  1 drivers
v0x55555e459750_0 .net "Sum", 0 0, L_0x55555e8e2f40;  1 drivers
v0x55555e44b410_0 .net *"_ivl_0", 0 0, L_0x55555e8e2ed0;  1 drivers
v0x55555e44b4d0_0 .net *"_ivl_4", 0 0, L_0x55555e8e2fb0;  1 drivers
v0x55555e450c10_0 .net *"_ivl_6", 0 0, L_0x55555e8e3070;  1 drivers
v0x55555e450cf0_0 .net *"_ivl_8", 0 0, L_0x55555e8e30e0;  1 drivers
S_0x55555e44e050 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e447fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8e3600 .functor XOR 1, L_0x55555e8e3b40, L_0x55555e8e3cb0, C4<0>, C4<0>;
L_0x55555e8e3670 .functor XOR 1, L_0x55555e8e3600, L_0x55555e8e3de0, C4<0>, C4<0>;
L_0x55555e8e3730 .functor AND 1, L_0x55555e8e3b40, L_0x55555e8e3cb0, C4<1>, C4<1>;
L_0x55555e8e3840 .functor XOR 1, L_0x55555e8e3b40, L_0x55555e8e3cb0, C4<0>, C4<0>;
L_0x55555e8e38e0 .functor AND 1, L_0x55555e8e3de0, L_0x55555e8e3840, C4<1>, C4<1>;
L_0x55555e8e39f0 .functor OR 1, L_0x55555e8e3730, L_0x55555e8e38e0, C4<0>, C4<0>;
v0x55555e43fe80_0 .net "A", 0 0, L_0x55555e8e3b40;  1 drivers
v0x55555e4455d0_0 .net "B", 0 0, L_0x55555e8e3cb0;  1 drivers
v0x55555e445690_0 .net "Cin", 0 0, L_0x55555e8e3de0;  1 drivers
v0x55555e442a10_0 .net "Cout", 0 0, L_0x55555e8e39f0;  1 drivers
v0x55555e442ad0_0 .net "Sum", 0 0, L_0x55555e8e3670;  1 drivers
v0x55555e434790_0 .net *"_ivl_0", 0 0, L_0x55555e8e3600;  1 drivers
v0x55555e434850_0 .net *"_ivl_4", 0 0, L_0x55555e8e3730;  1 drivers
v0x55555e439f90_0 .net *"_ivl_6", 0 0, L_0x55555e8e3840;  1 drivers
v0x55555e43a070_0 .net *"_ivl_8", 0 0, L_0x55555e8e38e0;  1 drivers
S_0x55555e4373d0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e447fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8e4010 .functor XOR 1, L_0x55555e8e4530, L_0x55555e8e46f0, C4<0>, C4<0>;
L_0x55555e8e4080 .functor XOR 1, L_0x55555e8e4010, L_0x55555e8e48b0, C4<0>, C4<0>;
L_0x55555e8e4140 .functor AND 1, L_0x55555e8e4530, L_0x55555e8e46f0, C4<1>, C4<1>;
L_0x55555e8e4250 .functor XOR 1, L_0x55555e8e4530, L_0x55555e8e46f0, C4<0>, C4<0>;
L_0x55555e8e42c0 .functor AND 1, L_0x55555e8e48b0, L_0x55555e8e4250, C4<1>, C4<1>;
L_0x55555e8e43d0 .functor OR 1, L_0x55555e8e4140, L_0x55555e8e42c0, C4<0>, C4<0>;
v0x55555e429200_0 .net "A", 0 0, L_0x55555e8e4530;  1 drivers
v0x55555e42e950_0 .net "B", 0 0, L_0x55555e8e46f0;  1 drivers
v0x55555e42ea10_0 .net "Cin", 0 0, L_0x55555e8e48b0;  1 drivers
v0x55555e42bd90_0 .net "Cout", 0 0, L_0x55555e8e43d0;  alias, 1 drivers
v0x55555e42be50_0 .net "Sum", 0 0, L_0x55555e8e4080;  1 drivers
v0x55555e41dd60_0 .net *"_ivl_0", 0 0, L_0x55555e8e4010;  1 drivers
v0x55555e41de40_0 .net *"_ivl_4", 0 0, L_0x55555e8e4140;  1 drivers
v0x55555e4235f0_0 .net *"_ivl_6", 0 0, L_0x55555e8e4250;  1 drivers
v0x55555e4236b0_0 .net *"_ivl_8", 0 0, L_0x55555e8e42c0;  1 drivers
S_0x55555e4026b0 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x55555e3b6370;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e3c18a0_0 .net "A", 3 0, L_0x55555e8e70a0;  1 drivers
v0x55555e3c19a0_0 .net "B", 3 0, L_0x55555e8e7180;  1 drivers
v0x55555e3c7040_0 .net "Cin", 0 0, L_0x55555e8e7220;  1 drivers
v0x55555e3c7110_0 .net "Cout", 0 0, L_0x55555e8e6980;  1 drivers
v0x55555e3c4480_0 .net "Sum", 3 0, L_0x55555e8e7000;  1 drivers
v0x55555e3c4520_0 .net "carry", 2 0, L_0x55555e8e6480;  1 drivers
L_0x55555e8e5210 .part L_0x55555e8e70a0, 0, 1;
L_0x55555e8e5340 .part L_0x55555e8e7180, 0, 1;
L_0x55555e8e58e0 .part L_0x55555e8e70a0, 1, 1;
L_0x55555e8e5a10 .part L_0x55555e8e7180, 1, 1;
L_0x55555e8e5b40 .part L_0x55555e8e6480, 0, 1;
L_0x55555e8e60f0 .part L_0x55555e8e70a0, 2, 1;
L_0x55555e8e6260 .part L_0x55555e8e7180, 2, 1;
L_0x55555e8e6390 .part L_0x55555e8e6480, 1, 1;
L_0x55555e8e6480 .concat8 [ 1 1 1 0], L_0x55555e8e50c0, L_0x55555e8e5790, L_0x55555e8e5fa0;
L_0x55555e8e6ae0 .part L_0x55555e8e70a0, 3, 1;
L_0x55555e8e6ca0 .part L_0x55555e8e7180, 3, 1;
L_0x55555e8e6e60 .part L_0x55555e8e6480, 2, 1;
L_0x55555e8e7000 .concat8 [ 1 1 1 1], L_0x55555e8e4e60, L_0x55555e8e54e0, L_0x55555e8e5c50, L_0x55555e8e6630;
S_0x55555e3eba30 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e4026b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8e4df0 .functor XOR 1, L_0x55555e8e5210, L_0x55555e8e5340, C4<0>, C4<0>;
L_0x55555e8e4e60 .functor XOR 1, L_0x55555e8e4df0, L_0x55555e8e7220, C4<0>, C4<0>;
L_0x55555e8e4ed0 .functor AND 1, L_0x55555e8e5210, L_0x55555e8e5340, C4<1>, C4<1>;
L_0x55555e8e4f90 .functor XOR 1, L_0x55555e8e5210, L_0x55555e8e5340, C4<0>, C4<0>;
L_0x55555e8e5000 .functor AND 1, L_0x55555e8e7220, L_0x55555e8e4f90, C4<1>, C4<1>;
L_0x55555e8e50c0 .functor OR 1, L_0x55555e8e4ed0, L_0x55555e8e5000, C4<0>, C4<0>;
v0x55555e3e03f0_0 .net "A", 0 0, L_0x55555e8e5210;  1 drivers
v0x55555e3e04d0_0 .net "B", 0 0, L_0x55555e8e5340;  1 drivers
v0x55555e3d4db0_0 .net "Cin", 0 0, L_0x55555e8e7220;  alias, 1 drivers
v0x55555e3d4e80_0 .net "Cout", 0 0, L_0x55555e8e50c0;  1 drivers
v0x55555e410c20_0 .net "Sum", 0 0, L_0x55555e8e4e60;  1 drivers
v0x55555e416320_0 .net *"_ivl_0", 0 0, L_0x55555e8e4df0;  1 drivers
v0x55555e416400_0 .net *"_ivl_4", 0 0, L_0x55555e8e4ed0;  1 drivers
v0x55555e413760_0 .net *"_ivl_6", 0 0, L_0x55555e8e4f90;  1 drivers
v0x55555e413820_0 .net *"_ivl_8", 0 0, L_0x55555e8e5000;  1 drivers
S_0x55555e405ae0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e4026b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8e5470 .functor XOR 1, L_0x55555e8e58e0, L_0x55555e8e5a10, C4<0>, C4<0>;
L_0x55555e8e54e0 .functor XOR 1, L_0x55555e8e5470, L_0x55555e8e5b40, C4<0>, C4<0>;
L_0x55555e8e5550 .functor AND 1, L_0x55555e8e58e0, L_0x55555e8e5a10, C4<1>, C4<1>;
L_0x55555e8e5610 .functor XOR 1, L_0x55555e8e58e0, L_0x55555e8e5a10, C4<0>, C4<0>;
L_0x55555e8e5680 .functor AND 1, L_0x55555e8e5b40, L_0x55555e8e5610, C4<1>, C4<1>;
L_0x55555e8e5790 .functor OR 1, L_0x55555e8e5550, L_0x55555e8e5680, C4<0>, C4<0>;
v0x55555e40b390_0 .net "A", 0 0, L_0x55555e8e58e0;  1 drivers
v0x55555e408720_0 .net "B", 0 0, L_0x55555e8e5a10;  1 drivers
v0x55555e4087e0_0 .net "Cin", 0 0, L_0x55555e8e5b40;  1 drivers
v0x55555e3fa4a0_0 .net "Cout", 0 0, L_0x55555e8e5790;  1 drivers
v0x55555e3fa560_0 .net "Sum", 0 0, L_0x55555e8e54e0;  1 drivers
v0x55555e3ffca0_0 .net *"_ivl_0", 0 0, L_0x55555e8e5470;  1 drivers
v0x55555e3ffd80_0 .net *"_ivl_4", 0 0, L_0x55555e8e5550;  1 drivers
v0x55555e3fd0e0_0 .net *"_ivl_6", 0 0, L_0x55555e8e5610;  1 drivers
v0x55555e3fd1a0_0 .net *"_ivl_8", 0 0, L_0x55555e8e5680;  1 drivers
S_0x55555e3eee60 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e4026b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8e5be0 .functor XOR 1, L_0x55555e8e60f0, L_0x55555e8e6260, C4<0>, C4<0>;
L_0x55555e8e5c50 .functor XOR 1, L_0x55555e8e5be0, L_0x55555e8e6390, C4<0>, C4<0>;
L_0x55555e8e5d10 .functor AND 1, L_0x55555e8e60f0, L_0x55555e8e6260, C4<1>, C4<1>;
L_0x55555e8e5e20 .functor XOR 1, L_0x55555e8e60f0, L_0x55555e8e6260, C4<0>, C4<0>;
L_0x55555e8e5e90 .functor AND 1, L_0x55555e8e6390, L_0x55555e8e5e20, C4<1>, C4<1>;
L_0x55555e8e5fa0 .functor OR 1, L_0x55555e8e5d10, L_0x55555e8e5e90, C4<0>, C4<0>;
v0x55555e3f4710_0 .net "A", 0 0, L_0x55555e8e60f0;  1 drivers
v0x55555e3f1aa0_0 .net "B", 0 0, L_0x55555e8e6260;  1 drivers
v0x55555e3f1b60_0 .net "Cin", 0 0, L_0x55555e8e6390;  1 drivers
v0x55555e3e3820_0 .net "Cout", 0 0, L_0x55555e8e5fa0;  1 drivers
v0x55555e3e38e0_0 .net "Sum", 0 0, L_0x55555e8e5c50;  1 drivers
v0x55555e3e9020_0 .net *"_ivl_0", 0 0, L_0x55555e8e5be0;  1 drivers
v0x55555e3e9100_0 .net *"_ivl_4", 0 0, L_0x55555e8e5d10;  1 drivers
v0x55555e3e6460_0 .net *"_ivl_6", 0 0, L_0x55555e8e5e20;  1 drivers
v0x55555e3e6520_0 .net *"_ivl_8", 0 0, L_0x55555e8e5e90;  1 drivers
S_0x55555e3d81e0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e4026b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8e65c0 .functor XOR 1, L_0x55555e8e6ae0, L_0x55555e8e6ca0, C4<0>, C4<0>;
L_0x55555e8e6630 .functor XOR 1, L_0x55555e8e65c0, L_0x55555e8e6e60, C4<0>, C4<0>;
L_0x55555e8e66f0 .functor AND 1, L_0x55555e8e6ae0, L_0x55555e8e6ca0, C4<1>, C4<1>;
L_0x55555e8e6800 .functor XOR 1, L_0x55555e8e6ae0, L_0x55555e8e6ca0, C4<0>, C4<0>;
L_0x55555e8e6870 .functor AND 1, L_0x55555e8e6e60, L_0x55555e8e6800, C4<1>, C4<1>;
L_0x55555e8e6980 .functor OR 1, L_0x55555e8e66f0, L_0x55555e8e6870, C4<0>, C4<0>;
v0x55555e3dda90_0 .net "A", 0 0, L_0x55555e8e6ae0;  1 drivers
v0x55555e3dae20_0 .net "B", 0 0, L_0x55555e8e6ca0;  1 drivers
v0x55555e3daee0_0 .net "Cin", 0 0, L_0x55555e8e6e60;  1 drivers
v0x55555e3ccba0_0 .net "Cout", 0 0, L_0x55555e8e6980;  alias, 1 drivers
v0x55555e3ccc60_0 .net "Sum", 0 0, L_0x55555e8e6630;  1 drivers
v0x55555e3d23a0_0 .net *"_ivl_0", 0 0, L_0x55555e8e65c0;  1 drivers
v0x55555e3d2480_0 .net *"_ivl_4", 0 0, L_0x55555e8e66f0;  1 drivers
v0x55555e3cf7e0_0 .net *"_ivl_6", 0 0, L_0x55555e8e6800;  1 drivers
v0x55555e3cf8c0_0 .net *"_ivl_8", 0 0, L_0x55555e8e6870;  1 drivers
S_0x55555e47e600 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x55555e3b6370;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e317d30_0 .net "A", 3 0, L_0x55555e8e9660;  1 drivers
v0x55555e317e30_0 .net "B", 3 0, L_0x55555e8e9700;  1 drivers
v0x55555e31d530_0 .net "Cin", 0 0, L_0x55555e8e9830;  1 drivers
v0x55555e31d600_0 .net "Cout", 0 0, L_0x55555e8e8f40;  1 drivers
v0x55555e31a970_0 .net "Sum", 3 0, L_0x55555e8e95c0;  1 drivers
v0x55555e31aa10_0 .net "carry", 2 0, L_0x55555e8e8a40;  1 drivers
L_0x55555e8e77d0 .part L_0x55555e8e9660, 0, 1;
L_0x55555e8e7900 .part L_0x55555e8e9700, 0, 1;
L_0x55555e8e7ea0 .part L_0x55555e8e9660, 1, 1;
L_0x55555e8e7fd0 .part L_0x55555e8e9700, 1, 1;
L_0x55555e8e8100 .part L_0x55555e8e8a40, 0, 1;
L_0x55555e8e86b0 .part L_0x55555e8e9660, 2, 1;
L_0x55555e8e8820 .part L_0x55555e8e9700, 2, 1;
L_0x55555e8e8950 .part L_0x55555e8e8a40, 1, 1;
L_0x55555e8e8a40 .concat8 [ 1 1 1 0], L_0x55555e8e76c0, L_0x55555e8e7d50, L_0x55555e8e8560;
L_0x55555e8e90a0 .part L_0x55555e8e9660, 3, 1;
L_0x55555e8e9260 .part L_0x55555e8e9700, 3, 1;
L_0x55555e8e9420 .part L_0x55555e8e8a40, 2, 1;
L_0x55555e8e95c0 .concat8 [ 1 1 1 1], L_0x55555e8e7410, L_0x55555e8e7aa0, L_0x55555e8e8210, L_0x55555e8e8bf0;
S_0x55555e358e80 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e47e600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8e73a0 .functor XOR 1, L_0x55555e8e77d0, L_0x55555e8e7900, C4<0>, C4<0>;
L_0x55555e8e7410 .functor XOR 1, L_0x55555e8e73a0, L_0x55555e8e9830, C4<0>, C4<0>;
L_0x55555e8e7480 .functor AND 1, L_0x55555e8e77d0, L_0x55555e8e7900, C4<1>, C4<1>;
L_0x55555e8e7590 .functor XOR 1, L_0x55555e8e77d0, L_0x55555e8e7900, C4<0>, C4<0>;
L_0x55555e8e7600 .functor AND 1, L_0x55555e8e9830, L_0x55555e8e7590, C4<1>, C4<1>;
L_0x55555e8e76c0 .functor OR 1, L_0x55555e8e7480, L_0x55555e8e7600, C4<0>, C4<0>;
v0x55555e34d840_0 .net "A", 0 0, L_0x55555e8e77d0;  1 drivers
v0x55555e34d920_0 .net "B", 0 0, L_0x55555e8e7900;  1 drivers
v0x55555e342200_0 .net "Cin", 0 0, L_0x55555e8e9830;  alias, 1 drivers
v0x55555e3422a0_0 .net "Cout", 0 0, L_0x55555e8e76c0;  1 drivers
v0x55555e336bc0_0 .net "Sum", 0 0, L_0x55555e8e7410;  1 drivers
v0x55555e32b580_0 .net *"_ivl_0", 0 0, L_0x55555e8e73a0;  1 drivers
v0x55555e32b660_0 .net *"_ivl_4", 0 0, L_0x55555e8e7480;  1 drivers
v0x55555e31ff40_0 .net *"_ivl_6", 0 0, L_0x55555e8e7590;  1 drivers
v0x55555e320000_0 .net *"_ivl_8", 0 0, L_0x55555e8e7600;  1 drivers
S_0x55555e35bdb0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e47e600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8e7a30 .functor XOR 1, L_0x55555e8e7ea0, L_0x55555e8e7fd0, C4<0>, C4<0>;
L_0x55555e8e7aa0 .functor XOR 1, L_0x55555e8e7a30, L_0x55555e8e8100, C4<0>, C4<0>;
L_0x55555e8e7b10 .functor AND 1, L_0x55555e8e7ea0, L_0x55555e8e7fd0, C4<1>, C4<1>;
L_0x55555e8e7bd0 .functor XOR 1, L_0x55555e8e7ea0, L_0x55555e8e7fd0, C4<0>, C4<0>;
L_0x55555e8e7c40 .functor AND 1, L_0x55555e8e8100, L_0x55555e8e7bd0, C4<1>, C4<1>;
L_0x55555e8e7d50 .functor OR 1, L_0x55555e8e7b10, L_0x55555e8e7c40, C4<0>, C4<0>;
v0x55555e361560_0 .net "A", 0 0, L_0x55555e8e7ea0;  1 drivers
v0x55555e35e8f0_0 .net "B", 0 0, L_0x55555e8e7fd0;  1 drivers
v0x55555e35e9b0_0 .net "Cin", 0 0, L_0x55555e8e8100;  1 drivers
v0x55555e350c70_0 .net "Cout", 0 0, L_0x55555e8e7d50;  1 drivers
v0x55555e350d30_0 .net "Sum", 0 0, L_0x55555e8e7aa0;  1 drivers
v0x55555e356470_0 .net *"_ivl_0", 0 0, L_0x55555e8e7a30;  1 drivers
v0x55555e356550_0 .net *"_ivl_4", 0 0, L_0x55555e8e7b10;  1 drivers
v0x55555e3538b0_0 .net *"_ivl_6", 0 0, L_0x55555e8e7bd0;  1 drivers
v0x55555e353970_0 .net *"_ivl_8", 0 0, L_0x55555e8e7c40;  1 drivers
S_0x55555e345630 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e47e600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8e81a0 .functor XOR 1, L_0x55555e8e86b0, L_0x55555e8e8820, C4<0>, C4<0>;
L_0x55555e8e8210 .functor XOR 1, L_0x55555e8e81a0, L_0x55555e8e8950, C4<0>, C4<0>;
L_0x55555e8e82d0 .functor AND 1, L_0x55555e8e86b0, L_0x55555e8e8820, C4<1>, C4<1>;
L_0x55555e8e83e0 .functor XOR 1, L_0x55555e8e86b0, L_0x55555e8e8820, C4<0>, C4<0>;
L_0x55555e8e8450 .functor AND 1, L_0x55555e8e8950, L_0x55555e8e83e0, C4<1>, C4<1>;
L_0x55555e8e8560 .functor OR 1, L_0x55555e8e82d0, L_0x55555e8e8450, C4<0>, C4<0>;
v0x55555e34aee0_0 .net "A", 0 0, L_0x55555e8e86b0;  1 drivers
v0x55555e348270_0 .net "B", 0 0, L_0x55555e8e8820;  1 drivers
v0x55555e348330_0 .net "Cin", 0 0, L_0x55555e8e8950;  1 drivers
v0x55555e339ff0_0 .net "Cout", 0 0, L_0x55555e8e8560;  1 drivers
v0x55555e33a0b0_0 .net "Sum", 0 0, L_0x55555e8e8210;  1 drivers
v0x55555e33f7f0_0 .net *"_ivl_0", 0 0, L_0x55555e8e81a0;  1 drivers
v0x55555e33f8b0_0 .net *"_ivl_4", 0 0, L_0x55555e8e82d0;  1 drivers
v0x55555e33cc30_0 .net *"_ivl_6", 0 0, L_0x55555e8e83e0;  1 drivers
v0x55555e33cd10_0 .net *"_ivl_8", 0 0, L_0x55555e8e8450;  1 drivers
S_0x55555e32e9b0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e47e600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8e8b80 .functor XOR 1, L_0x55555e8e90a0, L_0x55555e8e9260, C4<0>, C4<0>;
L_0x55555e8e8bf0 .functor XOR 1, L_0x55555e8e8b80, L_0x55555e8e9420, C4<0>, C4<0>;
L_0x55555e8e8cb0 .functor AND 1, L_0x55555e8e90a0, L_0x55555e8e9260, C4<1>, C4<1>;
L_0x55555e8e8dc0 .functor XOR 1, L_0x55555e8e90a0, L_0x55555e8e9260, C4<0>, C4<0>;
L_0x55555e8e8e30 .functor AND 1, L_0x55555e8e9420, L_0x55555e8e8dc0, C4<1>, C4<1>;
L_0x55555e8e8f40 .functor OR 1, L_0x55555e8e8cb0, L_0x55555e8e8e30, C4<0>, C4<0>;
v0x55555e334260_0 .net "A", 0 0, L_0x55555e8e90a0;  1 drivers
v0x55555e3315f0_0 .net "B", 0 0, L_0x55555e8e9260;  1 drivers
v0x55555e3316b0_0 .net "Cin", 0 0, L_0x55555e8e9420;  1 drivers
v0x55555e323370_0 .net "Cout", 0 0, L_0x55555e8e8f40;  alias, 1 drivers
v0x55555e323430_0 .net "Sum", 0 0, L_0x55555e8e8bf0;  1 drivers
v0x55555e328b70_0 .net *"_ivl_0", 0 0, L_0x55555e8e8b80;  1 drivers
v0x55555e328c30_0 .net *"_ivl_4", 0 0, L_0x55555e8e8cb0;  1 drivers
v0x55555e325fb0_0 .net *"_ivl_6", 0 0, L_0x55555e8e8dc0;  1 drivers
v0x55555e326090_0 .net *"_ivl_8", 0 0, L_0x55555e8e8e30;  1 drivers
S_0x55555e30c940 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x55555e3b6370;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e51fa70_0 .net "A", 3 0, L_0x55555e8ebb80;  1 drivers
v0x55555e51fb70_0 .net "B", 3 0, L_0x55555e8ebc90;  1 drivers
v0x55555e522c20_0 .net "Cin", 0 0, L_0x55555e8ebd30;  1 drivers
v0x55555e522cf0_0 .net "Cout", 0 0, L_0x55555e8eb400;  1 drivers
v0x55555e523b10_0 .net "Sum", 3 0, L_0x55555e8ebae0;  1 drivers
v0x55555e523bb0_0 .net "carry", 2 0, L_0x55555e8eaf50;  1 drivers
L_0x55555e8e9ce0 .part L_0x55555e8ebb80, 0, 1;
L_0x55555e8e9e10 .part L_0x55555e8ebc90, 0, 1;
L_0x55555e8ea3b0 .part L_0x55555e8ebb80, 1, 1;
L_0x55555e8ea4e0 .part L_0x55555e8ebc90, 1, 1;
L_0x55555e8ea610 .part L_0x55555e8eaf50, 0, 1;
L_0x55555e8eabc0 .part L_0x55555e8ebb80, 2, 1;
L_0x55555e8ead30 .part L_0x55555e8ebc90, 2, 1;
L_0x55555e8eae60 .part L_0x55555e8eaf50, 1, 1;
L_0x55555e8eaf50 .concat8 [ 1 1 1 0], L_0x55555e8e9b90, L_0x55555e8ea260, L_0x55555e8eaa70;
L_0x55555e8eb560 .part L_0x55555e8ebb80, 3, 1;
L_0x55555e8eb780 .part L_0x55555e8ebc90, 3, 1;
L_0x55555e8eb940 .part L_0x55555e8eaf50, 2, 1;
L_0x55555e8ebae0 .concat8 [ 1 1 1 1], L_0x55555e8e99d0, L_0x55555e8e9fb0, L_0x55555e8ea720, L_0x55555e8eb0b0;
S_0x55555e30f610 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e30c940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8e9960 .functor XOR 1, L_0x55555e8e9ce0, L_0x55555e8e9e10, C4<0>, C4<0>;
L_0x55555e8e99d0 .functor XOR 1, L_0x55555e8e9960, L_0x55555e8ebd30, C4<0>, C4<0>;
L_0x55555e8e9a40 .functor AND 1, L_0x55555e8e9ce0, L_0x55555e8e9e10, C4<1>, C4<1>;
L_0x55555e8e9ab0 .functor XOR 1, L_0x55555e8e9ce0, L_0x55555e8e9e10, C4<0>, C4<0>;
L_0x55555e8e9b20 .functor AND 1, L_0x55555e8ebd30, L_0x55555e8e9ab0, C4<1>, C4<1>;
L_0x55555e8e9b90 .functor OR 1, L_0x55555e8e9a40, L_0x55555e8e9b20, C4<0>, C4<0>;
v0x55555e1658b0_0 .net "A", 0 0, L_0x55555e8e9ce0;  1 drivers
v0x55555e165990_0 .net "B", 0 0, L_0x55555e8e9e10;  1 drivers
v0x55555e1654d0_0 .net "Cin", 0 0, L_0x55555e8ebd30;  alias, 1 drivers
v0x55555e165570_0 .net "Cout", 0 0, L_0x55555e8e9b90;  1 drivers
v0x55555e1650f0_0 .net "Sum", 0 0, L_0x55555e8e99d0;  1 drivers
v0x55555e15a7a0_0 .net *"_ivl_0", 0 0, L_0x55555e8e9960;  1 drivers
v0x55555e15a880_0 .net *"_ivl_4", 0 0, L_0x55555e8e9a40;  1 drivers
v0x55555e15a390_0 .net *"_ivl_6", 0 0, L_0x55555e8e9ab0;  1 drivers
v0x55555e15a450_0 .net *"_ivl_8", 0 0, L_0x55555e8e9b20;  1 drivers
S_0x55555e824f10 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e30c940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8e9f40 .functor XOR 1, L_0x55555e8ea3b0, L_0x55555e8ea4e0, C4<0>, C4<0>;
L_0x55555e8e9fb0 .functor XOR 1, L_0x55555e8e9f40, L_0x55555e8ea610, C4<0>, C4<0>;
L_0x55555e8ea020 .functor AND 1, L_0x55555e8ea3b0, L_0x55555e8ea4e0, C4<1>, C4<1>;
L_0x55555e8ea0e0 .functor XOR 1, L_0x55555e8ea3b0, L_0x55555e8ea4e0, C4<0>, C4<0>;
L_0x55555e8ea150 .functor AND 1, L_0x55555e8ea610, L_0x55555e8ea0e0, C4<1>, C4<1>;
L_0x55555e8ea260 .functor OR 1, L_0x55555e8ea020, L_0x55555e8ea150, C4<0>, C4<0>;
v0x55555e817f60_0 .net "A", 0 0, L_0x55555e8ea3b0;  1 drivers
v0x55555e7fe080_0 .net "B", 0 0, L_0x55555e8ea4e0;  1 drivers
v0x55555e7fe140_0 .net "Cin", 0 0, L_0x55555e8ea610;  1 drivers
v0x55555e7fdd40_0 .net "Cout", 0 0, L_0x55555e8ea260;  1 drivers
v0x55555e7fde00_0 .net "Sum", 0 0, L_0x55555e8e9fb0;  1 drivers
v0x55555e531b20_0 .net *"_ivl_0", 0 0, L_0x55555e8e9f40;  1 drivers
v0x55555e531c00_0 .net *"_ivl_4", 0 0, L_0x55555e8ea020;  1 drivers
v0x55555e4e0f60_0 .net *"_ivl_6", 0 0, L_0x55555e8ea0e0;  1 drivers
v0x55555e4e1040_0 .net *"_ivl_8", 0 0, L_0x55555e8ea150;  1 drivers
S_0x55555e527c70 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e30c940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8ea6b0 .functor XOR 1, L_0x55555e8eabc0, L_0x55555e8ead30, C4<0>, C4<0>;
L_0x55555e8ea720 .functor XOR 1, L_0x55555e8ea6b0, L_0x55555e8eae60, C4<0>, C4<0>;
L_0x55555e8ea7e0 .functor AND 1, L_0x55555e8eabc0, L_0x55555e8ead30, C4<1>, C4<1>;
L_0x55555e8ea8f0 .functor XOR 1, L_0x55555e8eabc0, L_0x55555e8ead30, C4<0>, C4<0>;
L_0x55555e8ea960 .functor AND 1, L_0x55555e8eae60, L_0x55555e8ea8f0, C4<1>, C4<1>;
L_0x55555e8eaa70 .functor OR 1, L_0x55555e8ea7e0, L_0x55555e8ea960, C4<0>, C4<0>;
v0x55555e52d720_0 .net "A", 0 0, L_0x55555e8eabc0;  1 drivers
v0x55555e52aab0_0 .net "B", 0 0, L_0x55555e8ead30;  1 drivers
v0x55555e52ab70_0 .net "Cin", 0 0, L_0x55555e8eae60;  1 drivers
v0x55555e52dc60_0 .net "Cout", 0 0, L_0x55555e8eaa70;  1 drivers
v0x55555e52dd00_0 .net "Sum", 0 0, L_0x55555e8ea720;  1 drivers
v0x55555e52eb50_0 .net *"_ivl_0", 0 0, L_0x55555e8ea6b0;  1 drivers
v0x55555e52ec30_0 .net *"_ivl_4", 0 0, L_0x55555e8ea7e0;  1 drivers
v0x55555e52b140_0 .net *"_ivl_6", 0 0, L_0x55555e8ea8f0;  1 drivers
v0x55555e52b220_0 .net *"_ivl_8", 0 0, L_0x55555e8ea960;  1 drivers
S_0x55555e52c170 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e30c940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8eb040 .functor XOR 1, L_0x55555e8eb560, L_0x55555e8eb780, C4<0>, C4<0>;
L_0x55555e8eb0b0 .functor XOR 1, L_0x55555e8eb040, L_0x55555e8eb940, C4<0>, C4<0>;
L_0x55555e8eb170 .functor AND 1, L_0x55555e8eb560, L_0x55555e8eb780, C4<1>, C4<1>;
L_0x55555e8eb280 .functor XOR 1, L_0x55555e8eb560, L_0x55555e8eb780, C4<0>, C4<0>;
L_0x55555e8eb2f0 .functor AND 1, L_0x55555e8eb940, L_0x55555e8eb280, C4<1>, C4<1>;
L_0x55555e8eb400 .functor OR 1, L_0x55555e8eb170, L_0x55555e8eb2f0, C4<0>, C4<0>;
v0x55555e5286d0_0 .net "A", 0 0, L_0x55555e8eb560;  1 drivers
v0x55555e529650_0 .net "B", 0 0, L_0x55555e8eb780;  1 drivers
v0x55555e529710_0 .net "Cin", 0 0, L_0x55555e8eb940;  1 drivers
v0x55555e526290_0 .net "Cout", 0 0, L_0x55555e8eb400;  alias, 1 drivers
v0x55555e526350_0 .net "Sum", 0 0, L_0x55555e8eb0b0;  1 drivers
v0x55555e527040_0 .net *"_ivl_0", 0 0, L_0x55555e8eb040;  1 drivers
v0x55555e527120_0 .net *"_ivl_4", 0 0, L_0x55555e8eb170;  1 drivers
v0x55555e522630_0 .net *"_ivl_6", 0 0, L_0x55555e8eb280;  1 drivers
v0x55555e522710_0 .net *"_ivl_8", 0 0, L_0x55555e8eb2f0;  1 drivers
S_0x55555e520100 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x55555e3b6370;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e500370_0 .net "A", 3 0, L_0x55555e8ee060;  1 drivers
v0x55555e500470_0 .net "B", 3 0, L_0x55555e8ee210;  1 drivers
v0x55555e4fd7b0_0 .net "Cin", 0 0, L_0x55555e8ee340;  1 drivers
v0x55555e4fd880_0 .net "Cout", 0 0, L_0x55555e8ed940;  1 drivers
v0x55555e500960_0 .net "Sum", 3 0, L_0x55555e8edfc0;  1 drivers
v0x55555e500a50_0 .net "carry", 2 0, L_0x55555e8ed440;  1 drivers
L_0x55555e8ec290 .part L_0x55555e8ee060, 0, 1;
L_0x55555e8ec3c0 .part L_0x55555e8ee210, 0, 1;
L_0x55555e8ec920 .part L_0x55555e8ee060, 1, 1;
L_0x55555e8eca50 .part L_0x55555e8ee210, 1, 1;
L_0x55555e8ecb80 .part L_0x55555e8ed440, 0, 1;
L_0x55555e8ed0f0 .part L_0x55555e8ee060, 2, 1;
L_0x55555e8ed220 .part L_0x55555e8ee210, 2, 1;
L_0x55555e8ed350 .part L_0x55555e8ed440, 1, 1;
L_0x55555e8ed440 .concat8 [ 1 1 1 0], L_0x55555e8ec180, L_0x55555e8ec810, L_0x55555e8ecfe0;
L_0x55555e8edaa0 .part L_0x55555e8ee060, 3, 1;
L_0x55555e8edc60 .part L_0x55555e8ee210, 3, 1;
L_0x55555e8ede20 .part L_0x55555e8ed440, 2, 1;
L_0x55555e8edfc0 .concat8 [ 1 1 1 1], L_0x55555e8ebf70, L_0x55555e8ec560, L_0x55555e8ecc90, L_0x55555e8ed5f0;
S_0x55555e51d540 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e520100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8ebc20 .functor XOR 1, L_0x55555e8ec290, L_0x55555e8ec3c0, C4<0>, C4<0>;
L_0x55555e8ebf70 .functor XOR 1, L_0x55555e8ebc20, L_0x55555e8ee340, C4<0>, C4<0>;
L_0x55555e8ebfe0 .functor AND 1, L_0x55555e8ec290, L_0x55555e8ec3c0, C4<1>, C4<1>;
L_0x55555e8ec050 .functor XOR 1, L_0x55555e8ec290, L_0x55555e8ec3c0, C4<0>, C4<0>;
L_0x55555e8ec0c0 .functor AND 1, L_0x55555e8ee340, L_0x55555e8ec050, C4<1>, C4<1>;
L_0x55555e8ec180 .functor OR 1, L_0x55555e8ebfe0, L_0x55555e8ec0c0, C4<0>, C4<0>;
v0x55555e51e570_0 .net "A", 0 0, L_0x55555e8ec290;  1 drivers
v0x55555e51e610_0 .net "B", 0 0, L_0x55555e8ec3c0;  1 drivers
v0x55555e51acf0_0 .net "Cin", 0 0, L_0x55555e8ee340;  alias, 1 drivers
v0x55555e51ad90_0 .net "Cout", 0 0, L_0x55555e8ec180;  1 drivers
v0x55555e51bd20_0 .net "Sum", 0 0, L_0x55555e8ebf70;  1 drivers
v0x55555e51bde0_0 .net *"_ivl_0", 0 0, L_0x55555e8ebc20;  1 drivers
v0x55555e516ff0_0 .net *"_ivl_4", 0 0, L_0x55555e8ebfe0;  1 drivers
v0x55555e5170d0_0 .net *"_ivl_6", 0 0, L_0x55555e8ec050;  1 drivers
v0x55555e514430_0 .net *"_ivl_8", 0 0, L_0x55555e8ec0c0;  1 drivers
S_0x55555e5175e0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e520100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8ec4f0 .functor XOR 1, L_0x55555e8ec920, L_0x55555e8eca50, C4<0>, C4<0>;
L_0x55555e8ec560 .functor XOR 1, L_0x55555e8ec4f0, L_0x55555e8ecb80, C4<0>, C4<0>;
L_0x55555e8ec5d0 .functor AND 1, L_0x55555e8ec920, L_0x55555e8eca50, C4<1>, C4<1>;
L_0x55555e8ec690 .functor XOR 1, L_0x55555e8ec920, L_0x55555e8eca50, C4<0>, C4<0>;
L_0x55555e8ec700 .functor AND 1, L_0x55555e8ecb80, L_0x55555e8ec690, C4<1>, C4<1>;
L_0x55555e8ec810 .functor OR 1, L_0x55555e8ec5d0, L_0x55555e8ec700, C4<0>, C4<0>;
v0x55555e518580_0 .net "A", 0 0, L_0x55555e8ec920;  1 drivers
v0x55555e514ac0_0 .net "B", 0 0, L_0x55555e8eca50;  1 drivers
v0x55555e514b80_0 .net "Cin", 0 0, L_0x55555e8ecb80;  1 drivers
v0x55555e515af0_0 .net "Cout", 0 0, L_0x55555e8ec810;  1 drivers
v0x55555e515bb0_0 .net "Sum", 0 0, L_0x55555e8ec560;  1 drivers
v0x55555e511f00_0 .net *"_ivl_0", 0 0, L_0x55555e8ec4f0;  1 drivers
v0x55555e511fe0_0 .net *"_ivl_4", 0 0, L_0x55555e8ec5d0;  1 drivers
v0x55555e512f30_0 .net *"_ivl_6", 0 0, L_0x55555e8ec690;  1 drivers
v0x55555e513010_0 .net *"_ivl_8", 0 0, L_0x55555e8ec700;  1 drivers
S_0x55555e50f6b0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e520100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8ecc20 .functor XOR 1, L_0x55555e8ed0f0, L_0x55555e8ed220, C4<0>, C4<0>;
L_0x55555e8ecc90 .functor XOR 1, L_0x55555e8ecc20, L_0x55555e8ed350, C4<0>, C4<0>;
L_0x55555e8ecd50 .functor AND 1, L_0x55555e8ed0f0, L_0x55555e8ed220, C4<1>, C4<1>;
L_0x55555e8ece60 .functor XOR 1, L_0x55555e8ed0f0, L_0x55555e8ed220, C4<0>, C4<0>;
L_0x55555e8eced0 .functor AND 1, L_0x55555e8ed350, L_0x55555e8ece60, C4<1>, C4<1>;
L_0x55555e8ecfe0 .functor OR 1, L_0x55555e8ecd50, L_0x55555e8eced0, C4<0>, C4<0>;
v0x55555e510790_0 .net "A", 0 0, L_0x55555e8ed0f0;  1 drivers
v0x55555e50b9b0_0 .net "B", 0 0, L_0x55555e8ed220;  1 drivers
v0x55555e50ba50_0 .net "Cin", 0 0, L_0x55555e8ed350;  1 drivers
v0x55555e508df0_0 .net "Cout", 0 0, L_0x55555e8ecfe0;  1 drivers
v0x55555e508eb0_0 .net "Sum", 0 0, L_0x55555e8ecc90;  1 drivers
v0x55555e50bfa0_0 .net *"_ivl_0", 0 0, L_0x55555e8ecc20;  1 drivers
v0x55555e50c080_0 .net *"_ivl_4", 0 0, L_0x55555e8ecd50;  1 drivers
v0x55555e50ce90_0 .net *"_ivl_6", 0 0, L_0x55555e8ece60;  1 drivers
v0x55555e50cf70_0 .net *"_ivl_8", 0 0, L_0x55555e8eced0;  1 drivers
S_0x55555e509480 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e520100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8ed580 .functor XOR 1, L_0x55555e8edaa0, L_0x55555e8edc60, C4<0>, C4<0>;
L_0x55555e8ed5f0 .functor XOR 1, L_0x55555e8ed580, L_0x55555e8ede20, C4<0>, C4<0>;
L_0x55555e8ed6b0 .functor AND 1, L_0x55555e8edaa0, L_0x55555e8edc60, C4<1>, C4<1>;
L_0x55555e8ed7c0 .functor XOR 1, L_0x55555e8edaa0, L_0x55555e8edc60, C4<0>, C4<0>;
L_0x55555e8ed830 .functor AND 1, L_0x55555e8ede20, L_0x55555e8ed7c0, C4<1>, C4<1>;
L_0x55555e8ed940 .functor OR 1, L_0x55555e8ed6b0, L_0x55555e8ed830, C4<0>, C4<0>;
v0x55555e50a560_0 .net "A", 0 0, L_0x55555e8edaa0;  1 drivers
v0x55555e5068c0_0 .net "B", 0 0, L_0x55555e8edc60;  1 drivers
v0x55555e506980_0 .net "Cin", 0 0, L_0x55555e8ede20;  1 drivers
v0x55555e5078f0_0 .net "Cout", 0 0, L_0x55555e8ed940;  alias, 1 drivers
v0x55555e507990_0 .net "Sum", 0 0, L_0x55555e8ed5f0;  1 drivers
v0x55555e504070_0 .net *"_ivl_0", 0 0, L_0x55555e8ed580;  1 drivers
v0x55555e504150_0 .net *"_ivl_4", 0 0, L_0x55555e8ed6b0;  1 drivers
v0x55555e5050a0_0 .net *"_ivl_6", 0 0, L_0x55555e8ed7c0;  1 drivers
v0x55555e505180_0 .net *"_ivl_8", 0 0, L_0x55555e8ed830;  1 drivers
S_0x55555e501850 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x55555e3b6370;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e4e2de0_0 .net "A", 3 0, L_0x55555e8f0590;  1 drivers
v0x55555e4e2ee0_0 .net "B", 3 0, L_0x55555e8f06d0;  1 drivers
v0x55555e4de280_0 .net "Cin", 0 0, L_0x55555e8f0770;  1 drivers
v0x55555e4de350_0 .net "Cout", 0 0, L_0x55555e8efe70;  1 drivers
v0x55555e4db6c0_0 .net "Sum", 3 0, L_0x55555e8f04f0;  1 drivers
v0x55555e4db760_0 .net "carry", 2 0, L_0x55555e8ef970;  1 drivers
L_0x55555e8ee7c0 .part L_0x55555e8f0590, 0, 1;
L_0x55555e8ee8f0 .part L_0x55555e8f06d0, 0, 1;
L_0x55555e8eee50 .part L_0x55555e8f0590, 1, 1;
L_0x55555e8eef80 .part L_0x55555e8f06d0, 1, 1;
L_0x55555e8ef0b0 .part L_0x55555e8ef970, 0, 1;
L_0x55555e8ef620 .part L_0x55555e8f0590, 2, 1;
L_0x55555e8ef750 .part L_0x55555e8f06d0, 2, 1;
L_0x55555e8ef880 .part L_0x55555e8ef970, 1, 1;
L_0x55555e8ef970 .concat8 [ 1 1 1 0], L_0x55555e8ee6b0, L_0x55555e8eed40, L_0x55555e8ef510;
L_0x55555e8effd0 .part L_0x55555e8f0590, 3, 1;
L_0x55555e8f0190 .part L_0x55555e8f06d0, 3, 1;
L_0x55555e8f0350 .part L_0x55555e8ef970, 2, 1;
L_0x55555e8f04f0 .concat8 [ 1 1 1 1], L_0x55555e8ee450, L_0x55555e8eea90, L_0x55555e8ef1c0, L_0x55555e8efb20;
S_0x55555e4fee70 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e501850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8ee3e0 .functor XOR 1, L_0x55555e8ee7c0, L_0x55555e8ee8f0, C4<0>, C4<0>;
L_0x55555e8ee450 .functor XOR 1, L_0x55555e8ee3e0, L_0x55555e8f0770, C4<0>, C4<0>;
L_0x55555e8ee4c0 .functor AND 1, L_0x55555e8ee7c0, L_0x55555e8ee8f0, C4<1>, C4<1>;
L_0x55555e8ee580 .functor XOR 1, L_0x55555e8ee7c0, L_0x55555e8ee8f0, C4<0>, C4<0>;
L_0x55555e8ee5f0 .functor AND 1, L_0x55555e8f0770, L_0x55555e8ee580, C4<1>, C4<1>;
L_0x55555e8ee6b0 .functor OR 1, L_0x55555e8ee4c0, L_0x55555e8ee5f0, C4<0>, C4<0>;
v0x55555e4fb280_0 .net "A", 0 0, L_0x55555e8ee7c0;  1 drivers
v0x55555e4fb340_0 .net "B", 0 0, L_0x55555e8ee8f0;  1 drivers
v0x55555e4fc2b0_0 .net "Cin", 0 0, L_0x55555e8f0770;  alias, 1 drivers
v0x55555e4fc350_0 .net "Cout", 0 0, L_0x55555e8ee6b0;  1 drivers
v0x55555e4f8a30_0 .net "Sum", 0 0, L_0x55555e8ee450;  1 drivers
v0x55555e4f8af0_0 .net *"_ivl_0", 0 0, L_0x55555e8ee3e0;  1 drivers
v0x55555e4f9a60_0 .net *"_ivl_4", 0 0, L_0x55555e8ee4c0;  1 drivers
v0x55555e4f9b40_0 .net *"_ivl_6", 0 0, L_0x55555e8ee580;  1 drivers
v0x55555e4f4d30_0 .net *"_ivl_8", 0 0, L_0x55555e8ee5f0;  1 drivers
S_0x55555e4f2170 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e501850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8eea20 .functor XOR 1, L_0x55555e8eee50, L_0x55555e8eef80, C4<0>, C4<0>;
L_0x55555e8eea90 .functor XOR 1, L_0x55555e8eea20, L_0x55555e8ef0b0, C4<0>, C4<0>;
L_0x55555e8eeb00 .functor AND 1, L_0x55555e8eee50, L_0x55555e8eef80, C4<1>, C4<1>;
L_0x55555e8eebc0 .functor XOR 1, L_0x55555e8eee50, L_0x55555e8eef80, C4<0>, C4<0>;
L_0x55555e8eec30 .functor AND 1, L_0x55555e8ef0b0, L_0x55555e8eebc0, C4<1>, C4<1>;
L_0x55555e8eed40 .functor OR 1, L_0x55555e8eeb00, L_0x55555e8eec30, C4<0>, C4<0>;
v0x55555e4f53d0_0 .net "A", 0 0, L_0x55555e8eee50;  1 drivers
v0x55555e4f6210_0 .net "B", 0 0, L_0x55555e8eef80;  1 drivers
v0x55555e4f62d0_0 .net "Cin", 0 0, L_0x55555e8ef0b0;  1 drivers
v0x55555e4f2800_0 .net "Cout", 0 0, L_0x55555e8eed40;  1 drivers
v0x55555e4f28c0_0 .net "Sum", 0 0, L_0x55555e8eea90;  1 drivers
v0x55555e4f3830_0 .net *"_ivl_0", 0 0, L_0x55555e8eea20;  1 drivers
v0x55555e4f3910_0 .net *"_ivl_4", 0 0, L_0x55555e8eeb00;  1 drivers
v0x55555e4efc40_0 .net *"_ivl_6", 0 0, L_0x55555e8eebc0;  1 drivers
v0x55555e4efd20_0 .net *"_ivl_8", 0 0, L_0x55555e8eec30;  1 drivers
S_0x55555e4f0c70 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e501850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8ef150 .functor XOR 1, L_0x55555e8ef620, L_0x55555e8ef750, C4<0>, C4<0>;
L_0x55555e8ef1c0 .functor XOR 1, L_0x55555e8ef150, L_0x55555e8ef880, C4<0>, C4<0>;
L_0x55555e8ef280 .functor AND 1, L_0x55555e8ef620, L_0x55555e8ef750, C4<1>, C4<1>;
L_0x55555e8ef390 .functor XOR 1, L_0x55555e8ef620, L_0x55555e8ef750, C4<0>, C4<0>;
L_0x55555e8ef400 .functor AND 1, L_0x55555e8ef880, L_0x55555e8ef390, C4<1>, C4<1>;
L_0x55555e8ef510 .functor OR 1, L_0x55555e8ef280, L_0x55555e8ef400, C4<0>, C4<0>;
v0x55555e4ed4a0_0 .net "A", 0 0, L_0x55555e8ef620;  1 drivers
v0x55555e4ee420_0 .net "B", 0 0, L_0x55555e8ef750;  1 drivers
v0x55555e4ee4e0_0 .net "Cin", 0 0, L_0x55555e8ef880;  1 drivers
v0x55555e4e96f0_0 .net "Cout", 0 0, L_0x55555e8ef510;  1 drivers
v0x55555e4e9790_0 .net "Sum", 0 0, L_0x55555e8ef1c0;  1 drivers
v0x55555e4e6b30_0 .net *"_ivl_0", 0 0, L_0x55555e8ef150;  1 drivers
v0x55555e4e6c10_0 .net *"_ivl_4", 0 0, L_0x55555e8ef280;  1 drivers
v0x55555e4e9ce0_0 .net *"_ivl_6", 0 0, L_0x55555e8ef390;  1 drivers
v0x55555e4e9dc0_0 .net *"_ivl_8", 0 0, L_0x55555e8ef400;  1 drivers
S_0x55555e4eabd0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e501850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8efab0 .functor XOR 1, L_0x55555e8effd0, L_0x55555e8f0190, C4<0>, C4<0>;
L_0x55555e8efb20 .functor XOR 1, L_0x55555e8efab0, L_0x55555e8f0350, C4<0>, C4<0>;
L_0x55555e8efbe0 .functor AND 1, L_0x55555e8effd0, L_0x55555e8f0190, C4<1>, C4<1>;
L_0x55555e8efcf0 .functor XOR 1, L_0x55555e8effd0, L_0x55555e8f0190, C4<0>, C4<0>;
L_0x55555e8efd60 .functor AND 1, L_0x55555e8f0350, L_0x55555e8efcf0, C4<1>, C4<1>;
L_0x55555e8efe70 .functor OR 1, L_0x55555e8efbe0, L_0x55555e8efd60, C4<0>, C4<0>;
v0x55555e4e7270_0 .net "A", 0 0, L_0x55555e8effd0;  1 drivers
v0x55555e4e81f0_0 .net "B", 0 0, L_0x55555e8f0190;  1 drivers
v0x55555e4e82b0_0 .net "Cin", 0 0, L_0x55555e8f0350;  1 drivers
v0x55555e4e4600_0 .net "Cout", 0 0, L_0x55555e8efe70;  alias, 1 drivers
v0x55555e4e46c0_0 .net "Sum", 0 0, L_0x55555e8efb20;  1 drivers
v0x55555e4e5630_0 .net *"_ivl_0", 0 0, L_0x55555e8efab0;  1 drivers
v0x55555e4e5710_0 .net *"_ivl_4", 0 0, L_0x55555e8efbe0;  1 drivers
v0x55555e4e1db0_0 .net *"_ivl_6", 0 0, L_0x55555e8efcf0;  1 drivers
v0x55555e4e1e90_0 .net *"_ivl_8", 0 0, L_0x55555e8efd60;  1 drivers
S_0x55555e4de870 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x55555e3b6370;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e646cb0_0 .net "A", 3 0, L_0x55555e8f2b30;  1 drivers
v0x55555e646db0_0 .net "B", 3 0, L_0x55555e8f2c90;  1 drivers
v0x55555e6440f0_0 .net "Cin", 0 0, L_0x55555e8f2e40;  1 drivers
v0x55555e6441c0_0 .net "Cout", 0 0, L_0x55555e8f2420;  alias, 1 drivers
v0x55555e6472a0_0 .net "Sum", 3 0, L_0x55555e8f2a90;  1 drivers
v0x55555e647390_0 .net "carry", 2 0, L_0x55555e8f1f20;  1 drivers
L_0x55555e8f0cf0 .part L_0x55555e8f2b30, 0, 1;
L_0x55555e8f0e20 .part L_0x55555e8f2c90, 0, 1;
L_0x55555e8f1380 .part L_0x55555e8f2b30, 1, 1;
L_0x55555e8f14b0 .part L_0x55555e8f2c90, 1, 1;
L_0x55555e8f15e0 .part L_0x55555e8f1f20, 0, 1;
L_0x55555e8f1b90 .part L_0x55555e8f2b30, 2, 1;
L_0x55555e8f1d00 .part L_0x55555e8f2c90, 2, 1;
L_0x55555e8f1e30 .part L_0x55555e8f1f20, 1, 1;
L_0x55555e8f1f20 .concat8 [ 1 1 1 0], L_0x55555e8f0be0, L_0x55555e8f1270, L_0x55555e8f1a40;
L_0x55555e8f2570 .part L_0x55555e8f2b30, 3, 1;
L_0x55555e8f2730 .part L_0x55555e8f2c90, 3, 1;
L_0x55555e8f28f0 .part L_0x55555e8f1f20, 2, 1;
L_0x55555e8f2a90 .concat8 [ 1 1 1 1], L_0x55555e8f0930, L_0x55555e8f0fc0, L_0x55555e8f16f0, L_0x55555e8f20d0;
S_0x55555e4dbd50 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e4de870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8f08c0 .functor XOR 1, L_0x55555e8f0cf0, L_0x55555e8f0e20, C4<0>, C4<0>;
L_0x55555e8f0930 .functor XOR 1, L_0x55555e8f08c0, L_0x55555e8f2e40, C4<0>, C4<0>;
L_0x55555e8f09a0 .functor AND 1, L_0x55555e8f0cf0, L_0x55555e8f0e20, C4<1>, C4<1>;
L_0x55555e8f0ab0 .functor XOR 1, L_0x55555e8f0cf0, L_0x55555e8f0e20, C4<0>, C4<0>;
L_0x55555e8f0b20 .functor AND 1, L_0x55555e8f2e40, L_0x55555e8f0ab0, C4<1>, C4<1>;
L_0x55555e8f0be0 .functor OR 1, L_0x55555e8f09a0, L_0x55555e8f0b20, C4<0>, C4<0>;
v0x55555e4dcd80_0 .net "A", 0 0, L_0x55555e8f0cf0;  1 drivers
v0x55555e4dce40_0 .net "B", 0 0, L_0x55555e8f0e20;  1 drivers
v0x55555e4d9340_0 .net "Cin", 0 0, L_0x55555e8f2e40;  alias, 1 drivers
v0x55555e4d93e0_0 .net "Cout", 0 0, L_0x55555e8f0be0;  1 drivers
v0x55555e4da370_0 .net "Sum", 0 0, L_0x55555e8f0930;  1 drivers
v0x55555e4da430_0 .net *"_ivl_0", 0 0, L_0x55555e8f08c0;  1 drivers
v0x55555e4d6b80_0 .net *"_ivl_4", 0 0, L_0x55555e8f09a0;  1 drivers
v0x55555e4d6c60_0 .net *"_ivl_6", 0 0, L_0x55555e8f0ab0;  1 drivers
v0x55555e4d7bb0_0 .net *"_ivl_8", 0 0, L_0x55555e8f0b20;  1 drivers
S_0x55555e543ea0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e4de870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8f0f50 .functor XOR 1, L_0x55555e8f1380, L_0x55555e8f14b0, C4<0>, C4<0>;
L_0x55555e8f0fc0 .functor XOR 1, L_0x55555e8f0f50, L_0x55555e8f15e0, C4<0>, C4<0>;
L_0x55555e8f1030 .functor AND 1, L_0x55555e8f1380, L_0x55555e8f14b0, C4<1>, C4<1>;
L_0x55555e8f10f0 .functor XOR 1, L_0x55555e8f1380, L_0x55555e8f14b0, C4<0>, C4<0>;
L_0x55555e8f1160 .functor AND 1, L_0x55555e8f15e0, L_0x55555e8f10f0, C4<1>, C4<1>;
L_0x55555e8f1270 .functor OR 1, L_0x55555e8f1030, L_0x55555e8f1160, C4<0>, C4<0>;
v0x55555e543b80_0 .net "A", 0 0, L_0x55555e8f1380;  1 drivers
v0x55555e543700_0 .net "B", 0 0, L_0x55555e8f14b0;  1 drivers
v0x55555e5437c0_0 .net "Cin", 0 0, L_0x55555e8f15e0;  1 drivers
v0x55555e6562a0_0 .net "Cout", 0 0, L_0x55555e8f1270;  1 drivers
v0x55555e656360_0 .net "Sum", 0 0, L_0x55555e8f0fc0;  1 drivers
v0x55555e5fa450_0 .net *"_ivl_0", 0 0, L_0x55555e8f0f50;  1 drivers
v0x55555e5fa530_0 .net *"_ivl_4", 0 0, L_0x55555e8f1030;  1 drivers
v0x55555e544270_0 .net *"_ivl_6", 0 0, L_0x55555e8f10f0;  1 drivers
v0x55555e544350_0 .net *"_ivl_8", 0 0, L_0x55555e8f1160;  1 drivers
S_0x55555e6055e0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e4de870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8f1680 .functor XOR 1, L_0x55555e8f1b90, L_0x55555e8f1d00, C4<0>, C4<0>;
L_0x55555e8f16f0 .functor XOR 1, L_0x55555e8f1680, L_0x55555e8f1e30, C4<0>, C4<0>;
L_0x55555e8f17b0 .functor AND 1, L_0x55555e8f1b90, L_0x55555e8f1d00, C4<1>, C4<1>;
L_0x55555e8f18c0 .functor XOR 1, L_0x55555e8f1b90, L_0x55555e8f1d00, C4<0>, C4<0>;
L_0x55555e8f1930 .functor AND 1, L_0x55555e8f1e30, L_0x55555e8f18c0, C4<1>, C4<1>;
L_0x55555e8f1a40 .functor OR 1, L_0x55555e8f17b0, L_0x55555e8f1930, C4<0>, C4<0>;
v0x55555e64c3a0_0 .net "A", 0 0, L_0x55555e8f1b90;  1 drivers
v0x55555e651cf0_0 .net "B", 0 0, L_0x55555e8f1d00;  1 drivers
v0x55555e651d90_0 .net "Cin", 0 0, L_0x55555e8f1e30;  1 drivers
v0x55555e64f130_0 .net "Cout", 0 0, L_0x55555e8f1a40;  1 drivers
v0x55555e64f1f0_0 .net "Sum", 0 0, L_0x55555e8f16f0;  1 drivers
v0x55555e6522e0_0 .net *"_ivl_0", 0 0, L_0x55555e8f1680;  1 drivers
v0x55555e6523c0_0 .net *"_ivl_4", 0 0, L_0x55555e8f17b0;  1 drivers
v0x55555e6531d0_0 .net *"_ivl_6", 0 0, L_0x55555e8f18c0;  1 drivers
v0x55555e6532b0_0 .net *"_ivl_8", 0 0, L_0x55555e8f1930;  1 drivers
S_0x55555e64f7c0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e4de870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e8f2060 .functor XOR 1, L_0x55555e8f2570, L_0x55555e8f2730, C4<0>, C4<0>;
L_0x55555e8f20d0 .functor XOR 1, L_0x55555e8f2060, L_0x55555e8f28f0, C4<0>, C4<0>;
L_0x55555e8f2190 .functor AND 1, L_0x55555e8f2570, L_0x55555e8f2730, C4<1>, C4<1>;
L_0x55555e8f22a0 .functor XOR 1, L_0x55555e8f2570, L_0x55555e8f2730, C4<0>, C4<0>;
L_0x55555e8f2310 .functor AND 1, L_0x55555e8f28f0, L_0x55555e8f22a0, C4<1>, C4<1>;
L_0x55555e8f2420 .functor OR 1, L_0x55555e8f2190, L_0x55555e8f2310, C4<0>, C4<0>;
v0x55555e6508a0_0 .net "A", 0 0, L_0x55555e8f2570;  1 drivers
v0x55555e64cca0_0 .net "B", 0 0, L_0x55555e8f2730;  1 drivers
v0x55555e64cd60_0 .net "Cin", 0 0, L_0x55555e8f28f0;  1 drivers
v0x55555e64dcd0_0 .net "Cout", 0 0, L_0x55555e8f2420;  alias, 1 drivers
v0x55555e64dd70_0 .net "Sum", 0 0, L_0x55555e8f20d0;  1 drivers
v0x55555e64a910_0 .net *"_ivl_0", 0 0, L_0x55555e8f2060;  1 drivers
v0x55555e64a9f0_0 .net *"_ivl_4", 0 0, L_0x55555e8f2190;  1 drivers
v0x55555e64b6c0_0 .net *"_ivl_6", 0 0, L_0x55555e8f22a0;  1 drivers
v0x55555e64b7a0_0 .net *"_ivl_8", 0 0, L_0x55555e8f2310;  1 drivers
S_0x55555e634d60 .scope module, "u_stage_mem" "stage_mem" 13 420, 30 1 0, S_0x55555e514100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_alu_result";
    .port_info 3 /INPUT 32 "i_store_data";
    .port_info 4 /INPUT 1 "i_mem_write";
    .port_info 5 /INPUT 1 "i_mem_read";
    .port_info 6 /INPUT 3 "i_funct3";
    .port_info 7 /INPUT 1 "i_ctrl_kill";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /INPUT 32 "i_io_sw";
    .port_info 11 /OUTPUT 32 "o_io_ledr";
    .port_info 12 /OUTPUT 32 "o_io_ledg";
    .port_info 13 /OUTPUT 7 "o_io_hex0";
    .port_info 14 /OUTPUT 7 "o_io_hex1";
    .port_info 15 /OUTPUT 7 "o_io_hex2";
    .port_info 16 /OUTPUT 7 "o_io_hex3";
    .port_info 17 /OUTPUT 7 "o_io_hex4";
    .port_info 18 /OUTPUT 7 "o_io_hex5";
    .port_info 19 /OUTPUT 7 "o_io_hex6";
    .port_info 20 /OUTPUT 7 "o_io_hex7";
    .port_info 21 /OUTPUT 32 "o_io_lcd";
    .port_info 22 /OUTPUT 32 "o_dmem_rdata";
    .port_info 23 /OUTPUT 32 "o_io_rdata";
L_0x55555e97c7d0 .functor AND 1, v0x55555e8176e0_0, L_0x55555e97c730, C4<1>, C4<1>;
L_0x55555e97c8e0 .functor AND 1, L_0x55555e97c7d0, L_0x55555e97c840, C4<1>, C4<1>;
L_0x55555e97c9f0 .functor AND 1, L_0x55555e97c8e0, v0x55555dd879e0_0, C4<1>, C4<1>;
L_0x55555e97d6f0 .functor BUFZ 32, v0x55555e616e80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e97d760 .functor BUFZ 32, v0x55555e61a890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e97d860 .functor BUFZ 32, v0x55555e619a60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e60e360_0 .net *"_ivl_1", 0 0, L_0x55555e97c730;  1 drivers
v0x55555e60e440_0 .net *"_ivl_3", 0 0, L_0x55555e97c7d0;  1 drivers
v0x55555e60f250_0 .net *"_ivl_5", 0 0, L_0x55555e97c840;  1 drivers
v0x55555e60f310_0 .net *"_ivl_7", 0 0, L_0x55555e97c8e0;  1 drivers
v0x55555e60b840_0 .net "b_io_hexh", 31 0, v0x55555e6168f0_0;  1 drivers
v0x55555e60b950_0 .net "b_io_hexl", 31 0, v0x55555e6199a0_0;  1 drivers
v0x55555e60c870_0 .net "b_io_lcd", 31 0, v0x55555e619a60_0;  1 drivers
v0x55555e60c910_0 .net "b_io_ledg", 31 0, v0x55555e61a890_0;  1 drivers
v0x55555e608c80_0 .net "b_io_ledr", 31 0, v0x55555e616e80_0;  1 drivers
v0x55555e608d20_0 .net "b_io_sw", 31 0, v0x55555e6249f0_0;  1 drivers
v0x55555e609cb0_0 .var "dmem_byte_enable", 3 0;
v0x55555e609d80_0 .var "dmem_write_data", 31 0;
v0x55555e606430_0 .net "f_dmem_valid", 0 0, L_0x55555e97cb50;  1 drivers
v0x55555e606500_0 .net "f_dmem_wren", 0 0, L_0x55555e97d1b0;  1 drivers
v0x55555e607460_0 .net "f_io_valid", 0 0, L_0x55555e97d0a0;  1 drivers
v0x55555e607500_0 .net "i_alu_result", 31 0, v0x55555de35340_0;  alias, 1 drivers
v0x55555e602900_0 .net "i_clk", 0 0, v0x55555e5add40_0;  alias, 1 drivers
v0x55555e5ffd40_0 .net "i_ctrl_bubble", 0 0, v0x55555de33200_0;  alias, 1 drivers
v0x55555e5ffde0_0 .net "i_ctrl_kill", 0 0, v0x55555dd89960_0;  alias, 1 drivers
v0x55555e602ef0_0 .net "i_ctrl_valid", 0 0, v0x55555e8176e0_0;  alias, 1 drivers
v0x55555e602f90_0 .net "i_funct3", 2 0, v0x55555de3fc70_0;  alias, 1 drivers
v0x55555e603de0_0 .net "i_io_sw", 31 0, L_0x7f39432059f8;  alias, 1 drivers
v0x55555e603e80_0 .net "i_mem_read", 0 0, v0x55555dd8dbe0_0;  alias, 1 drivers
v0x55555e6003d0_0 .net "i_mem_write", 0 0, v0x55555dd879e0_0;  alias, 1 drivers
v0x55555e600470_0 .net "i_reset", 0 0, v0x55555e59ad60_0;  alias, 1 drivers
v0x55555e601400_0 .net "i_store_data", 31 0, v0x55555e309300_0;  alias, 1 drivers
v0x55555e6014c0_0 .var "io_rdata_comb", 31 0;
v0x55555e5fd810_0 .net "lsu_store_en", 0 0, L_0x55555e97c9f0;  1 drivers
v0x55555e5fd8d0_0 .var "misaligned_access", 0 0;
v0x55555e5fe840_0 .net "o_dmem_rdata", 31 0, L_0x55555e97d540;  alias, 1 drivers
v0x55555e5fe900_0 .net "o_io_hex0", 6 0, L_0x55555e97d960;  alias, 1 drivers
v0x55555e5fae10_0 .net "o_io_hex1", 6 0, L_0x55555e97da90;  alias, 1 drivers
v0x55555e5faef0_0 .net "o_io_hex2", 6 0, L_0x55555e97dbc0;  alias, 1 drivers
v0x55555dd0b500_0 .net "o_io_hex3", 6 0, L_0x55555e97dd80;  alias, 1 drivers
v0x55555dd0b5e0_0 .net "o_io_hex4", 6 0, L_0x55555e97deb0;  alias, 1 drivers
v0x55555dd0b6c0_0 .net "o_io_hex5", 6 0, L_0x55555e97e030;  alias, 1 drivers
v0x55555e5fbe40_0 .net "o_io_hex6", 6 0, L_0x55555e97e160;  alias, 1 drivers
v0x55555e5fbf20_0 .net "o_io_hex7", 6 0, L_0x55555e97e320;  alias, 1 drivers
v0x55555e54a880_0 .net "o_io_lcd", 31 0, L_0x55555e97d860;  alias, 1 drivers
v0x55555e54a960_0 .net "o_io_ledg", 31 0, L_0x55555e97d760;  alias, 1 drivers
v0x55555e54a260_0 .net "o_io_ledr", 31 0, L_0x55555e97d6f0;  alias, 1 drivers
v0x55555e54a340_0 .var "o_io_rdata", 31 0;
E_0x55555e3806d0/0 .event anyedge, v0x55555e61d0b0_0, v0x55555de35340_0, v0x55555e6249f0_0, v0x55555e616e80_0;
E_0x55555e3806d0/1 .event anyedge, v0x55555e61a890_0, v0x55555e6199a0_0, v0x55555e6168f0_0, v0x55555e619a60_0;
E_0x55555e3806d0 .event/or E_0x55555e3806d0/0, E_0x55555e3806d0/1;
E_0x55555e2fb0d0/0 .event anyedge, v0x55555e309300_0, v0x55555e5fd810_0, v0x55555e6209d0_0, v0x55555e5fd8d0_0;
E_0x55555e2fb0d0/1 .event anyedge, v0x55555de3fc70_0, v0x55555de35340_0;
E_0x55555e2fb0d0 .event/or E_0x55555e2fb0d0/0, E_0x55555e2fb0d0/1;
E_0x55555e35e630 .event anyedge, v0x55555de3fc70_0, v0x55555de35340_0;
L_0x55555e97c730 .reduce/nor v0x55555de33200_0;
L_0x55555e97c840 .reduce/nor v0x55555dd89960_0;
L_0x55555e97d600 .part v0x55555de35340_0, 0, 16;
L_0x55555e97d960 .part v0x55555e6199a0_0, 0, 7;
L_0x55555e97da90 .part v0x55555e6199a0_0, 8, 7;
L_0x55555e97dbc0 .part v0x55555e6199a0_0, 16, 7;
L_0x55555e97dd80 .part v0x55555e6199a0_0, 24, 7;
L_0x55555e97deb0 .part v0x55555e6168f0_0, 0, 7;
L_0x55555e97e030 .part v0x55555e6168f0_0, 8, 7;
L_0x55555e97e160 .part v0x55555e6168f0_0, 16, 7;
L_0x55555e97e320 .part v0x55555e6168f0_0, 24, 7;
S_0x55555dd032b0 .scope module, "dmem_inst" "dmem" 30 114, 5 7 0, S_0x55555e634d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 16 "address";
    .port_info 3 /INPUT 32 "data";
    .port_info 4 /INPUT 4 "wren";
    .port_info 5 /OUTPUT 32 "q";
P_0x55555e6cf610 .param/l "DEPTH" 1 5 16, +C4<00000000000000000100000000000000>;
L_0x55555e97d540 .functor BUFZ 32, L_0x55555e97d310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e630620_0 .net *"_ivl_2", 31 0, L_0x55555e97d310;  1 drivers
v0x55555e630720_0 .net *"_ivl_4", 15 0, L_0x55555e97d3b0;  1 drivers
L_0x7f39432058d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555e631510_0 .net *"_ivl_7", 1 0, L_0x7f39432058d8;  1 drivers
v0x55555e631600_0 .net "address", 15 0, L_0x55555e97d600;  1 drivers
v0x55555e62db00_0 .net "data", 31 0, v0x55555e609d80_0;  1 drivers
v0x55555e62dc10_0 .net "i_clk", 0 0, v0x55555e5add40_0;  alias, 1 drivers
v0x55555e62eb30_0 .net "i_reset", 0 0, v0x55555e59ad60_0;  alias, 1 drivers
v0x55555e62af40 .array "mem", 16383 0, 31 0;
v0x55555e62bf70_0 .net "q", 31 0, L_0x55555e97d540;  alias, 1 drivers
v0x55555e62c050_0 .net "word_addr", 13 0, L_0x55555e97d270;  1 drivers
v0x55555e6286f0_0 .net "wren", 3 0, v0x55555e609cb0_0;  1 drivers
L_0x55555e97d270 .part L_0x55555e97d600, 2, 14;
L_0x55555e97d310 .array/port v0x55555e62af40, L_0x55555e97d3b0;
L_0x55555e97d3b0 .concat [ 14 2 0 0], L_0x55555e97d270, L_0x7f39432058d8;
S_0x55555e62d470 .scope begin, "$unm_blk_127" "$unm_blk_127" 5 26, 5 26 0, S_0x55555dd032b0;
 .timescale 0 0;
v0x55555e630100_0 .var/i "i", 31 0;
S_0x55555e629720 .scope module, "u_in_buf" "input_buffer" 30 124, 6 6 0, S_0x55555e634d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_io_sw";
    .port_info 3 /OUTPUT 32 "b_io_sw";
v0x55555e6249f0_0 .var "b_io_sw", 31 0;
v0x55555e624ad0_0 .net "i_clk", 0 0, v0x55555e5add40_0;  alias, 1 drivers
v0x55555e621e30_0 .net "i_io_sw", 31 0, L_0x7f39432059f8;  alias, 1 drivers
v0x55555e621ed0_0 .net "i_reset", 0 0, v0x55555e59ad60_0;  alias, 1 drivers
S_0x55555e624fe0 .scope module, "u_mux" "input_mux" 30 52, 8 6 0, S_0x55555e634d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_lsu_addr";
    .port_info 1 /INPUT 1 "i_lsu_wren";
    .port_info 2 /OUTPUT 1 "f_dmem_valid";
    .port_info 3 /OUTPUT 1 "f_io_valid";
    .port_info 4 /OUTPUT 1 "f_dmem_wren";
L_0x55555e97d0a0 .functor OR 1, L_0x55555e97cd80, L_0x55555e97cf60, C4<0>, C4<0>;
L_0x55555e97d1b0 .functor AND 1, v0x55555dd879e0_0, L_0x55555e97cb50, C4<1>, C4<1>;
v0x55555e625ed0_0 .net *"_ivl_1", 16 0, L_0x55555e97cab0;  1 drivers
v0x55555e625f70_0 .net *"_ivl_10", 0 0, L_0x55555e97cd80;  1 drivers
v0x55555e6224c0_0 .net *"_ivl_13", 15 0, L_0x55555e97cec0;  1 drivers
L_0x7f3943205890 .functor BUFT 1, C4<0001000000000001>, C4<0>, C4<0>, C4<0>;
v0x55555e6225b0_0 .net/2u *"_ivl_14", 15 0, L_0x7f3943205890;  1 drivers
v0x55555e6234f0_0 .net *"_ivl_16", 0 0, L_0x55555e97cf60;  1 drivers
L_0x7f3943205800 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e623600_0 .net/2u *"_ivl_2", 16 0, L_0x7f3943205800;  1 drivers
v0x55555e61f900_0 .net *"_ivl_7", 15 0, L_0x55555e97cce0;  1 drivers
L_0x7f3943205848 .functor BUFT 1, C4<0001000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e61f9e0_0 .net/2u *"_ivl_8", 15 0, L_0x7f3943205848;  1 drivers
v0x55555e620930_0 .net "f_dmem_valid", 0 0, L_0x55555e97cb50;  alias, 1 drivers
v0x55555e6209d0_0 .net "f_dmem_wren", 0 0, L_0x55555e97d1b0;  alias, 1 drivers
v0x55555e61d0b0_0 .net "f_io_valid", 0 0, L_0x55555e97d0a0;  alias, 1 drivers
v0x55555e61d170_0 .net "i_lsu_addr", 31 0, v0x55555de35340_0;  alias, 1 drivers
v0x55555e61e0e0_0 .net "i_lsu_wren", 0 0, v0x55555dd879e0_0;  alias, 1 drivers
L_0x55555e97cab0 .part v0x55555de35340_0, 15, 17;
L_0x55555e97cb50 .cmp/eq 17, L_0x55555e97cab0, L_0x7f3943205800;
L_0x55555e97cce0 .part v0x55555de35340_0, 16, 16;
L_0x55555e97cd80 .cmp/eq 16, L_0x55555e97cce0, L_0x7f3943205848;
L_0x55555e97cec0 .part v0x55555de35340_0, 16, 16;
L_0x55555e97cf60 .cmp/eq 16, L_0x55555e97cec0, L_0x7f3943205890;
S_0x55555e6193b0 .scope module, "u_out_buf" "output_buffer" 30 132, 7 7 0, S_0x55555e634d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_st_data";
    .port_info 3 /INPUT 32 "i_io_addr";
    .port_info 4 /INPUT 3 "i_funct3";
    .port_info 5 /INPUT 1 "i_mem_write";
    .port_info 6 /INPUT 1 "i_io_valid";
    .port_info 7 /INPUT 1 "i_ctrl_kill";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /OUTPUT 32 "b_io_ledr";
    .port_info 11 /OUTPUT 32 "b_io_ledg";
    .port_info 12 /OUTPUT 32 "b_io_hexl";
    .port_info 13 /OUTPUT 32 "b_io_hexh";
    .port_info 14 /OUTPUT 32 "b_io_lcd";
v0x55555e6167f0_0 .var "addr_offset_comb", 1 0;
v0x55555e6168f0_0 .var "b_io_hexh", 31 0;
v0x55555e6199a0_0 .var "b_io_hexl", 31 0;
v0x55555e619a60_0 .var "b_io_lcd", 31 0;
v0x55555e61a890_0 .var "b_io_ledg", 31 0;
v0x55555e616e80_0 .var "b_io_ledr", 31 0;
v0x55555e616f60_0 .net "i_clk", 0 0, v0x55555e5add40_0;  alias, 1 drivers
v0x55555e617eb0_0 .net "i_ctrl_bubble", 0 0, v0x55555de33200_0;  alias, 1 drivers
v0x55555e617f50_0 .net "i_ctrl_kill", 0 0, v0x55555dd89960_0;  alias, 1 drivers
v0x55555e6142c0_0 .net "i_ctrl_valid", 0 0, v0x55555e8176e0_0;  alias, 1 drivers
v0x55555e614360_0 .net "i_funct3", 2 0, v0x55555de3fc70_0;  alias, 1 drivers
v0x55555e6152f0_0 .net "i_io_addr", 31 0, v0x55555de35340_0;  alias, 1 drivers
v0x55555e6153b0_0 .net "i_io_valid", 0 0, L_0x55555e97d0a0;  alias, 1 drivers
v0x55555e611a70_0 .net "i_mem_write", 0 0, v0x55555dd879e0_0;  alias, 1 drivers
v0x55555e611b10_0 .net "i_reset", 0 0, v0x55555e59ad60_0;  alias, 1 drivers
v0x55555e612aa0_0 .net "i_st_data", 31 0, v0x55555e309300_0;  alias, 1 drivers
v0x55555e612b40_0 .var "io_write_enable_comb", 0 0;
v0x55555e60de80_0 .var "write_data_comb", 31 0;
v0x55555e60b1b0_0 .var "write_mask_comb", 31 0;
E_0x55555e4e7330/0 .event anyedge, v0x55555dd879e0_0, v0x55555e61d0b0_0, v0x55555e8176e0_0, v0x55555de33200_0;
E_0x55555e4e7330/1 .event anyedge, v0x55555dd89960_0, v0x55555de35340_0, v0x55555e612b40_0, v0x55555de3fc70_0;
E_0x55555e4e7330/2 .event anyedge, v0x55555e6167f0_0, v0x55555e309300_0;
E_0x55555e4e7330 .event/or E_0x55555e4e7330/0, E_0x55555e4e7330/1, E_0x55555e4e7330/2;
S_0x55555e5aef80 .scope begin, "proc_dump_vcd" "proc_dump_vcd" 11 32, 11 32 0, S_0x55555e52d340;
 .timescale 0 0;
S_0x55555e5affa0 .scope module, "scoreboard" "scoreboard" 11 90, 31 1 0, S_0x55555e52d340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_io_sw";
    .port_info 3 /INPUT 32 "o_io_ledr";
    .port_info 4 /INPUT 32 "o_io_ledg";
    .port_info 5 /INPUT 7 "o_io_hex0";
    .port_info 6 /INPUT 7 "o_io_hex1";
    .port_info 7 /INPUT 7 "o_io_hex2";
    .port_info 8 /INPUT 7 "o_io_hex3";
    .port_info 9 /INPUT 7 "o_io_hex4";
    .port_info 10 /INPUT 7 "o_io_hex5";
    .port_info 11 /INPUT 7 "o_io_hex6";
    .port_info 12 /INPUT 7 "o_io_hex7";
    .port_info 13 /INPUT 32 "o_io_lcd";
    .port_info 14 /INPUT 1 "o_ctrl";
    .port_info 15 /INPUT 1 "o_mispred";
    .port_info 16 /INPUT 32 "o_pc_debug";
    .port_info 17 /INPUT 1 "o_insn_vld";
v0x55555de2ce10_0 .net "i_clk", 0 0, v0x55555e5add40_0;  alias, 1 drivers
v0x55555e5adde0_0 .net "i_io_sw", 31 0, L_0x7f39432059f8;  alias, 1 drivers
v0x55555e5aaf10_0 .net "i_reset", 0 0, v0x55555e59ad60_0;  alias, 1 drivers
v0x55555e5aafb0_0 .var/real "num_ctrl", 0 0;
v0x55555e5abf30_0 .var/real "num_cycle", 0 0;
v0x55555e5abfd0_0 .var/real "num_insn", 0 0;
v0x55555e5a95b0_0 .var/real "num_mispred", 0 0;
v0x55555e5a9670_0 .net "o_ctrl", 0 0, L_0x55555e97ebc0;  alias, 1 drivers
v0x55555e5a8dc0_0 .net "o_insn_vld", 0 0, L_0x55555e97ea60;  alias, 1 drivers
v0x55555e5a8e60_0 .net "o_io_hex0", 6 0, L_0x55555e97d960;  alias, 1 drivers
v0x55555e5a9de0_0 .net "o_io_hex1", 6 0, L_0x55555e97da90;  alias, 1 drivers
v0x55555e5a9e80_0 .net "o_io_hex2", 6 0, L_0x55555e97dbc0;  alias, 1 drivers
v0x55555e5a7c30_0 .net "o_io_hex3", 6 0, L_0x55555e97dd80;  alias, 1 drivers
v0x55555e5a7cf0_0 .net "o_io_hex4", 6 0, L_0x55555e97deb0;  alias, 1 drivers
v0x55555e5a7400_0 .net "o_io_hex5", 6 0, L_0x55555e97e030;  alias, 1 drivers
v0x55555e5a7510_0 .net "o_io_hex6", 6 0, L_0x55555e97e160;  alias, 1 drivers
v0x55555e5a5ea0_0 .net "o_io_hex7", 6 0, L_0x55555e97e320;  alias, 1 drivers
v0x55555e5a5fb0_0 .net "o_io_lcd", 31 0, L_0x55555e97d860;  alias, 1 drivers
v0x55555e5a5670_0 .net "o_io_ledg", 31 0, L_0x55555e97d760;  alias, 1 drivers
v0x55555e5a5760_0 .net "o_io_ledr", 31 0, L_0x55555e97d6f0;  alias, 1 drivers
v0x55555e5a3860_0 .net "o_mispred", 0 0, L_0x55555e97ec30;  alias, 1 drivers
v0x55555e5a3900_0 .net "o_pc_debug", 31 0, L_0x55555e97e720;  alias, 1 drivers
E_0x55555e63a2e0 .event negedge, v0x55555de39290_0;
S_0x55555de2cc80 .scope begin, "counters" "counters" 31 39, 31 39 0, S_0x55555e5affa0;
 .timescale 0 0;
S_0x55555e5ad510 .scope begin, "debug" "debug" 31 55, 31 55 0, S_0x55555e5affa0;
 .timescale 0 0;
S_0x55555e5ab700 .scope begin, "result" "result" 31 62, 31 62 0, S_0x55555e5affa0;
 .timescale 0 0;
S_0x55555e52fd50 .scope module, "wrapper" "wrapper" 32 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK_50";
    .port_info 1 /INPUT 10 "SW";
    .port_info 2 /INPUT 4 "KEY";
    .port_info 3 /OUTPUT 10 "LEDR";
    .port_info 4 /OUTPUT 7 "HEX0";
    .port_info 5 /OUTPUT 7 "HEX1";
    .port_info 6 /OUTPUT 7 "HEX2";
    .port_info 7 /OUTPUT 7 "HEX3";
    .port_info 8 /OUTPUT 7 "HEX4";
    .port_info 9 /OUTPUT 7 "HEX5";
o0x7f3943265fd8 .functor BUFZ 4, c4<zzzz>; HiZ drive
L_0x55555ea1e630 .functor NOT 4, o0x7f3943265fd8, C4<0000>, C4<0000>, C4<0000>;
o0x7f3943265ee8 .functor BUFZ 1, c4<z>; HiZ drive
v0x55555e8cb3a0_0 .net "CLOCK_50", 0 0, o0x7f3943265ee8;  0 drivers
v0x55555e8cb440_0 .net "HEX0", 6 0, L_0x55555ea1d010;  1 drivers
v0x55555e8cb4e0_0 .net "HEX1", 6 0, L_0x55555ea1d100;  1 drivers
v0x55555e8cb5d0_0 .net "HEX2", 6 0, L_0x55555ea1d1a0;  1 drivers
v0x55555e8cb6e0_0 .net "HEX3", 6 0, L_0x55555ea1d240;  1 drivers
v0x55555e8cb840_0 .net "HEX4", 6 0, L_0x55555ea1d2e0;  1 drivers
v0x55555e8cb950_0 .net "HEX5", 6 0, L_0x55555ea1d3d0;  1 drivers
v0x55555e8cba60_0 .net "KEY", 3 0, o0x7f3943265fd8;  0 drivers
v0x55555e8cbb40_0 .var "LEDR", 9 0;
o0x7f3943266038 .functor BUFZ 10, c4<zzzzzzzzzz>; HiZ drive
v0x55555e8cbcb0_0 .net "SW", 9 0, o0x7f3943266038;  0 drivers
L_0x7f39432071e0 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e8cbd90_0 .net/2u *"_ivl_2", 17 0, L_0x7f39432071e0;  1 drivers
v0x55555e8cbe70_0 .net *"_ivl_4", 3 0, L_0x55555ea1e630;  1 drivers
v0x55555e8cbf50_0 .net "clk_25", 0 0, v0x55555e8cb2a0_0;  1 drivers
v0x55555e8cbff0_0 .net "hex6_nc", 6 0, L_0x55555ea1d470;  1 drivers
v0x55555e8cc0b0_0 .net "hex7_nc", 6 0, L_0x55555ea1d5a0;  1 drivers
v0x55555e8cc1c0_0 .net "insn_vld", 0 0, L_0x55555ea1dd40;  1 drivers
v0x55555e8cc260_0 .net "ledr32", 31 0, L_0x55555ea1cdd0;  1 drivers
v0x55555e8cc350_0 .net "reset_n", 0 0, L_0x55555e97f170;  1 drivers
v0x55555e8cc3f0_0 .net "unused_ctrl", 0 0, L_0x55555ea1def0;  1 drivers
v0x55555e8cc490_0 .net "unused_halt", 0 0, L_0x55555ea1e4e0;  1 drivers
v0x55555e8cc530_0 .net "unused_lcd", 31 0, L_0x55555ea1cf50;  1 drivers
v0x55555e8cc620_0 .net "unused_ledg", 31 0, L_0x55555ea1ce90;  1 drivers
v0x55555e8cc710_0 .net "unused_mispred", 0 0, L_0x55555ea1e050;  1 drivers
L_0x7f3943207198 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55555e8cc7b0_0 .net "unused_model_id", 3 0, L_0x7f3943207198;  1 drivers
v0x55555e8cc850_0 .net "unused_pc_commit", 31 0, L_0x55555ea1d9b0;  1 drivers
v0x55555e8cc910_0 .net "unused_pc_frontend", 31 0, L_0x55555ea1d810;  1 drivers
E_0x55555e3ff560 .event anyedge, v0x55555e8c2540_0, v0x55555e8c9330_0;
L_0x55555e97f170 .part o0x7f3943265fd8, 0, 1;
L_0x55555ea1e6f0 .concat [ 10 4 18 0], o0x7f3943266038, L_0x55555ea1e630, L_0x7f39432071e0;
S_0x55555e59bd80 .scope module, "dut" "pipelined" 32 42, 13 4 0, S_0x55555e52fd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_io_sw";
    .port_info 3 /OUTPUT 32 "o_io_ledr";
    .port_info 4 /OUTPUT 32 "o_io_ledg";
    .port_info 5 /OUTPUT 7 "o_io_hex0";
    .port_info 6 /OUTPUT 7 "o_io_hex1";
    .port_info 7 /OUTPUT 7 "o_io_hex2";
    .port_info 8 /OUTPUT 7 "o_io_hex3";
    .port_info 9 /OUTPUT 7 "o_io_hex4";
    .port_info 10 /OUTPUT 7 "o_io_hex5";
    .port_info 11 /OUTPUT 7 "o_io_hex6";
    .port_info 12 /OUTPUT 7 "o_io_hex7";
    .port_info 13 /OUTPUT 32 "o_io_lcd";
    .port_info 14 /OUTPUT 32 "o_pc_frontend";
    .port_info 15 /OUTPUT 32 "o_pc_commit";
    .port_info 16 /OUTPUT 1 "o_insn_vld";
    .port_info 17 /OUTPUT 1 "o_ctrl";
    .port_info 18 /OUTPUT 1 "o_mispred";
    .port_info 19 /OUTPUT 1 "o_halt";
    .port_info 20 /OUTPUT 4 "o_model_id";
L_0x55555e9931b0 .functor OR 1, L_0x55555e97f340, v0x55555e8ca7a0_0, C4<0>, C4<0>;
L_0x55555e993310 .functor AND 1, L_0x55555e9c8410, L_0x55555e993220, C4<1>, C4<1>;
L_0x55555e9934c0 .functor AND 1, L_0x55555e9c8a60, L_0x55555e993420, C4<1>, C4<1>;
L_0x55555e993910 .functor OR 1, L_0x55555e97f450, v0x55555e8ca7a0_0, C4<0>, C4<0>;
L_0x7f3943205a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55555e993aa0 .functor OR 1, L_0x55555e9c8410, L_0x7f3943205a40, C4<0>, C4<0>;
L_0x55555e993bb0 .functor AND 1, L_0x55555e993aa0, L_0x55555e993b10, C4<1>, C4<1>;
L_0x55555ea1bcc0 .functor OR 1, v0x55555e56b610_0, v0x55555e56c6d0_0, C4<0>, C4<0>;
L_0x55555ea1d810 .functor BUFZ 32, L_0x55555e9930d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555ea1d9b0 .functor BUFZ 32, v0x55555e71a620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555ea1dba0 .functor AND 1, v0x55555e71da00_0, L_0x55555ea1da70, C4<1>, C4<1>;
L_0x55555ea1dd40 .functor AND 1, L_0x55555ea1dba0, L_0x55555ea1dca0, C4<1>, C4<1>;
L_0x55555ea1def0 .functor AND 1, v0x55555e71c910_0, L_0x55555ea1de00, C4<1>, C4<1>;
L_0x55555ea1e0c0 .functor AND 1, v0x55555e71c910_0, v0x55555e71da00_0, C4<1>, C4<1>;
L_0x55555ea1e130 .functor AND 1, L_0x55555ea1e0c0, v0x55555e71d940_0, C4<1>, C4<1>;
L_0x55555ea1e050 .functor AND 1, L_0x55555ea1e130, L_0x55555ea1e240, C4<1>, C4<1>;
L_0x55555ea1e4e0 .functor BUFZ 1, v0x55555e8ca7a0_0, C4<0>, C4<0>, C4<0>;
v0x55555e8c2ad0_0 .net *"_ivl_15", 0 0, L_0x55555e993aa0;  1 drivers
v0x55555e8c2bb0_0 .net *"_ivl_17", 0 0, L_0x55555e993b10;  1 drivers
v0x55555e8c2c70_0 .net *"_ivl_45", 0 0, L_0x55555ea1da70;  1 drivers
v0x55555e8c2d40_0 .net *"_ivl_47", 0 0, L_0x55555ea1dba0;  1 drivers
v0x55555e8c2e00_0 .net *"_ivl_49", 0 0, L_0x55555ea1dca0;  1 drivers
v0x55555e8c2ec0_0 .net *"_ivl_5", 0 0, L_0x55555e993220;  1 drivers
v0x55555e8c2f80_0 .net *"_ivl_53", 0 0, L_0x55555ea1de00;  1 drivers
v0x55555e8c3040_0 .net *"_ivl_57", 0 0, L_0x55555ea1e0c0;  1 drivers
v0x55555e8c3100_0 .net *"_ivl_59", 0 0, L_0x55555ea1e130;  1 drivers
v0x55555e8c3250_0 .net *"_ivl_61", 0 0, L_0x55555ea1e240;  1 drivers
v0x55555e8c3310_0 .net *"_ivl_9", 0 0, L_0x55555e993420;  1 drivers
v0x55555e8c33d0_0 .net "byte_offset", 1 0, L_0x55555ea1d640;  1 drivers
v0x55555e8c34b0_0 .var "commit_count", 31 0;
v0x55555e8c3590_0 .var "cycle_count", 31 0;
v0x55555e8c3670_0 .net "ex_alu_result", 31 0, L_0x55555ea1bb80;  1 drivers
v0x55555e8c3730_0 .net "ex_mem_alu_result", 31 0, v0x55555e591eb0_0;  1 drivers
v0x55555e8c37f0_0 .net "ex_mem_ctrl_bubble", 0 0, v0x55555e591f90_0;  1 drivers
v0x55555e8c3890_0 .net "ex_mem_ctrl_funct3", 2 0, v0x55555e5916c0_0;  1 drivers
v0x55555e8c3950_0 .net "ex_mem_ctrl_is_control", 0 0, v0x55555e5917a0_0;  1 drivers
v0x55555e8c39f0_0 .net "ex_mem_ctrl_kill", 0 0, v0x55555e5926e0_0;  1 drivers
v0x55555e8c3b20_0 .net "ex_mem_ctrl_mem_read", 0 0, v0x55555e5927a0_0;  1 drivers
v0x55555e8c3c50_0 .net "ex_mem_ctrl_mem_write", 0 0, v0x55555e58fd60_0;  1 drivers
v0x55555e8c3d80_0 .net "ex_mem_ctrl_mispred", 0 0, v0x55555e58fe20_0;  1 drivers
v0x55555e8c3e20_0 .net "ex_mem_ctrl_valid", 0 0, v0x55555e58f570_0;  1 drivers
v0x55555e8c3ec0_0 .net "ex_mem_ctrl_wb_en", 0 0, v0x55555e58f630_0;  1 drivers
v0x55555e8c3f60_0 .net "ex_mem_pc", 31 0, v0x55555e590590_0;  1 drivers
v0x55555e8c4020_0 .net "ex_mem_rd", 4 0, v0x55555e590670_0;  1 drivers
v0x55555e8c4170_0 .net "ex_mem_store_data", 31 0, v0x55555e58e330_0;  1 drivers
v0x55555e8c4230_0 .net "ex_store_data", 31 0, L_0x55555ea1bb10;  1 drivers
v0x55555e8c42f0_0 .net "fu_forward_a_sel", 1 0, v0x55555e581dc0_0;  1 drivers
v0x55555e8c43b0_0 .net "fu_forward_b_sel", 1 0, v0x55555e581510_0;  1 drivers
v0x55555e8c44c0_0 .net "fu_forward_id_a_sel", 1 0, v0x55555e5815f0_0;  1 drivers
v0x55555e8c45d0_0 .net "fu_forward_id_b_sel", 1 0, v0x55555e582530_0;  1 drivers
v0x55555e8c48f0_0 .net "hu_flush_id_ex", 0 0, L_0x55555e97f4c0;  1 drivers
v0x55555e8c4990_0 .net "hu_flush_if_id", 0 0, L_0x7f3943205a40;  1 drivers
v0x55555e8c4a30_0 .net "hu_stall_id", 0 0, L_0x55555e97f450;  1 drivers
v0x55555e8c4b20_0 .net "hu_stall_if", 0 0, L_0x55555e97f340;  1 drivers
v0x55555e8c4bc0_0 .net "i_clk", 0 0, v0x55555e8cb2a0_0;  alias, 1 drivers
v0x55555e8c4c60_0 .net "i_io_sw", 31 0, L_0x55555ea1e6f0;  1 drivers
v0x55555e8c4d50_0 .net "i_reset", 0 0, L_0x55555e97f170;  alias, 1 drivers
v0x55555e8c4df0_0 .net "id_btb_update", 0 0, L_0x55555e9c8a60;  1 drivers
v0x55555e8c4e90_0 .net "id_btb_update_pc", 31 0, L_0x55555e9c8b90;  1 drivers
v0x55555e8c4f80_0 .net "id_btb_update_target", 31 0, L_0x55555e9c8c90;  1 drivers
v0x55555e8c5070_0 .net "id_ctrl_alu_op", 3 0, v0x55555e86e920_0;  1 drivers
v0x55555e8c51c0_0 .net "id_ctrl_branch", 0 0, L_0x55555e9c9460;  1 drivers
v0x55555e8c5260_0 .net "id_ctrl_bubble", 0 0, L_0x55555e9c8f70;  1 drivers
v0x55555e8c5350_0 .net "id_ctrl_funct3", 2 0, L_0x55555e9c9a50;  1 drivers
v0x55555e8c5460_0 .net "id_ctrl_jump", 0 0, L_0x55555e9c9500;  1 drivers
v0x55555e8c5550_0 .net "id_ctrl_kill", 0 0, L_0x55555e9c92b0;  1 drivers
v0x55555e8c5640_0 .net "id_ctrl_mem_read", 0 0, L_0x55555e9c9960;  1 drivers
v0x55555e8c5730_0 .net "id_ctrl_mem_write", 0 0, L_0x55555e9afb50;  1 drivers
v0x55555e8c5860_0 .net "id_ctrl_mispred", 0 0, L_0x55555e9c90f0;  1 drivers
v0x55555e8c5900_0 .net "id_ctrl_op_a_sel", 1 0, L_0x55555e9b0690;  1 drivers
v0x55555e8c5a50_0 .net "id_ctrl_op_b_sel", 0 0, L_0x55555e9b0100;  1 drivers
v0x55555e8c5b80_0 .net "id_ctrl_valid", 0 0, L_0x55555e9b1d70;  1 drivers
v0x55555e8c5c20_0 .net "id_ctrl_wb_en", 0 0, L_0x55555e9afa40;  1 drivers
v0x55555e8c5d50_0 .net "id_ex_ctrl_alu_op", 3 0, v0x55555e56bec0_0;  1 drivers
v0x55555e8c5e10_0 .net "id_ex_ctrl_branch", 0 0, v0x55555e56b610_0;  1 drivers
v0x55555e8c5eb0_0 .net "id_ex_ctrl_bubble", 0 0, v0x55555e56b6d0_0;  1 drivers
v0x55555e8c5f50_0 .net "id_ex_ctrl_funct3", 2 0, v0x55555e56c630_0;  1 drivers
v0x55555e8c5ff0_0 .net "id_ex_ctrl_jump", 0 0, v0x55555e56c6d0_0;  1 drivers
v0x55555e8c6090_0 .net "id_ex_ctrl_kill", 0 0, v0x55555e56a480_0;  1 drivers
v0x55555e8c6180_0 .net "id_ex_ctrl_mem_read", 0 0, v0x55555e56a520_0;  1 drivers
v0x55555e8c6220_0 .net "id_ex_ctrl_mem_write", 0 0, v0x55555e569c50_0;  1 drivers
v0x55555e8c6310_0 .net "id_ex_ctrl_mispred", 0 0, v0x55555e569cf0_0;  1 drivers
v0x55555e8c6810_0 .net "id_ex_ctrl_op_a_sel", 1 0, v0x55555e5686f0_0;  1 drivers
v0x55555e8c6900_0 .net "id_ex_ctrl_op_b_sel", 0 0, v0x55555e568790_0;  1 drivers
v0x55555e8c69f0_0 .net "id_ex_ctrl_valid", 0 0, v0x55555e567ec0_0;  1 drivers
v0x55555e8c6ae0_0 .net "id_ex_ctrl_wb_en", 0 0, v0x55555e567f60_0;  1 drivers
v0x55555e8c6b80_0 .net "id_ex_imm", 31 0, v0x55555e5660b0_0;  1 drivers
v0x55555e8c6c70_0 .net "id_ex_pc", 31 0, v0x55555e566170_0;  1 drivers
v0x55555e8c6d10_0 .net "id_ex_rd", 4 0, v0x55555e5658c0_0;  1 drivers
v0x55555e8c6db0_0 .net "id_ex_rs1", 4 0, v0x55555e5659b0_0;  1 drivers
v0x55555e8c6ea0_0 .net "id_ex_rs1_val", 31 0, v0x55555e5668e0_0;  1 drivers
v0x55555e8c6f90_0 .net "id_ex_rs2", 4 0, v0x55555e5669a0_0;  1 drivers
v0x55555e8c7080_0 .net "id_ex_rs2_val", 31 0, v0x55555e563f60_0;  1 drivers
v0x55555e8c7170_0 .net "id_imm", 31 0, L_0x55555e9c8f00;  1 drivers
v0x55555e8c7260_0 .net "id_is_branch", 0 0, L_0x55555e9ca140;  1 drivers
v0x55555e8c7350_0 .net "id_is_jump", 0 0, L_0x55555e9caea0;  1 drivers
v0x55555e8c7440_0 .net "id_pc", 31 0, L_0x55555e9c8b20;  1 drivers
v0x55555e8c7530_0 .net "id_rd", 4 0, L_0x55555e9c91a0;  1 drivers
v0x55555e8c7620_0 .net "id_redirect_pc", 31 0, v0x55555e89b4c0_0;  1 drivers
v0x55555e8c7710_0 .net "id_redirect_valid", 0 0, L_0x55555e9c8410;  1 drivers
v0x55555e8c77b0_0 .net "id_rs1", 4 0, L_0x55555e9c9010;  1 drivers
v0x55555e8c78e0_0 .net "id_rs1_val", 31 0, L_0x55555e9c8d00;  1 drivers
v0x55555e8c7980_0 .net "id_rs2", 4 0, L_0x55555e9c9080;  1 drivers
v0x55555e8c7ab0_0 .net "id_rs2_val", 31 0, L_0x55555e9c8e00;  1 drivers
v0x55555e8c7b50_0 .net "id_use_rs1", 0 0, L_0x55555e9ca030;  1 drivers
v0x55555e8c7c40_0 .net "id_use_rs2", 0 0, L_0x55555e9ca860;  1 drivers
v0x55555e8c7d30_0 .net "if_id_bubble", 0 0, v0x55555e55f700_0;  1 drivers
v0x55555e8c7dd0_0 .net "if_id_instr", 31 0, v0x55555e55f7c0_0;  1 drivers
v0x55555e8c7f00_0 .net "if_id_kill", 0 0, v0x55555e560720_0;  1 drivers
v0x55555e8c7fa0_0 .net "if_id_pc", 31 0, v0x55555e5607e0_0;  1 drivers
v0x55555e8c8040_0 .net "if_id_pred_taken", 0 0, v0x55555e55dbf0_0;  1 drivers
v0x55555e8c8130_0 .net "if_id_valid", 0 0, v0x55555e55dcb0_0;  1 drivers
v0x55555e8c81d0_0 .net "if_imem_addr", 31 0, L_0x55555e993060;  1 drivers
v0x55555e8c82c0_0 .net "if_instr", 31 0, L_0x55555ea1e8a0;  1 drivers
v0x55555e8c83d0_0 .net "if_pc", 31 0, L_0x55555e9930d0;  1 drivers
v0x55555e8c84e0_0 .net "if_pred_taken", 0 0, L_0x55555e993140;  1 drivers
v0x55555e8c85d0_0 .net "imem_rdata", 31 0, L_0x55555e993850;  1 drivers
v0x55555e8c86e0_0 .net "mem_dmem_rdata", 31 0, L_0x55555ea1cc20;  1 drivers
v0x55555e8c87f0_0 .net "mem_io_rdata", 31 0, v0x55555e8c2620_0;  1 drivers
v0x55555e8c88b0_0 .var "mem_rdata_muxed", 31 0;
v0x55555e8c8950_0 .net "mem_wb_alu_result", 31 0, v0x55555e71f4d0_0;  1 drivers
v0x55555e8c89f0_0 .net "mem_wb_ctrl_bubble", 0 0, v0x55555e720460_0;  1 drivers
v0x55555e8c8ae0_0 .net "mem_wb_ctrl_funct3", 2 0, v0x55555e720500_0;  1 drivers
v0x55555e8c8b80_0 .net "mem_wb_ctrl_is_control", 0 0, v0x55555e71c910_0;  1 drivers
v0x55555e8c8c20_0 .net "mem_wb_ctrl_mem_read", 0 0, v0x55555e71c9d0_0;  1 drivers
v0x55555e8c8cc0_0 .net "mem_wb_ctrl_mispred", 0 0, v0x55555e71d940_0;  1 drivers
v0x55555e8c8d60_0 .net "mem_wb_ctrl_valid", 0 0, v0x55555e71da00_0;  1 drivers
v0x55555e8c8e50_0 .net "mem_wb_ctrl_wb_en", 0 0, v0x55555e71a580_0;  1 drivers
v0x55555e8c8f80_0 .net "mem_wb_pc", 31 0, v0x55555e71a620_0;  1 drivers
v0x55555e8c9020_0 .net "mem_wb_rd", 4 0, v0x55555e71b330_0;  1 drivers
v0x55555e8c9150_0 .net "mem_wb_rdata", 31 0, v0x55555e71b3f0_0;  1 drivers
v0x55555e8c91f0_0 .net "o_ctrl", 0 0, L_0x55555ea1def0;  alias, 1 drivers
v0x55555e8c9290_0 .net "o_halt", 0 0, L_0x55555ea1e4e0;  alias, 1 drivers
v0x55555e8c9330_0 .net "o_insn_vld", 0 0, L_0x55555ea1dd40;  alias, 1 drivers
v0x55555e8c93d0_0 .net "o_io_hex0", 6 0, L_0x55555ea1d010;  alias, 1 drivers
v0x55555e8c9490_0 .net "o_io_hex1", 6 0, L_0x55555ea1d100;  alias, 1 drivers
v0x55555e8c9530_0 .net "o_io_hex2", 6 0, L_0x55555ea1d1a0;  alias, 1 drivers
v0x55555e8c95d0_0 .net "o_io_hex3", 6 0, L_0x55555ea1d240;  alias, 1 drivers
v0x55555e8c9670_0 .net "o_io_hex4", 6 0, L_0x55555ea1d2e0;  alias, 1 drivers
v0x55555e8c9710_0 .net "o_io_hex5", 6 0, L_0x55555ea1d3d0;  alias, 1 drivers
v0x55555e8c97b0_0 .net "o_io_hex6", 6 0, L_0x55555ea1d470;  alias, 1 drivers
v0x55555e8c9850_0 .net "o_io_hex7", 6 0, L_0x55555ea1d5a0;  alias, 1 drivers
v0x55555e8c98f0_0 .net "o_io_lcd", 31 0, L_0x55555ea1cf50;  alias, 1 drivers
v0x55555e8c9990_0 .net "o_io_ledg", 31 0, L_0x55555ea1ce90;  alias, 1 drivers
v0x55555e8c9a30_0 .net "o_io_ledr", 31 0, L_0x55555ea1cdd0;  alias, 1 drivers
v0x55555e8c9ad0_0 .net "o_mispred", 0 0, L_0x55555ea1e050;  alias, 1 drivers
v0x55555e8ca380_0 .net "o_model_id", 3 0, L_0x7f3943207198;  alias, 1 drivers
v0x55555e8ca420_0 .net "o_pc_commit", 31 0, L_0x55555ea1d9b0;  alias, 1 drivers
v0x55555e8ca4c0_0 .net "o_pc_frontend", 31 0, L_0x55555ea1d810;  alias, 1 drivers
v0x55555e8ca560_0 .var "prev_id_ctrl_valid", 0 0;
v0x55555e8ca600_0 .var "prev_id_pc", 31 0;
v0x55555e8ca6e0_0 .var "prev_stall_id", 0 0;
v0x55555e8ca7a0_0 .var "r_halt", 0 0;
v0x55555e8ca860_0 .var "r_halt_prev", 0 0;
v0x55555e8ca920_0 .var "wb_load_data", 31 0;
v0x55555e8caa00_0 .net "wb_write_data", 31 0, L_0x55555ea1d6e0;  1 drivers
E_0x55555e3fcf90 .event anyedge, v0x55555e71b3f0_0, v0x55555e720500_0, v0x55555e8c33d0_0;
E_0x55555e588660 .event anyedge, v0x55555e591eb0_0, v0x55555e8c2620_0, v0x55555e8bd430_0;
L_0x55555e993220 .reduce/nor v0x55555e8ca7a0_0;
L_0x55555e993420 .reduce/nor v0x55555e8ca7a0_0;
L_0x55555e993b10 .reduce/nor v0x55555e8ca7a0_0;
L_0x55555ea1d640 .part v0x55555e71f4d0_0, 0, 2;
L_0x55555ea1d6e0 .functor MUXZ 32, v0x55555e71f4d0_0, v0x55555e8ca920_0, v0x55555e71c9d0_0, C4<>;
L_0x55555ea1da70 .reduce/nor v0x55555e720460_0;
L_0x55555ea1dca0 .reduce/nor v0x55555e8ca7a0_0;
L_0x55555ea1de00 .reduce/nor v0x55555e8ca7a0_0;
L_0x55555ea1e240 .reduce/nor v0x55555e8ca7a0_0;
S_0x55555dd84400 .scope module, "u_ex_mem_reg" "ex_mem_reg" 13 384, 14 1 0, S_0x55555e59bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_alu_result";
    .port_info 6 /INPUT 32 "i_store_data";
    .port_info 7 /INPUT 5 "i_rd";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /INPUT 1 "i_ctrl_kill";
    .port_info 11 /INPUT 1 "i_ctrl_mem_read";
    .port_info 12 /INPUT 1 "i_ctrl_mem_write";
    .port_info 13 /INPUT 1 "i_ctrl_wb_en";
    .port_info 14 /INPUT 1 "i_ctrl_mispred";
    .port_info 15 /INPUT 1 "i_ctrl_is_control";
    .port_info 16 /INPUT 3 "i_ctrl_funct3";
    .port_info 17 /OUTPUT 32 "o_pc";
    .port_info 18 /OUTPUT 32 "o_alu_result";
    .port_info 19 /OUTPUT 32 "o_store_data";
    .port_info 20 /OUTPUT 5 "o_rd";
    .port_info 21 /OUTPUT 1 "o_ctrl_valid";
    .port_info 22 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 23 /OUTPUT 1 "o_ctrl_kill";
    .port_info 24 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 25 /OUTPUT 1 "o_ctrl_mem_write";
    .port_info 26 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 27 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 28 /OUTPUT 1 "o_ctrl_is_control";
    .port_info 29 /OUTPUT 3 "o_ctrl_funct3";
v0x55555de3f080_0 .net "i_alu_result", 31 0, L_0x55555ea1bb80;  alias, 1 drivers
v0x55555e59ae40_0 .net "i_clk", 0 0, v0x55555e8cb2a0_0;  alias, 1 drivers
v0x55555e599b60_0 .net "i_ctrl_bubble", 0 0, v0x55555e56b6d0_0;  alias, 1 drivers
v0x55555e599c00_0 .net "i_ctrl_funct3", 2 0, v0x55555e56c630_0;  alias, 1 drivers
v0x55555e599330_0 .net "i_ctrl_is_control", 0 0, L_0x55555ea1bcc0;  1 drivers
v0x55555e599440_0 .net "i_ctrl_kill", 0 0, v0x55555e56a480_0;  alias, 1 drivers
v0x55555e597ef0_0 .net "i_ctrl_mem_read", 0 0, v0x55555e56a520_0;  alias, 1 drivers
v0x55555e597fb0_0 .net "i_ctrl_mem_write", 0 0, v0x55555e569c50_0;  alias, 1 drivers
v0x55555e5976c0_0 .net "i_ctrl_mispred", 0 0, v0x55555e569cf0_0;  alias, 1 drivers
v0x55555e597780_0 .net "i_ctrl_valid", 0 0, v0x55555e567ec0_0;  alias, 1 drivers
v0x55555e596280_0 .net "i_ctrl_wb_en", 0 0, v0x55555e567f60_0;  alias, 1 drivers
L_0x7f3943206fa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e596340_0 .net "i_flush", 0 0, L_0x7f3943206fa0;  1 drivers
v0x55555e595a50_0 .net "i_pc", 31 0, v0x55555e566170_0;  alias, 1 drivers
v0x55555e595b30_0 .net "i_rd", 4 0, v0x55555e5658c0_0;  alias, 1 drivers
v0x55555e5944f0_0 .net "i_reset", 0 0, L_0x55555e97f170;  alias, 1 drivers
L_0x7f3943206f58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e5945b0_0 .net "i_stall", 0 0, L_0x7f3943206f58;  1 drivers
v0x55555e593cc0_0 .net "i_store_data", 31 0, L_0x55555ea1bb10;  alias, 1 drivers
v0x55555e591eb0_0 .var "o_alu_result", 31 0;
v0x55555e591f90_0 .var "o_ctrl_bubble", 0 0;
v0x55555e5916c0_0 .var "o_ctrl_funct3", 2 0;
v0x55555e5917a0_0 .var "o_ctrl_is_control", 0 0;
v0x55555e5926e0_0 .var "o_ctrl_kill", 0 0;
v0x55555e5927a0_0 .var "o_ctrl_mem_read", 0 0;
v0x55555e58fd60_0 .var "o_ctrl_mem_write", 0 0;
v0x55555e58fe20_0 .var "o_ctrl_mispred", 0 0;
v0x55555e58f570_0 .var "o_ctrl_valid", 0 0;
v0x55555e58f630_0 .var "o_ctrl_wb_en", 0 0;
v0x55555e590590_0 .var "o_pc", 31 0;
v0x55555e590670_0 .var "o_rd", 4 0;
v0x55555e58e330_0 .var "o_store_data", 31 0;
E_0x55555e594ba0 .event posedge, v0x55555e59ae40_0;
S_0x55555e58bcf0 .scope module, "u_forwarding_unit" "forwarding_unit" 13 190, 15 1 0, S_0x55555e59bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_id_ex_rs1";
    .port_info 1 /INPUT 5 "i_id_ex_rs2";
    .port_info 2 /INPUT 5 "i_id_rs1";
    .port_info 3 /INPUT 5 "i_id_rs2";
    .port_info 4 /INPUT 5 "i_ex_mem_rd";
    .port_info 5 /INPUT 1 "i_ex_mem_reg_write";
    .port_info 6 /INPUT 1 "i_ex_mem_valid";
    .port_info 7 /INPUT 1 "i_ex_mem_bubble";
    .port_info 8 /INPUT 1 "i_ex_mem_kill";
    .port_info 9 /INPUT 5 "i_mem_wb_rd";
    .port_info 10 /INPUT 1 "i_mem_wb_reg_write";
    .port_info 11 /INPUT 1 "i_mem_wb_valid";
    .port_info 12 /INPUT 1 "i_mem_wb_bubble";
    .port_info 13 /OUTPUT 2 "o_forward_a_sel";
    .port_info 14 /OUTPUT 2 "o_forward_b_sel";
    .port_info 15 /OUTPUT 2 "o_forward_id_a_sel";
    .port_info 16 /OUTPUT 2 "o_forward_id_b_sel";
L_0x55555e97f660 .functor AND 1, v0x55555e58f570_0, L_0x55555e97f5c0, C4<1>, C4<1>;
L_0x55555e97f770 .functor AND 1, L_0x55555e97f660, L_0x55555e97f6d0, C4<1>, C4<1>;
L_0x55555e97f880 .functor AND 1, L_0x55555e97f770, v0x55555e58f630_0, C4<1>, C4<1>;
L_0x55555e97fa70 .functor AND 1, L_0x55555e97f880, L_0x55555e97f9d0, C4<1>, C4<1>;
L_0x55555e97fc20 .functor AND 1, v0x55555e71da00_0, L_0x55555e97fb80, C4<1>, C4<1>;
L_0x55555e97fce0 .functor AND 1, L_0x55555e97fc20, v0x55555e71a580_0, C4<1>, C4<1>;
L_0x55555e97fe90 .functor AND 1, L_0x55555e97fce0, L_0x55555e97fda0, C4<1>, C4<1>;
v0x55555de32970_0 .net *"_ivl_1", 0 0, L_0x55555e97f5c0;  1 drivers
L_0x7f3943205a88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55555de32a30_0 .net/2u *"_ivl_10", 4 0, L_0x7f3943205a88;  1 drivers
v0x55555e58e410_0 .net *"_ivl_12", 0 0, L_0x55555e97f9d0;  1 drivers
v0x55555e58b500_0 .net *"_ivl_17", 0 0, L_0x55555e97fb80;  1 drivers
v0x55555e58b5a0_0 .net *"_ivl_19", 0 0, L_0x55555e97fc20;  1 drivers
v0x55555e58c520_0 .net *"_ivl_21", 0 0, L_0x55555e97fce0;  1 drivers
L_0x7f3943205ad0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55555e58c5e0_0 .net/2u *"_ivl_22", 4 0, L_0x7f3943205ad0;  1 drivers
v0x55555e589ba0_0 .net *"_ivl_24", 0 0, L_0x55555e97fda0;  1 drivers
v0x55555e589c60_0 .net *"_ivl_3", 0 0, L_0x55555e97f660;  1 drivers
v0x55555e5893b0_0 .net *"_ivl_5", 0 0, L_0x55555e97f6d0;  1 drivers
v0x55555e589470_0 .net *"_ivl_7", 0 0, L_0x55555e97f770;  1 drivers
v0x55555e58a3d0_0 .net *"_ivl_9", 0 0, L_0x55555e97f880;  1 drivers
v0x55555e58a490_0 .net "can_fwd_ex_mem", 0 0, L_0x55555e97fa70;  1 drivers
v0x55555e588220_0 .net "can_fwd_mem_wb", 0 0, L_0x55555e97fe90;  1 drivers
v0x55555e5882e0_0 .net "i_ex_mem_bubble", 0 0, v0x55555e591f90_0;  alias, 1 drivers
v0x55555e5879f0_0 .net "i_ex_mem_kill", 0 0, v0x55555e5926e0_0;  alias, 1 drivers
v0x55555e587a90_0 .net "i_ex_mem_rd", 4 0, v0x55555e590670_0;  alias, 1 drivers
v0x55555e5865a0_0 .net "i_ex_mem_reg_write", 0 0, v0x55555e58f630_0;  alias, 1 drivers
v0x55555e585c60_0 .net "i_ex_mem_valid", 0 0, v0x55555e58f570_0;  alias, 1 drivers
v0x55555e585d00_0 .net "i_id_ex_rs1", 4 0, v0x55555e5659b0_0;  alias, 1 drivers
v0x55555e583e50_0 .net "i_id_ex_rs2", 4 0, v0x55555e5669a0_0;  alias, 1 drivers
v0x55555e583f30_0 .net "i_id_rs1", 4 0, L_0x55555e9c9010;  alias, 1 drivers
v0x55555e583660_0 .net "i_id_rs2", 4 0, L_0x55555e9c9080;  alias, 1 drivers
v0x55555e583740_0 .net "i_mem_wb_bubble", 0 0, v0x55555e720460_0;  alias, 1 drivers
v0x55555e584680_0 .net "i_mem_wb_rd", 4 0, v0x55555e71b330_0;  alias, 1 drivers
v0x55555e584760_0 .net "i_mem_wb_reg_write", 0 0, v0x55555e71a580_0;  alias, 1 drivers
v0x55555e581d00_0 .net "i_mem_wb_valid", 0 0, v0x55555e71da00_0;  alias, 1 drivers
v0x55555e581dc0_0 .var "o_forward_a_sel", 1 0;
v0x55555e581510_0 .var "o_forward_b_sel", 1 0;
v0x55555e5815f0_0 .var "o_forward_id_a_sel", 1 0;
v0x55555e582530_0 .var "o_forward_id_b_sel", 1 0;
E_0x55555e594930/0 .event anyedge, v0x55555e58a490_0, v0x55555e590670_0, v0x55555e583660_0, v0x55555e588220_0;
E_0x55555e594930/1 .event anyedge, v0x55555e584680_0;
E_0x55555e594930 .event/or E_0x55555e594930/0, E_0x55555e594930/1;
E_0x55555de328b0/0 .event anyedge, v0x55555e58a490_0, v0x55555e590670_0, v0x55555e583f30_0, v0x55555e588220_0;
E_0x55555de328b0/1 .event anyedge, v0x55555e584680_0;
E_0x55555de328b0 .event/or E_0x55555de328b0/0, E_0x55555de328b0/1;
E_0x55555de328f0/0 .event anyedge, v0x55555e58a490_0, v0x55555e590670_0, v0x55555e583e50_0, v0x55555e588220_0;
E_0x55555de328f0/1 .event anyedge, v0x55555e584680_0;
E_0x55555de328f0 .event/or E_0x55555de328f0/0, E_0x55555de328f0/1;
E_0x55555de32930/0 .event anyedge, v0x55555e58a490_0, v0x55555e590670_0, v0x55555e585d00_0, v0x55555e588220_0;
E_0x55555de32930/1 .event anyedge, v0x55555e584680_0;
E_0x55555de32930 .event/or E_0x55555de32930/0, E_0x55555de32930/1;
L_0x55555e97f5c0 .reduce/nor v0x55555e591f90_0;
L_0x55555e97f6d0 .reduce/nor v0x55555e5926e0_0;
L_0x55555e97f9d0 .cmp/ne 5, v0x55555e590670_0, L_0x7f3943205a88;
L_0x55555e97fb80 .reduce/nor v0x55555e720460_0;
L_0x55555e97fda0 .cmp/ne 5, v0x55555e71b330_0, L_0x7f3943205ad0;
S_0x55555e5802d0 .scope module, "u_hazard_unit" "hazard_unit" 13 169, 16 1 0, S_0x55555e59bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_rs1";
    .port_info 1 /INPUT 5 "i_rs2";
    .port_info 2 /INPUT 1 "i_use_rs1";
    .port_info 3 /INPUT 1 "i_use_rs2";
    .port_info 4 /INPUT 1 "i_is_branch";
    .port_info 5 /INPUT 1 "i_is_jump";
    .port_info 6 /INPUT 5 "i_id_ex_rd";
    .port_info 7 /INPUT 1 "i_id_ex_mem_read";
    .port_info 8 /INPUT 1 "i_id_ex_reg_write";
    .port_info 9 /INPUT 5 "i_ex_mem_rd";
    .port_info 10 /INPUT 1 "i_ex_mem_mem_read";
    .port_info 11 /OUTPUT 1 "o_stall_if";
    .port_info 12 /OUTPUT 1 "o_stall_id";
    .port_info 13 /OUTPUT 1 "o_flush_id_ex";
    .port_info 14 /OUTPUT 1 "o_flush_if_id";
L_0x55555e97f210 .functor OR 1, v0x55555e577cb0_0, v0x55555e5785a0_0, C4<0>, C4<0>;
L_0x55555e97f280 .functor OR 1, L_0x55555e97f210, v0x55555e5784e0_0, C4<0>, C4<0>;
L_0x55555e97f340 .functor BUFZ 1, L_0x55555e97f280, C4<0>, C4<0>, C4<0>;
L_0x55555e97f450 .functor BUFZ 1, L_0x55555e97f280, C4<0>, C4<0>, C4<0>;
L_0x55555e97f4c0 .functor BUFZ 1, L_0x55555e97f280, C4<0>, C4<0>, C4<0>;
v0x55555e57faa0_0 .net *"_ivl_0", 0 0, L_0x55555e97f210;  1 drivers
v0x55555e57fb40_0 .net "i_ex_mem_mem_read", 0 0, v0x55555e5927a0_0;  alias, 1 drivers
v0x55555e57dc90_0 .net "i_ex_mem_rd", 4 0, v0x55555e590670_0;  alias, 1 drivers
v0x55555e57dd30_0 .net "i_id_ex_mem_read", 0 0, v0x55555e56a520_0;  alias, 1 drivers
v0x55555e57d4a0_0 .net "i_id_ex_rd", 4 0, v0x55555e5658c0_0;  alias, 1 drivers
v0x55555e57d590_0 .net "i_id_ex_reg_write", 0 0, v0x55555e567f60_0;  alias, 1 drivers
v0x55555e57e4c0_0 .net "i_is_branch", 0 0, L_0x55555e9ca140;  alias, 1 drivers
v0x55555e57e560_0 .net "i_is_jump", 0 0, L_0x55555e9caea0;  alias, 1 drivers
v0x55555e57bb40_0 .net "i_rs1", 4 0, L_0x55555e9c9010;  alias, 1 drivers
v0x55555e57bbe0_0 .net "i_rs2", 4 0, L_0x55555e9c9080;  alias, 1 drivers
v0x55555e57b350_0 .net "i_use_rs1", 0 0, L_0x55555e9ca030;  alias, 1 drivers
v0x55555e57b3f0_0 .net "i_use_rs2", 0 0, L_0x55555e9ca860;  alias, 1 drivers
v0x55555e57c370_0 .net "o_flush_id_ex", 0 0, L_0x55555e97f4c0;  alias, 1 drivers
v0x55555e57c430_0 .net "o_flush_if_id", 0 0, L_0x7f3943205a40;  alias, 1 drivers
v0x55555e57a150_0 .net "o_stall_id", 0 0, L_0x55555e97f450;  alias, 1 drivers
v0x55555e57a210_0 .net "o_stall_if", 0 0, L_0x55555e97f340;  alias, 1 drivers
v0x55555e579920_0 .net "stall", 0 0, L_0x55555e97f280;  1 drivers
v0x55555e5784e0_0 .var "stall_branch_alu", 0 0;
v0x55555e5785a0_0 .var "stall_branch_load", 0 0;
v0x55555e577cb0_0 .var "stall_load_use", 0 0;
E_0x55555e5bb5a0/0 .event anyedge, v0x55555e57e4c0_0, v0x55555e57e560_0, v0x55555e597ef0_0, v0x55555e596280_0;
E_0x55555e5bb5a0/1 .event anyedge, v0x55555e595b30_0, v0x55555e57b350_0, v0x55555e583f30_0, v0x55555e57b3f0_0;
E_0x55555e5bb5a0/2 .event anyedge, v0x55555e583660_0;
E_0x55555e5bb5a0 .event/or E_0x55555e5bb5a0/0, E_0x55555e5bb5a0/1, E_0x55555e5bb5a0/2;
E_0x55555e5bbdb0/0 .event anyedge, v0x55555e57e4c0_0, v0x55555e57e560_0, v0x55555e5927a0_0, v0x55555e590670_0;
E_0x55555e5bbdb0/1 .event anyedge, v0x55555e57b350_0, v0x55555e583f30_0, v0x55555e57b3f0_0, v0x55555e583660_0;
E_0x55555e5bbdb0 .event/or E_0x55555e5bbdb0/0, E_0x55555e5bbdb0/1;
E_0x55555e5b8c40/0 .event anyedge, v0x55555e597ef0_0, v0x55555e595b30_0, v0x55555e57b350_0, v0x55555e583f30_0;
E_0x55555e5b8c40/1 .event anyedge, v0x55555e57b3f0_0, v0x55555e583660_0;
E_0x55555e5b8c40 .event/or E_0x55555e5b8c40/0, E_0x55555e5b8c40/1;
S_0x55555e576750 .scope module, "u_id_ex_reg" "id_ex_reg" 13 314, 17 1 0, S_0x55555e59bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_rs1_val";
    .port_info 6 /INPUT 32 "i_rs2_val";
    .port_info 7 /INPUT 32 "i_imm";
    .port_info 8 /INPUT 5 "i_rs1";
    .port_info 9 /INPUT 5 "i_rs2";
    .port_info 10 /INPUT 5 "i_rd";
    .port_info 11 /INPUT 1 "i_ctrl_valid";
    .port_info 12 /INPUT 1 "i_ctrl_bubble";
    .port_info 13 /INPUT 1 "i_ctrl_kill";
    .port_info 14 /INPUT 1 "i_ctrl_branch";
    .port_info 15 /INPUT 1 "i_ctrl_jump";
    .port_info 16 /INPUT 1 "i_ctrl_mem_read";
    .port_info 17 /INPUT 1 "i_ctrl_mem_write";
    .port_info 18 /INPUT 4 "i_ctrl_alu_op";
    .port_info 19 /INPUT 1 "i_ctrl_wb_en";
    .port_info 20 /INPUT 1 "i_ctrl_mispred";
    .port_info 21 /INPUT 3 "i_ctrl_funct3";
    .port_info 22 /INPUT 2 "i_ctrl_op_a_sel";
    .port_info 23 /INPUT 1 "i_ctrl_op_b_sel";
    .port_info 24 /OUTPUT 32 "o_pc";
    .port_info 25 /OUTPUT 32 "o_rs1_val";
    .port_info 26 /OUTPUT 32 "o_rs2_val";
    .port_info 27 /OUTPUT 32 "o_imm";
    .port_info 28 /OUTPUT 5 "o_rs1";
    .port_info 29 /OUTPUT 5 "o_rs2";
    .port_info 30 /OUTPUT 5 "o_rd";
    .port_info 31 /OUTPUT 1 "o_ctrl_valid";
    .port_info 32 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 33 /OUTPUT 1 "o_ctrl_kill";
    .port_info 34 /OUTPUT 1 "o_ctrl_branch";
    .port_info 35 /OUTPUT 1 "o_ctrl_jump";
    .port_info 36 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 37 /OUTPUT 1 "o_ctrl_mem_write";
    .port_info 38 /OUTPUT 4 "o_ctrl_alu_op";
    .port_info 39 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 40 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 41 /OUTPUT 3 "o_ctrl_funct3";
    .port_info 42 /OUTPUT 2 "o_ctrl_op_a_sel";
    .port_info 43 /OUTPUT 1 "o_ctrl_op_b_sel";
v0x55555e575f20_0 .net "i_clk", 0 0, v0x55555e8cb2a0_0;  alias, 1 drivers
v0x55555e575fc0_0 .net "i_ctrl_alu_op", 3 0, v0x55555e86e920_0;  alias, 1 drivers
v0x55555e574110_0 .net "i_ctrl_branch", 0 0, L_0x55555e9c9460;  alias, 1 drivers
v0x55555e5741e0_0 .net "i_ctrl_bubble", 0 0, L_0x55555e9c8f70;  alias, 1 drivers
v0x55555e573920_0 .net "i_ctrl_funct3", 2 0, L_0x55555e9c9a50;  alias, 1 drivers
v0x55555e5739e0_0 .net "i_ctrl_jump", 0 0, L_0x55555e9c9500;  alias, 1 drivers
v0x55555e574940_0 .net "i_ctrl_kill", 0 0, L_0x55555e9c92b0;  alias, 1 drivers
v0x55555e574a00_0 .net "i_ctrl_mem_read", 0 0, L_0x55555e9c9960;  alias, 1 drivers
v0x55555e571fc0_0 .net "i_ctrl_mem_write", 0 0, L_0x55555e9afb50;  alias, 1 drivers
v0x55555e572080_0 .net "i_ctrl_mispred", 0 0, L_0x55555e9c90f0;  alias, 1 drivers
v0x55555e5717d0_0 .net "i_ctrl_op_a_sel", 1 0, L_0x55555e9b0690;  alias, 1 drivers
v0x55555e5718b0_0 .net "i_ctrl_op_b_sel", 0 0, L_0x55555e9b0100;  alias, 1 drivers
v0x55555e5727f0_0 .net "i_ctrl_valid", 0 0, L_0x55555e9b1d70;  alias, 1 drivers
v0x55555e5728b0_0 .net "i_ctrl_wb_en", 0 0, L_0x55555e9afa40;  alias, 1 drivers
v0x55555e570590_0 .net "i_flush", 0 0, L_0x55555e97f4c0;  alias, 1 drivers
v0x55555e570630_0 .net "i_imm", 31 0, L_0x55555e9c8f00;  alias, 1 drivers
v0x55555e56fd60_0 .net "i_pc", 31 0, L_0x55555e9c8b20;  alias, 1 drivers
v0x55555e56df50_0 .net "i_rd", 4 0, L_0x55555e9c91a0;  alias, 1 drivers
v0x55555e56e030_0 .net "i_reset", 0 0, L_0x55555e97f170;  alias, 1 drivers
v0x55555e56d760_0 .net "i_rs1", 4 0, L_0x55555e9c9010;  alias, 1 drivers
v0x55555e56d800_0 .net "i_rs1_val", 31 0, L_0x55555e9c8d00;  alias, 1 drivers
v0x55555e56e780_0 .net "i_rs2", 4 0, L_0x55555e9c9080;  alias, 1 drivers
v0x55555e56e840_0 .net "i_rs2_val", 31 0, L_0x55555e9c8e00;  alias, 1 drivers
L_0x7f3943206ad8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e56be00_0 .net "i_stall", 0 0, L_0x7f3943206ad8;  1 drivers
v0x55555e56bec0_0 .var "o_ctrl_alu_op", 3 0;
v0x55555e56b610_0 .var "o_ctrl_branch", 0 0;
v0x55555e56b6d0_0 .var "o_ctrl_bubble", 0 0;
v0x55555e56c630_0 .var "o_ctrl_funct3", 2 0;
v0x55555e56c6d0_0 .var "o_ctrl_jump", 0 0;
v0x55555e56a480_0 .var "o_ctrl_kill", 0 0;
v0x55555e56a520_0 .var "o_ctrl_mem_read", 0 0;
v0x55555e569c50_0 .var "o_ctrl_mem_write", 0 0;
v0x55555e569cf0_0 .var "o_ctrl_mispred", 0 0;
v0x55555e5686f0_0 .var "o_ctrl_op_a_sel", 1 0;
v0x55555e568790_0 .var "o_ctrl_op_b_sel", 0 0;
v0x55555e567ec0_0 .var "o_ctrl_valid", 0 0;
v0x55555e567f60_0 .var "o_ctrl_wb_en", 0 0;
v0x55555e5660b0_0 .var "o_imm", 31 0;
v0x55555e566170_0 .var "o_pc", 31 0;
v0x55555e5658c0_0 .var "o_rd", 4 0;
v0x55555e5659b0_0 .var "o_rs1", 4 0;
v0x55555e5668e0_0 .var "o_rs1_val", 31 0;
v0x55555e5669a0_0 .var "o_rs2", 4 0;
v0x55555e563f60_0 .var "o_rs2_val", 31 0;
S_0x55555e563770 .scope module, "u_if_id_reg" "if_id_reg" 13 240, 18 1 0, S_0x55555e59bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_instr";
    .port_info 6 /INPUT 1 "i_valid";
    .port_info 7 /INPUT 1 "i_pred_taken";
    .port_info 8 /OUTPUT 32 "o_pc";
    .port_info 9 /OUTPUT 32 "o_instr";
    .port_info 10 /OUTPUT 1 "o_valid";
    .port_info 11 /OUTPUT 1 "o_pred_taken";
    .port_info 12 /OUTPUT 1 "o_bubble";
    .port_info 13 /OUTPUT 1 "o_kill";
v0x55555e564790_0 .net "i_clk", 0 0, v0x55555e8cb2a0_0;  alias, 1 drivers
v0x55555e564880_0 .net "i_flush", 0 0, L_0x55555e993bb0;  1 drivers
v0x55555e562530_0 .net "i_instr", 31 0, L_0x55555ea1e8a0;  alias, 1 drivers
v0x55555e5625d0_0 .net "i_pc", 31 0, L_0x55555e9930d0;  alias, 1 drivers
v0x55555e561d00_0 .net "i_pred_taken", 0 0, L_0x55555e993140;  alias, 1 drivers
v0x55555e561dc0_0 .net "i_reset", 0 0, L_0x55555e97f170;  alias, 1 drivers
v0x55555e55fef0_0 .net "i_stall", 0 0, L_0x55555e993910;  1 drivers
L_0x7f3943205c38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555e55ffb0_0 .net "i_valid", 0 0, L_0x7f3943205c38;  1 drivers
v0x55555e55f700_0 .var "o_bubble", 0 0;
v0x55555e55f7c0_0 .var "o_instr", 31 0;
v0x55555e560720_0 .var "o_kill", 0 0;
v0x55555e5607e0_0 .var "o_pc", 31 0;
v0x55555e55dbf0_0 .var "o_pred_taken", 0 0;
v0x55555e55dcb0_0 .var "o_valid", 0 0;
S_0x55555e55d4a0 .scope module, "u_imem" "i_mem" 13 231, 19 8 0, S_0x55555e59bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 32 "i_addr";
    .port_info 2 /OUTPUT 32 "o_data";
L_0x55555e993850 .functor BUFZ 32, L_0x55555e9935d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e7f6050_0 .net *"_ivl_0", 31 0, L_0x55555e9935d0;  1 drivers
v0x55555e7dcdf0_0 .net *"_ivl_3", 13 0, L_0x55555e993670;  1 drivers
v0x55555e7dcef0_0 .net *"_ivl_4", 15 0, L_0x55555e993710;  1 drivers
L_0x7f3943205bf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555e7dca10_0 .net *"_ivl_7", 1 0, L_0x7f3943205bf0;  1 drivers
v0x55555e7dcaf0_0 .net "i_addr", 31 0, L_0x55555e993060;  alias, 1 drivers
v0x55555e7dc630_0 .net "i_clk", 0 0, v0x55555e8cb2a0_0;  alias, 1 drivers
v0x55555e7dc6d0 .array "mem", 16383 0, 31 0;
v0x55555e781120_0 .net "o_data", 31 0, L_0x55555e993850;  alias, 1 drivers
L_0x55555e9935d0 .array/port v0x55555e7dc6d0, L_0x55555e993710;
L_0x55555e993670 .part L_0x55555e993060, 2, 14;
L_0x55555e993710 .concat [ 14 2 0 0], L_0x55555e993670, L_0x7f3943205bf0;
S_0x55555e55e420 .scope begin, "$unm_blk_63" "$unm_blk_63" 19 24, 19 24 0, S_0x55555e55d4a0;
 .timescale 0 0;
v0x55555e7f5f70_0 .var/i "i", 31 0;
S_0x55555e7803e0 .scope module, "u_mem_wb_reg" "mem_wb_reg" 13 450, 20 1 0, S_0x55555e59bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_alu_result";
    .port_info 6 /INPUT 32 "i_rdata";
    .port_info 7 /INPUT 5 "i_rd";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /INPUT 1 "i_ctrl_wb_en";
    .port_info 11 /INPUT 1 "i_ctrl_mem_read";
    .port_info 12 /INPUT 1 "i_ctrl_mispred";
    .port_info 13 /INPUT 1 "i_ctrl_is_control";
    .port_info 14 /INPUT 3 "i_ctrl_funct3";
    .port_info 15 /OUTPUT 32 "o_pc";
    .port_info 16 /OUTPUT 32 "o_alu_result";
    .port_info 17 /OUTPUT 32 "o_rdata";
    .port_info 18 /OUTPUT 5 "o_rd";
    .port_info 19 /OUTPUT 1 "o_ctrl_valid";
    .port_info 20 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 21 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 22 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 23 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 24 /OUTPUT 1 "o_ctrl_is_control";
    .port_info 25 /OUTPUT 3 "o_ctrl_funct3";
v0x55555de34660_0 .net "i_alu_result", 31 0, v0x55555e591eb0_0;  alias, 1 drivers
v0x55555de34700_0 .net "i_clk", 0 0, v0x55555e8cb2a0_0;  alias, 1 drivers
v0x55555e6d5360_0 .net "i_ctrl_bubble", 0 0, v0x55555e591f90_0;  alias, 1 drivers
v0x55555e6d5400_0 .net "i_ctrl_funct3", 2 0, v0x55555e5916c0_0;  alias, 1 drivers
v0x55555e71bf60_0 .net "i_ctrl_is_control", 0 0, v0x55555e5917a0_0;  alias, 1 drivers
v0x55555e71c050_0 .net "i_ctrl_mem_read", 0 0, v0x55555e5927a0_0;  alias, 1 drivers
v0x55555e721960_0 .net "i_ctrl_mispred", 0 0, v0x55555e58fe20_0;  alias, 1 drivers
v0x55555e721a00_0 .net "i_ctrl_valid", 0 0, v0x55555e58f570_0;  alias, 1 drivers
v0x55555e71eda0_0 .net "i_ctrl_wb_en", 0 0, v0x55555e58f630_0;  alias, 1 drivers
L_0x7f3943207150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e71ee40_0 .net "i_flush", 0 0, L_0x7f3943207150;  1 drivers
v0x55555e721f50_0 .net "i_pc", 31 0, v0x55555e590590_0;  alias, 1 drivers
v0x55555e721ff0_0 .net "i_rd", 4 0, v0x55555e590670_0;  alias, 1 drivers
v0x55555e722e40_0 .net "i_rdata", 31 0, v0x55555e8c88b0_0;  1 drivers
v0x55555e722ee0_0 .net "i_reset", 0 0, L_0x55555e97f170;  alias, 1 drivers
L_0x7f3943207108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e71f430_0 .net "i_stall", 0 0, L_0x7f3943207108;  1 drivers
v0x55555e71f4d0_0 .var "o_alu_result", 31 0;
v0x55555e720460_0 .var "o_ctrl_bubble", 0 0;
v0x55555e720500_0 .var "o_ctrl_funct3", 2 0;
v0x55555e71c910_0 .var "o_ctrl_is_control", 0 0;
v0x55555e71c9d0_0 .var "o_ctrl_mem_read", 0 0;
v0x55555e71d940_0 .var "o_ctrl_mispred", 0 0;
v0x55555e71da00_0 .var "o_ctrl_valid", 0 0;
v0x55555e71a580_0 .var "o_ctrl_wb_en", 0 0;
v0x55555e71a620_0 .var "o_pc", 31 0;
v0x55555e71b330_0 .var "o_rd", 4 0;
v0x55555e71b3f0_0 .var "o_rdata", 31 0;
S_0x55555e713d60 .scope module, "u_stage_ex" "stage_ex" 13 364, 21 1 0, S_0x55555e59bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_pc";
    .port_info 1 /INPUT 32 "i_rs1_val";
    .port_info 2 /INPUT 32 "i_rs2_val";
    .port_info 3 /INPUT 32 "i_imm";
    .port_info 4 /INPUT 4 "i_alu_op";
    .port_info 5 /INPUT 2 "i_op_a_sel";
    .port_info 6 /INPUT 1 "i_op_b_sel";
    .port_info 7 /INPUT 1 "i_is_jump";
    .port_info 8 /INPUT 2 "i_forward_a_sel";
    .port_info 9 /INPUT 2 "i_forward_b_sel";
    .port_info 10 /INPUT 32 "i_ex_mem_alu_result";
    .port_info 11 /INPUT 32 "i_wb_write_data";
    .port_info 12 /OUTPUT 32 "o_alu_result";
    .port_info 13 /OUTPUT 32 "o_store_data";
L_0x55555ea1bb10 .functor BUFZ 32, v0x55555e7b9ec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f3943206f10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55555e77f5c0_0 .net/2u *"_ivl_0", 31 0, L_0x7f3943206f10;  1 drivers
v0x55555e77f6c0_0 .net *"_ivl_2", 31 0, L_0x55555ea1ba70;  1 drivers
v0x55555e7dbb80_0 .net "alu_result_raw", 31 0, v0x55555e6600d0_0;  1 drivers
v0x55555e7dbc50_0 .net "i_alu_op", 3 0, v0x55555e56bec0_0;  alias, 1 drivers
v0x55555e724d10_0 .net "i_ex_mem_alu_result", 31 0, v0x55555e591eb0_0;  alias, 1 drivers
v0x55555e724e20_0 .net "i_forward_a_sel", 1 0, v0x55555e581dc0_0;  alias, 1 drivers
v0x55555e719cd0_0 .net "i_forward_b_sel", 1 0, v0x55555e581510_0;  alias, 1 drivers
v0x55555e719d70_0 .net "i_imm", 31 0, v0x55555e5660b0_0;  alias, 1 drivers
v0x55555e70e690_0 .net "i_is_jump", 0 0, v0x55555e56c6d0_0;  alias, 1 drivers
v0x55555e70e730_0 .net "i_op_a_sel", 1 0, v0x55555e5686f0_0;  alias, 1 drivers
v0x55555e703050_0 .net "i_op_b_sel", 0 0, v0x55555e568790_0;  alias, 1 drivers
v0x55555e703120_0 .net "i_pc", 31 0, v0x55555e566170_0;  alias, 1 drivers
v0x55555e6f7a10_0 .net "i_rs1_val", 31 0, v0x55555e5668e0_0;  alias, 1 drivers
v0x55555e6f7ab0_0 .net "i_rs2_val", 31 0, v0x55555e563f60_0;  alias, 1 drivers
v0x55555e6ec3d0_0 .net "i_wb_write_data", 31 0, L_0x55555ea1d6e0;  alias, 1 drivers
v0x55555e6ec470_0 .net "o_alu_result", 31 0, L_0x55555ea1bb80;  alias, 1 drivers
v0x55555e6e0d90_0 .net "o_store_data", 31 0, L_0x55555ea1bb10;  alias, 1 drivers
v0x55555e7d0b40_0 .var "op_a", 31 0;
v0x55555e7c5610_0 .var "op_b", 31 0;
v0x55555e7d0c00_0 .var "rs1_fwd", 31 0;
v0x55555e7b9ec0_0 .var "rs2_fwd", 31 0;
E_0x55555e727910/0 .event anyedge, v0x55555e5686f0_0, v0x55555e7d0c00_0, v0x55555e595a50_0, v0x55555e568790_0;
E_0x55555e727910/1 .event anyedge, v0x55555e7b9ec0_0, v0x55555e5660b0_0;
E_0x55555e727910 .event/or E_0x55555e727910/0, E_0x55555e727910/1;
E_0x55555e72c2d0/0 .event anyedge, v0x55555e581dc0_0, v0x55555e5668e0_0, v0x55555e6ec3d0_0, v0x55555e591eb0_0;
E_0x55555e72c2d0/1 .event anyedge, v0x55555e581510_0, v0x55555e563f60_0, v0x55555e7b9ec0_0;
E_0x55555e72c2d0 .event/or E_0x55555e72c2d0/0, E_0x55555e72c2d0/1;
L_0x55555ea1ba70 .arith/sum 32, v0x55555e566170_0, L_0x7f3943206f10;
L_0x55555ea1bb80 .functor MUXZ 32, v0x55555e6600d0_0, L_0x55555ea1ba70, v0x55555e56c6d0_0, C4<>;
S_0x55555e716f10 .scope module, "ex_alu" "alu" 21 69, 22 7 0, S_0x55555e713d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_op_a";
    .port_info 1 /INPUT 32 "i_op_b";
    .port_info 2 /INPUT 4 "i_alu_op";
    .port_info 3 /OUTPUT 32 "o_alu_data";
P_0x55555de37a50 .param/l "ADD" 1 22 15, C4<0000>;
P_0x55555de37a90 .param/l "AND" 1 22 24, C4<1001>;
P_0x55555de37ad0 .param/l "OR" 1 22 23, C4<1000>;
P_0x55555de37b10 .param/l "SLL" 1 22 17, C4<0010>;
P_0x55555de37b50 .param/l "SLT" 1 22 18, C4<0011>;
P_0x55555de37b90 .param/l "SLTU" 1 22 19, C4<0100>;
P_0x55555de37bd0 .param/l "SRA" 1 22 22, C4<0111>;
P_0x55555de37c10 .param/l "SRL" 1 22 21, C4<0110>;
P_0x55555de37c50 .param/l "SUB" 1 22 16, C4<0001>;
P_0x55555de37c90 .param/l "XOR" 1 22 20, C4<0101>;
L_0x55555e9f0680 .functor NOT 32, v0x55555e7c5610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555ea035e0 .functor NOT 32, v0x55555e7c5610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555ea03790 .functor XOR 1, L_0x55555ea03650, L_0x55555ea036f0, C4<0>, C4<0>;
L_0x55555ea16a10 .functor NOT 32, v0x55555e7c5610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555ea16a80 .functor NOT 1, L_0x55555ea15be0, C4<0>, C4<0>, C4<0>;
L_0x55555ea16af0 .functor AND 32, v0x55555e7d0b40_0, v0x55555e7c5610_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55555ea16ba0 .functor OR 32, v0x55555e7d0b40_0, v0x55555e7c5610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555ea16c10 .functor XOR 32, v0x55555e7d0b40_0, v0x55555e7c5610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e659ee0_0 .net *"_ivl_11", 0 0, L_0x55555ea03650;  1 drivers
v0x55555e659fe0_0 .net *"_ivl_13", 0 0, L_0x55555ea036f0;  1 drivers
v0x55555e657ca0_0 .net *"_ivl_17", 0 0, L_0x55555ea038a0;  1 drivers
v0x55555e657d40_0 .net *"_ivl_19", 0 0, L_0x55555ea03940;  1 drivers
v0x55555e666bf0_0 .net "add_result", 31 0, L_0x55555e9dd300;  1 drivers
v0x55555e666d00_0 .net "and_result", 31 0, L_0x55555ea16af0;  1 drivers
v0x55555e664fb0_0 .net "i_alu_op", 3 0, v0x55555e56bec0_0;  alias, 1 drivers
v0x55555e665050_0 .net "i_op_a", 31 0, v0x55555e7d0b40_0;  1 drivers
v0x55555e663050_0 .net "i_op_b", 31 0, v0x55555e7c5610_0;  1 drivers
v0x55555e6600d0_0 .var "o_alu_data", 31 0;
v0x55555e660190_0 .net "or_result", 31 0, L_0x55555ea16ba0;  1 drivers
v0x55555e64a060_0 .net "sll_result", 31 0, L_0x55555ea17860;  1 drivers
v0x55555e64a130_0 .net "slt_cout", 0 0, L_0x55555ea027b0;  1 drivers
v0x55555e63ea20_0 .net "slt_result", 0 0, L_0x55555ea039e0;  1 drivers
v0x55555e63eac0_0 .net "slt_sign_diff", 0 0, L_0x55555ea03790;  1 drivers
v0x55555e6333e0_0 .net "slt_sum", 31 0, L_0x55555ea02f60;  1 drivers
v0x55555e6334d0_0 .net "sltu_cout", 0 0, L_0x55555ea15be0;  1 drivers
v0x55555e627eb0_0 .net "sltu_result", 0 0, L_0x55555ea16a80;  1 drivers
v0x55555e61c760_0 .net "sra_result", 31 0, L_0x55555ea1a660;  1 drivers
v0x55555e61c820_0 .net "srl_result", 31 0, L_0x55555ea19010;  1 drivers
v0x55555e611120_0 .net "sub_result", 31 0, L_0x55555e9f0000;  1 drivers
v0x55555e6111e0_0 .net "xor_result", 31 0, L_0x55555ea16c10;  1 drivers
E_0x55555e6921a0/0 .event anyedge, v0x55555e56bec0_0, v0x55555e72aa00_0, v0x55555e65ba60_0, v0x55555e63ea20_0;
E_0x55555e6921a0/1 .event anyedge, v0x55555e627eb0_0, v0x55555e6111e0_0, v0x55555e660190_0, v0x55555e666d00_0;
E_0x55555e6921a0/2 .event anyedge, v0x55555e727f00_0, v0x55555e47ff30_0, v0x55555e3758c0_0;
E_0x55555e6921a0 .event/or E_0x55555e6921a0/0, E_0x55555e6921a0/1, E_0x55555e6921a0/2;
L_0x55555ea03650 .part v0x55555e7d0b40_0, 31, 1;
L_0x55555ea036f0 .part v0x55555e7c5610_0, 31, 1;
L_0x55555ea038a0 .part v0x55555e7d0b40_0, 31, 1;
L_0x55555ea03940 .part L_0x55555ea02f60, 31, 1;
L_0x55555ea039e0 .functor MUXZ 1, L_0x55555ea03940, L_0x55555ea038a0, L_0x55555ea03790, C4<>;
L_0x55555ea17fd0 .part v0x55555e7c5610_0, 0, 5;
L_0x55555ea19700 .part v0x55555e7c5610_0, 0, 5;
L_0x55555ea1b980 .part v0x55555e7c5610_0, 0, 5;
S_0x55555e717e00 .scope module, "add_fa" "FA_32bit" 22 36, 23 47 0, S_0x55555e716f10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e72d520_0 .net "A", 31 0, v0x55555e7d0b40_0;  alias, 1 drivers
v0x55555e72d620_0 .net "B", 31 0, v0x55555e7c5610_0;  alias, 1 drivers
L_0x7f3943206b20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e72e410_0 .net "Cin", 0 0, L_0x7f3943206b20;  1 drivers
v0x55555e72e500_0 .net "Cout", 0 0, L_0x55555e9dc980;  1 drivers
v0x55555e72aa00_0 .net "Sum", 31 0, L_0x55555e9dd300;  alias, 1 drivers
v0x55555e72aaf0_0 .net "carry", 6 0, L_0x55555e9dabd0;  1 drivers
L_0x55555e9cd090 .part v0x55555e7d0b40_0, 0, 4;
L_0x55555e9cd130 .part v0x55555e7c5610_0, 0, 4;
L_0x55555e9cf4d0 .part v0x55555e7d0b40_0, 4, 4;
L_0x55555e9cf570 .part v0x55555e7c5610_0, 4, 4;
L_0x55555e9cf6a0 .part L_0x55555e9dabd0, 0, 1;
L_0x55555e9d19f0 .part v0x55555e7d0b40_0, 8, 4;
L_0x55555e9d1a90 .part v0x55555e7c5610_0, 8, 4;
L_0x55555e9d1b30 .part L_0x55555e9dabd0, 1, 1;
L_0x55555e9d3e00 .part v0x55555e7d0b40_0, 12, 4;
L_0x55555e9d3ea0 .part v0x55555e7c5610_0, 12, 4;
L_0x55555e9d3f40 .part L_0x55555e9dabd0, 2, 1;
L_0x55555e9d6230 .part v0x55555e7d0b40_0, 16, 4;
L_0x55555e9d6340 .part v0x55555e7c5610_0, 16, 4;
L_0x55555e9d63e0 .part L_0x55555e9dabd0, 3, 1;
L_0x55555e9d8710 .part v0x55555e7d0b40_0, 20, 4;
L_0x55555e9d87b0 .part v0x55555e7c5610_0, 20, 4;
L_0x55555e9d88e0 .part L_0x55555e9dabd0, 4, 1;
L_0x55555e9dab30 .part v0x55555e7d0b40_0, 24, 4;
L_0x55555e9dac70 .part v0x55555e7c5610_0, 24, 4;
L_0x55555e9dad10 .part L_0x55555e9dabd0, 5, 1;
LS_0x55555e9dabd0_0_0 .concat8 [ 1 1 1 1], L_0x55555e9cc970, L_0x55555e9cedb0, L_0x55555e9d12d0, L_0x55555e9d3680;
LS_0x55555e9dabd0_0_4 .concat8 [ 1 1 1 0], L_0x55555e9d5ab0, L_0x55555e9d7ff0, L_0x55555e9da410;
L_0x55555e9dabd0 .concat8 [ 4 3 0 0], LS_0x55555e9dabd0_0_0, LS_0x55555e9dabd0_0_4;
L_0x55555e9dd050 .part v0x55555e7d0b40_0, 28, 4;
L_0x55555e9dadb0 .part v0x55555e7c5610_0, 28, 4;
L_0x55555e9dd3c0 .part L_0x55555e9dabd0, 6, 1;
LS_0x55555e9dd300_0_0 .concat8 [ 4 4 4 4], L_0x55555e9ccff0, L_0x55555e9cf430, L_0x55555e9d1950, L_0x55555e9d3d60;
LS_0x55555e9dd300_0_4 .concat8 [ 4 4 4 4], L_0x55555e9d6190, L_0x55555e9d8670, L_0x55555e9daa90, L_0x55555e9dcfb0;
L_0x55555e9dd300 .concat8 [ 16 16 0 0], LS_0x55555e9dd300_0_0, LS_0x55555e9dd300_0_4;
S_0x55555e7143f0 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x55555e717e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e6f4660_0 .net "A", 3 0, L_0x55555e9cd090;  1 drivers
v0x55555e6f4760_0 .net "B", 3 0, L_0x55555e9cd130;  1 drivers
v0x55555e6f1aa0_0 .net "Cin", 0 0, L_0x7f3943206b20;  alias, 1 drivers
v0x55555e6f1b40_0 .net "Cout", 0 0, L_0x55555e9cc970;  1 drivers
v0x55555e6f4c50_0 .net "Sum", 3 0, L_0x55555e9ccff0;  1 drivers
v0x55555e6f4cf0_0 .net "carry", 2 0, L_0x55555e9cc470;  1 drivers
L_0x55555e9cb3e0 .part L_0x55555e9cd090, 0, 1;
L_0x55555e9cb480 .part L_0x55555e9cd130, 0, 1;
L_0x55555e9cb950 .part L_0x55555e9cd090, 1, 1;
L_0x55555e9cba80 .part L_0x55555e9cd130, 1, 1;
L_0x55555e9cbbb0 .part L_0x55555e9cc470, 0, 1;
L_0x55555e9cc120 .part L_0x55555e9cd090, 2, 1;
L_0x55555e9cc250 .part L_0x55555e9cd130, 2, 1;
L_0x55555e9cc380 .part L_0x55555e9cc470, 1, 1;
L_0x55555e9cc470 .concat8 [ 1 1 1 0], L_0x55555e9cb2d0, L_0x55555e9cb840, L_0x55555e9cc010;
L_0x55555e9ccad0 .part L_0x55555e9cd090, 3, 1;
L_0x55555e9ccc90 .part L_0x55555e9cd130, 3, 1;
L_0x55555e9cce50 .part L_0x55555e9cc470, 2, 1;
L_0x55555e9ccff0 .concat8 [ 1 1 1 1], L_0x55555e9cb020, L_0x55555e9cb590, L_0x55555e9cbcc0, L_0x55555e9cc620;
S_0x55555e711830 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e7143f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9cafb0 .functor XOR 1, L_0x55555e9cb3e0, L_0x55555e9cb480, C4<0>, C4<0>;
L_0x55555e9cb020 .functor XOR 1, L_0x55555e9cafb0, L_0x7f3943206b20, C4<0>, C4<0>;
L_0x55555e9cb0e0 .functor AND 1, L_0x55555e9cb3e0, L_0x55555e9cb480, C4<1>, C4<1>;
L_0x55555e9cb1f0 .functor XOR 1, L_0x55555e9cb3e0, L_0x55555e9cb480, C4<0>, C4<0>;
L_0x55555e9cb260 .functor AND 1, L_0x7f3943206b20, L_0x55555e9cb1f0, C4<1>, C4<1>;
L_0x55555e9cb2d0 .functor OR 1, L_0x55555e9cb0e0, L_0x55555e9cb260, C4<0>, C4<0>;
v0x55555e712860_0 .net "A", 0 0, L_0x55555e9cb3e0;  1 drivers
v0x55555e712920_0 .net "B", 0 0, L_0x55555e9cb480;  1 drivers
v0x55555e70efe0_0 .net "Cin", 0 0, L_0x7f3943206b20;  alias, 1 drivers
v0x55555e70f080_0 .net "Cout", 0 0, L_0x55555e9cb2d0;  1 drivers
v0x55555e710010_0 .net "Sum", 0 0, L_0x55555e9cb020;  1 drivers
v0x55555e7100d0_0 .net *"_ivl_0", 0 0, L_0x55555e9cafb0;  1 drivers
v0x55555e70b2e0_0 .net *"_ivl_4", 0 0, L_0x55555e9cb0e0;  1 drivers
v0x55555e70b3c0_0 .net *"_ivl_6", 0 0, L_0x55555e9cb1f0;  1 drivers
v0x55555e708720_0 .net *"_ivl_8", 0 0, L_0x55555e9cb260;  1 drivers
S_0x55555e70b8d0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e7143f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9cb520 .functor XOR 1, L_0x55555e9cb950, L_0x55555e9cba80, C4<0>, C4<0>;
L_0x55555e9cb590 .functor XOR 1, L_0x55555e9cb520, L_0x55555e9cbbb0, C4<0>, C4<0>;
L_0x55555e9cb600 .functor AND 1, L_0x55555e9cb950, L_0x55555e9cba80, C4<1>, C4<1>;
L_0x55555e9cb6c0 .functor XOR 1, L_0x55555e9cb950, L_0x55555e9cba80, C4<0>, C4<0>;
L_0x55555e9cb730 .functor AND 1, L_0x55555e9cbbb0, L_0x55555e9cb6c0, C4<1>, C4<1>;
L_0x55555e9cb840 .functor OR 1, L_0x55555e9cb600, L_0x55555e9cb730, C4<0>, C4<0>;
v0x55555e70c870_0 .net "A", 0 0, L_0x55555e9cb950;  1 drivers
v0x55555e708db0_0 .net "B", 0 0, L_0x55555e9cba80;  1 drivers
v0x55555e708e70_0 .net "Cin", 0 0, L_0x55555e9cbbb0;  1 drivers
v0x55555e709de0_0 .net "Cout", 0 0, L_0x55555e9cb840;  1 drivers
v0x55555e709ea0_0 .net "Sum", 0 0, L_0x55555e9cb590;  1 drivers
v0x55555e7061f0_0 .net *"_ivl_0", 0 0, L_0x55555e9cb520;  1 drivers
v0x55555e7062d0_0 .net *"_ivl_4", 0 0, L_0x55555e9cb600;  1 drivers
v0x55555e707220_0 .net *"_ivl_6", 0 0, L_0x55555e9cb6c0;  1 drivers
v0x55555e707300_0 .net *"_ivl_8", 0 0, L_0x55555e9cb730;  1 drivers
S_0x55555e7039a0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e7143f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9cbc50 .functor XOR 1, L_0x55555e9cc120, L_0x55555e9cc250, C4<0>, C4<0>;
L_0x55555e9cbcc0 .functor XOR 1, L_0x55555e9cbc50, L_0x55555e9cc380, C4<0>, C4<0>;
L_0x55555e9cbd80 .functor AND 1, L_0x55555e9cc120, L_0x55555e9cc250, C4<1>, C4<1>;
L_0x55555e9cbe90 .functor XOR 1, L_0x55555e9cc120, L_0x55555e9cc250, C4<0>, C4<0>;
L_0x55555e9cbf00 .functor AND 1, L_0x55555e9cc380, L_0x55555e9cbe90, C4<1>, C4<1>;
L_0x55555e9cc010 .functor OR 1, L_0x55555e9cbd80, L_0x55555e9cbf00, C4<0>, C4<0>;
v0x55555e704a80_0 .net "A", 0 0, L_0x55555e9cc120;  1 drivers
v0x55555e6ffca0_0 .net "B", 0 0, L_0x55555e9cc250;  1 drivers
v0x55555e6ffd60_0 .net "Cin", 0 0, L_0x55555e9cc380;  1 drivers
v0x55555e6fd0e0_0 .net "Cout", 0 0, L_0x55555e9cc010;  1 drivers
v0x55555e6fd180_0 .net "Sum", 0 0, L_0x55555e9cbcc0;  1 drivers
v0x55555e700290_0 .net *"_ivl_0", 0 0, L_0x55555e9cbc50;  1 drivers
v0x55555e700370_0 .net *"_ivl_4", 0 0, L_0x55555e9cbd80;  1 drivers
v0x55555e701180_0 .net *"_ivl_6", 0 0, L_0x55555e9cbe90;  1 drivers
v0x55555e701240_0 .net *"_ivl_8", 0 0, L_0x55555e9cbf00;  1 drivers
S_0x55555e6fd770 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e7143f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9cc5b0 .functor XOR 1, L_0x55555e9ccad0, L_0x55555e9ccc90, C4<0>, C4<0>;
L_0x55555e9cc620 .functor XOR 1, L_0x55555e9cc5b0, L_0x55555e9cce50, C4<0>, C4<0>;
L_0x55555e9cc6e0 .functor AND 1, L_0x55555e9ccad0, L_0x55555e9ccc90, C4<1>, C4<1>;
L_0x55555e9cc7f0 .functor XOR 1, L_0x55555e9ccad0, L_0x55555e9ccc90, C4<0>, C4<0>;
L_0x55555e9cc860 .functor AND 1, L_0x55555e9cce50, L_0x55555e9cc7f0, C4<1>, C4<1>;
L_0x55555e9cc970 .functor OR 1, L_0x55555e9cc6e0, L_0x55555e9cc860, C4<0>, C4<0>;
v0x55555e6fe850_0 .net "A", 0 0, L_0x55555e9ccad0;  1 drivers
v0x55555e6fabb0_0 .net "B", 0 0, L_0x55555e9ccc90;  1 drivers
v0x55555e6fac70_0 .net "Cin", 0 0, L_0x55555e9cce50;  1 drivers
v0x55555e6fbbe0_0 .net "Cout", 0 0, L_0x55555e9cc970;  alias, 1 drivers
v0x55555e6fbca0_0 .net "Sum", 0 0, L_0x55555e9cc620;  1 drivers
v0x55555e6f8360_0 .net *"_ivl_0", 0 0, L_0x55555e9cc5b0;  1 drivers
v0x55555e6f8440_0 .net *"_ivl_4", 0 0, L_0x55555e9cc6e0;  1 drivers
v0x55555e6f9390_0 .net *"_ivl_6", 0 0, L_0x55555e9cc7f0;  1 drivers
v0x55555e6f9470_0 .net *"_ivl_8", 0 0, L_0x55555e9cc860;  1 drivers
S_0x55555e6f5b40 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x55555e717e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e6d70d0_0 .net "A", 3 0, L_0x55555e9cf4d0;  1 drivers
v0x55555e6d71d0_0 .net "B", 3 0, L_0x55555e9cf570;  1 drivers
v0x55555e6d2680_0 .net "Cin", 0 0, L_0x55555e9cf6a0;  1 drivers
v0x55555e6d2750_0 .net "Cout", 0 0, L_0x55555e9cedb0;  1 drivers
v0x55555e6cfac0_0 .net "Sum", 3 0, L_0x55555e9cf430;  1 drivers
v0x55555e6cfb60_0 .net "carry", 2 0, L_0x55555e9ce8b0;  1 drivers
L_0x55555e9cd640 .part L_0x55555e9cf4d0, 0, 1;
L_0x55555e9cd770 .part L_0x55555e9cf570, 0, 1;
L_0x55555e9cdd10 .part L_0x55555e9cf4d0, 1, 1;
L_0x55555e9cde40 .part L_0x55555e9cf570, 1, 1;
L_0x55555e9cdf70 .part L_0x55555e9ce8b0, 0, 1;
L_0x55555e9ce520 .part L_0x55555e9cf4d0, 2, 1;
L_0x55555e9ce690 .part L_0x55555e9cf570, 2, 1;
L_0x55555e9ce7c0 .part L_0x55555e9ce8b0, 1, 1;
L_0x55555e9ce8b0 .concat8 [ 1 1 1 0], L_0x55555e9cd4f0, L_0x55555e9cdbc0, L_0x55555e9ce3d0;
L_0x55555e9cef10 .part L_0x55555e9cf4d0, 3, 1;
L_0x55555e9cf0d0 .part L_0x55555e9cf570, 3, 1;
L_0x55555e9cf290 .part L_0x55555e9ce8b0, 2, 1;
L_0x55555e9cf430 .concat8 [ 1 1 1 1], L_0x55555e9cd240, L_0x55555e9cd910, L_0x55555e9ce080, L_0x55555e9cea60;
S_0x55555e6f3160 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e6f5b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9cd1d0 .functor XOR 1, L_0x55555e9cd640, L_0x55555e9cd770, C4<0>, C4<0>;
L_0x55555e9cd240 .functor XOR 1, L_0x55555e9cd1d0, L_0x55555e9cf6a0, C4<0>, C4<0>;
L_0x55555e9cd2b0 .functor AND 1, L_0x55555e9cd640, L_0x55555e9cd770, C4<1>, C4<1>;
L_0x55555e9cd3c0 .functor XOR 1, L_0x55555e9cd640, L_0x55555e9cd770, C4<0>, C4<0>;
L_0x55555e9cd430 .functor AND 1, L_0x55555e9cf6a0, L_0x55555e9cd3c0, C4<1>, C4<1>;
L_0x55555e9cd4f0 .functor OR 1, L_0x55555e9cd2b0, L_0x55555e9cd430, C4<0>, C4<0>;
v0x55555e6ef570_0 .net "A", 0 0, L_0x55555e9cd640;  1 drivers
v0x55555e6ef630_0 .net "B", 0 0, L_0x55555e9cd770;  1 drivers
v0x55555e6f05a0_0 .net "Cin", 0 0, L_0x55555e9cf6a0;  alias, 1 drivers
v0x55555e6f0640_0 .net "Cout", 0 0, L_0x55555e9cd4f0;  1 drivers
v0x55555e6ecd20_0 .net "Sum", 0 0, L_0x55555e9cd240;  1 drivers
v0x55555e6ecde0_0 .net *"_ivl_0", 0 0, L_0x55555e9cd1d0;  1 drivers
v0x55555e6edd50_0 .net *"_ivl_4", 0 0, L_0x55555e9cd2b0;  1 drivers
v0x55555e6ede30_0 .net *"_ivl_6", 0 0, L_0x55555e9cd3c0;  1 drivers
v0x55555e6e9020_0 .net *"_ivl_8", 0 0, L_0x55555e9cd430;  1 drivers
S_0x55555e6e6460 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e6f5b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9cd8a0 .functor XOR 1, L_0x55555e9cdd10, L_0x55555e9cde40, C4<0>, C4<0>;
L_0x55555e9cd910 .functor XOR 1, L_0x55555e9cd8a0, L_0x55555e9cdf70, C4<0>, C4<0>;
L_0x55555e9cd980 .functor AND 1, L_0x55555e9cdd10, L_0x55555e9cde40, C4<1>, C4<1>;
L_0x55555e9cda40 .functor XOR 1, L_0x55555e9cdd10, L_0x55555e9cde40, C4<0>, C4<0>;
L_0x55555e9cdab0 .functor AND 1, L_0x55555e9cdf70, L_0x55555e9cda40, C4<1>, C4<1>;
L_0x55555e9cdbc0 .functor OR 1, L_0x55555e9cd980, L_0x55555e9cdab0, C4<0>, C4<0>;
v0x55555e6e96c0_0 .net "A", 0 0, L_0x55555e9cdd10;  1 drivers
v0x55555e6ea500_0 .net "B", 0 0, L_0x55555e9cde40;  1 drivers
v0x55555e6ea5c0_0 .net "Cin", 0 0, L_0x55555e9cdf70;  1 drivers
v0x55555e6e6af0_0 .net "Cout", 0 0, L_0x55555e9cdbc0;  1 drivers
v0x55555e6e6bb0_0 .net "Sum", 0 0, L_0x55555e9cd910;  1 drivers
v0x55555e6e7b20_0 .net *"_ivl_0", 0 0, L_0x55555e9cd8a0;  1 drivers
v0x55555e6e7c00_0 .net *"_ivl_4", 0 0, L_0x55555e9cd980;  1 drivers
v0x55555e6e3f30_0 .net *"_ivl_6", 0 0, L_0x55555e9cda40;  1 drivers
v0x55555e6e4010_0 .net *"_ivl_8", 0 0, L_0x55555e9cdab0;  1 drivers
S_0x55555e6e4f60 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e6f5b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9ce010 .functor XOR 1, L_0x55555e9ce520, L_0x55555e9ce690, C4<0>, C4<0>;
L_0x55555e9ce080 .functor XOR 1, L_0x55555e9ce010, L_0x55555e9ce7c0, C4<0>, C4<0>;
L_0x55555e9ce140 .functor AND 1, L_0x55555e9ce520, L_0x55555e9ce690, C4<1>, C4<1>;
L_0x55555e9ce250 .functor XOR 1, L_0x55555e9ce520, L_0x55555e9ce690, C4<0>, C4<0>;
L_0x55555e9ce2c0 .functor AND 1, L_0x55555e9ce7c0, L_0x55555e9ce250, C4<1>, C4<1>;
L_0x55555e9ce3d0 .functor OR 1, L_0x55555e9ce140, L_0x55555e9ce2c0, C4<0>, C4<0>;
v0x55555e6e1790_0 .net "A", 0 0, L_0x55555e9ce520;  1 drivers
v0x55555e6e2710_0 .net "B", 0 0, L_0x55555e9ce690;  1 drivers
v0x55555e6e27d0_0 .net "Cin", 0 0, L_0x55555e9ce7c0;  1 drivers
v0x55555e6dd9e0_0 .net "Cout", 0 0, L_0x55555e9ce3d0;  1 drivers
v0x55555e6ddaa0_0 .net "Sum", 0 0, L_0x55555e9ce080;  1 drivers
v0x55555e6dae20_0 .net *"_ivl_0", 0 0, L_0x55555e9ce010;  1 drivers
v0x55555e6daf00_0 .net *"_ivl_4", 0 0, L_0x55555e9ce140;  1 drivers
v0x55555e6ddfd0_0 .net *"_ivl_6", 0 0, L_0x55555e9ce250;  1 drivers
v0x55555e6de0b0_0 .net *"_ivl_8", 0 0, L_0x55555e9ce2c0;  1 drivers
S_0x55555e6deec0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e6f5b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9ce9f0 .functor XOR 1, L_0x55555e9cef10, L_0x55555e9cf0d0, C4<0>, C4<0>;
L_0x55555e9cea60 .functor XOR 1, L_0x55555e9ce9f0, L_0x55555e9cf290, C4<0>, C4<0>;
L_0x55555e9ceb20 .functor AND 1, L_0x55555e9cef10, L_0x55555e9cf0d0, C4<1>, C4<1>;
L_0x55555e9cec30 .functor XOR 1, L_0x55555e9cef10, L_0x55555e9cf0d0, C4<0>, C4<0>;
L_0x55555e9ceca0 .functor AND 1, L_0x55555e9cf290, L_0x55555e9cec30, C4<1>, C4<1>;
L_0x55555e9cedb0 .functor OR 1, L_0x55555e9ceb20, L_0x55555e9ceca0, C4<0>, C4<0>;
v0x55555e6db560_0 .net "A", 0 0, L_0x55555e9cef10;  1 drivers
v0x55555e6dc4e0_0 .net "B", 0 0, L_0x55555e9cf0d0;  1 drivers
v0x55555e6dc5a0_0 .net "Cin", 0 0, L_0x55555e9cf290;  1 drivers
v0x55555e6d88f0_0 .net "Cout", 0 0, L_0x55555e9cedb0;  alias, 1 drivers
v0x55555e6d89b0_0 .net "Sum", 0 0, L_0x55555e9cea60;  1 drivers
v0x55555e6d9920_0 .net *"_ivl_0", 0 0, L_0x55555e9ce9f0;  1 drivers
v0x55555e6d9a00_0 .net *"_ivl_4", 0 0, L_0x55555e9ceb20;  1 drivers
v0x55555e6d60a0_0 .net *"_ivl_6", 0 0, L_0x55555e9cec30;  1 drivers
v0x55555e6d6180_0 .net *"_ivl_8", 0 0, L_0x55555e9ceca0;  1 drivers
S_0x55555e6d2c70 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x55555e717e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e7d3780_0 .net "A", 3 0, L_0x55555e9d19f0;  1 drivers
v0x55555e7d3880_0 .net "B", 3 0, L_0x55555e9d1a90;  1 drivers
v0x55555e7d47b0_0 .net "Cin", 0 0, L_0x55555e9d1b30;  1 drivers
v0x55555e7d4880_0 .net "Cout", 0 0, L_0x55555e9d12d0;  1 drivers
v0x55555e7d13f0_0 .net "Sum", 3 0, L_0x55555e9d1950;  1 drivers
v0x55555e7d1490_0 .net "carry", 2 0, L_0x55555e9d0dd0;  1 drivers
L_0x55555e9cfb60 .part L_0x55555e9d19f0, 0, 1;
L_0x55555e9cfc90 .part L_0x55555e9d1a90, 0, 1;
L_0x55555e9d0230 .part L_0x55555e9d19f0, 1, 1;
L_0x55555e9d0360 .part L_0x55555e9d1a90, 1, 1;
L_0x55555e9d0490 .part L_0x55555e9d0dd0, 0, 1;
L_0x55555e9d0a40 .part L_0x55555e9d19f0, 2, 1;
L_0x55555e9d0bb0 .part L_0x55555e9d1a90, 2, 1;
L_0x55555e9d0ce0 .part L_0x55555e9d0dd0, 1, 1;
L_0x55555e9d0dd0 .concat8 [ 1 1 1 0], L_0x55555e9cfa50, L_0x55555e9d00e0, L_0x55555e9d08f0;
L_0x55555e9d1430 .part L_0x55555e9d19f0, 3, 1;
L_0x55555e9d15f0 .part L_0x55555e9d1a90, 3, 1;
L_0x55555e9d17b0 .part L_0x55555e9d0dd0, 2, 1;
L_0x55555e9d1950 .concat8 [ 1 1 1 1], L_0x55555e9cf840, L_0x55555e9cfe30, L_0x55555e9d05a0, L_0x55555e9d0f80;
S_0x55555e6d0150 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e6d2c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9cf7d0 .functor XOR 1, L_0x55555e9cfb60, L_0x55555e9cfc90, C4<0>, C4<0>;
L_0x55555e9cf840 .functor XOR 1, L_0x55555e9cf7d0, L_0x55555e9d1b30, C4<0>, C4<0>;
L_0x55555e9cf8b0 .functor AND 1, L_0x55555e9cfb60, L_0x55555e9cfc90, C4<1>, C4<1>;
L_0x55555e9cf920 .functor XOR 1, L_0x55555e9cfb60, L_0x55555e9cfc90, C4<0>, C4<0>;
L_0x55555e9cf990 .functor AND 1, L_0x55555e9d1b30, L_0x55555e9cf920, C4<1>, C4<1>;
L_0x55555e9cfa50 .functor OR 1, L_0x55555e9cf8b0, L_0x55555e9cf990, C4<0>, C4<0>;
v0x55555e6d1180_0 .net "A", 0 0, L_0x55555e9cfb60;  1 drivers
v0x55555e6d1220_0 .net "B", 0 0, L_0x55555e9cfc90;  1 drivers
v0x55555e6cd5e0_0 .net "Cin", 0 0, L_0x55555e9d1b30;  alias, 1 drivers
v0x55555e6cd6b0_0 .net "Cout", 0 0, L_0x55555e9cfa50;  1 drivers
v0x55555e6ce610_0 .net "Sum", 0 0, L_0x55555e9cf840;  1 drivers
v0x55555e6ce6b0_0 .net *"_ivl_0", 0 0, L_0x55555e9cf7d0;  1 drivers
v0x55555e6cb1c0_0 .net *"_ivl_4", 0 0, L_0x55555e9cf8b0;  1 drivers
v0x55555e6cb2a0_0 .net *"_ivl_6", 0 0, L_0x55555e9cf920;  1 drivers
v0x55555e6cbf70_0 .net *"_ivl_8", 0 0, L_0x55555e9cf990;  1 drivers
S_0x55555e7e53e0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e6d2c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9cfdc0 .functor XOR 1, L_0x55555e9d0230, L_0x55555e9d0360, C4<0>, C4<0>;
L_0x55555e9cfe30 .functor XOR 1, L_0x55555e9cfdc0, L_0x55555e9d0490, C4<0>, C4<0>;
L_0x55555e9cfea0 .functor AND 1, L_0x55555e9d0230, L_0x55555e9d0360, C4<1>, C4<1>;
L_0x55555e9cff60 .functor XOR 1, L_0x55555e9d0230, L_0x55555e9d0360, C4<0>, C4<0>;
L_0x55555e9cffd0 .functor AND 1, L_0x55555e9d0490, L_0x55555e9cff60, C4<1>, C4<1>;
L_0x55555e9d00e0 .functor OR 1, L_0x55555e9cfea0, L_0x55555e9cffd0, C4<0>, C4<0>;
v0x55555e7eaa10_0 .net "A", 0 0, L_0x55555e9d0230;  1 drivers
v0x55555e7e93c0_0 .net "B", 0 0, L_0x55555e9d0360;  1 drivers
v0x55555e7e9480_0 .net "Cin", 0 0, L_0x55555e9d0490;  1 drivers
v0x55555e7e7e60_0 .net "Cout", 0 0, L_0x55555e9d00e0;  1 drivers
v0x55555e7e7f20_0 .net "Sum", 0 0, L_0x55555e9cfe30;  1 drivers
v0x55555e7e6920_0 .net *"_ivl_0", 0 0, L_0x55555e9cfdc0;  1 drivers
v0x55555e7e6a00_0 .net *"_ivl_4", 0 0, L_0x55555e9cfea0;  1 drivers
v0x55555e7ec7d0_0 .net *"_ivl_6", 0 0, L_0x55555e9cff60;  1 drivers
v0x55555e7ec8b0_0 .net *"_ivl_8", 0 0, L_0x55555e9cffd0;  1 drivers
S_0x55555e7f33c0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e6d2c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9d0530 .functor XOR 1, L_0x55555e9d0a40, L_0x55555e9d0bb0, C4<0>, C4<0>;
L_0x55555e9d05a0 .functor XOR 1, L_0x55555e9d0530, L_0x55555e9d0ce0, C4<0>, C4<0>;
L_0x55555e9d0660 .functor AND 1, L_0x55555e9d0a40, L_0x55555e9d0bb0, C4<1>, C4<1>;
L_0x55555e9d0770 .functor XOR 1, L_0x55555e9d0a40, L_0x55555e9d0bb0, C4<0>, C4<0>;
L_0x55555e9d07e0 .functor AND 1, L_0x55555e9d0ce0, L_0x55555e9d0770, C4<1>, C4<1>;
L_0x55555e9d08f0 .functor OR 1, L_0x55555e9d0660, L_0x55555e9d07e0, C4<0>, C4<0>;
v0x55555e7f1950_0 .net "A", 0 0, L_0x55555e9d0a40;  1 drivers
v0x55555e7efd80_0 .net "B", 0 0, L_0x55555e9d0bb0;  1 drivers
v0x55555e7efe20_0 .net "Cin", 0 0, L_0x55555e9d0ce0;  1 drivers
v0x55555e7ee260_0 .net "Cout", 0 0, L_0x55555e9d08f0;  1 drivers
v0x55555e7ee320_0 .net "Sum", 0 0, L_0x55555e9d05a0;  1 drivers
v0x55555e78c1d0_0 .net *"_ivl_0", 0 0, L_0x55555e9d0530;  1 drivers
v0x55555e78c290_0 .net *"_ivl_4", 0 0, L_0x55555e9d0660;  1 drivers
v0x55555e7d2dd0_0 .net *"_ivl_6", 0 0, L_0x55555e9d0770;  1 drivers
v0x55555e7d2eb0_0 .net *"_ivl_8", 0 0, L_0x55555e9d07e0;  1 drivers
S_0x55555e7d87d0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e6d2c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9d0f10 .functor XOR 1, L_0x55555e9d1430, L_0x55555e9d15f0, C4<0>, C4<0>;
L_0x55555e9d0f80 .functor XOR 1, L_0x55555e9d0f10, L_0x55555e9d17b0, C4<0>, C4<0>;
L_0x55555e9d1040 .functor AND 1, L_0x55555e9d1430, L_0x55555e9d15f0, C4<1>, C4<1>;
L_0x55555e9d1150 .functor XOR 1, L_0x55555e9d1430, L_0x55555e9d15f0, C4<0>, C4<0>;
L_0x55555e9d11c0 .functor AND 1, L_0x55555e9d17b0, L_0x55555e9d1150, C4<1>, C4<1>;
L_0x55555e9d12d0 .functor OR 1, L_0x55555e9d1040, L_0x55555e9d11c0, C4<0>, C4<0>;
v0x55555e7d5cc0_0 .net "A", 0 0, L_0x55555e9d1430;  1 drivers
v0x55555e7d8dc0_0 .net "B", 0 0, L_0x55555e9d15f0;  1 drivers
v0x55555e7d8e80_0 .net "Cin", 0 0, L_0x55555e9d17b0;  1 drivers
v0x55555e7d9cb0_0 .net "Cout", 0 0, L_0x55555e9d12d0;  alias, 1 drivers
v0x55555e7d9d70_0 .net "Sum", 0 0, L_0x55555e9d0f80;  1 drivers
v0x55555e7d62a0_0 .net *"_ivl_0", 0 0, L_0x55555e9d0f10;  1 drivers
v0x55555e7d6380_0 .net *"_ivl_4", 0 0, L_0x55555e9d1040;  1 drivers
v0x55555e7d72d0_0 .net *"_ivl_6", 0 0, L_0x55555e9d1150;  1 drivers
v0x55555e7d73b0_0 .net *"_ivl_8", 0 0, L_0x55555e9d11c0;  1 drivers
S_0x55555e7d21a0 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x55555e717e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e7b5610_0 .net "A", 3 0, L_0x55555e9d3e00;  1 drivers
v0x55555e7b5710_0 .net "B", 3 0, L_0x55555e9d3ea0;  1 drivers
v0x55555e7b1a20_0 .net "Cin", 0 0, L_0x55555e9d3f40;  1 drivers
v0x55555e7b1af0_0 .net "Cout", 0 0, L_0x55555e9d3680;  1 drivers
v0x55555e7b2a50_0 .net "Sum", 3 0, L_0x55555e9d3d60;  1 drivers
v0x55555e7b2af0_0 .net "carry", 2 0, L_0x55555e9d3180;  1 drivers
L_0x55555e9d1fd0 .part L_0x55555e9d3e00, 0, 1;
L_0x55555e9d2100 .part L_0x55555e9d3ea0, 0, 1;
L_0x55555e9d2660 .part L_0x55555e9d3e00, 1, 1;
L_0x55555e9d2790 .part L_0x55555e9d3ea0, 1, 1;
L_0x55555e9d28c0 .part L_0x55555e9d3180, 0, 1;
L_0x55555e9d2e30 .part L_0x55555e9d3e00, 2, 1;
L_0x55555e9d2f60 .part L_0x55555e9d3ea0, 2, 1;
L_0x55555e9d3090 .part L_0x55555e9d3180, 1, 1;
L_0x55555e9d3180 .concat8 [ 1 1 1 0], L_0x55555e9b41c0, L_0x55555e9d2550, L_0x55555e9d2d20;
L_0x55555e9d37e0 .part L_0x55555e9d3e00, 3, 1;
L_0x55555e9d3a00 .part L_0x55555e9d3ea0, 3, 1;
L_0x55555e9d3bc0 .part L_0x55555e9d3180, 2, 1;
L_0x55555e9d3d60 .concat8 [ 1 1 1 1], L_0x55555e9d1d20, L_0x55555e9d22a0, L_0x55555e9d29d0, L_0x55555e9d3330;
S_0x55555e7cabd0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e7d21a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9d1cb0 .functor XOR 1, L_0x55555e9d1fd0, L_0x55555e9d2100, C4<0>, C4<0>;
L_0x55555e9d1d20 .functor XOR 1, L_0x55555e9d1cb0, L_0x55555e9d3f40, C4<0>, C4<0>;
L_0x55555e9d1d90 .functor AND 1, L_0x55555e9d1fd0, L_0x55555e9d2100, C4<1>, C4<1>;
L_0x55555e9d1ea0 .functor XOR 1, L_0x55555e9d1fd0, L_0x55555e9d2100, C4<0>, C4<0>;
L_0x55555e9d1f10 .functor AND 1, L_0x55555e9d3f40, L_0x55555e9d1ea0, C4<1>, C4<1>;
L_0x55555e9b41c0 .functor OR 1, L_0x55555e9d1d90, L_0x55555e9d1f10, C4<0>, C4<0>;
v0x55555e7cdd80_0 .net "A", 0 0, L_0x55555e9d1fd0;  1 drivers
v0x55555e7cde20_0 .net "B", 0 0, L_0x55555e9d2100;  1 drivers
v0x55555e7cec70_0 .net "Cin", 0 0, L_0x55555e9d3f40;  alias, 1 drivers
v0x55555e7ced40_0 .net "Cout", 0 0, L_0x55555e9b41c0;  1 drivers
v0x55555e7cb260_0 .net "Sum", 0 0, L_0x55555e9d1d20;  1 drivers
v0x55555e7cb300_0 .net *"_ivl_0", 0 0, L_0x55555e9d1cb0;  1 drivers
v0x55555e7cc290_0 .net *"_ivl_4", 0 0, L_0x55555e9d1d90;  1 drivers
v0x55555e7cc370_0 .net *"_ivl_6", 0 0, L_0x55555e9d1ea0;  1 drivers
v0x55555e7c86a0_0 .net *"_ivl_8", 0 0, L_0x55555e9d1f10;  1 drivers
S_0x55555e7c96d0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e7d21a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9d2230 .functor XOR 1, L_0x55555e9d2660, L_0x55555e9d2790, C4<0>, C4<0>;
L_0x55555e9d22a0 .functor XOR 1, L_0x55555e9d2230, L_0x55555e9d28c0, C4<0>, C4<0>;
L_0x55555e9d2310 .functor AND 1, L_0x55555e9d2660, L_0x55555e9d2790, C4<1>, C4<1>;
L_0x55555e9d23d0 .functor XOR 1, L_0x55555e9d2660, L_0x55555e9d2790, C4<0>, C4<0>;
L_0x55555e9d2440 .functor AND 1, L_0x55555e9d28c0, L_0x55555e9d23d0, C4<1>, C4<1>;
L_0x55555e9d2550 .functor OR 1, L_0x55555e9d2310, L_0x55555e9d2440, C4<0>, C4<0>;
v0x55555e7c5f00_0 .net "A", 0 0, L_0x55555e9d2660;  1 drivers
v0x55555e7c6e80_0 .net "B", 0 0, L_0x55555e9d2790;  1 drivers
v0x55555e7c6f40_0 .net "Cin", 0 0, L_0x55555e9d28c0;  1 drivers
v0x55555e7c2150_0 .net "Cout", 0 0, L_0x55555e9d2550;  1 drivers
v0x55555e7c2210_0 .net "Sum", 0 0, L_0x55555e9d22a0;  1 drivers
v0x55555e7bf590_0 .net *"_ivl_0", 0 0, L_0x55555e9d2230;  1 drivers
v0x55555e7bf670_0 .net *"_ivl_4", 0 0, L_0x55555e9d2310;  1 drivers
v0x55555e7c2740_0 .net *"_ivl_6", 0 0, L_0x55555e9d23d0;  1 drivers
v0x55555e7c2820_0 .net *"_ivl_8", 0 0, L_0x55555e9d2440;  1 drivers
S_0x55555e7c3630 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e7d21a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9d2960 .functor XOR 1, L_0x55555e9d2e30, L_0x55555e9d2f60, C4<0>, C4<0>;
L_0x55555e9d29d0 .functor XOR 1, L_0x55555e9d2960, L_0x55555e9d3090, C4<0>, C4<0>;
L_0x55555e9d2a90 .functor AND 1, L_0x55555e9d2e30, L_0x55555e9d2f60, C4<1>, C4<1>;
L_0x55555e9d2ba0 .functor XOR 1, L_0x55555e9d2e30, L_0x55555e9d2f60, C4<0>, C4<0>;
L_0x55555e9d2c10 .functor AND 1, L_0x55555e9d3090, L_0x55555e9d2ba0, C4<1>, C4<1>;
L_0x55555e9d2d20 .functor OR 1, L_0x55555e9d2a90, L_0x55555e9d2c10, C4<0>, C4<0>;
v0x55555e7bfcd0_0 .net "A", 0 0, L_0x55555e9d2e30;  1 drivers
v0x55555e7c0c50_0 .net "B", 0 0, L_0x55555e9d2f60;  1 drivers
v0x55555e7c0d10_0 .net "Cin", 0 0, L_0x55555e9d3090;  1 drivers
v0x55555e7bd060_0 .net "Cout", 0 0, L_0x55555e9d2d20;  1 drivers
v0x55555e7bd120_0 .net "Sum", 0 0, L_0x55555e9d29d0;  1 drivers
v0x55555e7be090_0 .net *"_ivl_0", 0 0, L_0x55555e9d2960;  1 drivers
v0x55555e7be170_0 .net *"_ivl_4", 0 0, L_0x55555e9d2a90;  1 drivers
v0x55555e7ba810_0 .net *"_ivl_6", 0 0, L_0x55555e9d2ba0;  1 drivers
v0x55555e7ba8f0_0 .net *"_ivl_8", 0 0, L_0x55555e9d2c10;  1 drivers
S_0x55555e7bb840 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e7d21a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9d32c0 .functor XOR 1, L_0x55555e9d37e0, L_0x55555e9d3a00, C4<0>, C4<0>;
L_0x55555e9d3330 .functor XOR 1, L_0x55555e9d32c0, L_0x55555e9d3bc0, C4<0>, C4<0>;
L_0x55555e9d33f0 .functor AND 1, L_0x55555e9d37e0, L_0x55555e9d3a00, C4<1>, C4<1>;
L_0x55555e9d3500 .functor XOR 1, L_0x55555e9d37e0, L_0x55555e9d3a00, C4<0>, C4<0>;
L_0x55555e9d3570 .functor AND 1, L_0x55555e9d3bc0, L_0x55555e9d3500, C4<1>, C4<1>;
L_0x55555e9d3680 .functor OR 1, L_0x55555e9d33f0, L_0x55555e9d3570, C4<0>, C4<0>;
v0x55555e7b6bc0_0 .net "A", 0 0, L_0x55555e9d37e0;  1 drivers
v0x55555e7b3f50_0 .net "B", 0 0, L_0x55555e9d3a00;  1 drivers
v0x55555e7b4010_0 .net "Cin", 0 0, L_0x55555e9d3bc0;  1 drivers
v0x55555e7b7100_0 .net "Cout", 0 0, L_0x55555e9d3680;  alias, 1 drivers
v0x55555e7b71c0_0 .net "Sum", 0 0, L_0x55555e9d3330;  1 drivers
v0x55555e7b7ff0_0 .net *"_ivl_0", 0 0, L_0x55555e9d32c0;  1 drivers
v0x55555e7b80d0_0 .net *"_ivl_4", 0 0, L_0x55555e9d33f0;  1 drivers
v0x55555e7b45e0_0 .net *"_ivl_6", 0 0, L_0x55555e9d3500;  1 drivers
v0x55555e7b46c0_0 .net *"_ivl_8", 0 0, L_0x55555e9d3570;  1 drivers
S_0x55555e7af1d0 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x55555e717e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e792320_0 .net "A", 3 0, L_0x55555e9d6230;  1 drivers
v0x55555e792420_0 .net "B", 3 0, L_0x55555e9d6340;  1 drivers
v0x55555e793350_0 .net "Cin", 0 0, L_0x55555e9d63e0;  1 drivers
v0x55555e793420_0 .net "Cout", 0 0, L_0x55555e9d5ab0;  1 drivers
v0x55555e78f760_0 .net "Sum", 3 0, L_0x55555e9d6190;  1 drivers
v0x55555e78f800_0 .net "carry", 2 0, L_0x55555e9d55b0;  1 drivers
L_0x55555e9d4400 .part L_0x55555e9d6230, 0, 1;
L_0x55555e9d4530 .part L_0x55555e9d6340, 0, 1;
L_0x55555e9d4a90 .part L_0x55555e9d6230, 1, 1;
L_0x55555e9d4bc0 .part L_0x55555e9d6340, 1, 1;
L_0x55555e9d4cf0 .part L_0x55555e9d55b0, 0, 1;
L_0x55555e9d5260 .part L_0x55555e9d6230, 2, 1;
L_0x55555e9d5390 .part L_0x55555e9d6340, 2, 1;
L_0x55555e9d54c0 .part L_0x55555e9d55b0, 1, 1;
L_0x55555e9d55b0 .concat8 [ 1 1 1 0], L_0x55555e9d42f0, L_0x55555e9d4980, L_0x55555e9d5150;
L_0x55555e9d5c10 .part L_0x55555e9d6230, 3, 1;
L_0x55555e9d5e30 .part L_0x55555e9d6340, 3, 1;
L_0x55555e9d5ff0 .part L_0x55555e9d55b0, 2, 1;
L_0x55555e9d6190 .concat8 [ 1 1 1 1], L_0x55555e9d40e0, L_0x55555e9d46d0, L_0x55555e9d4e00, L_0x55555e9d5760;
S_0x55555e7ab4d0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e7af1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9d4070 .functor XOR 1, L_0x55555e9d4400, L_0x55555e9d4530, C4<0>, C4<0>;
L_0x55555e9d40e0 .functor XOR 1, L_0x55555e9d4070, L_0x55555e9d63e0, C4<0>, C4<0>;
L_0x55555e9d4150 .functor AND 1, L_0x55555e9d4400, L_0x55555e9d4530, C4<1>, C4<1>;
L_0x55555e9d41c0 .functor XOR 1, L_0x55555e9d4400, L_0x55555e9d4530, C4<0>, C4<0>;
L_0x55555e9d4230 .functor AND 1, L_0x55555e9d63e0, L_0x55555e9d41c0, C4<1>, C4<1>;
L_0x55555e9d42f0 .functor OR 1, L_0x55555e9d4150, L_0x55555e9d4230, C4<0>, C4<0>;
v0x55555e7a8910_0 .net "A", 0 0, L_0x55555e9d4400;  1 drivers
v0x55555e7a89b0_0 .net "B", 0 0, L_0x55555e9d4530;  1 drivers
v0x55555e7abac0_0 .net "Cin", 0 0, L_0x55555e9d63e0;  alias, 1 drivers
v0x55555e7abb90_0 .net "Cout", 0 0, L_0x55555e9d42f0;  1 drivers
v0x55555e7ac9b0_0 .net "Sum", 0 0, L_0x55555e9d40e0;  1 drivers
v0x55555e7aca50_0 .net *"_ivl_0", 0 0, L_0x55555e9d4070;  1 drivers
v0x55555e7a8fa0_0 .net *"_ivl_4", 0 0, L_0x55555e9d4150;  1 drivers
v0x55555e7a9080_0 .net *"_ivl_6", 0 0, L_0x55555e9d41c0;  1 drivers
v0x55555e7a9fd0_0 .net *"_ivl_8", 0 0, L_0x55555e9d4230;  1 drivers
S_0x55555e7a63e0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e7af1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9d4660 .functor XOR 1, L_0x55555e9d4a90, L_0x55555e9d4bc0, C4<0>, C4<0>;
L_0x55555e9d46d0 .functor XOR 1, L_0x55555e9d4660, L_0x55555e9d4cf0, C4<0>, C4<0>;
L_0x55555e9d4740 .functor AND 1, L_0x55555e9d4a90, L_0x55555e9d4bc0, C4<1>, C4<1>;
L_0x55555e9d4800 .functor XOR 1, L_0x55555e9d4a90, L_0x55555e9d4bc0, C4<0>, C4<0>;
L_0x55555e9d4870 .functor AND 1, L_0x55555e9d4cf0, L_0x55555e9d4800, C4<1>, C4<1>;
L_0x55555e9d4980 .functor OR 1, L_0x55555e9d4740, L_0x55555e9d4870, C4<0>, C4<0>;
v0x55555e7a74c0_0 .net "A", 0 0, L_0x55555e9d4a90;  1 drivers
v0x55555e7a3b90_0 .net "B", 0 0, L_0x55555e9d4bc0;  1 drivers
v0x55555e7a3c50_0 .net "Cin", 0 0, L_0x55555e9d4cf0;  1 drivers
v0x55555e7a4bc0_0 .net "Cout", 0 0, L_0x55555e9d4980;  1 drivers
v0x55555e7a4c80_0 .net "Sum", 0 0, L_0x55555e9d46d0;  1 drivers
v0x55555e79fe90_0 .net *"_ivl_0", 0 0, L_0x55555e9d4660;  1 drivers
v0x55555e79ff70_0 .net *"_ivl_4", 0 0, L_0x55555e9d4740;  1 drivers
v0x55555e79d2d0_0 .net *"_ivl_6", 0 0, L_0x55555e9d4800;  1 drivers
v0x55555e79d3b0_0 .net *"_ivl_8", 0 0, L_0x55555e9d4870;  1 drivers
S_0x55555e7a0480 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e7af1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9d4d90 .functor XOR 1, L_0x55555e9d5260, L_0x55555e9d5390, C4<0>, C4<0>;
L_0x55555e9d4e00 .functor XOR 1, L_0x55555e9d4d90, L_0x55555e9d54c0, C4<0>, C4<0>;
L_0x55555e9d4ec0 .functor AND 1, L_0x55555e9d5260, L_0x55555e9d5390, C4<1>, C4<1>;
L_0x55555e9d4fd0 .functor XOR 1, L_0x55555e9d5260, L_0x55555e9d5390, C4<0>, C4<0>;
L_0x55555e9d5040 .functor AND 1, L_0x55555e9d54c0, L_0x55555e9d4fd0, C4<1>, C4<1>;
L_0x55555e9d5150 .functor OR 1, L_0x55555e9d4ec0, L_0x55555e9d5040, C4<0>, C4<0>;
v0x55555e7a1420_0 .net "A", 0 0, L_0x55555e9d5260;  1 drivers
v0x55555e79d960_0 .net "B", 0 0, L_0x55555e9d5390;  1 drivers
v0x55555e79da00_0 .net "Cin", 0 0, L_0x55555e9d54c0;  1 drivers
v0x55555e79e990_0 .net "Cout", 0 0, L_0x55555e9d5150;  1 drivers
v0x55555e79ea50_0 .net "Sum", 0 0, L_0x55555e9d4e00;  1 drivers
v0x55555e79ada0_0 .net *"_ivl_0", 0 0, L_0x55555e9d4d90;  1 drivers
v0x55555e79ae60_0 .net *"_ivl_4", 0 0, L_0x55555e9d4ec0;  1 drivers
v0x55555e79bdd0_0 .net *"_ivl_6", 0 0, L_0x55555e9d4fd0;  1 drivers
v0x55555e79beb0_0 .net *"_ivl_8", 0 0, L_0x55555e9d5040;  1 drivers
S_0x55555e798550 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e7af1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9d56f0 .functor XOR 1, L_0x55555e9d5c10, L_0x55555e9d5e30, C4<0>, C4<0>;
L_0x55555e9d5760 .functor XOR 1, L_0x55555e9d56f0, L_0x55555e9d5ff0, C4<0>, C4<0>;
L_0x55555e9d5820 .functor AND 1, L_0x55555e9d5c10, L_0x55555e9d5e30, C4<1>, C4<1>;
L_0x55555e9d5930 .functor XOR 1, L_0x55555e9d5c10, L_0x55555e9d5e30, C4<0>, C4<0>;
L_0x55555e9d59a0 .functor AND 1, L_0x55555e9d5ff0, L_0x55555e9d5930, C4<1>, C4<1>;
L_0x55555e9d5ab0 .functor OR 1, L_0x55555e9d5820, L_0x55555e9d59a0, C4<0>, C4<0>;
v0x55555e799630_0 .net "A", 0 0, L_0x55555e9d5c10;  1 drivers
v0x55555e794850_0 .net "B", 0 0, L_0x55555e9d5e30;  1 drivers
v0x55555e794910_0 .net "Cin", 0 0, L_0x55555e9d5ff0;  1 drivers
v0x55555e791c90_0 .net "Cout", 0 0, L_0x55555e9d5ab0;  alias, 1 drivers
v0x55555e791d50_0 .net "Sum", 0 0, L_0x55555e9d5760;  1 drivers
v0x55555e794e40_0 .net *"_ivl_0", 0 0, L_0x55555e9d56f0;  1 drivers
v0x55555e794f20_0 .net *"_ivl_4", 0 0, L_0x55555e9d5820;  1 drivers
v0x55555e795d30_0 .net *"_ivl_6", 0 0, L_0x55555e9d5930;  1 drivers
v0x55555e795e10_0 .net *"_ivl_8", 0 0, L_0x55555e9d59a0;  1 drivers
S_0x55555e790790 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x55555e717e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e76e610_0 .net "A", 3 0, L_0x55555e9d8710;  1 drivers
v0x55555e76e710_0 .net "B", 3 0, L_0x55555e9d87b0;  1 drivers
v0x55555e7717c0_0 .net "Cin", 0 0, L_0x55555e9d88e0;  1 drivers
v0x55555e771890_0 .net "Cout", 0 0, L_0x55555e9d7ff0;  1 drivers
v0x55555e7726b0_0 .net "Sum", 3 0, L_0x55555e9d8670;  1 drivers
v0x55555e772750_0 .net "carry", 2 0, L_0x55555e9d7af0;  1 drivers
L_0x55555e9d6940 .part L_0x55555e9d8710, 0, 1;
L_0x55555e9d6a70 .part L_0x55555e9d87b0, 0, 1;
L_0x55555e9d6fd0 .part L_0x55555e9d8710, 1, 1;
L_0x55555e9d7100 .part L_0x55555e9d87b0, 1, 1;
L_0x55555e9d7230 .part L_0x55555e9d7af0, 0, 1;
L_0x55555e9d77a0 .part L_0x55555e9d8710, 2, 1;
L_0x55555e9d78d0 .part L_0x55555e9d87b0, 2, 1;
L_0x55555e9d7a00 .part L_0x55555e9d7af0, 1, 1;
L_0x55555e9d7af0 .concat8 [ 1 1 1 0], L_0x55555e9d6830, L_0x55555e9d6ec0, L_0x55555e9d7690;
L_0x55555e9d8150 .part L_0x55555e9d8710, 3, 1;
L_0x55555e9d8310 .part L_0x55555e9d87b0, 3, 1;
L_0x55555e9d84d0 .part L_0x55555e9d7af0, 2, 1;
L_0x55555e9d8670 .concat8 [ 1 1 1 1], L_0x55555e9d6620, L_0x55555e9d6c10, L_0x55555e9d7340, L_0x55555e9d7ca0;
S_0x55555e78df40 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e790790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9d62d0 .functor XOR 1, L_0x55555e9d6940, L_0x55555e9d6a70, C4<0>, C4<0>;
L_0x55555e9d6620 .functor XOR 1, L_0x55555e9d62d0, L_0x55555e9d88e0, C4<0>, C4<0>;
L_0x55555e9d6690 .functor AND 1, L_0x55555e9d6940, L_0x55555e9d6a70, C4<1>, C4<1>;
L_0x55555e9d6700 .functor XOR 1, L_0x55555e9d6940, L_0x55555e9d6a70, C4<0>, C4<0>;
L_0x55555e9d6770 .functor AND 1, L_0x55555e9d88e0, L_0x55555e9d6700, C4<1>, C4<1>;
L_0x55555e9d6830 .functor OR 1, L_0x55555e9d6690, L_0x55555e9d6770, C4<0>, C4<0>;
v0x55555e7894f0_0 .net "A", 0 0, L_0x55555e9d6940;  1 drivers
v0x55555e789590_0 .net "B", 0 0, L_0x55555e9d6a70;  1 drivers
v0x55555e786930_0 .net "Cin", 0 0, L_0x55555e9d88e0;  alias, 1 drivers
v0x55555e786a00_0 .net "Cout", 0 0, L_0x55555e9d6830;  1 drivers
v0x55555e789ae0_0 .net "Sum", 0 0, L_0x55555e9d6620;  1 drivers
v0x55555e789b80_0 .net *"_ivl_0", 0 0, L_0x55555e9d62d0;  1 drivers
v0x55555e78a9d0_0 .net *"_ivl_4", 0 0, L_0x55555e9d6690;  1 drivers
v0x55555e78aab0_0 .net *"_ivl_6", 0 0, L_0x55555e9d6700;  1 drivers
v0x55555e786fc0_0 .net *"_ivl_8", 0 0, L_0x55555e9d6770;  1 drivers
S_0x55555e787ff0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e790790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9d6ba0 .functor XOR 1, L_0x55555e9d6fd0, L_0x55555e9d7100, C4<0>, C4<0>;
L_0x55555e9d6c10 .functor XOR 1, L_0x55555e9d6ba0, L_0x55555e9d7230, C4<0>, C4<0>;
L_0x55555e9d6c80 .functor AND 1, L_0x55555e9d6fd0, L_0x55555e9d7100, C4<1>, C4<1>;
L_0x55555e9d6d40 .functor XOR 1, L_0x55555e9d6fd0, L_0x55555e9d7100, C4<0>, C4<0>;
L_0x55555e9d6db0 .functor AND 1, L_0x55555e9d7230, L_0x55555e9d6d40, C4<1>, C4<1>;
L_0x55555e9d6ec0 .functor OR 1, L_0x55555e9d6c80, L_0x55555e9d6db0, C4<0>, C4<0>;
v0x55555e7844b0_0 .net "A", 0 0, L_0x55555e9d6fd0;  1 drivers
v0x55555e785430_0 .net "B", 0 0, L_0x55555e9d7100;  1 drivers
v0x55555e7854f0_0 .net "Cin", 0 0, L_0x55555e9d7230;  1 drivers
v0x55555e781a00_0 .net "Cout", 0 0, L_0x55555e9d6ec0;  1 drivers
v0x55555e781ac0_0 .net "Sum", 0 0, L_0x55555e9d6c10;  1 drivers
v0x55555e782a30_0 .net *"_ivl_0", 0 0, L_0x55555e9d6ba0;  1 drivers
v0x55555e782b10_0 .net *"_ivl_4", 0 0, L_0x55555e9d6c80;  1 drivers
v0x55555e72fc10_0 .net *"_ivl_6", 0 0, L_0x55555e9d6d40;  1 drivers
v0x55555e72fcf0_0 .net *"_ivl_8", 0 0, L_0x55555e9d6db0;  1 drivers
S_0x55555e776810 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e790790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9d72d0 .functor XOR 1, L_0x55555e9d77a0, L_0x55555e9d78d0, C4<0>, C4<0>;
L_0x55555e9d7340 .functor XOR 1, L_0x55555e9d72d0, L_0x55555e9d7a00, C4<0>, C4<0>;
L_0x55555e9d7400 .functor AND 1, L_0x55555e9d77a0, L_0x55555e9d78d0, C4<1>, C4<1>;
L_0x55555e9d7510 .functor XOR 1, L_0x55555e9d77a0, L_0x55555e9d78d0, C4<0>, C4<0>;
L_0x55555e9d7580 .functor AND 1, L_0x55555e9d7a00, L_0x55555e9d7510, C4<1>, C4<1>;
L_0x55555e9d7690 .functor OR 1, L_0x55555e9d7400, L_0x55555e9d7580, C4<0>, C4<0>;
v0x55555e77c2c0_0 .net "A", 0 0, L_0x55555e9d77a0;  1 drivers
v0x55555e779650_0 .net "B", 0 0, L_0x55555e9d78d0;  1 drivers
v0x55555e779710_0 .net "Cin", 0 0, L_0x55555e9d7a00;  1 drivers
v0x55555e77c800_0 .net "Cout", 0 0, L_0x55555e9d7690;  1 drivers
v0x55555e77c8c0_0 .net "Sum", 0 0, L_0x55555e9d7340;  1 drivers
v0x55555e77d6f0_0 .net *"_ivl_0", 0 0, L_0x55555e9d72d0;  1 drivers
v0x55555e77d7d0_0 .net *"_ivl_4", 0 0, L_0x55555e9d7400;  1 drivers
v0x55555e779ce0_0 .net *"_ivl_6", 0 0, L_0x55555e9d7510;  1 drivers
v0x55555e779dc0_0 .net *"_ivl_8", 0 0, L_0x55555e9d7580;  1 drivers
S_0x55555e77ad10 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e790790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9d7c30 .functor XOR 1, L_0x55555e9d8150, L_0x55555e9d8310, C4<0>, C4<0>;
L_0x55555e9d7ca0 .functor XOR 1, L_0x55555e9d7c30, L_0x55555e9d84d0, C4<0>, C4<0>;
L_0x55555e9d7d60 .functor AND 1, L_0x55555e9d8150, L_0x55555e9d8310, C4<1>, C4<1>;
L_0x55555e9d7e70 .functor XOR 1, L_0x55555e9d8150, L_0x55555e9d8310, C4<0>, C4<0>;
L_0x55555e9d7ee0 .functor AND 1, L_0x55555e9d84d0, L_0x55555e9d7e70, C4<1>, C4<1>;
L_0x55555e9d7ff0 .functor OR 1, L_0x55555e9d7d60, L_0x55555e9d7ee0, C4<0>, C4<0>;
v0x55555e777270_0 .net "A", 0 0, L_0x55555e9d8150;  1 drivers
v0x55555e7781f0_0 .net "B", 0 0, L_0x55555e9d8310;  1 drivers
v0x55555e7782b0_0 .net "Cin", 0 0, L_0x55555e9d84d0;  1 drivers
v0x55555e774e30_0 .net "Cout", 0 0, L_0x55555e9d7ff0;  alias, 1 drivers
v0x55555e774ef0_0 .net "Sum", 0 0, L_0x55555e9d7ca0;  1 drivers
v0x55555e775be0_0 .net *"_ivl_0", 0 0, L_0x55555e9d7c30;  1 drivers
v0x55555e775cc0_0 .net *"_ivl_4", 0 0, L_0x55555e9d7d60;  1 drivers
v0x55555e7711d0_0 .net *"_ivl_6", 0 0, L_0x55555e9d7e70;  1 drivers
v0x55555e7712b0_0 .net *"_ivl_8", 0 0, L_0x55555e9d7ee0;  1 drivers
S_0x55555e76eca0 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x55555e717e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e74ef10_0 .net "A", 3 0, L_0x55555e9dab30;  1 drivers
v0x55555e74f010_0 .net "B", 3 0, L_0x55555e9dac70;  1 drivers
v0x55555e74c350_0 .net "Cin", 0 0, L_0x55555e9dad10;  1 drivers
v0x55555e74c420_0 .net "Cout", 0 0, L_0x55555e9da410;  1 drivers
v0x55555e74f500_0 .net "Sum", 3 0, L_0x55555e9daa90;  1 drivers
v0x55555e74f5a0_0 .net "carry", 2 0, L_0x55555e9d9f10;  1 drivers
L_0x55555e9d8d60 .part L_0x55555e9dab30, 0, 1;
L_0x55555e9d8e90 .part L_0x55555e9dac70, 0, 1;
L_0x55555e9d93f0 .part L_0x55555e9dab30, 1, 1;
L_0x55555e9d9520 .part L_0x55555e9dac70, 1, 1;
L_0x55555e9d9650 .part L_0x55555e9d9f10, 0, 1;
L_0x55555e9d9bc0 .part L_0x55555e9dab30, 2, 1;
L_0x55555e9d9cf0 .part L_0x55555e9dac70, 2, 1;
L_0x55555e9d9e20 .part L_0x55555e9d9f10, 1, 1;
L_0x55555e9d9f10 .concat8 [ 1 1 1 0], L_0x55555e9d8c50, L_0x55555e9d92e0, L_0x55555e9d9ab0;
L_0x55555e9da570 .part L_0x55555e9dab30, 3, 1;
L_0x55555e9da730 .part L_0x55555e9dac70, 3, 1;
L_0x55555e9da8f0 .part L_0x55555e9d9f10, 2, 1;
L_0x55555e9daa90 .concat8 [ 1 1 1 1], L_0x55555e9d89f0, L_0x55555e9d9030, L_0x55555e9d9760, L_0x55555e9da0c0;
S_0x55555e76c0e0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e76eca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9d8980 .functor XOR 1, L_0x55555e9d8d60, L_0x55555e9d8e90, C4<0>, C4<0>;
L_0x55555e9d89f0 .functor XOR 1, L_0x55555e9d8980, L_0x55555e9dad10, C4<0>, C4<0>;
L_0x55555e9d8a60 .functor AND 1, L_0x55555e9d8d60, L_0x55555e9d8e90, C4<1>, C4<1>;
L_0x55555e9d8b20 .functor XOR 1, L_0x55555e9d8d60, L_0x55555e9d8e90, C4<0>, C4<0>;
L_0x55555e9d8b90 .functor AND 1, L_0x55555e9dad10, L_0x55555e9d8b20, C4<1>, C4<1>;
L_0x55555e9d8c50 .functor OR 1, L_0x55555e9d8a60, L_0x55555e9d8b90, C4<0>, C4<0>;
v0x55555e76d110_0 .net "A", 0 0, L_0x55555e9d8d60;  1 drivers
v0x55555e76d1b0_0 .net "B", 0 0, L_0x55555e9d8e90;  1 drivers
v0x55555e769890_0 .net "Cin", 0 0, L_0x55555e9dad10;  alias, 1 drivers
v0x55555e769960_0 .net "Cout", 0 0, L_0x55555e9d8c50;  1 drivers
v0x55555e76a8c0_0 .net "Sum", 0 0, L_0x55555e9d89f0;  1 drivers
v0x55555e76a960_0 .net *"_ivl_0", 0 0, L_0x55555e9d8980;  1 drivers
v0x55555e765b90_0 .net *"_ivl_4", 0 0, L_0x55555e9d8a60;  1 drivers
v0x55555e765c70_0 .net *"_ivl_6", 0 0, L_0x55555e9d8b20;  1 drivers
v0x55555e762fd0_0 .net *"_ivl_8", 0 0, L_0x55555e9d8b90;  1 drivers
S_0x55555e766180 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e76eca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9d8fc0 .functor XOR 1, L_0x55555e9d93f0, L_0x55555e9d9520, C4<0>, C4<0>;
L_0x55555e9d9030 .functor XOR 1, L_0x55555e9d8fc0, L_0x55555e9d9650, C4<0>, C4<0>;
L_0x55555e9d90a0 .functor AND 1, L_0x55555e9d93f0, L_0x55555e9d9520, C4<1>, C4<1>;
L_0x55555e9d9160 .functor XOR 1, L_0x55555e9d93f0, L_0x55555e9d9520, C4<0>, C4<0>;
L_0x55555e9d91d0 .functor AND 1, L_0x55555e9d9650, L_0x55555e9d9160, C4<1>, C4<1>;
L_0x55555e9d92e0 .functor OR 1, L_0x55555e9d90a0, L_0x55555e9d91d0, C4<0>, C4<0>;
v0x55555e767120_0 .net "A", 0 0, L_0x55555e9d93f0;  1 drivers
v0x55555e763660_0 .net "B", 0 0, L_0x55555e9d9520;  1 drivers
v0x55555e763720_0 .net "Cin", 0 0, L_0x55555e9d9650;  1 drivers
v0x55555e764690_0 .net "Cout", 0 0, L_0x55555e9d92e0;  1 drivers
v0x55555e764750_0 .net "Sum", 0 0, L_0x55555e9d9030;  1 drivers
v0x55555e760aa0_0 .net *"_ivl_0", 0 0, L_0x55555e9d8fc0;  1 drivers
v0x55555e760b80_0 .net *"_ivl_4", 0 0, L_0x55555e9d90a0;  1 drivers
v0x55555e761ad0_0 .net *"_ivl_6", 0 0, L_0x55555e9d9160;  1 drivers
v0x55555e761bb0_0 .net *"_ivl_8", 0 0, L_0x55555e9d91d0;  1 drivers
S_0x55555e75e250 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e76eca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9d96f0 .functor XOR 1, L_0x55555e9d9bc0, L_0x55555e9d9cf0, C4<0>, C4<0>;
L_0x55555e9d9760 .functor XOR 1, L_0x55555e9d96f0, L_0x55555e9d9e20, C4<0>, C4<0>;
L_0x55555e9d9820 .functor AND 1, L_0x55555e9d9bc0, L_0x55555e9d9cf0, C4<1>, C4<1>;
L_0x55555e9d9930 .functor XOR 1, L_0x55555e9d9bc0, L_0x55555e9d9cf0, C4<0>, C4<0>;
L_0x55555e9d99a0 .functor AND 1, L_0x55555e9d9e20, L_0x55555e9d9930, C4<1>, C4<1>;
L_0x55555e9d9ab0 .functor OR 1, L_0x55555e9d9820, L_0x55555e9d99a0, C4<0>, C4<0>;
v0x55555e75f330_0 .net "A", 0 0, L_0x55555e9d9bc0;  1 drivers
v0x55555e75a550_0 .net "B", 0 0, L_0x55555e9d9cf0;  1 drivers
v0x55555e75a610_0 .net "Cin", 0 0, L_0x55555e9d9e20;  1 drivers
v0x55555e757990_0 .net "Cout", 0 0, L_0x55555e9d9ab0;  1 drivers
v0x55555e757a50_0 .net "Sum", 0 0, L_0x55555e9d9760;  1 drivers
v0x55555e75ab40_0 .net *"_ivl_0", 0 0, L_0x55555e9d96f0;  1 drivers
v0x55555e75ac20_0 .net *"_ivl_4", 0 0, L_0x55555e9d9820;  1 drivers
v0x55555e75ba30_0 .net *"_ivl_6", 0 0, L_0x55555e9d9930;  1 drivers
v0x55555e75bb10_0 .net *"_ivl_8", 0 0, L_0x55555e9d99a0;  1 drivers
S_0x55555e758020 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e76eca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9da050 .functor XOR 1, L_0x55555e9da570, L_0x55555e9da730, C4<0>, C4<0>;
L_0x55555e9da0c0 .functor XOR 1, L_0x55555e9da050, L_0x55555e9da8f0, C4<0>, C4<0>;
L_0x55555e9da180 .functor AND 1, L_0x55555e9da570, L_0x55555e9da730, C4<1>, C4<1>;
L_0x55555e9da290 .functor XOR 1, L_0x55555e9da570, L_0x55555e9da730, C4<0>, C4<0>;
L_0x55555e9da300 .functor AND 1, L_0x55555e9da8f0, L_0x55555e9da290, C4<1>, C4<1>;
L_0x55555e9da410 .functor OR 1, L_0x55555e9da180, L_0x55555e9da300, C4<0>, C4<0>;
v0x55555e759100_0 .net "A", 0 0, L_0x55555e9da570;  1 drivers
v0x55555e755460_0 .net "B", 0 0, L_0x55555e9da730;  1 drivers
v0x55555e755520_0 .net "Cin", 0 0, L_0x55555e9da8f0;  1 drivers
v0x55555e756490_0 .net "Cout", 0 0, L_0x55555e9da410;  alias, 1 drivers
v0x55555e756550_0 .net "Sum", 0 0, L_0x55555e9da0c0;  1 drivers
v0x55555e752c10_0 .net *"_ivl_0", 0 0, L_0x55555e9da050;  1 drivers
v0x55555e752cf0_0 .net *"_ivl_4", 0 0, L_0x55555e9da180;  1 drivers
v0x55555e753c40_0 .net *"_ivl_6", 0 0, L_0x55555e9da290;  1 drivers
v0x55555e753d20_0 .net *"_ivl_8", 0 0, L_0x55555e9da300;  1 drivers
S_0x55555e7503f0 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x55555e717e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e731980_0 .net "A", 3 0, L_0x55555e9dd050;  1 drivers
v0x55555e731a80_0 .net "B", 3 0, L_0x55555e9dadb0;  1 drivers
v0x55555e72cf30_0 .net "Cin", 0 0, L_0x55555e9dd3c0;  1 drivers
v0x55555e72d000_0 .net "Cout", 0 0, L_0x55555e9dc980;  alias, 1 drivers
v0x55555e72a370_0 .net "Sum", 3 0, L_0x55555e9dcfb0;  1 drivers
v0x55555e72a410_0 .net "carry", 2 0, L_0x55555e9dc480;  1 drivers
L_0x55555e9db290 .part L_0x55555e9dd050, 0, 1;
L_0x55555e9db3c0 .part L_0x55555e9dadb0, 0, 1;
L_0x55555e9db920 .part L_0x55555e9dd050, 1, 1;
L_0x55555e9dba50 .part L_0x55555e9dadb0, 1, 1;
L_0x55555e9dbb80 .part L_0x55555e9dc480, 0, 1;
L_0x55555e9dc0f0 .part L_0x55555e9dd050, 2, 1;
L_0x55555e9dc260 .part L_0x55555e9dadb0, 2, 1;
L_0x55555e9dc390 .part L_0x55555e9dc480, 1, 1;
L_0x55555e9dc480 .concat8 [ 1 1 1 0], L_0x55555e9db180, L_0x55555e9db810, L_0x55555e9dbfe0;
L_0x55555e9dca90 .part L_0x55555e9dd050, 3, 1;
L_0x55555e9dcc50 .part L_0x55555e9dadb0, 3, 1;
L_0x55555e9dce10 .part L_0x55555e9dc480, 2, 1;
L_0x55555e9dcfb0 .concat8 [ 1 1 1 1], L_0x55555e9daed0, L_0x55555e9db560, L_0x55555e9dbc90, L_0x55555e9dc630;
S_0x55555e74da10 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e7503f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9dae60 .functor XOR 1, L_0x55555e9db290, L_0x55555e9db3c0, C4<0>, C4<0>;
L_0x55555e9daed0 .functor XOR 1, L_0x55555e9dae60, L_0x55555e9dd3c0, C4<0>, C4<0>;
L_0x55555e9daf40 .functor AND 1, L_0x55555e9db290, L_0x55555e9db3c0, C4<1>, C4<1>;
L_0x55555e9db050 .functor XOR 1, L_0x55555e9db290, L_0x55555e9db3c0, C4<0>, C4<0>;
L_0x55555e9db0c0 .functor AND 1, L_0x55555e9dd3c0, L_0x55555e9db050, C4<1>, C4<1>;
L_0x55555e9db180 .functor OR 1, L_0x55555e9daf40, L_0x55555e9db0c0, C4<0>, C4<0>;
v0x55555e749e20_0 .net "A", 0 0, L_0x55555e9db290;  1 drivers
v0x55555e749ec0_0 .net "B", 0 0, L_0x55555e9db3c0;  1 drivers
v0x55555e74ae50_0 .net "Cin", 0 0, L_0x55555e9dd3c0;  alias, 1 drivers
v0x55555e74af20_0 .net "Cout", 0 0, L_0x55555e9db180;  1 drivers
v0x55555e7475d0_0 .net "Sum", 0 0, L_0x55555e9daed0;  1 drivers
v0x55555e747670_0 .net *"_ivl_0", 0 0, L_0x55555e9dae60;  1 drivers
v0x55555e748600_0 .net *"_ivl_4", 0 0, L_0x55555e9daf40;  1 drivers
v0x55555e7486e0_0 .net *"_ivl_6", 0 0, L_0x55555e9db050;  1 drivers
v0x55555e7438d0_0 .net *"_ivl_8", 0 0, L_0x55555e9db0c0;  1 drivers
S_0x55555e740d10 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e7503f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9db4f0 .functor XOR 1, L_0x55555e9db920, L_0x55555e9dba50, C4<0>, C4<0>;
L_0x55555e9db560 .functor XOR 1, L_0x55555e9db4f0, L_0x55555e9dbb80, C4<0>, C4<0>;
L_0x55555e9db5d0 .functor AND 1, L_0x55555e9db920, L_0x55555e9dba50, C4<1>, C4<1>;
L_0x55555e9db690 .functor XOR 1, L_0x55555e9db920, L_0x55555e9dba50, C4<0>, C4<0>;
L_0x55555e9db700 .functor AND 1, L_0x55555e9dbb80, L_0x55555e9db690, C4<1>, C4<1>;
L_0x55555e9db810 .functor OR 1, L_0x55555e9db5d0, L_0x55555e9db700, C4<0>, C4<0>;
v0x55555e743f70_0 .net "A", 0 0, L_0x55555e9db920;  1 drivers
v0x55555e744db0_0 .net "B", 0 0, L_0x55555e9dba50;  1 drivers
v0x55555e744e70_0 .net "Cin", 0 0, L_0x55555e9dbb80;  1 drivers
v0x55555e7413a0_0 .net "Cout", 0 0, L_0x55555e9db810;  1 drivers
v0x55555e741460_0 .net "Sum", 0 0, L_0x55555e9db560;  1 drivers
v0x55555e7423d0_0 .net *"_ivl_0", 0 0, L_0x55555e9db4f0;  1 drivers
v0x55555e7424b0_0 .net *"_ivl_4", 0 0, L_0x55555e9db5d0;  1 drivers
v0x55555e73e7e0_0 .net *"_ivl_6", 0 0, L_0x55555e9db690;  1 drivers
v0x55555e73e8c0_0 .net *"_ivl_8", 0 0, L_0x55555e9db700;  1 drivers
S_0x55555e73f810 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e7503f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9dbc20 .functor XOR 1, L_0x55555e9dc0f0, L_0x55555e9dc260, C4<0>, C4<0>;
L_0x55555e9dbc90 .functor XOR 1, L_0x55555e9dbc20, L_0x55555e9dc390, C4<0>, C4<0>;
L_0x55555e9dbd50 .functor AND 1, L_0x55555e9dc0f0, L_0x55555e9dc260, C4<1>, C4<1>;
L_0x55555e9dbe60 .functor XOR 1, L_0x55555e9dc0f0, L_0x55555e9dc260, C4<0>, C4<0>;
L_0x55555e9dbed0 .functor AND 1, L_0x55555e9dc390, L_0x55555e9dbe60, C4<1>, C4<1>;
L_0x55555e9dbfe0 .functor OR 1, L_0x55555e9dbd50, L_0x55555e9dbed0, C4<0>, C4<0>;
v0x55555e73c040_0 .net "A", 0 0, L_0x55555e9dc0f0;  1 drivers
v0x55555e73cfc0_0 .net "B", 0 0, L_0x55555e9dc260;  1 drivers
v0x55555e73d080_0 .net "Cin", 0 0, L_0x55555e9dc390;  1 drivers
v0x55555e738290_0 .net "Cout", 0 0, L_0x55555e9dbfe0;  1 drivers
v0x55555e738350_0 .net "Sum", 0 0, L_0x55555e9dbc90;  1 drivers
v0x55555e7356d0_0 .net *"_ivl_0", 0 0, L_0x55555e9dbc20;  1 drivers
v0x55555e7357b0_0 .net *"_ivl_4", 0 0, L_0x55555e9dbd50;  1 drivers
v0x55555e738880_0 .net *"_ivl_6", 0 0, L_0x55555e9dbe60;  1 drivers
v0x55555e738960_0 .net *"_ivl_8", 0 0, L_0x55555e9dbed0;  1 drivers
S_0x55555e739770 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e7503f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9dc5c0 .functor XOR 1, L_0x55555e9dca90, L_0x55555e9dcc50, C4<0>, C4<0>;
L_0x55555e9dc630 .functor XOR 1, L_0x55555e9dc5c0, L_0x55555e9dce10, C4<0>, C4<0>;
L_0x55555e9dc6f0 .functor AND 1, L_0x55555e9dca90, L_0x55555e9dcc50, C4<1>, C4<1>;
L_0x55555e9dc800 .functor XOR 1, L_0x55555e9dca90, L_0x55555e9dcc50, C4<0>, C4<0>;
L_0x55555e9dc870 .functor AND 1, L_0x55555e9dce10, L_0x55555e9dc800, C4<1>, C4<1>;
L_0x55555e9dc980 .functor OR 1, L_0x55555e9dc6f0, L_0x55555e9dc870, C4<0>, C4<0>;
v0x55555e735e10_0 .net "A", 0 0, L_0x55555e9dca90;  1 drivers
v0x55555e736d90_0 .net "B", 0 0, L_0x55555e9dcc50;  1 drivers
v0x55555e736e50_0 .net "Cin", 0 0, L_0x55555e9dce10;  1 drivers
v0x55555e7331a0_0 .net "Cout", 0 0, L_0x55555e9dc980;  alias, 1 drivers
v0x55555e733260_0 .net "Sum", 0 0, L_0x55555e9dc630;  1 drivers
v0x55555e7341d0_0 .net *"_ivl_0", 0 0, L_0x55555e9dc5c0;  1 drivers
v0x55555e7342b0_0 .net *"_ivl_4", 0 0, L_0x55555e9dc6f0;  1 drivers
v0x55555e730950_0 .net *"_ivl_6", 0 0, L_0x55555e9dc800;  1 drivers
v0x55555e730a30_0 .net *"_ivl_8", 0 0, L_0x55555e9dc870;  1 drivers
S_0x55555e72ba30 .scope module, "sll_inst" "SLL" 22 56, 22 86 0, S_0x55555e716f10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "tmp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "Sll_out";
L_0x55555ea17860 .functor BUFZ 32, L_0x55555ea181b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e727e40_0 .net "A", 31 0, v0x55555e7d0b40_0;  alias, 1 drivers
v0x55555e727f00_0 .net "Sll_out", 31 0, L_0x55555ea17860;  alias, 1 drivers
v0x55555e728e70_0 .net *"_ivl_1", 0 0, L_0x55555ea16cd0;  1 drivers
v0x55555e728f30_0 .net *"_ivl_11", 0 0, L_0x55555ea17090;  1 drivers
v0x55555e725970_0 .net *"_ivl_13", 29 0, L_0x55555ea17180;  1 drivers
L_0x7f3943206c88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555e726720_0 .net/2u *"_ivl_14", 1 0, L_0x7f3943206c88;  1 drivers
v0x55555e726800_0 .net *"_ivl_16", 31 0, L_0x55555ea17270;  1 drivers
v0x55555e7de150_0 .net *"_ivl_21", 0 0, L_0x55555ea17540;  1 drivers
v0x55555e7de230_0 .net *"_ivl_23", 27 0, L_0x55555ea175e0;  1 drivers
L_0x7f3943206cd0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55555e7e36d0_0 .net/2u *"_ivl_24", 3 0, L_0x7f3943206cd0;  1 drivers
v0x55555e7e37b0_0 .net *"_ivl_26", 31 0, L_0x55555ea176d0;  1 drivers
v0x55555e7e2130_0 .net *"_ivl_3", 30 0, L_0x55555ea16d70;  1 drivers
v0x55555e7e21f0_0 .net *"_ivl_31", 0 0, L_0x55555ea17970;  1 drivers
v0x55555e7e0bd0_0 .net *"_ivl_33", 23 0, L_0x55555ea17a10;  1 drivers
L_0x7f3943206d18 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55555e7e0cb0_0 .net/2u *"_ivl_34", 7 0, L_0x7f3943206d18;  1 drivers
v0x55555e7df690_0 .net *"_ivl_36", 31 0, L_0x55555ea17b30;  1 drivers
L_0x7f3943206c40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e7df770_0 .net/2u *"_ivl_4", 0 0, L_0x7f3943206c40;  1 drivers
v0x55555e6c19a0_0 .net *"_ivl_41", 0 0, L_0x55555ea17e40;  1 drivers
v0x55555e6c1a80_0 .net *"_ivl_43", 15 0, L_0x55555ea17ee0;  1 drivers
L_0x7f3943206d60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e6c73a0_0 .net/2u *"_ivl_44", 15 0, L_0x7f3943206d60;  1 drivers
v0x55555e6c7480_0 .net *"_ivl_46", 31 0, L_0x55555ea18070;  1 drivers
v0x55555e6c47e0_0 .net *"_ivl_6", 31 0, L_0x55555ea16e10;  1 drivers
v0x55555e6c48c0_0 .net "temp_0", 31 0, L_0x55555ea16f50;  1 drivers
v0x55555e6c7990_0 .net "temp_1", 31 0, L_0x55555ea173b0;  1 drivers
v0x55555e6c7a50_0 .net "temp_2", 31 0, L_0x55555ea177c0;  1 drivers
v0x55555e6c8880_0 .net "temp_3", 31 0, L_0x55555ea17c70;  1 drivers
v0x55555e6c8960_0 .net "temp_4", 31 0, L_0x55555ea181b0;  1 drivers
v0x55555e6c4e70_0 .net "tmp", 4 0, L_0x55555ea17fd0;  1 drivers
L_0x55555ea16cd0 .part L_0x55555ea17fd0, 0, 1;
L_0x55555ea16d70 .part v0x55555e7d0b40_0, 0, 31;
L_0x55555ea16e10 .concat [ 1 31 0 0], L_0x7f3943206c40, L_0x55555ea16d70;
L_0x55555ea16f50 .functor MUXZ 32, v0x55555e7d0b40_0, L_0x55555ea16e10, L_0x55555ea16cd0, C4<>;
L_0x55555ea17090 .part L_0x55555ea17fd0, 1, 1;
L_0x55555ea17180 .part L_0x55555ea16f50, 0, 30;
L_0x55555ea17270 .concat [ 2 30 0 0], L_0x7f3943206c88, L_0x55555ea17180;
L_0x55555ea173b0 .functor MUXZ 32, L_0x55555ea16f50, L_0x55555ea17270, L_0x55555ea17090, C4<>;
L_0x55555ea17540 .part L_0x55555ea17fd0, 2, 1;
L_0x55555ea175e0 .part L_0x55555ea173b0, 0, 28;
L_0x55555ea176d0 .concat [ 4 28 0 0], L_0x7f3943206cd0, L_0x55555ea175e0;
L_0x55555ea177c0 .functor MUXZ 32, L_0x55555ea173b0, L_0x55555ea176d0, L_0x55555ea17540, C4<>;
L_0x55555ea17970 .part L_0x55555ea17fd0, 3, 1;
L_0x55555ea17a10 .part L_0x55555ea177c0, 0, 24;
L_0x55555ea17b30 .concat [ 8 24 0 0], L_0x7f3943206d18, L_0x55555ea17a10;
L_0x55555ea17c70 .functor MUXZ 32, L_0x55555ea177c0, L_0x55555ea17b30, L_0x55555ea17970, C4<>;
L_0x55555ea17e40 .part L_0x55555ea17fd0, 4, 1;
L_0x55555ea17ee0 .part L_0x55555ea17c70, 0, 16;
L_0x55555ea18070 .concat [ 16 16 0 0], L_0x7f3943206d60, L_0x55555ea17ee0;
L_0x55555ea181b0 .functor MUXZ 32, L_0x55555ea17c70, L_0x55555ea18070, L_0x55555ea17e40, C4<>;
S_0x55555e6c5ea0 .scope module, "slt_fa" "FA_32bit" 22 42, 23 47 0, S_0x55555e716f10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e2a9cf0_0 .net "A", 31 0, v0x55555e7d0b40_0;  alias, 1 drivers
v0x55555e2a62e0_0 .net "B", 31 0, L_0x55555ea035e0;  1 drivers
L_0x7f3943206bb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555e2a63c0_0 .net "Cin", 0 0, L_0x7f3943206bb0;  1 drivers
v0x55555e2a7310_0 .net "Cout", 0 0, L_0x55555ea027b0;  alias, 1 drivers
v0x55555e2a7400_0 .net "Sum", 31 0, L_0x55555ea02f60;  alias, 1 drivers
v0x55555e2a3720_0 .net "carry", 6 0, L_0x55555ea00980;  1 drivers
L_0x55555e9f29f0 .part v0x55555e7d0b40_0, 0, 4;
L_0x55555e9f2a90 .part L_0x55555ea035e0, 0, 4;
L_0x55555e9f4d70 .part v0x55555e7d0b40_0, 4, 4;
L_0x55555e9f4e10 .part L_0x55555ea035e0, 4, 4;
L_0x55555e9f4eb0 .part L_0x55555ea00980, 0, 1;
L_0x55555e9f72e0 .part v0x55555e7d0b40_0, 8, 4;
L_0x55555e9f73c0 .part L_0x55555ea035e0, 8, 4;
L_0x55555e9f7460 .part L_0x55555ea00980, 1, 1;
L_0x55555e9f98a0 .part v0x55555e7d0b40_0, 12, 4;
L_0x55555e9f9940 .part L_0x55555ea035e0, 12, 4;
L_0x55555e9f9a70 .part L_0x55555ea00980, 2, 1;
L_0x55555e9fbdd0 .part v0x55555e7d0b40_0, 16, 4;
L_0x55555e9fbee0 .part L_0x55555ea035e0, 16, 4;
L_0x55555e9fbf80 .part L_0x55555ea00980, 3, 1;
L_0x55555e9fe370 .part v0x55555e7d0b40_0, 20, 4;
L_0x55555e9fe410 .part L_0x55555ea035e0, 20, 4;
L_0x55555e9fe540 .part L_0x55555ea00980, 4, 1;
L_0x55555ea008e0 .part v0x55555e7d0b40_0, 24, 4;
L_0x55555ea00a20 .part L_0x55555ea035e0, 24, 4;
L_0x55555ea00ac0 .part L_0x55555ea00980, 5, 1;
LS_0x55555ea00980_0_0 .concat8 [ 1 1 1 1], L_0x55555e9f22d0, L_0x55555e9f4650, L_0x55555e9f6bc0, L_0x55555e9f9180;
LS_0x55555ea00980_0_4 .concat8 [ 1 1 1 0], L_0x55555e9fb650, L_0x55555e9fdc50, L_0x55555ea001c0;
L_0x55555ea00980 .concat8 [ 4 3 0 0], LS_0x55555ea00980_0_0, LS_0x55555ea00980_0_4;
L_0x55555ea02ec0 .part v0x55555e7d0b40_0, 28, 4;
L_0x55555ea00b60 .part L_0x55555ea035e0, 28, 4;
L_0x55555ea03130 .part L_0x55555ea00980, 6, 1;
LS_0x55555ea02f60_0_0 .concat8 [ 4 4 4 4], L_0x55555e9f2950, L_0x55555e9f4cd0, L_0x55555e9f7240, L_0x55555e9f9800;
LS_0x55555ea02f60_0_4 .concat8 [ 4 4 4 4], L_0x55555e9fbd30, L_0x55555e9fe2d0, L_0x55555ea00840, L_0x55555ea02e20;
L_0x55555ea02f60 .concat8 [ 16 16 0 0], LS_0x55555ea02f60_0_0, LS_0x55555ea02f60_0_4;
S_0x55555e6c3380 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x55555e6c5ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e6a5cd0_0 .net "A", 3 0, L_0x55555e9f29f0;  1 drivers
v0x55555e6a5dd0_0 .net "B", 3 0, L_0x55555e9f2a90;  1 drivers
v0x55555e6a6bc0_0 .net "Cin", 0 0, L_0x7f3943206bb0;  alias, 1 drivers
v0x55555e6a6c60_0 .net "Cout", 0 0, L_0x55555e9f22d0;  1 drivers
v0x55555e6a31b0_0 .net "Sum", 3 0, L_0x55555e9f2950;  1 drivers
v0x55555e6a3250_0 .net "carry", 2 0, L_0x55555e9f1dd0;  1 drivers
L_0x55555e9f0b60 .part L_0x55555e9f29f0, 0, 1;
L_0x55555e9f0c90 .part L_0x55555e9f2a90, 0, 1;
L_0x55555e9f1230 .part L_0x55555e9f29f0, 1, 1;
L_0x55555e9f1360 .part L_0x55555e9f2a90, 1, 1;
L_0x55555e9f1490 .part L_0x55555e9f1dd0, 0, 1;
L_0x55555e9f1a40 .part L_0x55555e9f29f0, 2, 1;
L_0x55555e9f1bb0 .part L_0x55555e9f2a90, 2, 1;
L_0x55555e9f1ce0 .part L_0x55555e9f1dd0, 1, 1;
L_0x55555e9f1dd0 .concat8 [ 1 1 1 0], L_0x55555e9f0a10, L_0x55555e9f10e0, L_0x55555e9f18f0;
L_0x55555e9f2430 .part L_0x55555e9f29f0, 3, 1;
L_0x55555e9f25f0 .part L_0x55555e9f2a90, 3, 1;
L_0x55555e9f27b0 .part L_0x55555e9f1dd0, 2, 1;
L_0x55555e9f2950 .concat8 [ 1 1 1 1], L_0x55555e9f0760, L_0x55555e9f0e30, L_0x55555e9f15a0, L_0x55555e9f1f80;
S_0x55555e6bffc0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e6c3380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9f06f0 .functor XOR 1, L_0x55555e9f0b60, L_0x55555e9f0c90, C4<0>, C4<0>;
L_0x55555e9f0760 .functor XOR 1, L_0x55555e9f06f0, L_0x7f3943206bb0, C4<0>, C4<0>;
L_0x55555e9f0820 .functor AND 1, L_0x55555e9f0b60, L_0x55555e9f0c90, C4<1>, C4<1>;
L_0x55555e9f0930 .functor XOR 1, L_0x55555e9f0b60, L_0x55555e9f0c90, C4<0>, C4<0>;
L_0x55555e9f09a0 .functor AND 1, L_0x7f3943206bb0, L_0x55555e9f0930, C4<1>, C4<1>;
L_0x55555e9f0a10 .functor OR 1, L_0x55555e9f0820, L_0x55555e9f09a0, C4<0>, C4<0>;
v0x55555e6c0e20_0 .net "A", 0 0, L_0x55555e9f0b60;  1 drivers
v0x55555e6bc360_0 .net "B", 0 0, L_0x55555e9f0c90;  1 drivers
v0x55555e6bc400_0 .net "Cin", 0 0, L_0x7f3943206bb0;  alias, 1 drivers
v0x55555e6b97a0_0 .net "Cout", 0 0, L_0x55555e9f0a10;  1 drivers
v0x55555e6b9860_0 .net "Sum", 0 0, L_0x55555e9f0760;  1 drivers
v0x55555e6bc950_0 .net *"_ivl_0", 0 0, L_0x55555e9f06f0;  1 drivers
v0x55555e6bca30_0 .net *"_ivl_4", 0 0, L_0x55555e9f0820;  1 drivers
v0x55555e6bd840_0 .net *"_ivl_6", 0 0, L_0x55555e9f0930;  1 drivers
v0x55555e6bd900_0 .net *"_ivl_8", 0 0, L_0x55555e9f09a0;  1 drivers
S_0x55555e6b9e30 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e6c3380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9f0dc0 .functor XOR 1, L_0x55555e9f1230, L_0x55555e9f1360, C4<0>, C4<0>;
L_0x55555e9f0e30 .functor XOR 1, L_0x55555e9f0dc0, L_0x55555e9f1490, C4<0>, C4<0>;
L_0x55555e9f0ea0 .functor AND 1, L_0x55555e9f1230, L_0x55555e9f1360, C4<1>, C4<1>;
L_0x55555e9f0f60 .functor XOR 1, L_0x55555e9f1230, L_0x55555e9f1360, C4<0>, C4<0>;
L_0x55555e9f0fd0 .functor AND 1, L_0x55555e9f1490, L_0x55555e9f0f60, C4<1>, C4<1>;
L_0x55555e9f10e0 .functor OR 1, L_0x55555e9f0ea0, L_0x55555e9f0fd0, C4<0>, C4<0>;
v0x55555e6baf10_0 .net "A", 0 0, L_0x55555e9f1230;  1 drivers
v0x55555e6b7270_0 .net "B", 0 0, L_0x55555e9f1360;  1 drivers
v0x55555e6b7330_0 .net "Cin", 0 0, L_0x55555e9f1490;  1 drivers
v0x55555e6b82a0_0 .net "Cout", 0 0, L_0x55555e9f10e0;  1 drivers
v0x55555e6b8360_0 .net "Sum", 0 0, L_0x55555e9f0e30;  1 drivers
v0x55555e6b4a20_0 .net *"_ivl_0", 0 0, L_0x55555e9f0dc0;  1 drivers
v0x55555e6b4b00_0 .net *"_ivl_4", 0 0, L_0x55555e9f0ea0;  1 drivers
v0x55555e6b5a50_0 .net *"_ivl_6", 0 0, L_0x55555e9f0f60;  1 drivers
v0x55555e6b5b30_0 .net *"_ivl_8", 0 0, L_0x55555e9f0fd0;  1 drivers
S_0x55555e6b0d20 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e6c3380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9f1530 .functor XOR 1, L_0x55555e9f1a40, L_0x55555e9f1bb0, C4<0>, C4<0>;
L_0x55555e9f15a0 .functor XOR 1, L_0x55555e9f1530, L_0x55555e9f1ce0, C4<0>, C4<0>;
L_0x55555e9f1660 .functor AND 1, L_0x55555e9f1a40, L_0x55555e9f1bb0, C4<1>, C4<1>;
L_0x55555e9f1770 .functor XOR 1, L_0x55555e9f1a40, L_0x55555e9f1bb0, C4<0>, C4<0>;
L_0x55555e9f17e0 .functor AND 1, L_0x55555e9f1ce0, L_0x55555e9f1770, C4<1>, C4<1>;
L_0x55555e9f18f0 .functor OR 1, L_0x55555e9f1660, L_0x55555e9f17e0, C4<0>, C4<0>;
v0x55555e6ae210_0 .net "A", 0 0, L_0x55555e9f1a40;  1 drivers
v0x55555e6b1310_0 .net "B", 0 0, L_0x55555e9f1bb0;  1 drivers
v0x55555e6b13d0_0 .net "Cin", 0 0, L_0x55555e9f1ce0;  1 drivers
v0x55555e6b2200_0 .net "Cout", 0 0, L_0x55555e9f18f0;  1 drivers
v0x55555e6b22a0_0 .net "Sum", 0 0, L_0x55555e9f15a0;  1 drivers
v0x55555e6ae7f0_0 .net *"_ivl_0", 0 0, L_0x55555e9f1530;  1 drivers
v0x55555e6ae8d0_0 .net *"_ivl_4", 0 0, L_0x55555e9f1660;  1 drivers
v0x55555e6af820_0 .net *"_ivl_6", 0 0, L_0x55555e9f1770;  1 drivers
v0x55555e6af900_0 .net *"_ivl_8", 0 0, L_0x55555e9f17e0;  1 drivers
S_0x55555e6abc30 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e6c3380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9f1f10 .functor XOR 1, L_0x55555e9f2430, L_0x55555e9f25f0, C4<0>, C4<0>;
L_0x55555e9f1f80 .functor XOR 1, L_0x55555e9f1f10, L_0x55555e9f27b0, C4<0>, C4<0>;
L_0x55555e9f2040 .functor AND 1, L_0x55555e9f2430, L_0x55555e9f25f0, C4<1>, C4<1>;
L_0x55555e9f2150 .functor XOR 1, L_0x55555e9f2430, L_0x55555e9f25f0, C4<0>, C4<0>;
L_0x55555e9f21c0 .functor AND 1, L_0x55555e9f27b0, L_0x55555e9f2150, C4<1>, C4<1>;
L_0x55555e9f22d0 .functor OR 1, L_0x55555e9f2040, L_0x55555e9f21c0, C4<0>, C4<0>;
v0x55555e6acd10_0 .net "A", 0 0, L_0x55555e9f2430;  1 drivers
v0x55555e6a93e0_0 .net "B", 0 0, L_0x55555e9f25f0;  1 drivers
v0x55555e6a94a0_0 .net "Cin", 0 0, L_0x55555e9f27b0;  1 drivers
v0x55555e6aa410_0 .net "Cout", 0 0, L_0x55555e9f22d0;  alias, 1 drivers
v0x55555e6aa4d0_0 .net "Sum", 0 0, L_0x55555e9f1f80;  1 drivers
v0x55555e6a56e0_0 .net *"_ivl_0", 0 0, L_0x55555e9f1f10;  1 drivers
v0x55555e6a57c0_0 .net *"_ivl_4", 0 0, L_0x55555e9f2040;  1 drivers
v0x55555e6a2b20_0 .net *"_ivl_6", 0 0, L_0x55555e9f2150;  1 drivers
v0x55555e6a2c00_0 .net *"_ivl_8", 0 0, L_0x55555e9f21c0;  1 drivers
S_0x55555e6a41e0 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x55555e6c5ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e680860_0 .net "A", 3 0, L_0x55555e9f4d70;  1 drivers
v0x55555e680960_0 .net "B", 3 0, L_0x55555e9f4e10;  1 drivers
v0x55555e683a10_0 .net "Cin", 0 0, L_0x55555e9f4eb0;  1 drivers
v0x55555e683ab0_0 .net "Cout", 0 0, L_0x55555e9f4650;  1 drivers
v0x55555e684900_0 .net "Sum", 3 0, L_0x55555e9f4cd0;  1 drivers
v0x55555e6849f0_0 .net "carry", 2 0, L_0x55555e9f4150;  1 drivers
L_0x55555e9f2fa0 .part L_0x55555e9f4d70, 0, 1;
L_0x55555e9f30d0 .part L_0x55555e9f4e10, 0, 1;
L_0x55555e9f3560 .part L_0x55555e9f4d70, 1, 1;
L_0x55555e9f3690 .part L_0x55555e9f4e10, 1, 1;
L_0x55555e9f3810 .part L_0x55555e9f4150, 0, 1;
L_0x55555e9f3dc0 .part L_0x55555e9f4d70, 2, 1;
L_0x55555e9f3f30 .part L_0x55555e9f4e10, 2, 1;
L_0x55555e9f4060 .part L_0x55555e9f4150, 1, 1;
L_0x55555e9f4150 .concat8 [ 1 1 1 0], L_0x55555e9f2e50, L_0x55555e9f3410, L_0x55555e9f3c70;
L_0x55555e9f47b0 .part L_0x55555e9f4d70, 3, 1;
L_0x55555e9f4970 .part L_0x55555e9f4e10, 3, 1;
L_0x55555e9f4b30 .part L_0x55555e9f4150, 2, 1;
L_0x55555e9f4cd0 .concat8 [ 1 1 1 1], L_0x55555e9f2ba0, L_0x55555e9f3200, L_0x55555e9f3920, L_0x55555e9f4300;
S_0x55555e6a1620 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e6a41e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9f2b30 .functor XOR 1, L_0x55555e9f2fa0, L_0x55555e9f30d0, C4<0>, C4<0>;
L_0x55555e9f2ba0 .functor XOR 1, L_0x55555e9f2b30, L_0x55555e9f4eb0, C4<0>, C4<0>;
L_0x55555e9f2c10 .functor AND 1, L_0x55555e9f2fa0, L_0x55555e9f30d0, C4<1>, C4<1>;
L_0x55555e9f2d20 .functor XOR 1, L_0x55555e9f2fa0, L_0x55555e9f30d0, C4<0>, C4<0>;
L_0x55555e9f2d90 .functor AND 1, L_0x55555e9f4eb0, L_0x55555e9f2d20, C4<1>, C4<1>;
L_0x55555e9f2e50 .functor OR 1, L_0x55555e9f2c10, L_0x55555e9f2d90, C4<0>, C4<0>;
v0x55555e69dda0_0 .net "A", 0 0, L_0x55555e9f2fa0;  1 drivers
v0x55555e69de60_0 .net "B", 0 0, L_0x55555e9f30d0;  1 drivers
v0x55555e69edd0_0 .net "Cin", 0 0, L_0x55555e9f4eb0;  alias, 1 drivers
v0x55555e69ee70_0 .net "Cout", 0 0, L_0x55555e9f2e50;  1 drivers
v0x55555e69a0a0_0 .net "Sum", 0 0, L_0x55555e9f2ba0;  1 drivers
v0x55555e69a160_0 .net *"_ivl_0", 0 0, L_0x55555e9f2b30;  1 drivers
v0x55555e6974e0_0 .net *"_ivl_4", 0 0, L_0x55555e9f2c10;  1 drivers
v0x55555e6975c0_0 .net *"_ivl_6", 0 0, L_0x55555e9f2d20;  1 drivers
v0x55555e69a690_0 .net *"_ivl_8", 0 0, L_0x55555e9f2d90;  1 drivers
S_0x55555e69b580 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e6a41e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9d65a0 .functor XOR 1, L_0x55555e9f3560, L_0x55555e9f3690, C4<0>, C4<0>;
L_0x55555e9f3200 .functor XOR 1, L_0x55555e9d65a0, L_0x55555e9f3810, C4<0>, C4<0>;
L_0x55555e9f3270 .functor AND 1, L_0x55555e9f3560, L_0x55555e9f3690, C4<1>, C4<1>;
L_0x55555e9f32e0 .functor XOR 1, L_0x55555e9f3560, L_0x55555e9f3690, C4<0>, C4<0>;
L_0x55555e9f3350 .functor AND 1, L_0x55555e9f3810, L_0x55555e9f32e0, C4<1>, C4<1>;
L_0x55555e9f3410 .functor OR 1, L_0x55555e9f3270, L_0x55555e9f3350, C4<0>, C4<0>;
v0x55555e697c20_0 .net "A", 0 0, L_0x55555e9f3560;  1 drivers
v0x55555e698ba0_0 .net "B", 0 0, L_0x55555e9f3690;  1 drivers
v0x55555e698c60_0 .net "Cin", 0 0, L_0x55555e9f3810;  1 drivers
v0x55555e694fb0_0 .net "Cout", 0 0, L_0x55555e9f3410;  1 drivers
v0x55555e695070_0 .net "Sum", 0 0, L_0x55555e9f3200;  1 drivers
v0x55555e695fe0_0 .net *"_ivl_0", 0 0, L_0x55555e9d65a0;  1 drivers
v0x55555e6960c0_0 .net *"_ivl_4", 0 0, L_0x55555e9f3270;  1 drivers
v0x55555e692760_0 .net *"_ivl_6", 0 0, L_0x55555e9f32e0;  1 drivers
v0x55555e692840_0 .net *"_ivl_8", 0 0, L_0x55555e9f3350;  1 drivers
S_0x55555e693790 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e6a41e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9f38b0 .functor XOR 1, L_0x55555e9f3dc0, L_0x55555e9f3f30, C4<0>, C4<0>;
L_0x55555e9f3920 .functor XOR 1, L_0x55555e9f38b0, L_0x55555e9f4060, C4<0>, C4<0>;
L_0x55555e9f39e0 .functor AND 1, L_0x55555e9f3dc0, L_0x55555e9f3f30, C4<1>, C4<1>;
L_0x55555e9f3af0 .functor XOR 1, L_0x55555e9f3dc0, L_0x55555e9f3f30, C4<0>, C4<0>;
L_0x55555e9f3b60 .functor AND 1, L_0x55555e9f4060, L_0x55555e9f3af0, C4<1>, C4<1>;
L_0x55555e9f3c70 .functor OR 1, L_0x55555e9f39e0, L_0x55555e9f3b60, C4<0>, C4<0>;
v0x55555e68eb10_0 .net "A", 0 0, L_0x55555e9f3dc0;  1 drivers
v0x55555e68bea0_0 .net "B", 0 0, L_0x55555e9f3f30;  1 drivers
v0x55555e68bf60_0 .net "Cin", 0 0, L_0x55555e9f4060;  1 drivers
v0x55555e68f050_0 .net "Cout", 0 0, L_0x55555e9f3c70;  1 drivers
v0x55555e68f0f0_0 .net "Sum", 0 0, L_0x55555e9f3920;  1 drivers
v0x55555e68ff40_0 .net *"_ivl_0", 0 0, L_0x55555e9f38b0;  1 drivers
v0x55555e690020_0 .net *"_ivl_4", 0 0, L_0x55555e9f39e0;  1 drivers
v0x55555e68c530_0 .net *"_ivl_6", 0 0, L_0x55555e9f3af0;  1 drivers
v0x55555e68c610_0 .net *"_ivl_8", 0 0, L_0x55555e9f3b60;  1 drivers
S_0x55555e68d560 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e6a41e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9f4290 .functor XOR 1, L_0x55555e9f47b0, L_0x55555e9f4970, C4<0>, C4<0>;
L_0x55555e9f4300 .functor XOR 1, L_0x55555e9f4290, L_0x55555e9f4b30, C4<0>, C4<0>;
L_0x55555e9f43c0 .functor AND 1, L_0x55555e9f47b0, L_0x55555e9f4970, C4<1>, C4<1>;
L_0x55555e9f44d0 .functor XOR 1, L_0x55555e9f47b0, L_0x55555e9f4970, C4<0>, C4<0>;
L_0x55555e9f4540 .functor AND 1, L_0x55555e9f4b30, L_0x55555e9f44d0, C4<1>, C4<1>;
L_0x55555e9f4650 .functor OR 1, L_0x55555e9f43c0, L_0x55555e9f4540, C4<0>, C4<0>;
v0x55555e689a20_0 .net "A", 0 0, L_0x55555e9f47b0;  1 drivers
v0x55555e68a9a0_0 .net "B", 0 0, L_0x55555e9f4970;  1 drivers
v0x55555e68aa60_0 .net "Cin", 0 0, L_0x55555e9f4b30;  1 drivers
v0x55555e687120_0 .net "Cout", 0 0, L_0x55555e9f4650;  alias, 1 drivers
v0x55555e6871c0_0 .net "Sum", 0 0, L_0x55555e9f4300;  1 drivers
v0x55555e688150_0 .net *"_ivl_0", 0 0, L_0x55555e9f4290;  1 drivers
v0x55555e688230_0 .net *"_ivl_4", 0 0, L_0x55555e9f43c0;  1 drivers
v0x55555e683420_0 .net *"_ivl_6", 0 0, L_0x55555e9f44d0;  1 drivers
v0x55555e683500_0 .net *"_ivl_8", 0 0, L_0x55555e9f4540;  1 drivers
S_0x55555e680ef0 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x55555e6c5ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e1c8460_0 .net "A", 3 0, L_0x55555e9f72e0;  1 drivers
v0x55555e1c8560_0 .net "B", 3 0, L_0x55555e9f73c0;  1 drivers
v0x55555e1c4a50_0 .net "Cin", 0 0, L_0x55555e9f7460;  1 drivers
v0x55555e1c4af0_0 .net "Cout", 0 0, L_0x55555e9f6bc0;  1 drivers
v0x55555e1c5a80_0 .net "Sum", 3 0, L_0x55555e9f7240;  1 drivers
v0x55555e1c5b70_0 .net "carry", 2 0, L_0x55555e9f66c0;  1 drivers
L_0x55555e9f5450 .part L_0x55555e9f72e0, 0, 1;
L_0x55555e9f5580 .part L_0x55555e9f73c0, 0, 1;
L_0x55555e9f5b20 .part L_0x55555e9f72e0, 1, 1;
L_0x55555e9f5c50 .part L_0x55555e9f73c0, 1, 1;
L_0x55555e9f5d80 .part L_0x55555e9f66c0, 0, 1;
L_0x55555e9f6330 .part L_0x55555e9f72e0, 2, 1;
L_0x55555e9f64a0 .part L_0x55555e9f73c0, 2, 1;
L_0x55555e9f65d0 .part L_0x55555e9f66c0, 1, 1;
L_0x55555e9f66c0 .concat8 [ 1 1 1 0], L_0x55555e9f5300, L_0x55555e9f59d0, L_0x55555e9f61e0;
L_0x55555e9f6d20 .part L_0x55555e9f72e0, 3, 1;
L_0x55555e9f6ee0 .part L_0x55555e9f73c0, 3, 1;
L_0x55555e9f70a0 .part L_0x55555e9f66c0, 2, 1;
L_0x55555e9f7240 .concat8 [ 1 1 1 1], L_0x55555e9f5050, L_0x55555e9f5720, L_0x55555e9f5e90, L_0x55555e9f6870;
S_0x55555e67e330 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e680ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9f4fe0 .functor XOR 1, L_0x55555e9f5450, L_0x55555e9f5580, C4<0>, C4<0>;
L_0x55555e9f5050 .functor XOR 1, L_0x55555e9f4fe0, L_0x55555e9f7460, C4<0>, C4<0>;
L_0x55555e9f50c0 .functor AND 1, L_0x55555e9f5450, L_0x55555e9f5580, C4<1>, C4<1>;
L_0x55555e9f51d0 .functor XOR 1, L_0x55555e9f5450, L_0x55555e9f5580, C4<0>, C4<0>;
L_0x55555e9f5240 .functor AND 1, L_0x55555e9f7460, L_0x55555e9f51d0, C4<1>, C4<1>;
L_0x55555e9f5300 .functor OR 1, L_0x55555e9f50c0, L_0x55555e9f5240, C4<0>, C4<0>;
v0x55555e67f360_0 .net "A", 0 0, L_0x55555e9f5450;  1 drivers
v0x55555e67f400_0 .net "B", 0 0, L_0x55555e9f5580;  1 drivers
v0x55555e67bae0_0 .net "Cin", 0 0, L_0x55555e9f7460;  alias, 1 drivers
v0x55555e67bbb0_0 .net "Cout", 0 0, L_0x55555e9f5300;  1 drivers
v0x55555e67cb10_0 .net "Sum", 0 0, L_0x55555e9f5050;  1 drivers
v0x55555e67cbb0_0 .net *"_ivl_0", 0 0, L_0x55555e9f4fe0;  1 drivers
v0x55555e6780c0_0 .net *"_ivl_4", 0 0, L_0x55555e9f50c0;  1 drivers
v0x55555e6781a0_0 .net *"_ivl_6", 0 0, L_0x55555e9f51d0;  1 drivers
v0x55555e675500_0 .net *"_ivl_8", 0 0, L_0x55555e9f5240;  1 drivers
S_0x55555e6786b0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e680ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9f56b0 .functor XOR 1, L_0x55555e9f5b20, L_0x55555e9f5c50, C4<0>, C4<0>;
L_0x55555e9f5720 .functor XOR 1, L_0x55555e9f56b0, L_0x55555e9f5d80, C4<0>, C4<0>;
L_0x55555e9f5790 .functor AND 1, L_0x55555e9f5b20, L_0x55555e9f5c50, C4<1>, C4<1>;
L_0x55555e9f5850 .functor XOR 1, L_0x55555e9f5b20, L_0x55555e9f5c50, C4<0>, C4<0>;
L_0x55555e9f58c0 .functor AND 1, L_0x55555e9f5d80, L_0x55555e9f5850, C4<1>, C4<1>;
L_0x55555e9f59d0 .functor OR 1, L_0x55555e9f5790, L_0x55555e9f58c0, C4<0>, C4<0>;
v0x55555e679650_0 .net "A", 0 0, L_0x55555e9f5b20;  1 drivers
v0x55555e675b90_0 .net "B", 0 0, L_0x55555e9f5c50;  1 drivers
v0x55555e675c50_0 .net "Cin", 0 0, L_0x55555e9f5d80;  1 drivers
v0x55555e676bc0_0 .net "Cout", 0 0, L_0x55555e9f59d0;  1 drivers
v0x55555e676c80_0 .net "Sum", 0 0, L_0x55555e9f5720;  1 drivers
v0x55555e672fd0_0 .net *"_ivl_0", 0 0, L_0x55555e9f56b0;  1 drivers
v0x55555e6730b0_0 .net *"_ivl_4", 0 0, L_0x55555e9f5790;  1 drivers
v0x55555e674000_0 .net *"_ivl_6", 0 0, L_0x55555e9f5850;  1 drivers
v0x55555e6740e0_0 .net *"_ivl_8", 0 0, L_0x55555e9f58c0;  1 drivers
S_0x55555e6706b0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e680ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9f5e20 .functor XOR 1, L_0x55555e9f6330, L_0x55555e9f64a0, C4<0>, C4<0>;
L_0x55555e9f5e90 .functor XOR 1, L_0x55555e9f5e20, L_0x55555e9f65d0, C4<0>, C4<0>;
L_0x55555e9f5f50 .functor AND 1, L_0x55555e9f6330, L_0x55555e9f64a0, C4<1>, C4<1>;
L_0x55555e9f6060 .functor XOR 1, L_0x55555e9f6330, L_0x55555e9f64a0, C4<0>, C4<0>;
L_0x55555e9f60d0 .functor AND 1, L_0x55555e9f65d0, L_0x55555e9f6060, C4<1>, C4<1>;
L_0x55555e9f61e0 .functor OR 1, L_0x55555e9f5f50, L_0x55555e9f60d0, C4<0>, C4<0>;
v0x55555e671790_0 .net "A", 0 0, L_0x55555e9f6330;  1 drivers
v0x55555e4cb360_0 .net "B", 0 0, L_0x55555e9f64a0;  1 drivers
v0x55555e4cb420_0 .net "Cin", 0 0, L_0x55555e9f65d0;  1 drivers
v0x55555e4b2b20_0 .net "Cout", 0 0, L_0x55555e9f61e0;  1 drivers
v0x55555e4b2bc0_0 .net "Sum", 0 0, L_0x55555e9f5e90;  1 drivers
v0x55555e498c10_0 .net *"_ivl_0", 0 0, L_0x55555e9f5e20;  1 drivers
v0x55555e498cf0_0 .net *"_ivl_4", 0 0, L_0x55555e9f5f50;  1 drivers
v0x55555e4988d0_0 .net *"_ivl_6", 0 0, L_0x55555e9f6060;  1 drivers
v0x55555e4989b0_0 .net *"_ivl_8", 0 0, L_0x55555e9f60d0;  1 drivers
S_0x55555e1cb430 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e680ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9f6800 .functor XOR 1, L_0x55555e9f6d20, L_0x55555e9f6ee0, C4<0>, C4<0>;
L_0x55555e9f6870 .functor XOR 1, L_0x55555e9f6800, L_0x55555e9f70a0, C4<0>, C4<0>;
L_0x55555e9f6930 .functor AND 1, L_0x55555e9f6d20, L_0x55555e9f6ee0, C4<1>, C4<1>;
L_0x55555e9f6a40 .functor XOR 1, L_0x55555e9f6d20, L_0x55555e9f6ee0, C4<0>, C4<0>;
L_0x55555e9f6ab0 .functor AND 1, L_0x55555e9f70a0, L_0x55555e9f6a40, C4<1>, C4<1>;
L_0x55555e9f6bc0 .functor OR 1, L_0x55555e9f6930, L_0x55555e9f6ab0, C4<0>, C4<0>;
v0x55555e17a920_0 .net "A", 0 0, L_0x55555e9f6d20;  1 drivers
v0x55555e1c1580_0 .net "B", 0 0, L_0x55555e9f6ee0;  1 drivers
v0x55555e1c1640_0 .net "Cin", 0 0, L_0x55555e9f70a0;  1 drivers
v0x55555e1c6f80_0 .net "Cout", 0 0, L_0x55555e9f6bc0;  alias, 1 drivers
v0x55555e1c7020_0 .net "Sum", 0 0, L_0x55555e9f6870;  1 drivers
v0x55555e1c43c0_0 .net *"_ivl_0", 0 0, L_0x55555e9f6800;  1 drivers
v0x55555e1c44a0_0 .net *"_ivl_4", 0 0, L_0x55555e9f6930;  1 drivers
v0x55555e1c7570_0 .net *"_ivl_6", 0 0, L_0x55555e9f6a40;  1 drivers
v0x55555e1c7650_0 .net *"_ivl_8", 0 0, L_0x55555e9f6ab0;  1 drivers
S_0x55555e1c1f30 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x55555e6c5ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e1a58b0_0 .net "A", 3 0, L_0x55555e9f98a0;  1 drivers
v0x55555e1a59b0_0 .net "B", 3 0, L_0x55555e9f9940;  1 drivers
v0x55555e1a67a0_0 .net "Cin", 0 0, L_0x55555e9f9a70;  1 drivers
v0x55555e1a6870_0 .net "Cout", 0 0, L_0x55555e9f9180;  1 drivers
v0x55555e1a2d90_0 .net "Sum", 3 0, L_0x55555e9f9800;  1 drivers
v0x55555e1a2e30_0 .net "carry", 2 0, L_0x55555e9f8c80;  1 drivers
L_0x55555e9f7a10 .part L_0x55555e9f98a0, 0, 1;
L_0x55555e9f7b40 .part L_0x55555e9f9940, 0, 1;
L_0x55555e9f80e0 .part L_0x55555e9f98a0, 1, 1;
L_0x55555e9f8210 .part L_0x55555e9f9940, 1, 1;
L_0x55555e9f8340 .part L_0x55555e9f8c80, 0, 1;
L_0x55555e9f88f0 .part L_0x55555e9f98a0, 2, 1;
L_0x55555e9f8a60 .part L_0x55555e9f9940, 2, 1;
L_0x55555e9f8b90 .part L_0x55555e9f8c80, 1, 1;
L_0x55555e9f8c80 .concat8 [ 1 1 1 0], L_0x55555e9f7900, L_0x55555e9f7f90, L_0x55555e9f87a0;
L_0x55555e9f92e0 .part L_0x55555e9f98a0, 3, 1;
L_0x55555e9f94a0 .part L_0x55555e9f9940, 3, 1;
L_0x55555e9f9660 .part L_0x55555e9f8c80, 2, 1;
L_0x55555e9f9800 .concat8 [ 1 1 1 1], L_0x55555e9f7650, L_0x55555e9f7ce0, L_0x55555e9f8450, L_0x55555e9f8e30;
S_0x55555e1bfba0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e1c1f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9f75e0 .functor XOR 1, L_0x55555e9f7a10, L_0x55555e9f7b40, C4<0>, C4<0>;
L_0x55555e9f7650 .functor XOR 1, L_0x55555e9f75e0, L_0x55555e9f9a70, C4<0>, C4<0>;
L_0x55555e9f76c0 .functor AND 1, L_0x55555e9f7a10, L_0x55555e9f7b40, C4<1>, C4<1>;
L_0x55555e9f77d0 .functor XOR 1, L_0x55555e9f7a10, L_0x55555e9f7b40, C4<0>, C4<0>;
L_0x55555e9f7840 .functor AND 1, L_0x55555e9f9a70, L_0x55555e9f77d0, C4<1>, C4<1>;
L_0x55555e9f7900 .functor OR 1, L_0x55555e9f76c0, L_0x55555e9f7840, C4<0>, C4<0>;
v0x55555e1c0950_0 .net "A", 0 0, L_0x55555e9f7a10;  1 drivers
v0x55555e1c0a10_0 .net "B", 0 0, L_0x55555e9f7b40;  1 drivers
v0x55555e1bbf40_0 .net "Cin", 0 0, L_0x55555e9f9a70;  alias, 1 drivers
v0x55555e1bbfe0_0 .net "Cout", 0 0, L_0x55555e9f7900;  1 drivers
v0x55555e1b9380_0 .net "Sum", 0 0, L_0x55555e9f7650;  1 drivers
v0x55555e1b9440_0 .net *"_ivl_0", 0 0, L_0x55555e9f75e0;  1 drivers
v0x55555e1bc530_0 .net *"_ivl_4", 0 0, L_0x55555e9f76c0;  1 drivers
v0x55555e1bc610_0 .net *"_ivl_6", 0 0, L_0x55555e9f77d0;  1 drivers
v0x55555e1bd420_0 .net *"_ivl_8", 0 0, L_0x55555e9f7840;  1 drivers
S_0x55555e1b9a10 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e1c1f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9f7c70 .functor XOR 1, L_0x55555e9f80e0, L_0x55555e9f8210, C4<0>, C4<0>;
L_0x55555e9f7ce0 .functor XOR 1, L_0x55555e9f7c70, L_0x55555e9f8340, C4<0>, C4<0>;
L_0x55555e9f7d50 .functor AND 1, L_0x55555e9f80e0, L_0x55555e9f8210, C4<1>, C4<1>;
L_0x55555e9f7e10 .functor XOR 1, L_0x55555e9f80e0, L_0x55555e9f8210, C4<0>, C4<0>;
L_0x55555e9f7e80 .functor AND 1, L_0x55555e9f8340, L_0x55555e9f7e10, C4<1>, C4<1>;
L_0x55555e9f7f90 .functor OR 1, L_0x55555e9f7d50, L_0x55555e9f7e80, C4<0>, C4<0>;
v0x55555e1baaf0_0 .net "A", 0 0, L_0x55555e9f80e0;  1 drivers
v0x55555e1b6e50_0 .net "B", 0 0, L_0x55555e9f8210;  1 drivers
v0x55555e1b6f10_0 .net "Cin", 0 0, L_0x55555e9f8340;  1 drivers
v0x55555e1b7e80_0 .net "Cout", 0 0, L_0x55555e9f7f90;  1 drivers
v0x55555e1b7f40_0 .net "Sum", 0 0, L_0x55555e9f7ce0;  1 drivers
v0x55555e1b4600_0 .net *"_ivl_0", 0 0, L_0x55555e9f7c70;  1 drivers
v0x55555e1b46e0_0 .net *"_ivl_4", 0 0, L_0x55555e9f7d50;  1 drivers
v0x55555e1b5630_0 .net *"_ivl_6", 0 0, L_0x55555e9f7e10;  1 drivers
v0x55555e1b5710_0 .net *"_ivl_8", 0 0, L_0x55555e9f7e80;  1 drivers
S_0x55555e1b0900 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e1c1f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9f83e0 .functor XOR 1, L_0x55555e9f88f0, L_0x55555e9f8a60, C4<0>, C4<0>;
L_0x55555e9f8450 .functor XOR 1, L_0x55555e9f83e0, L_0x55555e9f8b90, C4<0>, C4<0>;
L_0x55555e9f8510 .functor AND 1, L_0x55555e9f88f0, L_0x55555e9f8a60, C4<1>, C4<1>;
L_0x55555e9f8620 .functor XOR 1, L_0x55555e9f88f0, L_0x55555e9f8a60, C4<0>, C4<0>;
L_0x55555e9f8690 .functor AND 1, L_0x55555e9f8b90, L_0x55555e9f8620, C4<1>, C4<1>;
L_0x55555e9f87a0 .functor OR 1, L_0x55555e9f8510, L_0x55555e9f8690, C4<0>, C4<0>;
v0x55555e1addf0_0 .net "A", 0 0, L_0x55555e9f88f0;  1 drivers
v0x55555e1b0ef0_0 .net "B", 0 0, L_0x55555e9f8a60;  1 drivers
v0x55555e1b0fb0_0 .net "Cin", 0 0, L_0x55555e9f8b90;  1 drivers
v0x55555e1b1de0_0 .net "Cout", 0 0, L_0x55555e9f87a0;  1 drivers
v0x55555e1b1ea0_0 .net "Sum", 0 0, L_0x55555e9f8450;  1 drivers
v0x55555e1ae3d0_0 .net *"_ivl_0", 0 0, L_0x55555e9f83e0;  1 drivers
v0x55555e1ae4b0_0 .net *"_ivl_4", 0 0, L_0x55555e9f8510;  1 drivers
v0x55555e1af400_0 .net *"_ivl_6", 0 0, L_0x55555e9f8620;  1 drivers
v0x55555e1af4e0_0 .net *"_ivl_8", 0 0, L_0x55555e9f8690;  1 drivers
S_0x55555e1ab810 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e1c1f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9f8dc0 .functor XOR 1, L_0x55555e9f92e0, L_0x55555e9f94a0, C4<0>, C4<0>;
L_0x55555e9f8e30 .functor XOR 1, L_0x55555e9f8dc0, L_0x55555e9f9660, C4<0>, C4<0>;
L_0x55555e9f8ef0 .functor AND 1, L_0x55555e9f92e0, L_0x55555e9f94a0, C4<1>, C4<1>;
L_0x55555e9f9000 .functor XOR 1, L_0x55555e9f92e0, L_0x55555e9f94a0, C4<0>, C4<0>;
L_0x55555e9f9070 .functor AND 1, L_0x55555e9f9660, L_0x55555e9f9000, C4<1>, C4<1>;
L_0x55555e9f9180 .functor OR 1, L_0x55555e9f8ef0, L_0x55555e9f9070, C4<0>, C4<0>;
v0x55555e1ac8f0_0 .net "A", 0 0, L_0x55555e9f92e0;  1 drivers
v0x55555e1a8fc0_0 .net "B", 0 0, L_0x55555e9f94a0;  1 drivers
v0x55555e1a9080_0 .net "Cin", 0 0, L_0x55555e9f9660;  1 drivers
v0x55555e1a9ff0_0 .net "Cout", 0 0, L_0x55555e9f9180;  alias, 1 drivers
v0x55555e1aa0b0_0 .net "Sum", 0 0, L_0x55555e9f8e30;  1 drivers
v0x55555e1a52c0_0 .net *"_ivl_0", 0 0, L_0x55555e9f8dc0;  1 drivers
v0x55555e1a53a0_0 .net *"_ivl_4", 0 0, L_0x55555e9f8ef0;  1 drivers
v0x55555e1a2700_0 .net *"_ivl_6", 0 0, L_0x55555e9f9000;  1 drivers
v0x55555e1a27e0_0 .net *"_ivl_8", 0 0, L_0x55555e9f9070;  1 drivers
S_0x55555e1a3dc0 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x55555e6c5ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e180440_0 .net "A", 3 0, L_0x55555e9fbdd0;  1 drivers
v0x55555e180540_0 .net "B", 3 0, L_0x55555e9fbee0;  1 drivers
v0x55555e1835f0_0 .net "Cin", 0 0, L_0x55555e9fbf80;  1 drivers
v0x55555e1836c0_0 .net "Cout", 0 0, L_0x55555e9fb650;  1 drivers
v0x55555e1844e0_0 .net "Sum", 3 0, L_0x55555e9fbd30;  1 drivers
v0x55555e184580_0 .net "carry", 2 0, L_0x55555e9fb150;  1 drivers
L_0x55555e9f9ee0 .part L_0x55555e9fbdd0, 0, 1;
L_0x55555e9fa010 .part L_0x55555e9fbee0, 0, 1;
L_0x55555e9fa5b0 .part L_0x55555e9fbdd0, 1, 1;
L_0x55555e9fa6e0 .part L_0x55555e9fbee0, 1, 1;
L_0x55555e9fa810 .part L_0x55555e9fb150, 0, 1;
L_0x55555e9fadc0 .part L_0x55555e9fbdd0, 2, 1;
L_0x55555e9faf30 .part L_0x55555e9fbee0, 2, 1;
L_0x55555e9fb060 .part L_0x55555e9fb150, 1, 1;
L_0x55555e9fb150 .concat8 [ 1 1 1 0], L_0x55555e9f9dd0, L_0x55555e9fa460, L_0x55555e9fac70;
L_0x55555e9fb7b0 .part L_0x55555e9fbdd0, 3, 1;
L_0x55555e9fb9d0 .part L_0x55555e9fbee0, 3, 1;
L_0x55555e9fbb90 .part L_0x55555e9fb150, 2, 1;
L_0x55555e9fbd30 .concat8 [ 1 1 1 1], L_0x55555e9f9c10, L_0x55555e9fa1b0, L_0x55555e9fa920, L_0x55555e9fb300;
S_0x55555e1a1200 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e1a3dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9f9ba0 .functor XOR 1, L_0x55555e9f9ee0, L_0x55555e9fa010, C4<0>, C4<0>;
L_0x55555e9f9c10 .functor XOR 1, L_0x55555e9f9ba0, L_0x55555e9fbf80, C4<0>, C4<0>;
L_0x55555e9f9c80 .functor AND 1, L_0x55555e9f9ee0, L_0x55555e9fa010, C4<1>, C4<1>;
L_0x55555e9f9cf0 .functor XOR 1, L_0x55555e9f9ee0, L_0x55555e9fa010, C4<0>, C4<0>;
L_0x55555e9f9d60 .functor AND 1, L_0x55555e9fbf80, L_0x55555e9f9cf0, C4<1>, C4<1>;
L_0x55555e9f9dd0 .functor OR 1, L_0x55555e9f9c80, L_0x55555e9f9d60, C4<0>, C4<0>;
v0x55555e19d980_0 .net "A", 0 0, L_0x55555e9f9ee0;  1 drivers
v0x55555e19da20_0 .net "B", 0 0, L_0x55555e9fa010;  1 drivers
v0x55555e19e9b0_0 .net "Cin", 0 0, L_0x55555e9fbf80;  alias, 1 drivers
v0x55555e19ea80_0 .net "Cout", 0 0, L_0x55555e9f9dd0;  1 drivers
v0x55555e199c80_0 .net "Sum", 0 0, L_0x55555e9f9c10;  1 drivers
v0x55555e199d20_0 .net *"_ivl_0", 0 0, L_0x55555e9f9ba0;  1 drivers
v0x55555e1970c0_0 .net *"_ivl_4", 0 0, L_0x55555e9f9c80;  1 drivers
v0x55555e1971a0_0 .net *"_ivl_6", 0 0, L_0x55555e9f9cf0;  1 drivers
v0x55555e19a270_0 .net *"_ivl_8", 0 0, L_0x55555e9f9d60;  1 drivers
S_0x55555e19b160 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e1a3dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9fa140 .functor XOR 1, L_0x55555e9fa5b0, L_0x55555e9fa6e0, C4<0>, C4<0>;
L_0x55555e9fa1b0 .functor XOR 1, L_0x55555e9fa140, L_0x55555e9fa810, C4<0>, C4<0>;
L_0x55555e9fa220 .functor AND 1, L_0x55555e9fa5b0, L_0x55555e9fa6e0, C4<1>, C4<1>;
L_0x55555e9fa2e0 .functor XOR 1, L_0x55555e9fa5b0, L_0x55555e9fa6e0, C4<0>, C4<0>;
L_0x55555e9fa350 .functor AND 1, L_0x55555e9fa810, L_0x55555e9fa2e0, C4<1>, C4<1>;
L_0x55555e9fa460 .functor OR 1, L_0x55555e9fa220, L_0x55555e9fa350, C4<0>, C4<0>;
v0x55555e197800_0 .net "A", 0 0, L_0x55555e9fa5b0;  1 drivers
v0x55555e198780_0 .net "B", 0 0, L_0x55555e9fa6e0;  1 drivers
v0x55555e198840_0 .net "Cin", 0 0, L_0x55555e9fa810;  1 drivers
v0x55555e194b90_0 .net "Cout", 0 0, L_0x55555e9fa460;  1 drivers
v0x55555e194c50_0 .net "Sum", 0 0, L_0x55555e9fa1b0;  1 drivers
v0x55555e195bc0_0 .net *"_ivl_0", 0 0, L_0x55555e9fa140;  1 drivers
v0x55555e195ca0_0 .net *"_ivl_4", 0 0, L_0x55555e9fa220;  1 drivers
v0x55555e192340_0 .net *"_ivl_6", 0 0, L_0x55555e9fa2e0;  1 drivers
v0x55555e192420_0 .net *"_ivl_8", 0 0, L_0x55555e9fa350;  1 drivers
S_0x55555e193370 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e1a3dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9fa8b0 .functor XOR 1, L_0x55555e9fadc0, L_0x55555e9faf30, C4<0>, C4<0>;
L_0x55555e9fa920 .functor XOR 1, L_0x55555e9fa8b0, L_0x55555e9fb060, C4<0>, C4<0>;
L_0x55555e9fa9e0 .functor AND 1, L_0x55555e9fadc0, L_0x55555e9faf30, C4<1>, C4<1>;
L_0x55555e9faaf0 .functor XOR 1, L_0x55555e9fadc0, L_0x55555e9faf30, C4<0>, C4<0>;
L_0x55555e9fab60 .functor AND 1, L_0x55555e9fb060, L_0x55555e9faaf0, C4<1>, C4<1>;
L_0x55555e9fac70 .functor OR 1, L_0x55555e9fa9e0, L_0x55555e9fab60, C4<0>, C4<0>;
v0x55555e18e6f0_0 .net "A", 0 0, L_0x55555e9fadc0;  1 drivers
v0x55555e18ba80_0 .net "B", 0 0, L_0x55555e9faf30;  1 drivers
v0x55555e18bb20_0 .net "Cin", 0 0, L_0x55555e9fb060;  1 drivers
v0x55555e18ec30_0 .net "Cout", 0 0, L_0x55555e9fac70;  1 drivers
v0x55555e18ecf0_0 .net "Sum", 0 0, L_0x55555e9fa920;  1 drivers
v0x55555e18fb20_0 .net *"_ivl_0", 0 0, L_0x55555e9fa8b0;  1 drivers
v0x55555e18fbe0_0 .net *"_ivl_4", 0 0, L_0x55555e9fa9e0;  1 drivers
v0x55555e18c110_0 .net *"_ivl_6", 0 0, L_0x55555e9faaf0;  1 drivers
v0x55555e18c1f0_0 .net *"_ivl_8", 0 0, L_0x55555e9fab60;  1 drivers
S_0x55555e18d140 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e1a3dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9fb290 .functor XOR 1, L_0x55555e9fb7b0, L_0x55555e9fb9d0, C4<0>, C4<0>;
L_0x55555e9fb300 .functor XOR 1, L_0x55555e9fb290, L_0x55555e9fbb90, C4<0>, C4<0>;
L_0x55555e9fb3c0 .functor AND 1, L_0x55555e9fb7b0, L_0x55555e9fb9d0, C4<1>, C4<1>;
L_0x55555e9fb4d0 .functor XOR 1, L_0x55555e9fb7b0, L_0x55555e9fb9d0, C4<0>, C4<0>;
L_0x55555e9fb540 .functor AND 1, L_0x55555e9fbb90, L_0x55555e9fb4d0, C4<1>, C4<1>;
L_0x55555e9fb650 .functor OR 1, L_0x55555e9fb3c0, L_0x55555e9fb540, C4<0>, C4<0>;
v0x55555e189600_0 .net "A", 0 0, L_0x55555e9fb7b0;  1 drivers
v0x55555e18a580_0 .net "B", 0 0, L_0x55555e9fb9d0;  1 drivers
v0x55555e18a640_0 .net "Cin", 0 0, L_0x55555e9fbb90;  1 drivers
v0x55555e186d00_0 .net "Cout", 0 0, L_0x55555e9fb650;  alias, 1 drivers
v0x55555e186dc0_0 .net "Sum", 0 0, L_0x55555e9fb300;  1 drivers
v0x55555e187d30_0 .net *"_ivl_0", 0 0, L_0x55555e9fb290;  1 drivers
v0x55555e187e10_0 .net *"_ivl_4", 0 0, L_0x55555e9fb3c0;  1 drivers
v0x55555e183000_0 .net *"_ivl_6", 0 0, L_0x55555e9fb4d0;  1 drivers
v0x55555e1830e0_0 .net *"_ivl_8", 0 0, L_0x55555e9fb540;  1 drivers
S_0x55555e180ad0 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x55555e6c5ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e2ecd80_0 .net "A", 3 0, L_0x55555e9fe370;  1 drivers
v0x55555e2ece80_0 .net "B", 3 0, L_0x55555e9fe410;  1 drivers
v0x55555e2edc70_0 .net "Cin", 0 0, L_0x55555e9fe540;  1 drivers
v0x55555e2edd40_0 .net "Cout", 0 0, L_0x55555e9fdc50;  1 drivers
v0x55555e2ea260_0 .net "Sum", 3 0, L_0x55555e9fe2d0;  1 drivers
v0x55555e2ea300_0 .net "carry", 2 0, L_0x55555e9fd750;  1 drivers
L_0x55555e9fc4e0 .part L_0x55555e9fe370, 0, 1;
L_0x55555e9fc610 .part L_0x55555e9fe410, 0, 1;
L_0x55555e9fcbb0 .part L_0x55555e9fe370, 1, 1;
L_0x55555e9fcce0 .part L_0x55555e9fe410, 1, 1;
L_0x55555e9fce10 .part L_0x55555e9fd750, 0, 1;
L_0x55555e9fd3c0 .part L_0x55555e9fe370, 2, 1;
L_0x55555e9fd530 .part L_0x55555e9fe410, 2, 1;
L_0x55555e9fd660 .part L_0x55555e9fd750, 1, 1;
L_0x55555e9fd750 .concat8 [ 1 1 1 0], L_0x55555e9fc3d0, L_0x55555e9fca60, L_0x55555e9fd270;
L_0x55555e9fddb0 .part L_0x55555e9fe370, 3, 1;
L_0x55555e9fdf70 .part L_0x55555e9fe410, 3, 1;
L_0x55555e9fe130 .part L_0x55555e9fd750, 2, 1;
L_0x55555e9fe2d0 .concat8 [ 1 1 1 1], L_0x55555e9fc1c0, L_0x55555e9fc7b0, L_0x55555e9fcf20, L_0x55555e9fd900;
S_0x55555e17df10 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e180ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9fbe70 .functor XOR 1, L_0x55555e9fc4e0, L_0x55555e9fc610, C4<0>, C4<0>;
L_0x55555e9fc1c0 .functor XOR 1, L_0x55555e9fbe70, L_0x55555e9fe540, C4<0>, C4<0>;
L_0x55555e9fc230 .functor AND 1, L_0x55555e9fc4e0, L_0x55555e9fc610, C4<1>, C4<1>;
L_0x55555e9fc2a0 .functor XOR 1, L_0x55555e9fc4e0, L_0x55555e9fc610, C4<0>, C4<0>;
L_0x55555e9fc310 .functor AND 1, L_0x55555e9fe540, L_0x55555e9fc2a0, C4<1>, C4<1>;
L_0x55555e9fc3d0 .functor OR 1, L_0x55555e9fc230, L_0x55555e9fc310, C4<0>, C4<0>;
v0x55555e17ef40_0 .net "A", 0 0, L_0x55555e9fc4e0;  1 drivers
v0x55555e17efe0_0 .net "B", 0 0, L_0x55555e9fc610;  1 drivers
v0x55555e17b6c0_0 .net "Cin", 0 0, L_0x55555e9fe540;  alias, 1 drivers
v0x55555e17b790_0 .net "Cout", 0 0, L_0x55555e9fc3d0;  1 drivers
v0x55555e17c6f0_0 .net "Sum", 0 0, L_0x55555e9fc1c0;  1 drivers
v0x55555e17c790_0 .net *"_ivl_0", 0 0, L_0x55555e9fbe70;  1 drivers
v0x55555e177b90_0 .net *"_ivl_4", 0 0, L_0x55555e9fc230;  1 drivers
v0x55555e177c70_0 .net *"_ivl_6", 0 0, L_0x55555e9fc2a0;  1 drivers
v0x55555e174fd0_0 .net *"_ivl_8", 0 0, L_0x55555e9fc310;  1 drivers
S_0x55555e178180 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e180ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9fc740 .functor XOR 1, L_0x55555e9fcbb0, L_0x55555e9fcce0, C4<0>, C4<0>;
L_0x55555e9fc7b0 .functor XOR 1, L_0x55555e9fc740, L_0x55555e9fce10, C4<0>, C4<0>;
L_0x55555e9fc820 .functor AND 1, L_0x55555e9fcbb0, L_0x55555e9fcce0, C4<1>, C4<1>;
L_0x55555e9fc8e0 .functor XOR 1, L_0x55555e9fcbb0, L_0x55555e9fcce0, C4<0>, C4<0>;
L_0x55555e9fc950 .functor AND 1, L_0x55555e9fce10, L_0x55555e9fc8e0, C4<1>, C4<1>;
L_0x55555e9fca60 .functor OR 1, L_0x55555e9fc820, L_0x55555e9fc950, C4<0>, C4<0>;
v0x55555e179120_0 .net "A", 0 0, L_0x55555e9fcbb0;  1 drivers
v0x55555e175660_0 .net "B", 0 0, L_0x55555e9fcce0;  1 drivers
v0x55555e175720_0 .net "Cin", 0 0, L_0x55555e9fce10;  1 drivers
v0x55555e176690_0 .net "Cout", 0 0, L_0x55555e9fca60;  1 drivers
v0x55555e176750_0 .net "Sum", 0 0, L_0x55555e9fc7b0;  1 drivers
v0x55555e172c50_0 .net *"_ivl_0", 0 0, L_0x55555e9fc740;  1 drivers
v0x55555e172d30_0 .net *"_ivl_4", 0 0, L_0x55555e9fc820;  1 drivers
v0x55555e173c80_0 .net *"_ivl_6", 0 0, L_0x55555e9fc8e0;  1 drivers
v0x55555e173d60_0 .net *"_ivl_8", 0 0, L_0x55555e9fc950;  1 drivers
S_0x55555e170490 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e180ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9fceb0 .functor XOR 1, L_0x55555e9fd3c0, L_0x55555e9fd530, C4<0>, C4<0>;
L_0x55555e9fcf20 .functor XOR 1, L_0x55555e9fceb0, L_0x55555e9fd660, C4<0>, C4<0>;
L_0x55555e9fcfe0 .functor AND 1, L_0x55555e9fd3c0, L_0x55555e9fd530, C4<1>, C4<1>;
L_0x55555e9fd0f0 .functor XOR 1, L_0x55555e9fd3c0, L_0x55555e9fd530, C4<0>, C4<0>;
L_0x55555e9fd160 .functor AND 1, L_0x55555e9fd660, L_0x55555e9fd0f0, C4<1>, C4<1>;
L_0x55555e9fd270 .functor OR 1, L_0x55555e9fcfe0, L_0x55555e9fd160, C4<0>, C4<0>;
v0x55555e171570_0 .net "A", 0 0, L_0x55555e9fd3c0;  1 drivers
v0x55555e1ddb10_0 .net "B", 0 0, L_0x55555e9fd530;  1 drivers
v0x55555e1ddbd0_0 .net "Cin", 0 0, L_0x55555e9fd660;  1 drivers
v0x55555e1dd740_0 .net "Cout", 0 0, L_0x55555e9fd270;  1 drivers
v0x55555e1dd800_0 .net "Sum", 0 0, L_0x55555e9fcf20;  1 drivers
v0x55555e1dd370_0 .net *"_ivl_0", 0 0, L_0x55555e9fceb0;  1 drivers
v0x55555e1dd450_0 .net *"_ivl_4", 0 0, L_0x55555e9fcfe0;  1 drivers
v0x55555e2f0d40_0 .net *"_ivl_6", 0 0, L_0x55555e9fd0f0;  1 drivers
v0x55555e2f0e20_0 .net *"_ivl_8", 0 0, L_0x55555e9fd160;  1 drivers
S_0x55555e294ef0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e180ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9fd890 .functor XOR 1, L_0x55555e9fddb0, L_0x55555e9fdf70, C4<0>, C4<0>;
L_0x55555e9fd900 .functor XOR 1, L_0x55555e9fd890, L_0x55555e9fe130, C4<0>, C4<0>;
L_0x55555e9fd9c0 .functor AND 1, L_0x55555e9fddb0, L_0x55555e9fdf70, C4<1>, C4<1>;
L_0x55555e9fdad0 .functor XOR 1, L_0x55555e9fddb0, L_0x55555e9fdf70, C4<0>, C4<0>;
L_0x55555e9fdb40 .functor AND 1, L_0x55555e9fe130, L_0x55555e9fdad0, C4<1>, C4<1>;
L_0x55555e9fdc50 .functor OR 1, L_0x55555e9fd9c0, L_0x55555e9fdb40, C4<0>, C4<0>;
v0x55555e1ddf90_0 .net "A", 0 0, L_0x55555e9fddb0;  1 drivers
v0x55555e2a0080_0 .net "B", 0 0, L_0x55555e9fdf70;  1 drivers
v0x55555e2a0140_0 .net "Cin", 0 0, L_0x55555e9fe130;  1 drivers
v0x55555e2e6d90_0 .net "Cout", 0 0, L_0x55555e9fdc50;  alias, 1 drivers
v0x55555e2e6e50_0 .net "Sum", 0 0, L_0x55555e9fd900;  1 drivers
v0x55555e2ec790_0 .net *"_ivl_0", 0 0, L_0x55555e9fd890;  1 drivers
v0x55555e2ec870_0 .net *"_ivl_4", 0 0, L_0x55555e9fd9c0;  1 drivers
v0x55555e2e9bd0_0 .net *"_ivl_6", 0 0, L_0x55555e9fdad0;  1 drivers
v0x55555e2e9cb0_0 .net *"_ivl_8", 0 0, L_0x55555e9fdb40;  1 drivers
S_0x55555e2eb290 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x55555e6c5ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e2c7f10_0 .net "A", 3 0, L_0x55555ea008e0;  1 drivers
v0x55555e2c8010_0 .net "B", 3 0, L_0x55555ea00a20;  1 drivers
v0x55555e2cb0c0_0 .net "Cin", 0 0, L_0x55555ea00ac0;  1 drivers
v0x55555e2cb190_0 .net "Cout", 0 0, L_0x55555ea001c0;  1 drivers
v0x55555e2cbfb0_0 .net "Sum", 3 0, L_0x55555ea00840;  1 drivers
v0x55555e2cc050_0 .net "carry", 2 0, L_0x55555e9ffcc0;  1 drivers
L_0x55555e9fea50 .part L_0x55555ea008e0, 0, 1;
L_0x55555e9feb80 .part L_0x55555ea00a20, 0, 1;
L_0x55555e9ff120 .part L_0x55555ea008e0, 1, 1;
L_0x55555e9ff250 .part L_0x55555ea00a20, 1, 1;
L_0x55555e9ff380 .part L_0x55555e9ffcc0, 0, 1;
L_0x55555e9ff930 .part L_0x55555ea008e0, 2, 1;
L_0x55555e9ffaa0 .part L_0x55555ea00a20, 2, 1;
L_0x55555e9ffbd0 .part L_0x55555e9ffcc0, 1, 1;
L_0x55555e9ffcc0 .concat8 [ 1 1 1 0], L_0x55555e9fe940, L_0x55555e9fefd0, L_0x55555e9ff7e0;
L_0x55555ea00320 .part L_0x55555ea008e0, 3, 1;
L_0x55555ea004e0 .part L_0x55555ea00a20, 3, 1;
L_0x55555ea006a0 .part L_0x55555e9ffcc0, 2, 1;
L_0x55555ea00840 .concat8 [ 1 1 1 1], L_0x55555e9fe6e0, L_0x55555e9fed20, L_0x55555e9ff490, L_0x55555e9ffe70;
S_0x55555e2e8770 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e2eb290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9fe670 .functor XOR 1, L_0x55555e9fea50, L_0x55555e9feb80, C4<0>, C4<0>;
L_0x55555e9fe6e0 .functor XOR 1, L_0x55555e9fe670, L_0x55555ea00ac0, C4<0>, C4<0>;
L_0x55555e9fe750 .functor AND 1, L_0x55555e9fea50, L_0x55555e9feb80, C4<1>, C4<1>;
L_0x55555e9fe810 .functor XOR 1, L_0x55555e9fea50, L_0x55555e9feb80, C4<0>, C4<0>;
L_0x55555e9fe880 .functor AND 1, L_0x55555ea00ac0, L_0x55555e9fe810, C4<1>, C4<1>;
L_0x55555e9fe940 .functor OR 1, L_0x55555e9fe750, L_0x55555e9fe880, C4<0>, C4<0>;
v0x55555e2e53b0_0 .net "A", 0 0, L_0x55555e9fea50;  1 drivers
v0x55555e2e5450_0 .net "B", 0 0, L_0x55555e9feb80;  1 drivers
v0x55555e2e6160_0 .net "Cin", 0 0, L_0x55555ea00ac0;  alias, 1 drivers
v0x55555e2e6230_0 .net "Cout", 0 0, L_0x55555e9fe940;  1 drivers
v0x55555e2e1750_0 .net "Sum", 0 0, L_0x55555e9fe6e0;  1 drivers
v0x55555e2e17f0_0 .net *"_ivl_0", 0 0, L_0x55555e9fe670;  1 drivers
v0x55555e2deb90_0 .net *"_ivl_4", 0 0, L_0x55555e9fe750;  1 drivers
v0x55555e2dec70_0 .net *"_ivl_6", 0 0, L_0x55555e9fe810;  1 drivers
v0x55555e2e1d40_0 .net *"_ivl_8", 0 0, L_0x55555e9fe880;  1 drivers
S_0x55555e2e2c30 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e2eb290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9fecb0 .functor XOR 1, L_0x55555e9ff120, L_0x55555e9ff250, C4<0>, C4<0>;
L_0x55555e9fed20 .functor XOR 1, L_0x55555e9fecb0, L_0x55555e9ff380, C4<0>, C4<0>;
L_0x55555e9fed90 .functor AND 1, L_0x55555e9ff120, L_0x55555e9ff250, C4<1>, C4<1>;
L_0x55555e9fee50 .functor XOR 1, L_0x55555e9ff120, L_0x55555e9ff250, C4<0>, C4<0>;
L_0x55555e9feec0 .functor AND 1, L_0x55555e9ff380, L_0x55555e9fee50, C4<1>, C4<1>;
L_0x55555e9fefd0 .functor OR 1, L_0x55555e9fed90, L_0x55555e9feec0, C4<0>, C4<0>;
v0x55555e2df2d0_0 .net "A", 0 0, L_0x55555e9ff120;  1 drivers
v0x55555e2e0250_0 .net "B", 0 0, L_0x55555e9ff250;  1 drivers
v0x55555e2e0310_0 .net "Cin", 0 0, L_0x55555e9ff380;  1 drivers
v0x55555e2dc660_0 .net "Cout", 0 0, L_0x55555e9fefd0;  1 drivers
v0x55555e2dc720_0 .net "Sum", 0 0, L_0x55555e9fed20;  1 drivers
v0x55555e2dd690_0 .net *"_ivl_0", 0 0, L_0x55555e9fecb0;  1 drivers
v0x55555e2dd770_0 .net *"_ivl_4", 0 0, L_0x55555e9fed90;  1 drivers
v0x55555e2d9e10_0 .net *"_ivl_6", 0 0, L_0x55555e9fee50;  1 drivers
v0x55555e2d9ef0_0 .net *"_ivl_8", 0 0, L_0x55555e9feec0;  1 drivers
S_0x55555e2dae40 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e2eb290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9ff420 .functor XOR 1, L_0x55555e9ff930, L_0x55555e9ffaa0, C4<0>, C4<0>;
L_0x55555e9ff490 .functor XOR 1, L_0x55555e9ff420, L_0x55555e9ffbd0, C4<0>, C4<0>;
L_0x55555e9ff550 .functor AND 1, L_0x55555e9ff930, L_0x55555e9ffaa0, C4<1>, C4<1>;
L_0x55555e9ff660 .functor XOR 1, L_0x55555e9ff930, L_0x55555e9ffaa0, C4<0>, C4<0>;
L_0x55555e9ff6d0 .functor AND 1, L_0x55555e9ffbd0, L_0x55555e9ff660, C4<1>, C4<1>;
L_0x55555e9ff7e0 .functor OR 1, L_0x55555e9ff550, L_0x55555e9ff6d0, C4<0>, C4<0>;
v0x55555e2d61c0_0 .net "A", 0 0, L_0x55555e9ff930;  1 drivers
v0x55555e2d3550_0 .net "B", 0 0, L_0x55555e9ffaa0;  1 drivers
v0x55555e2d3610_0 .net "Cin", 0 0, L_0x55555e9ffbd0;  1 drivers
v0x55555e2d6700_0 .net "Cout", 0 0, L_0x55555e9ff7e0;  1 drivers
v0x55555e2d67c0_0 .net "Sum", 0 0, L_0x55555e9ff490;  1 drivers
v0x55555e2d75f0_0 .net *"_ivl_0", 0 0, L_0x55555e9ff420;  1 drivers
v0x55555e2d76d0_0 .net *"_ivl_4", 0 0, L_0x55555e9ff550;  1 drivers
v0x55555e2d3be0_0 .net *"_ivl_6", 0 0, L_0x55555e9ff660;  1 drivers
v0x55555e2d3cc0_0 .net *"_ivl_8", 0 0, L_0x55555e9ff6d0;  1 drivers
S_0x55555e2d4c10 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e2eb290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9ffe00 .functor XOR 1, L_0x55555ea00320, L_0x55555ea004e0, C4<0>, C4<0>;
L_0x55555e9ffe70 .functor XOR 1, L_0x55555e9ffe00, L_0x55555ea006a0, C4<0>, C4<0>;
L_0x55555e9fff30 .functor AND 1, L_0x55555ea00320, L_0x55555ea004e0, C4<1>, C4<1>;
L_0x55555ea00040 .functor XOR 1, L_0x55555ea00320, L_0x55555ea004e0, C4<0>, C4<0>;
L_0x55555ea000b0 .functor AND 1, L_0x55555ea006a0, L_0x55555ea00040, C4<1>, C4<1>;
L_0x55555ea001c0 .functor OR 1, L_0x55555e9fff30, L_0x55555ea000b0, C4<0>, C4<0>;
v0x55555e2d10d0_0 .net "A", 0 0, L_0x55555ea00320;  1 drivers
v0x55555e2d2050_0 .net "B", 0 0, L_0x55555ea004e0;  1 drivers
v0x55555e2d2110_0 .net "Cin", 0 0, L_0x55555ea006a0;  1 drivers
v0x55555e2ce7d0_0 .net "Cout", 0 0, L_0x55555ea001c0;  alias, 1 drivers
v0x55555e2ce890_0 .net "Sum", 0 0, L_0x55555e9ffe70;  1 drivers
v0x55555e2cf800_0 .net *"_ivl_0", 0 0, L_0x55555e9ffe00;  1 drivers
v0x55555e2cf8e0_0 .net *"_ivl_4", 0 0, L_0x55555e9fff30;  1 drivers
v0x55555e2caad0_0 .net *"_ivl_6", 0 0, L_0x55555ea00040;  1 drivers
v0x55555e2cabb0_0 .net *"_ivl_8", 0 0, L_0x55555ea000b0;  1 drivers
S_0x55555e2c85a0 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x55555e6c5ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e2a8810_0 .net "A", 3 0, L_0x55555ea02ec0;  1 drivers
v0x55555e2a8910_0 .net "B", 3 0, L_0x55555ea00b60;  1 drivers
v0x55555e2a5c50_0 .net "Cin", 0 0, L_0x55555ea03130;  1 drivers
v0x55555e2a5d20_0 .net "Cout", 0 0, L_0x55555ea027b0;  alias, 1 drivers
v0x55555e2a8e00_0 .net "Sum", 3 0, L_0x55555ea02e20;  1 drivers
v0x55555e2a8ea0_0 .net "carry", 2 0, L_0x55555ea022b0;  1 drivers
L_0x55555ea01040 .part L_0x55555ea02ec0, 0, 1;
L_0x55555ea01170 .part L_0x55555ea00b60, 0, 1;
L_0x55555ea01710 .part L_0x55555ea02ec0, 1, 1;
L_0x55555ea01840 .part L_0x55555ea00b60, 1, 1;
L_0x55555ea01970 .part L_0x55555ea022b0, 0, 1;
L_0x55555ea01f20 .part L_0x55555ea02ec0, 2, 1;
L_0x55555ea02090 .part L_0x55555ea00b60, 2, 1;
L_0x55555ea021c0 .part L_0x55555ea022b0, 1, 1;
L_0x55555ea022b0 .concat8 [ 1 1 1 0], L_0x55555ea00f30, L_0x55555ea015c0, L_0x55555ea01dd0;
L_0x55555ea02900 .part L_0x55555ea02ec0, 3, 1;
L_0x55555ea02ac0 .part L_0x55555ea00b60, 3, 1;
L_0x55555ea02c80 .part L_0x55555ea022b0, 2, 1;
L_0x55555ea02e20 .concat8 [ 1 1 1 1], L_0x55555ea00c80, L_0x55555ea01310, L_0x55555ea01a80, L_0x55555ea02460;
S_0x55555e2c59e0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e2c85a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea00c10 .functor XOR 1, L_0x55555ea01040, L_0x55555ea01170, C4<0>, C4<0>;
L_0x55555ea00c80 .functor XOR 1, L_0x55555ea00c10, L_0x55555ea03130, C4<0>, C4<0>;
L_0x55555ea00cf0 .functor AND 1, L_0x55555ea01040, L_0x55555ea01170, C4<1>, C4<1>;
L_0x55555ea00e00 .functor XOR 1, L_0x55555ea01040, L_0x55555ea01170, C4<0>, C4<0>;
L_0x55555ea00e70 .functor AND 1, L_0x55555ea03130, L_0x55555ea00e00, C4<1>, C4<1>;
L_0x55555ea00f30 .functor OR 1, L_0x55555ea00cf0, L_0x55555ea00e70, C4<0>, C4<0>;
v0x55555e2c6a10_0 .net "A", 0 0, L_0x55555ea01040;  1 drivers
v0x55555e2c6ab0_0 .net "B", 0 0, L_0x55555ea01170;  1 drivers
v0x55555e2c3190_0 .net "Cin", 0 0, L_0x55555ea03130;  alias, 1 drivers
v0x55555e2c3260_0 .net "Cout", 0 0, L_0x55555ea00f30;  1 drivers
v0x55555e2c41c0_0 .net "Sum", 0 0, L_0x55555ea00c80;  1 drivers
v0x55555e2c4260_0 .net *"_ivl_0", 0 0, L_0x55555ea00c10;  1 drivers
v0x55555e2bf490_0 .net *"_ivl_4", 0 0, L_0x55555ea00cf0;  1 drivers
v0x55555e2bf570_0 .net *"_ivl_6", 0 0, L_0x55555ea00e00;  1 drivers
v0x55555e2bc8d0_0 .net *"_ivl_8", 0 0, L_0x55555ea00e70;  1 drivers
S_0x55555e2bfa80 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e2c85a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea012a0 .functor XOR 1, L_0x55555ea01710, L_0x55555ea01840, C4<0>, C4<0>;
L_0x55555ea01310 .functor XOR 1, L_0x55555ea012a0, L_0x55555ea01970, C4<0>, C4<0>;
L_0x55555ea01380 .functor AND 1, L_0x55555ea01710, L_0x55555ea01840, C4<1>, C4<1>;
L_0x55555ea01440 .functor XOR 1, L_0x55555ea01710, L_0x55555ea01840, C4<0>, C4<0>;
L_0x55555ea014b0 .functor AND 1, L_0x55555ea01970, L_0x55555ea01440, C4<1>, C4<1>;
L_0x55555ea015c0 .functor OR 1, L_0x55555ea01380, L_0x55555ea014b0, C4<0>, C4<0>;
v0x55555e2c0a20_0 .net "A", 0 0, L_0x55555ea01710;  1 drivers
v0x55555e2bcf60_0 .net "B", 0 0, L_0x55555ea01840;  1 drivers
v0x55555e2bd020_0 .net "Cin", 0 0, L_0x55555ea01970;  1 drivers
v0x55555e2bdf90_0 .net "Cout", 0 0, L_0x55555ea015c0;  1 drivers
v0x55555e2be050_0 .net "Sum", 0 0, L_0x55555ea01310;  1 drivers
v0x55555e2ba3a0_0 .net *"_ivl_0", 0 0, L_0x55555ea012a0;  1 drivers
v0x55555e2ba480_0 .net *"_ivl_4", 0 0, L_0x55555ea01380;  1 drivers
v0x55555e2bb3d0_0 .net *"_ivl_6", 0 0, L_0x55555ea01440;  1 drivers
v0x55555e2bb4b0_0 .net *"_ivl_8", 0 0, L_0x55555ea014b0;  1 drivers
S_0x55555e2b7b50 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e2c85a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea01a10 .functor XOR 1, L_0x55555ea01f20, L_0x55555ea02090, C4<0>, C4<0>;
L_0x55555ea01a80 .functor XOR 1, L_0x55555ea01a10, L_0x55555ea021c0, C4<0>, C4<0>;
L_0x55555ea01b40 .functor AND 1, L_0x55555ea01f20, L_0x55555ea02090, C4<1>, C4<1>;
L_0x55555ea01c50 .functor XOR 1, L_0x55555ea01f20, L_0x55555ea02090, C4<0>, C4<0>;
L_0x55555ea01cc0 .functor AND 1, L_0x55555ea021c0, L_0x55555ea01c50, C4<1>, C4<1>;
L_0x55555ea01dd0 .functor OR 1, L_0x55555ea01b40, L_0x55555ea01cc0, C4<0>, C4<0>;
v0x55555e2b8c30_0 .net "A", 0 0, L_0x55555ea01f20;  1 drivers
v0x55555e2b3e50_0 .net "B", 0 0, L_0x55555ea02090;  1 drivers
v0x55555e2b3f10_0 .net "Cin", 0 0, L_0x55555ea021c0;  1 drivers
v0x55555e2b1290_0 .net "Cout", 0 0, L_0x55555ea01dd0;  1 drivers
v0x55555e2b1350_0 .net "Sum", 0 0, L_0x55555ea01a80;  1 drivers
v0x55555e2b4440_0 .net *"_ivl_0", 0 0, L_0x55555ea01a10;  1 drivers
v0x55555e2b4520_0 .net *"_ivl_4", 0 0, L_0x55555ea01b40;  1 drivers
v0x55555e2b5330_0 .net *"_ivl_6", 0 0, L_0x55555ea01c50;  1 drivers
v0x55555e2b5410_0 .net *"_ivl_8", 0 0, L_0x55555ea01cc0;  1 drivers
S_0x55555e2b1920 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e2c85a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea023f0 .functor XOR 1, L_0x55555ea02900, L_0x55555ea02ac0, C4<0>, C4<0>;
L_0x55555ea02460 .functor XOR 1, L_0x55555ea023f0, L_0x55555ea02c80, C4<0>, C4<0>;
L_0x55555ea02520 .functor AND 1, L_0x55555ea02900, L_0x55555ea02ac0, C4<1>, C4<1>;
L_0x55555ea02630 .functor XOR 1, L_0x55555ea02900, L_0x55555ea02ac0, C4<0>, C4<0>;
L_0x55555ea026a0 .functor AND 1, L_0x55555ea02c80, L_0x55555ea02630, C4<1>, C4<1>;
L_0x55555ea027b0 .functor OR 1, L_0x55555ea02520, L_0x55555ea026a0, C4<0>, C4<0>;
v0x55555e2b2a00_0 .net "A", 0 0, L_0x55555ea02900;  1 drivers
v0x55555e2aed60_0 .net "B", 0 0, L_0x55555ea02ac0;  1 drivers
v0x55555e2aee20_0 .net "Cin", 0 0, L_0x55555ea02c80;  1 drivers
v0x55555e2afd90_0 .net "Cout", 0 0, L_0x55555ea027b0;  alias, 1 drivers
v0x55555e2afe50_0 .net "Sum", 0 0, L_0x55555ea02460;  1 drivers
v0x55555e2ac510_0 .net *"_ivl_0", 0 0, L_0x55555ea023f0;  1 drivers
v0x55555e2ac5f0_0 .net *"_ivl_4", 0 0, L_0x55555ea02520;  1 drivers
v0x55555e2ad540_0 .net *"_ivl_6", 0 0, L_0x55555ea02630;  1 drivers
v0x55555e2ad620_0 .net *"_ivl_8", 0 0, L_0x55555ea026a0;  1 drivers
S_0x55555e2a4750 .scope module, "sltu_fa" "FA_32bit" 22 47, 23 47 0, S_0x55555e716f10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e3825c0_0 .net "A", 31 0, v0x55555e7d0b40_0;  alias, 1 drivers
v0x55555e3826a0_0 .net "B", 31 0, L_0x55555ea16a10;  1 drivers
L_0x7f3943206bf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555e37e9d0_0 .net "Cin", 0 0, L_0x7f3943206bf8;  1 drivers
v0x55555e37eac0_0 .net "Cout", 0 0, L_0x55555ea15be0;  alias, 1 drivers
v0x55555e37fa00_0 .net "Sum", 31 0, L_0x55555ea163e0;  1 drivers
v0x55555e37faf0_0 .net "carry", 6 0, L_0x55555ea13e20;  1 drivers
L_0x55555ea05e70 .part v0x55555e7d0b40_0, 0, 4;
L_0x55555ea05f10 .part L_0x55555ea16a10, 0, 4;
L_0x55555ea082b0 .part v0x55555e7d0b40_0, 4, 4;
L_0x55555ea08350 .part L_0x55555ea16a10, 4, 4;
L_0x55555ea083f0 .part L_0x55555ea13e20, 0, 1;
L_0x55555ea0a820 .part v0x55555e7d0b40_0, 8, 4;
L_0x55555ea0a900 .part L_0x55555ea16a10, 8, 4;
L_0x55555ea0a9a0 .part L_0x55555ea13e20, 1, 1;
L_0x55555ea0cde0 .part v0x55555e7d0b40_0, 12, 4;
L_0x55555ea0ce80 .part L_0x55555ea16a10, 12, 4;
L_0x55555ea0cfb0 .part L_0x55555ea13e20, 2, 1;
L_0x55555ea0f2b0 .part v0x55555e7d0b40_0, 16, 4;
L_0x55555ea0f3c0 .part L_0x55555ea16a10, 16, 4;
L_0x55555ea0f460 .part L_0x55555ea13e20, 3, 1;
L_0x55555ea11810 .part v0x55555e7d0b40_0, 20, 4;
L_0x55555ea118b0 .part L_0x55555ea16a10, 20, 4;
L_0x55555ea119e0 .part L_0x55555ea13e20, 4, 1;
L_0x55555ea13d80 .part v0x55555e7d0b40_0, 24, 4;
L_0x55555ea13ec0 .part L_0x55555ea16a10, 24, 4;
L_0x55555ea13f60 .part L_0x55555ea13e20, 5, 1;
LS_0x55555ea13e20_0_0 .concat8 [ 1 1 1 1], L_0x55555ea05750, L_0x55555ea07b90, L_0x55555ea0a100, L_0x55555ea0c6c0;
LS_0x55555ea13e20_0_4 .concat8 [ 1 1 1 0], L_0x55555ea0eb90, L_0x55555ea110f0, L_0x55555ea13660;
L_0x55555ea13e20 .concat8 [ 4 3 0 0], LS_0x55555ea13e20_0_0, LS_0x55555ea13e20_0_4;
L_0x55555ea16340 .part v0x55555e7d0b40_0, 28, 4;
L_0x55555ea14000 .part L_0x55555ea16a10, 28, 4;
L_0x55555ea165b0 .part L_0x55555ea13e20, 6, 1;
LS_0x55555ea163e0_0_0 .concat8 [ 4 4 4 4], L_0x55555ea05dd0, L_0x55555ea08210, L_0x55555ea0a780, L_0x55555ea0cd40;
LS_0x55555ea163e0_0_4 .concat8 [ 4 4 4 4], L_0x55555ea0f210, L_0x55555ea11770, L_0x55555ea13ce0, L_0x55555ea162a0;
L_0x55555ea163e0 .concat8 [ 16 16 0 0], LS_0x55555ea163e0_0_0, LS_0x55555ea163e0_0_4;
S_0x55555e2a1f00 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x55555e2a4750;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e28d310_0 .net "A", 3 0, L_0x55555ea05e70;  1 drivers
v0x55555e28d410_0 .net "B", 3 0, L_0x55555ea05f10;  1 drivers
v0x55555e28ebc0_0 .net "Cin", 0 0, L_0x7f3943206bf8;  alias, 1 drivers
v0x55555e28ec60_0 .net "Cout", 0 0, L_0x55555ea05750;  1 drivers
v0x55555e28abb0_0 .net "Sum", 3 0, L_0x55555ea05dd0;  1 drivers
v0x55555e28ac50_0 .net "carry", 2 0, L_0x55555ea05250;  1 drivers
L_0x55555ea03fe0 .part L_0x55555ea05e70, 0, 1;
L_0x55555ea04110 .part L_0x55555ea05f10, 0, 1;
L_0x55555ea046b0 .part L_0x55555ea05e70, 1, 1;
L_0x55555ea047e0 .part L_0x55555ea05f10, 1, 1;
L_0x55555ea04910 .part L_0x55555ea05250, 0, 1;
L_0x55555ea04ec0 .part L_0x55555ea05e70, 2, 1;
L_0x55555ea05030 .part L_0x55555ea05f10, 2, 1;
L_0x55555ea05160 .part L_0x55555ea05250, 1, 1;
L_0x55555ea05250 .concat8 [ 1 1 1 0], L_0x55555ea03e90, L_0x55555ea04560, L_0x55555ea04d70;
L_0x55555ea058b0 .part L_0x55555ea05e70, 3, 1;
L_0x55555ea05a70 .part L_0x55555ea05f10, 3, 1;
L_0x55555ea05c30 .part L_0x55555ea05250, 2, 1;
L_0x55555ea05dd0 .concat8 [ 1 1 1 1], L_0x55555ea03be0, L_0x55555ea042b0, L_0x55555ea04a20, L_0x55555ea05400;
S_0x55555e29d3a0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e2a1f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea03b70 .functor XOR 1, L_0x55555ea03fe0, L_0x55555ea04110, C4<0>, C4<0>;
L_0x55555ea03be0 .functor XOR 1, L_0x55555ea03b70, L_0x7f3943206bf8, C4<0>, C4<0>;
L_0x55555ea03ca0 .functor AND 1, L_0x55555ea03fe0, L_0x55555ea04110, C4<1>, C4<1>;
L_0x55555ea03db0 .functor XOR 1, L_0x55555ea03fe0, L_0x55555ea04110, C4<0>, C4<0>;
L_0x55555ea03e20 .functor AND 1, L_0x7f3943206bf8, L_0x55555ea03db0, C4<1>, C4<1>;
L_0x55555ea03e90 .functor OR 1, L_0x55555ea03ca0, L_0x55555ea03e20, C4<0>, C4<0>;
v0x55555e29a890_0 .net "A", 0 0, L_0x55555ea03fe0;  1 drivers
v0x55555e29d990_0 .net "B", 0 0, L_0x55555ea04110;  1 drivers
v0x55555e29da50_0 .net "Cin", 0 0, L_0x7f3943206bf8;  alias, 1 drivers
v0x55555e29e880_0 .net "Cout", 0 0, L_0x55555ea03e90;  1 drivers
v0x55555e29e940_0 .net "Sum", 0 0, L_0x55555ea03be0;  1 drivers
v0x55555e29ae70_0 .net *"_ivl_0", 0 0, L_0x55555ea03b70;  1 drivers
v0x55555e29af50_0 .net *"_ivl_4", 0 0, L_0x55555ea03ca0;  1 drivers
v0x55555e29bea0_0 .net *"_ivl_6", 0 0, L_0x55555ea03db0;  1 drivers
v0x55555e29bf80_0 .net *"_ivl_8", 0 0, L_0x55555ea03e20;  1 drivers
S_0x55555e2982b0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e2a1f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea04240 .functor XOR 1, L_0x55555ea046b0, L_0x55555ea047e0, C4<0>, C4<0>;
L_0x55555ea042b0 .functor XOR 1, L_0x55555ea04240, L_0x55555ea04910, C4<0>, C4<0>;
L_0x55555ea04320 .functor AND 1, L_0x55555ea046b0, L_0x55555ea047e0, C4<1>, C4<1>;
L_0x55555ea043e0 .functor XOR 1, L_0x55555ea046b0, L_0x55555ea047e0, C4<0>, C4<0>;
L_0x55555ea04450 .functor AND 1, L_0x55555ea04910, L_0x55555ea043e0, C4<1>, C4<1>;
L_0x55555ea04560 .functor OR 1, L_0x55555ea04320, L_0x55555ea04450, C4<0>, C4<0>;
v0x55555e299390_0 .net "A", 0 0, L_0x55555ea046b0;  1 drivers
v0x55555e2958b0_0 .net "B", 0 0, L_0x55555ea047e0;  1 drivers
v0x55555e295970_0 .net "Cin", 0 0, L_0x55555ea04910;  1 drivers
v0x55555e2968e0_0 .net "Cout", 0 0, L_0x55555ea04560;  1 drivers
v0x55555e2969a0_0 .net "Sum", 0 0, L_0x55555ea042b0;  1 drivers
v0x55555e1e44f0_0 .net *"_ivl_0", 0 0, L_0x55555ea04240;  1 drivers
v0x55555e1e45d0_0 .net *"_ivl_4", 0 0, L_0x55555ea04320;  1 drivers
v0x55555e1e3ed0_0 .net *"_ivl_6", 0 0, L_0x55555ea043e0;  1 drivers
v0x55555e1e3fb0_0 .net *"_ivl_8", 0 0, L_0x55555ea04450;  1 drivers
S_0x55555e1e38b0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e2a1f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea049b0 .functor XOR 1, L_0x55555ea04ec0, L_0x55555ea05030, C4<0>, C4<0>;
L_0x55555ea04a20 .functor XOR 1, L_0x55555ea049b0, L_0x55555ea05160, C4<0>, C4<0>;
L_0x55555ea04ae0 .functor AND 1, L_0x55555ea04ec0, L_0x55555ea05030, C4<1>, C4<1>;
L_0x55555ea04bf0 .functor XOR 1, L_0x55555ea04ec0, L_0x55555ea05030, C4<0>, C4<0>;
L_0x55555ea04c60 .functor AND 1, L_0x55555ea05160, L_0x55555ea04bf0, C4<1>, C4<1>;
L_0x55555ea04d70 .functor OR 1, L_0x55555ea04ae0, L_0x55555ea04c60, C4<0>, C4<0>;
v0x55555e1e3340_0 .net "A", 0 0, L_0x55555ea04ec0;  1 drivers
v0x55555e1e2c70_0 .net "B", 0 0, L_0x55555ea05030;  1 drivers
v0x55555e1e2d30_0 .net "Cin", 0 0, L_0x55555ea05160;  1 drivers
v0x55555e1e2650_0 .net "Cout", 0 0, L_0x55555ea04d70;  1 drivers
v0x55555e1e26f0_0 .net "Sum", 0 0, L_0x55555ea04a20;  1 drivers
v0x55555e1e2030_0 .net *"_ivl_0", 0 0, L_0x55555ea049b0;  1 drivers
v0x55555e1e2110_0 .net *"_ivl_4", 0 0, L_0x55555ea04ae0;  1 drivers
v0x55555e1e1a10_0 .net *"_ivl_6", 0 0, L_0x55555ea04bf0;  1 drivers
v0x55555e1e1af0_0 .net *"_ivl_8", 0 0, L_0x55555ea04c60;  1 drivers
S_0x55555e1e13f0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e2a1f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea05390 .functor XOR 1, L_0x55555ea058b0, L_0x55555ea05a70, C4<0>, C4<0>;
L_0x55555ea05400 .functor XOR 1, L_0x55555ea05390, L_0x55555ea05c30, C4<0>, C4<0>;
L_0x55555ea054c0 .functor AND 1, L_0x55555ea058b0, L_0x55555ea05a70, C4<1>, C4<1>;
L_0x55555ea055d0 .functor XOR 1, L_0x55555ea058b0, L_0x55555ea05a70, C4<0>, C4<0>;
L_0x55555ea05640 .functor AND 1, L_0x55555ea05c30, L_0x55555ea055d0, C4<1>, C4<1>;
L_0x55555ea05750 .functor OR 1, L_0x55555ea054c0, L_0x55555ea05640, C4<0>, C4<0>;
v0x55555e1e0cc0_0 .net "A", 0 0, L_0x55555ea058b0;  1 drivers
v0x55555e1df560_0 .net "B", 0 0, L_0x55555ea05a70;  1 drivers
v0x55555e1df620_0 .net "Cin", 0 0, L_0x55555ea05c30;  1 drivers
v0x55555e28dfd0_0 .net "Cout", 0 0, L_0x55555ea05750;  alias, 1 drivers
v0x55555e28e090_0 .net "Sum", 0 0, L_0x55555ea05400;  1 drivers
v0x55555e292a80_0 .net *"_ivl_0", 0 0, L_0x55555ea05390;  1 drivers
v0x55555e292b60_0 .net *"_ivl_4", 0 0, L_0x55555ea054c0;  1 drivers
v0x55555e2905e0_0 .net *"_ivl_6", 0 0, L_0x55555ea055d0;  1 drivers
v0x55555e2906c0_0 .net *"_ivl_8", 0 0, L_0x55555ea05640;  1 drivers
S_0x55555e289720 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x55555e2a4750;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e2602e0_0 .net "A", 3 0, L_0x55555ea082b0;  1 drivers
v0x55555e2603e0_0 .net "B", 3 0, L_0x55555ea08350;  1 drivers
v0x55555e25fab0_0 .net "Cin", 0 0, L_0x55555ea083f0;  1 drivers
v0x55555e25fb50_0 .net "Cout", 0 0, L_0x55555ea07b90;  1 drivers
v0x55555e25e550_0 .net "Sum", 3 0, L_0x55555ea08210;  1 drivers
v0x55555e25e640_0 .net "carry", 2 0, L_0x55555ea07690;  1 drivers
L_0x55555ea06420 .part L_0x55555ea082b0, 0, 1;
L_0x55555ea06550 .part L_0x55555ea08350, 0, 1;
L_0x55555ea06af0 .part L_0x55555ea082b0, 1, 1;
L_0x55555ea06c20 .part L_0x55555ea08350, 1, 1;
L_0x55555ea06d50 .part L_0x55555ea07690, 0, 1;
L_0x55555ea07300 .part L_0x55555ea082b0, 2, 1;
L_0x55555ea07470 .part L_0x55555ea08350, 2, 1;
L_0x55555ea075a0 .part L_0x55555ea07690, 1, 1;
L_0x55555ea07690 .concat8 [ 1 1 1 0], L_0x55555ea062d0, L_0x55555ea069a0, L_0x55555ea071b0;
L_0x55555ea07cf0 .part L_0x55555ea082b0, 3, 1;
L_0x55555ea07eb0 .part L_0x55555ea08350, 3, 1;
L_0x55555ea08070 .part L_0x55555ea07690, 2, 1;
L_0x55555ea08210 .concat8 [ 1 1 1 1], L_0x55555ea06020, L_0x55555ea066f0, L_0x55555ea06e60, L_0x55555ea07840;
S_0x55555e27a4c0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e289720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea05fb0 .functor XOR 1, L_0x55555ea06420, L_0x55555ea06550, C4<0>, C4<0>;
L_0x55555ea06020 .functor XOR 1, L_0x55555ea05fb0, L_0x55555ea083f0, C4<0>, C4<0>;
L_0x55555ea06090 .functor AND 1, L_0x55555ea06420, L_0x55555ea06550, C4<1>, C4<1>;
L_0x55555ea061a0 .functor XOR 1, L_0x55555ea06420, L_0x55555ea06550, C4<0>, C4<0>;
L_0x55555ea06210 .functor AND 1, L_0x55555ea083f0, L_0x55555ea061a0, C4<1>, C4<1>;
L_0x55555ea062d0 .functor OR 1, L_0x55555ea06090, L_0x55555ea06210, C4<0>, C4<0>;
v0x55555e1f72c0_0 .net "A", 0 0, L_0x55555ea06420;  1 drivers
v0x55555e1f7380_0 .net "B", 0 0, L_0x55555ea06550;  1 drivers
v0x55555e271c20_0 .net "Cin", 0 0, L_0x55555ea083f0;  alias, 1 drivers
v0x55555e271cc0_0 .net "Cout", 0 0, L_0x55555ea062d0;  1 drivers
v0x55555e2713f0_0 .net "Sum", 0 0, L_0x55555ea06020;  1 drivers
v0x55555e2714b0_0 .net *"_ivl_0", 0 0, L_0x55555ea05fb0;  1 drivers
v0x55555e26ffb0_0 .net *"_ivl_4", 0 0, L_0x55555ea06090;  1 drivers
v0x55555e270090_0 .net *"_ivl_6", 0 0, L_0x55555ea061a0;  1 drivers
v0x55555e26f780_0 .net *"_ivl_8", 0 0, L_0x55555ea06210;  1 drivers
S_0x55555e26e340 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e289720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea06680 .functor XOR 1, L_0x55555ea06af0, L_0x55555ea06c20, C4<0>, C4<0>;
L_0x55555ea066f0 .functor XOR 1, L_0x55555ea06680, L_0x55555ea06d50, C4<0>, C4<0>;
L_0x55555ea06760 .functor AND 1, L_0x55555ea06af0, L_0x55555ea06c20, C4<1>, C4<1>;
L_0x55555ea06820 .functor XOR 1, L_0x55555ea06af0, L_0x55555ea06c20, C4<0>, C4<0>;
L_0x55555ea06890 .functor AND 1, L_0x55555ea06d50, L_0x55555ea06820, C4<1>, C4<1>;
L_0x55555ea069a0 .functor OR 1, L_0x55555ea06760, L_0x55555ea06890, C4<0>, C4<0>;
v0x55555e26dbc0_0 .net "A", 0 0, L_0x55555ea06af0;  1 drivers
v0x55555e26c5b0_0 .net "B", 0 0, L_0x55555ea06c20;  1 drivers
v0x55555e26c670_0 .net "Cin", 0 0, L_0x55555ea06d50;  1 drivers
v0x55555e26bd80_0 .net "Cout", 0 0, L_0x55555ea069a0;  1 drivers
v0x55555e26be40_0 .net "Sum", 0 0, L_0x55555ea066f0;  1 drivers
v0x55555e269f70_0 .net *"_ivl_0", 0 0, L_0x55555ea06680;  1 drivers
v0x55555e26a050_0 .net *"_ivl_4", 0 0, L_0x55555ea06760;  1 drivers
v0x55555e269780_0 .net *"_ivl_6", 0 0, L_0x55555ea06820;  1 drivers
v0x55555e269860_0 .net *"_ivl_8", 0 0, L_0x55555ea06890;  1 drivers
S_0x55555e26a7a0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e289720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea06df0 .functor XOR 1, L_0x55555ea07300, L_0x55555ea07470, C4<0>, C4<0>;
L_0x55555ea06e60 .functor XOR 1, L_0x55555ea06df0, L_0x55555ea075a0, C4<0>, C4<0>;
L_0x55555ea06f20 .functor AND 1, L_0x55555ea07300, L_0x55555ea07470, C4<1>, C4<1>;
L_0x55555ea07030 .functor XOR 1, L_0x55555ea07300, L_0x55555ea07470, C4<0>, C4<0>;
L_0x55555ea070a0 .functor AND 1, L_0x55555ea075a0, L_0x55555ea07030, C4<1>, C4<1>;
L_0x55555ea071b0 .functor OR 1, L_0x55555ea06f20, L_0x55555ea070a0, C4<0>, C4<0>;
v0x55555e267ed0_0 .net "A", 0 0, L_0x55555ea07300;  1 drivers
v0x55555e267630_0 .net "B", 0 0, L_0x55555ea07470;  1 drivers
v0x55555e2676f0_0 .net "Cin", 0 0, L_0x55555ea075a0;  1 drivers
v0x55555e268650_0 .net "Cout", 0 0, L_0x55555ea071b0;  1 drivers
v0x55555e2686f0_0 .net "Sum", 0 0, L_0x55555ea06e60;  1 drivers
v0x55555e2663f0_0 .net *"_ivl_0", 0 0, L_0x55555ea06df0;  1 drivers
v0x55555e2664d0_0 .net *"_ivl_4", 0 0, L_0x55555ea06f20;  1 drivers
v0x55555e265bc0_0 .net *"_ivl_6", 0 0, L_0x55555ea07030;  1 drivers
v0x55555e265ca0_0 .net *"_ivl_8", 0 0, L_0x55555ea070a0;  1 drivers
S_0x55555e263db0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e289720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea077d0 .functor XOR 1, L_0x55555ea07cf0, L_0x55555ea07eb0, C4<0>, C4<0>;
L_0x55555ea07840 .functor XOR 1, L_0x55555ea077d0, L_0x55555ea08070, C4<0>, C4<0>;
L_0x55555ea07900 .functor AND 1, L_0x55555ea07cf0, L_0x55555ea07eb0, C4<1>, C4<1>;
L_0x55555ea07a10 .functor XOR 1, L_0x55555ea07cf0, L_0x55555ea07eb0, C4<0>, C4<0>;
L_0x55555ea07a80 .functor AND 1, L_0x55555ea08070, L_0x55555ea07a10, C4<1>, C4<1>;
L_0x55555ea07b90 .functor OR 1, L_0x55555ea07900, L_0x55555ea07a80, C4<0>, C4<0>;
v0x55555e263670_0 .net "A", 0 0, L_0x55555ea07cf0;  1 drivers
v0x55555e2645e0_0 .net "B", 0 0, L_0x55555ea07eb0;  1 drivers
v0x55555e2646a0_0 .net "Cin", 0 0, L_0x55555ea08070;  1 drivers
v0x55555e261c60_0 .net "Cout", 0 0, L_0x55555ea07b90;  alias, 1 drivers
v0x55555e261d00_0 .net "Sum", 0 0, L_0x55555ea07840;  1 drivers
v0x55555e261470_0 .net *"_ivl_0", 0 0, L_0x55555ea077d0;  1 drivers
v0x55555e261550_0 .net *"_ivl_4", 0 0, L_0x55555ea07900;  1 drivers
v0x55555e262490_0 .net *"_ivl_6", 0 0, L_0x55555ea07a10;  1 drivers
v0x55555e262570_0 .net *"_ivl_8", 0 0, L_0x55555ea07a80;  1 drivers
S_0x55555e25dd20 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x55555e2a4750;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e247e20_0 .net "A", 3 0, L_0x55555ea0a820;  1 drivers
v0x55555e247f20_0 .net "B", 3 0, L_0x55555ea0a900;  1 drivers
v0x55555e246010_0 .net "Cin", 0 0, L_0x55555ea0a9a0;  1 drivers
v0x55555e2460b0_0 .net "Cout", 0 0, L_0x55555ea0a100;  1 drivers
v0x55555e245820_0 .net "Sum", 3 0, L_0x55555ea0a780;  1 drivers
v0x55555e2458c0_0 .net "carry", 2 0, L_0x55555ea09c00;  1 drivers
L_0x55555ea08990 .part L_0x55555ea0a820, 0, 1;
L_0x55555ea08ac0 .part L_0x55555ea0a900, 0, 1;
L_0x55555ea09060 .part L_0x55555ea0a820, 1, 1;
L_0x55555ea09190 .part L_0x55555ea0a900, 1, 1;
L_0x55555ea092c0 .part L_0x55555ea09c00, 0, 1;
L_0x55555ea09870 .part L_0x55555ea0a820, 2, 1;
L_0x55555ea099e0 .part L_0x55555ea0a900, 2, 1;
L_0x55555ea09b10 .part L_0x55555ea09c00, 1, 1;
L_0x55555ea09c00 .concat8 [ 1 1 1 0], L_0x55555ea08840, L_0x55555ea08f10, L_0x55555ea09720;
L_0x55555ea0a260 .part L_0x55555ea0a820, 3, 1;
L_0x55555ea0a420 .part L_0x55555ea0a900, 3, 1;
L_0x55555ea0a5e0 .part L_0x55555ea09c00, 2, 1;
L_0x55555ea0a780 .concat8 [ 1 1 1 1], L_0x55555ea08590, L_0x55555ea08c60, L_0x55555ea093d0, L_0x55555ea09db0;
S_0x55555e25b720 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e25dd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea08520 .functor XOR 1, L_0x55555ea08990, L_0x55555ea08ac0, C4<0>, C4<0>;
L_0x55555ea08590 .functor XOR 1, L_0x55555ea08520, L_0x55555ea0a9a0, C4<0>, C4<0>;
L_0x55555ea08600 .functor AND 1, L_0x55555ea08990, L_0x55555ea08ac0, C4<1>, C4<1>;
L_0x55555ea08710 .functor XOR 1, L_0x55555ea08990, L_0x55555ea08ac0, C4<0>, C4<0>;
L_0x55555ea08780 .functor AND 1, L_0x55555ea0a9a0, L_0x55555ea08710, C4<1>, C4<1>;
L_0x55555ea08840 .functor OR 1, L_0x55555ea08600, L_0x55555ea08780, C4<0>, C4<0>;
v0x55555e25c740_0 .net "A", 0 0, L_0x55555ea08990;  1 drivers
v0x55555e25c7e0_0 .net "B", 0 0, L_0x55555ea08ac0;  1 drivers
v0x55555e259dc0_0 .net "Cin", 0 0, L_0x55555ea0a9a0;  alias, 1 drivers
v0x55555e259e90_0 .net "Cout", 0 0, L_0x55555ea08840;  1 drivers
v0x55555e2595d0_0 .net "Sum", 0 0, L_0x55555ea08590;  1 drivers
v0x55555e259670_0 .net *"_ivl_0", 0 0, L_0x55555ea08520;  1 drivers
v0x55555e25a5f0_0 .net *"_ivl_4", 0 0, L_0x55555ea08600;  1 drivers
v0x55555e25a6d0_0 .net *"_ivl_6", 0 0, L_0x55555ea08710;  1 drivers
v0x55555e258390_0 .net *"_ivl_8", 0 0, L_0x55555ea08780;  1 drivers
S_0x55555e257b60 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e25dd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea08bf0 .functor XOR 1, L_0x55555ea09060, L_0x55555ea09190, C4<0>, C4<0>;
L_0x55555ea08c60 .functor XOR 1, L_0x55555ea08bf0, L_0x55555ea092c0, C4<0>, C4<0>;
L_0x55555ea08cd0 .functor AND 1, L_0x55555ea09060, L_0x55555ea09190, C4<1>, C4<1>;
L_0x55555ea08d90 .functor XOR 1, L_0x55555ea09060, L_0x55555ea09190, C4<0>, C4<0>;
L_0x55555ea08e00 .functor AND 1, L_0x55555ea092c0, L_0x55555ea08d90, C4<1>, C4<1>;
L_0x55555ea08f10 .functor OR 1, L_0x55555ea08cd0, L_0x55555ea08e00, C4<0>, C4<0>;
v0x55555e255e00_0 .net "A", 0 0, L_0x55555ea09060;  1 drivers
v0x55555e255560_0 .net "B", 0 0, L_0x55555ea09190;  1 drivers
v0x55555e255620_0 .net "Cin", 0 0, L_0x55555ea092c0;  1 drivers
v0x55555e256580_0 .net "Cout", 0 0, L_0x55555ea08f10;  1 drivers
v0x55555e256640_0 .net "Sum", 0 0, L_0x55555ea08c60;  1 drivers
v0x55555e253c00_0 .net *"_ivl_0", 0 0, L_0x55555ea08bf0;  1 drivers
v0x55555e253ce0_0 .net *"_ivl_4", 0 0, L_0x55555ea08cd0;  1 drivers
v0x55555e253410_0 .net *"_ivl_6", 0 0, L_0x55555ea08d90;  1 drivers
v0x55555e2534f0_0 .net *"_ivl_8", 0 0, L_0x55555ea08e00;  1 drivers
S_0x55555e252210 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e25dd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea09360 .functor XOR 1, L_0x55555ea09870, L_0x55555ea099e0, C4<0>, C4<0>;
L_0x55555ea093d0 .functor XOR 1, L_0x55555ea09360, L_0x55555ea09b10, C4<0>, C4<0>;
L_0x55555ea09490 .functor AND 1, L_0x55555ea09870, L_0x55555ea099e0, C4<1>, C4<1>;
L_0x55555ea095a0 .functor XOR 1, L_0x55555ea09870, L_0x55555ea099e0, C4<0>, C4<0>;
L_0x55555ea09610 .functor AND 1, L_0x55555ea09b10, L_0x55555ea095a0, C4<1>, C4<1>;
L_0x55555ea09720 .functor OR 1, L_0x55555ea09490, L_0x55555ea09610, C4<0>, C4<0>;
v0x55555e2519e0_0 .net "A", 0 0, L_0x55555ea09870;  1 drivers
v0x55555e251a80_0 .net "B", 0 0, L_0x55555ea099e0;  1 drivers
v0x55555e2505a0_0 .net "Cin", 0 0, L_0x55555ea09b10;  1 drivers
v0x55555e250670_0 .net "Cout", 0 0, L_0x55555ea09720;  1 drivers
v0x55555e24fd70_0 .net "Sum", 0 0, L_0x55555ea093d0;  1 drivers
v0x55555e24fe10_0 .net *"_ivl_0", 0 0, L_0x55555ea09360;  1 drivers
v0x55555e24e810_0 .net *"_ivl_4", 0 0, L_0x55555ea09490;  1 drivers
v0x55555e24e8f0_0 .net *"_ivl_6", 0 0, L_0x55555ea095a0;  1 drivers
v0x55555e24dfe0_0 .net *"_ivl_8", 0 0, L_0x55555ea09610;  1 drivers
S_0x55555e24c1d0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e25dd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea09d40 .functor XOR 1, L_0x55555ea0a260, L_0x55555ea0a420, C4<0>, C4<0>;
L_0x55555ea09db0 .functor XOR 1, L_0x55555ea09d40, L_0x55555ea0a5e0, C4<0>, C4<0>;
L_0x55555ea09e70 .functor AND 1, L_0x55555ea0a260, L_0x55555ea0a420, C4<1>, C4<1>;
L_0x55555ea09f80 .functor XOR 1, L_0x55555ea0a260, L_0x55555ea0a420, C4<0>, C4<0>;
L_0x55555ea09ff0 .functor AND 1, L_0x55555ea0a5e0, L_0x55555ea09f80, C4<1>, C4<1>;
L_0x55555ea0a100 .functor OR 1, L_0x55555ea09e70, L_0x55555ea09ff0, C4<0>, C4<0>;
v0x55555e24ba90_0 .net "A", 0 0, L_0x55555ea0a260;  1 drivers
v0x55555e24ca00_0 .net "B", 0 0, L_0x55555ea0a420;  1 drivers
v0x55555e24cac0_0 .net "Cin", 0 0, L_0x55555ea0a5e0;  1 drivers
v0x55555e24a080_0 .net "Cout", 0 0, L_0x55555ea0a100;  alias, 1 drivers
v0x55555e24a140_0 .net "Sum", 0 0, L_0x55555ea09db0;  1 drivers
v0x55555e249890_0 .net *"_ivl_0", 0 0, L_0x55555ea09d40;  1 drivers
v0x55555e249970_0 .net *"_ivl_4", 0 0, L_0x55555ea09e70;  1 drivers
v0x55555e24a8b0_0 .net *"_ivl_6", 0 0, L_0x55555ea09f80;  1 drivers
v0x55555e24a990_0 .net *"_ivl_8", 0 0, L_0x55555ea09ff0;  1 drivers
S_0x55555e246840 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x55555e2a4750;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e22c7c0_0 .net "A", 3 0, L_0x55555ea0cde0;  1 drivers
v0x55555e22c8c0_0 .net "B", 3 0, L_0x55555ea0ce80;  1 drivers
v0x55555e22bfd0_0 .net "Cin", 0 0, L_0x55555ea0cfb0;  1 drivers
v0x55555e22c0a0_0 .net "Cout", 0 0, L_0x55555ea0c6c0;  1 drivers
v0x55555e22cff0_0 .net "Sum", 3 0, L_0x55555ea0cd40;  1 drivers
v0x55555e22d090_0 .net "carry", 2 0, L_0x55555ea0c1c0;  1 drivers
L_0x55555ea0af50 .part L_0x55555ea0cde0, 0, 1;
L_0x55555ea0b080 .part L_0x55555ea0ce80, 0, 1;
L_0x55555ea0b620 .part L_0x55555ea0cde0, 1, 1;
L_0x55555ea0b750 .part L_0x55555ea0ce80, 1, 1;
L_0x55555ea0b880 .part L_0x55555ea0c1c0, 0, 1;
L_0x55555ea0be30 .part L_0x55555ea0cde0, 2, 1;
L_0x55555ea0bfa0 .part L_0x55555ea0ce80, 2, 1;
L_0x55555ea0c0d0 .part L_0x55555ea0c1c0, 1, 1;
L_0x55555ea0c1c0 .concat8 [ 1 1 1 0], L_0x55555ea0ae40, L_0x55555ea0b4d0, L_0x55555ea0bce0;
L_0x55555ea0c820 .part L_0x55555ea0cde0, 3, 1;
L_0x55555ea0c9e0 .part L_0x55555ea0ce80, 3, 1;
L_0x55555ea0cba0 .part L_0x55555ea0c1c0, 2, 1;
L_0x55555ea0cd40 .concat8 [ 1 1 1 1], L_0x55555ea0ab90, L_0x55555ea0b220, L_0x55555ea0b990, L_0x55555ea0c370;
S_0x55555e2436d0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e246840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea0ab20 .functor XOR 1, L_0x55555ea0af50, L_0x55555ea0b080, C4<0>, C4<0>;
L_0x55555ea0ab90 .functor XOR 1, L_0x55555ea0ab20, L_0x55555ea0cfb0, C4<0>, C4<0>;
L_0x55555ea0ac00 .functor AND 1, L_0x55555ea0af50, L_0x55555ea0b080, C4<1>, C4<1>;
L_0x55555ea0ad10 .functor XOR 1, L_0x55555ea0af50, L_0x55555ea0b080, C4<0>, C4<0>;
L_0x55555ea0ad80 .functor AND 1, L_0x55555ea0cfb0, L_0x55555ea0ad10, C4<1>, C4<1>;
L_0x55555ea0ae40 .functor OR 1, L_0x55555ea0ac00, L_0x55555ea0ad80, C4<0>, C4<0>;
v0x55555e2447a0_0 .net "A", 0 0, L_0x55555ea0af50;  1 drivers
v0x55555e242540_0 .net "B", 0 0, L_0x55555ea0b080;  1 drivers
v0x55555e2425e0_0 .net "Cin", 0 0, L_0x55555ea0cfb0;  alias, 1 drivers
v0x55555e241d10_0 .net "Cout", 0 0, L_0x55555ea0ae40;  1 drivers
v0x55555e241dd0_0 .net "Sum", 0 0, L_0x55555ea0ab90;  1 drivers
v0x55555e2407b0_0 .net *"_ivl_0", 0 0, L_0x55555ea0ab20;  1 drivers
v0x55555e240870_0 .net *"_ivl_4", 0 0, L_0x55555ea0ac00;  1 drivers
v0x55555e23ff80_0 .net *"_ivl_6", 0 0, L_0x55555ea0ad10;  1 drivers
v0x55555e240060_0 .net *"_ivl_8", 0 0, L_0x55555ea0ad80;  1 drivers
S_0x55555e23d980 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e246840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea0b1b0 .functor XOR 1, L_0x55555ea0b620, L_0x55555ea0b750, C4<0>, C4<0>;
L_0x55555ea0b220 .functor XOR 1, L_0x55555ea0b1b0, L_0x55555ea0b880, C4<0>, C4<0>;
L_0x55555ea0b290 .functor AND 1, L_0x55555ea0b620, L_0x55555ea0b750, C4<1>, C4<1>;
L_0x55555ea0b350 .functor XOR 1, L_0x55555ea0b620, L_0x55555ea0b750, C4<0>, C4<0>;
L_0x55555ea0b3c0 .functor AND 1, L_0x55555ea0b880, L_0x55555ea0b350, C4<1>, C4<1>;
L_0x55555ea0b4d0 .functor OR 1, L_0x55555ea0b290, L_0x55555ea0b3c0, C4<0>, C4<0>;
v0x55555e23ea50_0 .net "A", 0 0, L_0x55555ea0b620;  1 drivers
v0x55555e23c020_0 .net "B", 0 0, L_0x55555ea0b750;  1 drivers
v0x55555e23c0e0_0 .net "Cin", 0 0, L_0x55555ea0b880;  1 drivers
v0x55555e23b830_0 .net "Cout", 0 0, L_0x55555ea0b4d0;  1 drivers
v0x55555e23b8f0_0 .net "Sum", 0 0, L_0x55555ea0b220;  1 drivers
v0x55555e23c850_0 .net *"_ivl_0", 0 0, L_0x55555ea0b1b0;  1 drivers
v0x55555e23c930_0 .net *"_ivl_4", 0 0, L_0x55555ea0b290;  1 drivers
v0x55555e23a5f0_0 .net *"_ivl_6", 0 0, L_0x55555ea0b350;  1 drivers
v0x55555e23a6d0_0 .net *"_ivl_8", 0 0, L_0x55555ea0b3c0;  1 drivers
S_0x55555e237fb0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e246840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea0b920 .functor XOR 1, L_0x55555ea0be30, L_0x55555ea0bfa0, C4<0>, C4<0>;
L_0x55555ea0b990 .functor XOR 1, L_0x55555ea0b920, L_0x55555ea0c0d0, C4<0>, C4<0>;
L_0x55555ea0ba50 .functor AND 1, L_0x55555ea0be30, L_0x55555ea0bfa0, C4<1>, C4<1>;
L_0x55555ea0bb60 .functor XOR 1, L_0x55555ea0be30, L_0x55555ea0bfa0, C4<0>, C4<0>;
L_0x55555ea0bbd0 .functor AND 1, L_0x55555ea0c0d0, L_0x55555ea0bb60, C4<1>, C4<1>;
L_0x55555ea0bce0 .functor OR 1, L_0x55555ea0ba50, L_0x55555ea0bbd0, C4<0>, C4<0>;
v0x55555e237870_0 .net "A", 0 0, L_0x55555ea0be30;  1 drivers
v0x55555e2387e0_0 .net "B", 0 0, L_0x55555ea0bfa0;  1 drivers
v0x55555e2388a0_0 .net "Cin", 0 0, L_0x55555ea0c0d0;  1 drivers
v0x55555e235e60_0 .net "Cout", 0 0, L_0x55555ea0bce0;  1 drivers
v0x55555e235f20_0 .net "Sum", 0 0, L_0x55555ea0b990;  1 drivers
v0x55555e235670_0 .net *"_ivl_0", 0 0, L_0x55555ea0b920;  1 drivers
v0x55555e235750_0 .net *"_ivl_4", 0 0, L_0x55555ea0ba50;  1 drivers
v0x55555e236690_0 .net *"_ivl_6", 0 0, L_0x55555ea0bb60;  1 drivers
v0x55555e236770_0 .net *"_ivl_8", 0 0, L_0x55555ea0bbd0;  1 drivers
S_0x55555e233c40 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e246840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea0c300 .functor XOR 1, L_0x55555ea0c820, L_0x55555ea0c9e0, C4<0>, C4<0>;
L_0x55555ea0c370 .functor XOR 1, L_0x55555ea0c300, L_0x55555ea0cba0, C4<0>, C4<0>;
L_0x55555ea0c430 .functor AND 1, L_0x55555ea0c820, L_0x55555ea0c9e0, C4<1>, C4<1>;
L_0x55555ea0c540 .functor XOR 1, L_0x55555ea0c820, L_0x55555ea0c9e0, C4<0>, C4<0>;
L_0x55555ea0c5b0 .functor AND 1, L_0x55555ea0cba0, L_0x55555ea0c540, C4<1>, C4<1>;
L_0x55555ea0c6c0 .functor OR 1, L_0x55555ea0c430, L_0x55555ea0c5b0, C4<0>, C4<0>;
v0x55555e2328b0_0 .net "A", 0 0, L_0x55555ea0c820;  1 drivers
v0x55555e231fd0_0 .net "B", 0 0, L_0x55555ea0c9e0;  1 drivers
v0x55555e232090_0 .net "Cin", 0 0, L_0x55555ea0cba0;  1 drivers
v0x55555e230b90_0 .net "Cout", 0 0, L_0x55555ea0c6c0;  alias, 1 drivers
v0x55555e230c50_0 .net "Sum", 0 0, L_0x55555ea0c370;  1 drivers
v0x55555e230360_0 .net *"_ivl_0", 0 0, L_0x55555ea0c300;  1 drivers
v0x55555e230440_0 .net *"_ivl_4", 0 0, L_0x55555ea0c430;  1 drivers
v0x55555e22ee00_0 .net *"_ivl_6", 0 0, L_0x55555ea0c540;  1 drivers
v0x55555e22eee0_0 .net *"_ivl_8", 0 0, L_0x55555ea0c5b0;  1 drivers
S_0x55555e22a670 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x55555e2a4750;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e214a60_0 .net "A", 3 0, L_0x55555ea0f2b0;  1 drivers
v0x55555e214b60_0 .net "B", 3 0, L_0x55555ea0f3c0;  1 drivers
v0x55555e214230_0 .net "Cin", 0 0, L_0x55555ea0f460;  1 drivers
v0x55555e2142d0_0 .net "Cout", 0 0, L_0x55555ea0eb90;  1 drivers
v0x55555e212df0_0 .net "Sum", 3 0, L_0x55555ea0f210;  1 drivers
v0x55555e212e90_0 .net "carry", 2 0, L_0x55555ea0e690;  1 drivers
L_0x55555ea0d420 .part L_0x55555ea0f2b0, 0, 1;
L_0x55555ea0d550 .part L_0x55555ea0f3c0, 0, 1;
L_0x55555ea0daf0 .part L_0x55555ea0f2b0, 1, 1;
L_0x55555ea0dc20 .part L_0x55555ea0f3c0, 1, 1;
L_0x55555ea0dd50 .part L_0x55555ea0e690, 0, 1;
L_0x55555ea0e300 .part L_0x55555ea0f2b0, 2, 1;
L_0x55555ea0e470 .part L_0x55555ea0f3c0, 2, 1;
L_0x55555ea0e5a0 .part L_0x55555ea0e690, 1, 1;
L_0x55555ea0e690 .concat8 [ 1 1 1 0], L_0x55555ea0d310, L_0x55555ea0d9a0, L_0x55555ea0e1b0;
L_0x55555ea0ecf0 .part L_0x55555ea0f2b0, 3, 1;
L_0x55555ea0eeb0 .part L_0x55555ea0f3c0, 3, 1;
L_0x55555ea0f070 .part L_0x55555ea0e690, 2, 1;
L_0x55555ea0f210 .concat8 [ 1 1 1 1], L_0x55555ea0d150, L_0x55555ea0d6f0, L_0x55555ea0de60, L_0x55555ea0e840;
S_0x55555e22aea0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e22a670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea0d0e0 .functor XOR 1, L_0x55555ea0d420, L_0x55555ea0d550, C4<0>, C4<0>;
L_0x55555ea0d150 .functor XOR 1, L_0x55555ea0d0e0, L_0x55555ea0f460, C4<0>, C4<0>;
L_0x55555ea0d1c0 .functor AND 1, L_0x55555ea0d420, L_0x55555ea0d550, C4<1>, C4<1>;
L_0x55555ea0d230 .functor XOR 1, L_0x55555ea0d420, L_0x55555ea0d550, C4<0>, C4<0>;
L_0x55555ea0d2a0 .functor AND 1, L_0x55555ea0f460, L_0x55555ea0d230, C4<1>, C4<1>;
L_0x55555ea0d310 .functor OR 1, L_0x55555ea0d1c0, L_0x55555ea0d2a0, C4<0>, C4<0>;
v0x55555e228c40_0 .net "A", 0 0, L_0x55555ea0d420;  1 drivers
v0x55555e228ce0_0 .net "B", 0 0, L_0x55555ea0d550;  1 drivers
v0x55555e228410_0 .net "Cin", 0 0, L_0x55555ea0f460;  alias, 1 drivers
v0x55555e2284b0_0 .net "Cout", 0 0, L_0x55555ea0d310;  1 drivers
v0x55555e226600_0 .net "Sum", 0 0, L_0x55555ea0d150;  1 drivers
v0x55555e2266c0_0 .net *"_ivl_0", 0 0, L_0x55555ea0d0e0;  1 drivers
v0x55555e225e10_0 .net *"_ivl_4", 0 0, L_0x55555ea0d1c0;  1 drivers
v0x55555e225ef0_0 .net *"_ivl_6", 0 0, L_0x55555ea0d230;  1 drivers
v0x55555e226e30_0 .net *"_ivl_8", 0 0, L_0x55555ea0d2a0;  1 drivers
S_0x55555e223cc0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e22a670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea0d680 .functor XOR 1, L_0x55555ea0daf0, L_0x55555ea0dc20, C4<0>, C4<0>;
L_0x55555ea0d6f0 .functor XOR 1, L_0x55555ea0d680, L_0x55555ea0dd50, C4<0>, C4<0>;
L_0x55555ea0d760 .functor AND 1, L_0x55555ea0daf0, L_0x55555ea0dc20, C4<1>, C4<1>;
L_0x55555ea0d820 .functor XOR 1, L_0x55555ea0daf0, L_0x55555ea0dc20, C4<0>, C4<0>;
L_0x55555ea0d890 .functor AND 1, L_0x55555ea0dd50, L_0x55555ea0d820, C4<1>, C4<1>;
L_0x55555ea0d9a0 .functor OR 1, L_0x55555ea0d760, L_0x55555ea0d890, C4<0>, C4<0>;
v0x55555e2245a0_0 .net "A", 0 0, L_0x55555ea0daf0;  1 drivers
v0x55555e224ce0_0 .net "B", 0 0, L_0x55555ea0dc20;  1 drivers
v0x55555e224da0_0 .net "Cin", 0 0, L_0x55555ea0dd50;  1 drivers
v0x55555e222b30_0 .net "Cout", 0 0, L_0x55555ea0d9a0;  1 drivers
v0x55555e222bd0_0 .net "Sum", 0 0, L_0x55555ea0d6f0;  1 drivers
v0x55555e222300_0 .net *"_ivl_0", 0 0, L_0x55555ea0d680;  1 drivers
v0x55555e2223e0_0 .net *"_ivl_4", 0 0, L_0x55555ea0d760;  1 drivers
v0x55555e220da0_0 .net *"_ivl_6", 0 0, L_0x55555ea0d820;  1 drivers
v0x55555e220e80_0 .net *"_ivl_8", 0 0, L_0x55555ea0d890;  1 drivers
S_0x55555e21e760 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e22a670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea0ddf0 .functor XOR 1, L_0x55555ea0e300, L_0x55555ea0e470, C4<0>, C4<0>;
L_0x55555ea0de60 .functor XOR 1, L_0x55555ea0ddf0, L_0x55555ea0e5a0, C4<0>, C4<0>;
L_0x55555ea0df20 .functor AND 1, L_0x55555ea0e300, L_0x55555ea0e470, C4<1>, C4<1>;
L_0x55555ea0e030 .functor XOR 1, L_0x55555ea0e300, L_0x55555ea0e470, C4<0>, C4<0>;
L_0x55555ea0e0a0 .functor AND 1, L_0x55555ea0e5a0, L_0x55555ea0e030, C4<1>, C4<1>;
L_0x55555ea0e1b0 .functor OR 1, L_0x55555ea0df20, L_0x55555ea0e0a0, C4<0>, C4<0>;
v0x55555e21e020_0 .net "A", 0 0, L_0x55555ea0e300;  1 drivers
v0x55555e21ef90_0 .net "B", 0 0, L_0x55555ea0e470;  1 drivers
v0x55555e21f050_0 .net "Cin", 0 0, L_0x55555ea0e5a0;  1 drivers
v0x55555e21c610_0 .net "Cout", 0 0, L_0x55555ea0e1b0;  1 drivers
v0x55555e21c6d0_0 .net "Sum", 0 0, L_0x55555ea0de60;  1 drivers
v0x55555e21be20_0 .net *"_ivl_0", 0 0, L_0x55555ea0ddf0;  1 drivers
v0x55555e21bf00_0 .net *"_ivl_4", 0 0, L_0x55555ea0df20;  1 drivers
v0x55555e21ce40_0 .net *"_ivl_6", 0 0, L_0x55555ea0e030;  1 drivers
v0x55555e21cf20_0 .net *"_ivl_8", 0 0, L_0x55555ea0e0a0;  1 drivers
S_0x55555e21a3b0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e22a670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea0e7d0 .functor XOR 1, L_0x55555ea0ecf0, L_0x55555ea0eeb0, C4<0>, C4<0>;
L_0x55555ea0e840 .functor XOR 1, L_0x55555ea0e7d0, L_0x55555ea0f070, C4<0>, C4<0>;
L_0x55555ea0e900 .functor AND 1, L_0x55555ea0ecf0, L_0x55555ea0eeb0, C4<1>, C4<1>;
L_0x55555ea0ea10 .functor XOR 1, L_0x55555ea0ecf0, L_0x55555ea0eeb0, C4<0>, C4<0>;
L_0x55555ea0ea80 .functor AND 1, L_0x55555ea0f070, L_0x55555ea0ea10, C4<1>, C4<1>;
L_0x55555ea0eb90 .functor OR 1, L_0x55555ea0e900, L_0x55555ea0ea80, C4<0>, C4<0>;
v0x55555e218650_0 .net "A", 0 0, L_0x55555ea0ecf0;  1 drivers
v0x55555e217db0_0 .net "B", 0 0, L_0x55555ea0eeb0;  1 drivers
v0x55555e217e70_0 .net "Cin", 0 0, L_0x55555ea0f070;  1 drivers
v0x55555e218dd0_0 .net "Cout", 0 0, L_0x55555ea0eb90;  alias, 1 drivers
v0x55555e218e90_0 .net "Sum", 0 0, L_0x55555ea0e840;  1 drivers
v0x55555e216450_0 .net *"_ivl_0", 0 0, L_0x55555ea0e7d0;  1 drivers
v0x55555e216530_0 .net *"_ivl_4", 0 0, L_0x55555ea0e900;  1 drivers
v0x55555e215c60_0 .net *"_ivl_6", 0 0, L_0x55555ea0ea10;  1 drivers
v0x55555e215d40_0 .net *"_ivl_8", 0 0, L_0x55555ea0ea80;  1 drivers
S_0x55555e2125c0 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x55555e2a4750;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e1fa800_0 .net "A", 3 0, L_0x55555ea11810;  1 drivers
v0x55555e1fa900_0 .net "B", 3 0, L_0x55555ea118b0;  1 drivers
v0x55555e1fa010_0 .net "Cin", 0 0, L_0x55555ea119e0;  1 drivers
v0x55555e1fa0e0_0 .net "Cout", 0 0, L_0x55555ea110f0;  1 drivers
v0x55555e1fb030_0 .net "Sum", 3 0, L_0x55555ea11770;  1 drivers
v0x55555e1fb0d0_0 .net "carry", 2 0, L_0x55555ea10bf0;  1 drivers
L_0x55555ea0f980 .part L_0x55555ea11810, 0, 1;
L_0x55555ea0fab0 .part L_0x55555ea118b0, 0, 1;
L_0x55555ea10050 .part L_0x55555ea11810, 1, 1;
L_0x55555ea10180 .part L_0x55555ea118b0, 1, 1;
L_0x55555ea102b0 .part L_0x55555ea10bf0, 0, 1;
L_0x55555ea10860 .part L_0x55555ea11810, 2, 1;
L_0x55555ea109d0 .part L_0x55555ea118b0, 2, 1;
L_0x55555ea10b00 .part L_0x55555ea10bf0, 1, 1;
L_0x55555ea10bf0 .concat8 [ 1 1 1 0], L_0x55555ea0f830, L_0x55555ea0ff00, L_0x55555ea10710;
L_0x55555ea11250 .part L_0x55555ea11810, 3, 1;
L_0x55555ea11410 .part L_0x55555ea118b0, 3, 1;
L_0x55555ea115d0 .part L_0x55555ea10bf0, 2, 1;
L_0x55555ea11770 .concat8 [ 1 1 1 1], L_0x55555ea0f620, L_0x55555ea0fc50, L_0x55555ea103c0, L_0x55555ea10da0;
S_0x55555e210830 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e2125c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea0f350 .functor XOR 1, L_0x55555ea0f980, L_0x55555ea0fab0, C4<0>, C4<0>;
L_0x55555ea0f620 .functor XOR 1, L_0x55555ea0f350, L_0x55555ea119e0, C4<0>, C4<0>;
L_0x55555ea0f690 .functor AND 1, L_0x55555ea0f980, L_0x55555ea0fab0, C4<1>, C4<1>;
L_0x55555ea0f700 .functor XOR 1, L_0x55555ea0f980, L_0x55555ea0fab0, C4<0>, C4<0>;
L_0x55555ea0f770 .functor AND 1, L_0x55555ea119e0, L_0x55555ea0f700, C4<1>, C4<1>;
L_0x55555ea0f830 .functor OR 1, L_0x55555ea0f690, L_0x55555ea0f770, C4<0>, C4<0>;
v0x55555e20ea20_0 .net "A", 0 0, L_0x55555ea0f980;  1 drivers
v0x55555e20eac0_0 .net "B", 0 0, L_0x55555ea0fab0;  1 drivers
v0x55555e20e230_0 .net "Cin", 0 0, L_0x55555ea119e0;  alias, 1 drivers
v0x55555e20e300_0 .net "Cout", 0 0, L_0x55555ea0f830;  1 drivers
v0x55555e20f250_0 .net "Sum", 0 0, L_0x55555ea0f620;  1 drivers
v0x55555e20f2f0_0 .net *"_ivl_0", 0 0, L_0x55555ea0f350;  1 drivers
v0x55555e20c8d0_0 .net *"_ivl_4", 0 0, L_0x55555ea0f690;  1 drivers
v0x55555e20c9b0_0 .net *"_ivl_6", 0 0, L_0x55555ea0f700;  1 drivers
v0x55555e20c0e0_0 .net *"_ivl_8", 0 0, L_0x55555ea0f770;  1 drivers
S_0x55555e20d120 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e2125c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea0fbe0 .functor XOR 1, L_0x55555ea10050, L_0x55555ea10180, C4<0>, C4<0>;
L_0x55555ea0fc50 .functor XOR 1, L_0x55555ea0fbe0, L_0x55555ea102b0, C4<0>, C4<0>;
L_0x55555ea0fcc0 .functor AND 1, L_0x55555ea10050, L_0x55555ea10180, C4<1>, C4<1>;
L_0x55555ea0fd80 .functor XOR 1, L_0x55555ea10050, L_0x55555ea10180, C4<0>, C4<0>;
L_0x55555ea0fdf0 .functor AND 1, L_0x55555ea102b0, L_0x55555ea0fd80, C4<1>, C4<1>;
L_0x55555ea0ff00 .functor OR 1, L_0x55555ea0fcc0, L_0x55555ea0fdf0, C4<0>, C4<0>;
v0x55555e20afa0_0 .net "A", 0 0, L_0x55555ea10050;  1 drivers
v0x55555e20a690_0 .net "B", 0 0, L_0x55555ea10180;  1 drivers
v0x55555e20a750_0 .net "Cin", 0 0, L_0x55555ea102b0;  1 drivers
v0x55555e208860_0 .net "Cout", 0 0, L_0x55555ea0ff00;  1 drivers
v0x55555e208920_0 .net "Sum", 0 0, L_0x55555ea0fc50;  1 drivers
v0x55555e208070_0 .net *"_ivl_0", 0 0, L_0x55555ea0fbe0;  1 drivers
v0x55555e208150_0 .net *"_ivl_4", 0 0, L_0x55555ea0fcc0;  1 drivers
v0x55555e209090_0 .net *"_ivl_6", 0 0, L_0x55555ea0fd80;  1 drivers
v0x55555e209170_0 .net *"_ivl_8", 0 0, L_0x55555ea0fdf0;  1 drivers
S_0x55555e205f20 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e2125c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea10350 .functor XOR 1, L_0x55555ea10860, L_0x55555ea109d0, C4<0>, C4<0>;
L_0x55555ea103c0 .functor XOR 1, L_0x55555ea10350, L_0x55555ea10b00, C4<0>, C4<0>;
L_0x55555ea10480 .functor AND 1, L_0x55555ea10860, L_0x55555ea109d0, C4<1>, C4<1>;
L_0x55555ea10590 .functor XOR 1, L_0x55555ea10860, L_0x55555ea109d0, C4<0>, C4<0>;
L_0x55555ea10600 .functor AND 1, L_0x55555ea10b00, L_0x55555ea10590, C4<1>, C4<1>;
L_0x55555ea10710 .functor OR 1, L_0x55555ea10480, L_0x55555ea10600, C4<0>, C4<0>;
v0x55555e206ff0_0 .net "A", 0 0, L_0x55555ea10860;  1 drivers
v0x55555e204d90_0 .net "B", 0 0, L_0x55555ea109d0;  1 drivers
v0x55555e204e50_0 .net "Cin", 0 0, L_0x55555ea10b00;  1 drivers
v0x55555e204560_0 .net "Cout", 0 0, L_0x55555ea10710;  1 drivers
v0x55555e204620_0 .net "Sum", 0 0, L_0x55555ea103c0;  1 drivers
v0x55555e203000_0 .net *"_ivl_0", 0 0, L_0x55555ea10350;  1 drivers
v0x55555e2030e0_0 .net *"_ivl_4", 0 0, L_0x55555ea10480;  1 drivers
v0x55555e2027d0_0 .net *"_ivl_6", 0 0, L_0x55555ea10590;  1 drivers
v0x55555e2028b0_0 .net *"_ivl_8", 0 0, L_0x55555ea10600;  1 drivers
S_0x55555e2001d0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e2125c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea10d30 .functor XOR 1, L_0x55555ea11250, L_0x55555ea11410, C4<0>, C4<0>;
L_0x55555ea10da0 .functor XOR 1, L_0x55555ea10d30, L_0x55555ea115d0, C4<0>, C4<0>;
L_0x55555ea10e60 .functor AND 1, L_0x55555ea11250, L_0x55555ea11410, C4<1>, C4<1>;
L_0x55555ea10f70 .functor XOR 1, L_0x55555ea11250, L_0x55555ea11410, C4<0>, C4<0>;
L_0x55555ea10fe0 .functor AND 1, L_0x55555ea115d0, L_0x55555ea10f70, C4<1>, C4<1>;
L_0x55555ea110f0 .functor OR 1, L_0x55555ea10e60, L_0x55555ea10fe0, C4<0>, C4<0>;
v0x55555e2012a0_0 .net "A", 0 0, L_0x55555ea11250;  1 drivers
v0x55555e1fe870_0 .net "B", 0 0, L_0x55555ea11410;  1 drivers
v0x55555e1fe930_0 .net "Cin", 0 0, L_0x55555ea115d0;  1 drivers
v0x55555e1fe080_0 .net "Cout", 0 0, L_0x55555ea110f0;  alias, 1 drivers
v0x55555e1fe140_0 .net "Sum", 0 0, L_0x55555ea10da0;  1 drivers
v0x55555e1ff0a0_0 .net *"_ivl_0", 0 0, L_0x55555ea10d30;  1 drivers
v0x55555e1ff180_0 .net *"_ivl_4", 0 0, L_0x55555ea10e60;  1 drivers
v0x55555e1fce40_0 .net *"_ivl_6", 0 0, L_0x55555ea10f70;  1 drivers
v0x55555e1fcf20_0 .net *"_ivl_8", 0 0, L_0x55555ea10fe0;  1 drivers
S_0x55555e1f8500 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x55555e2a4750;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e3aaab0_0 .net "A", 3 0, L_0x55555ea13d80;  1 drivers
v0x55555e3aabb0_0 .net "B", 3 0, L_0x55555ea13ec0;  1 drivers
v0x55555e3a5d80_0 .net "Cin", 0 0, L_0x55555ea13f60;  1 drivers
v0x55555e3a5e50_0 .net "Cout", 0 0, L_0x55555ea13660;  1 drivers
v0x55555e3a31c0_0 .net "Sum", 3 0, L_0x55555ea13ce0;  1 drivers
v0x55555e3a3260_0 .net "carry", 2 0, L_0x55555ea13160;  1 drivers
L_0x55555ea11ef0 .part L_0x55555ea13d80, 0, 1;
L_0x55555ea12020 .part L_0x55555ea13ec0, 0, 1;
L_0x55555ea125c0 .part L_0x55555ea13d80, 1, 1;
L_0x55555ea126f0 .part L_0x55555ea13ec0, 1, 1;
L_0x55555ea12820 .part L_0x55555ea13160, 0, 1;
L_0x55555ea12dd0 .part L_0x55555ea13d80, 2, 1;
L_0x55555ea12f40 .part L_0x55555ea13ec0, 2, 1;
L_0x55555ea13070 .part L_0x55555ea13160, 1, 1;
L_0x55555ea13160 .concat8 [ 1 1 1 0], L_0x55555ea11de0, L_0x55555ea12470, L_0x55555ea12c80;
L_0x55555ea137c0 .part L_0x55555ea13d80, 3, 1;
L_0x55555ea13980 .part L_0x55555ea13ec0, 3, 1;
L_0x55555ea13b40 .part L_0x55555ea13160, 2, 1;
L_0x55555ea13ce0 .concat8 [ 1 1 1 1], L_0x55555ea11b80, L_0x55555ea121c0, L_0x55555ea12930, L_0x55555ea13310;
S_0x55555e1f8d30 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e1f8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea11b10 .functor XOR 1, L_0x55555ea11ef0, L_0x55555ea12020, C4<0>, C4<0>;
L_0x55555ea11b80 .functor XOR 1, L_0x55555ea11b10, L_0x55555ea13f60, C4<0>, C4<0>;
L_0x55555ea11bf0 .functor AND 1, L_0x55555ea11ef0, L_0x55555ea12020, C4<1>, C4<1>;
L_0x55555ea11cb0 .functor XOR 1, L_0x55555ea11ef0, L_0x55555ea12020, C4<0>, C4<0>;
L_0x55555ea11d20 .functor AND 1, L_0x55555ea13f60, L_0x55555ea11cb0, C4<1>, C4<1>;
L_0x55555ea11de0 .functor OR 1, L_0x55555ea11bf0, L_0x55555ea11d20, C4<0>, C4<0>;
v0x55555e490ab0_0 .net "A", 0 0, L_0x55555ea11ef0;  1 drivers
v0x55555e477880_0 .net "B", 0 0, L_0x55555ea12020;  1 drivers
v0x55555e477940_0 .net "Cin", 0 0, L_0x55555ea13f60;  alias, 1 drivers
v0x55555e4774a0_0 .net "Cout", 0 0, L_0x55555ea11de0;  1 drivers
v0x55555e477560_0 .net "Sum", 0 0, L_0x55555ea11b80;  1 drivers
v0x55555e4770c0_0 .net *"_ivl_0", 0 0, L_0x55555ea11b10;  1 drivers
v0x55555e4771a0_0 .net *"_ivl_4", 0 0, L_0x55555ea11bf0;  1 drivers
v0x55555e41bb00_0 .net *"_ivl_6", 0 0, L_0x55555ea11cb0;  1 drivers
v0x55555e41bbe0_0 .net *"_ivl_8", 0 0, L_0x55555ea11d20;  1 drivers
S_0x55555e36fe00 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e1f8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea12150 .functor XOR 1, L_0x55555ea125c0, L_0x55555ea126f0, C4<0>, C4<0>;
L_0x55555ea121c0 .functor XOR 1, L_0x55555ea12150, L_0x55555ea12820, C4<0>, C4<0>;
L_0x55555ea12230 .functor AND 1, L_0x55555ea125c0, L_0x55555ea126f0, C4<1>, C4<1>;
L_0x55555ea122f0 .functor XOR 1, L_0x55555ea125c0, L_0x55555ea126f0, C4<0>, C4<0>;
L_0x55555ea12360 .functor AND 1, L_0x55555ea12820, L_0x55555ea122f0, C4<1>, C4<1>;
L_0x55555ea12470 .functor OR 1, L_0x55555ea12230, L_0x55555ea12360, C4<0>, C4<0>;
v0x55555e3b6ab0_0 .net "A", 0 0, L_0x55555ea125c0;  1 drivers
v0x55555e3bc400_0 .net "B", 0 0, L_0x55555ea126f0;  1 drivers
v0x55555e3bc4c0_0 .net "Cin", 0 0, L_0x55555ea12820;  1 drivers
v0x55555e3b9840_0 .net "Cout", 0 0, L_0x55555ea12470;  1 drivers
v0x55555e3b9900_0 .net "Sum", 0 0, L_0x55555ea121c0;  1 drivers
v0x55555e3bc9f0_0 .net *"_ivl_0", 0 0, L_0x55555ea12150;  1 drivers
v0x55555e3bcad0_0 .net *"_ivl_4", 0 0, L_0x55555ea12230;  1 drivers
v0x55555e3bd8e0_0 .net *"_ivl_6", 0 0, L_0x55555ea122f0;  1 drivers
v0x55555e3bd9c0_0 .net *"_ivl_8", 0 0, L_0x55555ea12360;  1 drivers
S_0x55555e3baf00 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e1f8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea128c0 .functor XOR 1, L_0x55555ea12dd0, L_0x55555ea12f40, C4<0>, C4<0>;
L_0x55555ea12930 .functor XOR 1, L_0x55555ea128c0, L_0x55555ea13070, C4<0>, C4<0>;
L_0x55555ea129f0 .functor AND 1, L_0x55555ea12dd0, L_0x55555ea12f40, C4<1>, C4<1>;
L_0x55555ea12b00 .functor XOR 1, L_0x55555ea12dd0, L_0x55555ea12f40, C4<0>, C4<0>;
L_0x55555ea12b70 .functor AND 1, L_0x55555ea13070, L_0x55555ea12b00, C4<1>, C4<1>;
L_0x55555ea12c80 .functor OR 1, L_0x55555ea129f0, L_0x55555ea12b70, C4<0>, C4<0>;
v0x55555e3b7460_0 .net "A", 0 0, L_0x55555ea12dd0;  1 drivers
v0x55555e3b83e0_0 .net "B", 0 0, L_0x55555ea12f40;  1 drivers
v0x55555e3b84a0_0 .net "Cin", 0 0, L_0x55555ea13070;  1 drivers
v0x55555e3b5020_0 .net "Cout", 0 0, L_0x55555ea12c80;  1 drivers
v0x55555e3b50e0_0 .net "Sum", 0 0, L_0x55555ea12930;  1 drivers
v0x55555e3b5dd0_0 .net *"_ivl_0", 0 0, L_0x55555ea128c0;  1 drivers
v0x55555e3b5eb0_0 .net *"_ivl_4", 0 0, L_0x55555ea129f0;  1 drivers
v0x55555e3b13c0_0 .net *"_ivl_6", 0 0, L_0x55555ea12b00;  1 drivers
v0x55555e3b14a0_0 .net *"_ivl_8", 0 0, L_0x55555ea12b70;  1 drivers
S_0x55555e3b19b0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e1f8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea132a0 .functor XOR 1, L_0x55555ea137c0, L_0x55555ea13980, C4<0>, C4<0>;
L_0x55555ea13310 .functor XOR 1, L_0x55555ea132a0, L_0x55555ea13b40, C4<0>, C4<0>;
L_0x55555ea133d0 .functor AND 1, L_0x55555ea137c0, L_0x55555ea13980, C4<1>, C4<1>;
L_0x55555ea134e0 .functor XOR 1, L_0x55555ea137c0, L_0x55555ea13980, C4<0>, C4<0>;
L_0x55555ea13550 .functor AND 1, L_0x55555ea13b40, L_0x55555ea134e0, C4<1>, C4<1>;
L_0x55555ea13660 .functor OR 1, L_0x55555ea133d0, L_0x55555ea13550, C4<0>, C4<0>;
v0x55555e3b2950_0 .net "A", 0 0, L_0x55555ea137c0;  1 drivers
v0x55555e3aee90_0 .net "B", 0 0, L_0x55555ea13980;  1 drivers
v0x55555e3aef50_0 .net "Cin", 0 0, L_0x55555ea13b40;  1 drivers
v0x55555e3afec0_0 .net "Cout", 0 0, L_0x55555ea13660;  alias, 1 drivers
v0x55555e3aff80_0 .net "Sum", 0 0, L_0x55555ea13310;  1 drivers
v0x55555e3ac2d0_0 .net *"_ivl_0", 0 0, L_0x55555ea132a0;  1 drivers
v0x55555e3ac3b0_0 .net *"_ivl_4", 0 0, L_0x55555ea133d0;  1 drivers
v0x55555e3ad300_0 .net *"_ivl_6", 0 0, L_0x55555ea134e0;  1 drivers
v0x55555e3ad3e0_0 .net *"_ivl_8", 0 0, L_0x55555ea13550;  1 drivers
S_0x55555e3a6370 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x55555e2a4750;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e3840b0_0 .net "A", 3 0, L_0x55555ea16340;  1 drivers
v0x55555e3841b0_0 .net "B", 3 0, L_0x55555ea14000;  1 drivers
v0x55555e384fa0_0 .net "Cin", 0 0, L_0x55555ea165b0;  1 drivers
v0x55555e3850a0_0 .net "Cout", 0 0, L_0x55555ea15be0;  alias, 1 drivers
v0x55555e381590_0 .net "Sum", 3 0, L_0x55555ea162a0;  1 drivers
v0x55555e381630_0 .net "carry", 2 0, L_0x55555ea156e0;  1 drivers
L_0x55555ea143d0 .part L_0x55555ea16340, 0, 1;
L_0x55555ea14500 .part L_0x55555ea14000, 0, 1;
L_0x55555ea14b40 .part L_0x55555ea16340, 1, 1;
L_0x55555ea14c70 .part L_0x55555ea14000, 1, 1;
L_0x55555ea14da0 .part L_0x55555ea156e0, 0, 1;
L_0x55555ea15350 .part L_0x55555ea16340, 2, 1;
L_0x55555ea154c0 .part L_0x55555ea14000, 2, 1;
L_0x55555ea155f0 .part L_0x55555ea156e0, 1, 1;
L_0x55555ea156e0 .concat8 [ 1 1 1 0], L_0x55555ea142c0, L_0x55555ea149f0, L_0x55555ea15200;
L_0x55555ea15d80 .part L_0x55555ea16340, 3, 1;
L_0x55555ea15f40 .part L_0x55555ea14000, 3, 1;
L_0x55555ea16100 .part L_0x55555ea156e0, 2, 1;
L_0x55555ea162a0 .concat8 [ 1 1 1 1], L_0x55555ea140b0, L_0x55555ea146a0, L_0x55555ea14eb0, L_0x55555ea15890;
S_0x55555e3a3850 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e3a6370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9fc140 .functor XOR 1, L_0x55555ea143d0, L_0x55555ea14500, C4<0>, C4<0>;
L_0x55555ea140b0 .functor XOR 1, L_0x55555e9fc140, L_0x55555ea165b0, C4<0>, C4<0>;
L_0x55555ea14120 .functor AND 1, L_0x55555ea143d0, L_0x55555ea14500, C4<1>, C4<1>;
L_0x55555ea14190 .functor XOR 1, L_0x55555ea143d0, L_0x55555ea14500, C4<0>, C4<0>;
L_0x55555ea14200 .functor AND 1, L_0x55555ea165b0, L_0x55555ea14190, C4<1>, C4<1>;
L_0x55555ea142c0 .functor OR 1, L_0x55555ea14120, L_0x55555ea14200, C4<0>, C4<0>;
v0x55555e3a4930_0 .net "A", 0 0, L_0x55555ea143d0;  1 drivers
v0x55555e3a0c90_0 .net "B", 0 0, L_0x55555ea14500;  1 drivers
v0x55555e3a0d50_0 .net "Cin", 0 0, L_0x55555ea165b0;  alias, 1 drivers
v0x55555e3a1cc0_0 .net "Cout", 0 0, L_0x55555ea142c0;  1 drivers
v0x55555e3a1d80_0 .net "Sum", 0 0, L_0x55555ea140b0;  1 drivers
v0x55555e39e440_0 .net *"_ivl_0", 0 0, L_0x55555e9fc140;  1 drivers
v0x55555e39e520_0 .net *"_ivl_4", 0 0, L_0x55555ea14120;  1 drivers
v0x55555e39f470_0 .net *"_ivl_6", 0 0, L_0x55555ea14190;  1 drivers
v0x55555e39f550_0 .net *"_ivl_8", 0 0, L_0x55555ea14200;  1 drivers
S_0x55555e397b80 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e3a6370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea14630 .functor XOR 1, L_0x55555ea14b40, L_0x55555ea14c70, C4<0>, C4<0>;
L_0x55555ea146a0 .functor XOR 1, L_0x55555ea14630, L_0x55555ea14da0, C4<0>, C4<0>;
L_0x55555ea14760 .functor AND 1, L_0x55555ea14b40, L_0x55555ea14c70, C4<1>, C4<1>;
L_0x55555ea14870 .functor XOR 1, L_0x55555ea14b40, L_0x55555ea14c70, C4<0>, C4<0>;
L_0x55555ea148e0 .functor AND 1, L_0x55555ea14da0, L_0x55555ea14870, C4<1>, C4<1>;
L_0x55555ea149f0 .functor OR 1, L_0x55555ea14760, L_0x55555ea148e0, C4<0>, C4<0>;
v0x55555e39ade0_0 .net "A", 0 0, L_0x55555ea14b40;  1 drivers
v0x55555e39bc20_0 .net "B", 0 0, L_0x55555ea14c70;  1 drivers
v0x55555e39bce0_0 .net "Cin", 0 0, L_0x55555ea14da0;  1 drivers
v0x55555e398210_0 .net "Cout", 0 0, L_0x55555ea149f0;  1 drivers
v0x55555e3982d0_0 .net "Sum", 0 0, L_0x55555ea146a0;  1 drivers
v0x55555e399240_0 .net *"_ivl_0", 0 0, L_0x55555ea14630;  1 drivers
v0x55555e399320_0 .net *"_ivl_4", 0 0, L_0x55555ea14760;  1 drivers
v0x55555e395650_0 .net *"_ivl_6", 0 0, L_0x55555ea14870;  1 drivers
v0x55555e395730_0 .net *"_ivl_8", 0 0, L_0x55555ea148e0;  1 drivers
S_0x55555e392e00 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e3a6370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea14e40 .functor XOR 1, L_0x55555ea15350, L_0x55555ea154c0, C4<0>, C4<0>;
L_0x55555ea14eb0 .functor XOR 1, L_0x55555ea14e40, L_0x55555ea155f0, C4<0>, C4<0>;
L_0x55555ea14f70 .functor AND 1, L_0x55555ea15350, L_0x55555ea154c0, C4<1>, C4<1>;
L_0x55555ea15080 .functor XOR 1, L_0x55555ea15350, L_0x55555ea154c0, C4<0>, C4<0>;
L_0x55555ea150f0 .functor AND 1, L_0x55555ea155f0, L_0x55555ea15080, C4<1>, C4<1>;
L_0x55555ea15200 .functor OR 1, L_0x55555ea14f70, L_0x55555ea150f0, C4<0>, C4<0>;
v0x55555e393ee0_0 .net "A", 0 0, L_0x55555ea15350;  1 drivers
v0x55555e38f100_0 .net "B", 0 0, L_0x55555ea154c0;  1 drivers
v0x55555e38f1c0_0 .net "Cin", 0 0, L_0x55555ea155f0;  1 drivers
v0x55555e38c540_0 .net "Cout", 0 0, L_0x55555ea15200;  1 drivers
v0x55555e38c600_0 .net "Sum", 0 0, L_0x55555ea14eb0;  1 drivers
v0x55555e38f6f0_0 .net *"_ivl_0", 0 0, L_0x55555ea14e40;  1 drivers
v0x55555e38f7d0_0 .net *"_ivl_4", 0 0, L_0x55555ea14f70;  1 drivers
v0x55555e3905e0_0 .net *"_ivl_6", 0 0, L_0x55555ea15080;  1 drivers
v0x55555e3906c0_0 .net *"_ivl_8", 0 0, L_0x55555ea150f0;  1 drivers
S_0x55555e38dc00 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e3a6370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555ea15820 .functor XOR 1, L_0x55555ea15d80, L_0x55555ea15f40, C4<0>, C4<0>;
L_0x55555ea15890 .functor XOR 1, L_0x55555ea15820, L_0x55555ea16100, C4<0>, C4<0>;
L_0x55555ea15950 .functor AND 1, L_0x55555ea15d80, L_0x55555ea15f40, C4<1>, C4<1>;
L_0x55555ea15a60 .functor XOR 1, L_0x55555ea15d80, L_0x55555ea15f40, C4<0>, C4<0>;
L_0x55555ea15ad0 .functor AND 1, L_0x55555ea16100, L_0x55555ea15a60, C4<1>, C4<1>;
L_0x55555ea15be0 .functor OR 1, L_0x55555ea15950, L_0x55555ea15ad0, C4<0>, C4<0>;
v0x55555e38a0c0_0 .net "A", 0 0, L_0x55555ea15d80;  1 drivers
v0x55555e38b040_0 .net "B", 0 0, L_0x55555ea15f40;  1 drivers
v0x55555e38b100_0 .net "Cin", 0 0, L_0x55555ea16100;  1 drivers
v0x55555e3877c0_0 .net "Cout", 0 0, L_0x55555ea15be0;  alias, 1 drivers
v0x55555e387880_0 .net "Sum", 0 0, L_0x55555ea15890;  1 drivers
v0x55555e3887f0_0 .net *"_ivl_0", 0 0, L_0x55555ea15820;  1 drivers
v0x55555e3888d0_0 .net *"_ivl_4", 0 0, L_0x55555ea15950;  1 drivers
v0x55555e383ac0_0 .net *"_ivl_6", 0 0, L_0x55555ea15a60;  1 drivers
v0x55555e383ba0_0 .net *"_ivl_8", 0 0, L_0x55555ea15ad0;  1 drivers
S_0x55555e37d1b0 .scope module, "sra_inst" "SRA" 22 58, 22 122 0, S_0x55555e716f10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "tmp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "Sra_out";
L_0x55555ea1a660 .functor BUFZ 32, L_0x55555ea1b4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e378480_0 .net "A", 31 0, v0x55555e7d0b40_0;  alias, 1 drivers
v0x55555e3758c0_0 .net "Sra_out", 31 0, L_0x55555ea1a660;  alias, 1 drivers
v0x55555e3759a0_0 .net *"_ivl_1", 0 0, L_0x55555ea19b70;  1 drivers
v0x55555e378a70_0 .net *"_ivl_11", 0 0, L_0x55555ea19fd0;  1 drivers
v0x55555e378b50_0 .net *"_ivl_13", 0 0, L_0x55555ea1a0c0;  1 drivers
v0x55555e379960_0 .net *"_ivl_15", 1 0, L_0x55555ea1a160;  1 drivers
v0x55555e379a20_0 .net *"_ivl_17", 29 0, L_0x55555ea1a2a0;  1 drivers
v0x55555e375f50_0 .net *"_ivl_18", 31 0, L_0x55555ea1a390;  1 drivers
v0x55555e376030_0 .net *"_ivl_23", 0 0, L_0x55555ea1a5c0;  1 drivers
v0x55555e377050_0 .net *"_ivl_25", 0 0, L_0x55555ea1a6d0;  1 drivers
v0x55555e373390_0 .net *"_ivl_27", 3 0, L_0x55555ea1a770;  1 drivers
v0x55555e373450_0 .net *"_ivl_29", 27 0, L_0x55555ea1a860;  1 drivers
v0x55555e3743c0_0 .net *"_ivl_3", 0 0, L_0x55555ea19c10;  1 drivers
v0x55555e3744a0_0 .net *"_ivl_30", 31 0, L_0x55555ea1a950;  1 drivers
v0x55555e370b40_0 .net *"_ivl_35", 0 0, L_0x55555ea1ac60;  1 drivers
v0x55555e370c20_0 .net *"_ivl_37", 0 0, L_0x55555ea1ada0;  1 drivers
v0x55555e371b70_0 .net *"_ivl_39", 7 0, L_0x55555ea1ae40;  1 drivers
v0x55555e36d140_0 .net *"_ivl_41", 23 0, L_0x55555ea1ad00;  1 drivers
v0x55555e36d220_0 .net *"_ivl_42", 31 0, L_0x55555ea1afe0;  1 drivers
v0x55555e36a5a0_0 .net *"_ivl_47", 0 0, L_0x55555ea1b280;  1 drivers
v0x55555e36d710_0 .net *"_ivl_49", 0 0, L_0x55555ea1b120;  1 drivers
v0x55555e36d7f0_0 .net *"_ivl_5", 30 0, L_0x55555ea19cb0;  1 drivers
v0x55555e36e600_0 .net *"_ivl_51", 15 0, L_0x55555ea1b3f0;  1 drivers
v0x55555e36e6e0_0 .net *"_ivl_53", 15 0, L_0x55555ea1b320;  1 drivers
v0x55555e36abf0_0 .net *"_ivl_54", 31 0, L_0x55555ea1b610;  1 drivers
v0x55555e36acd0_0 .net *"_ivl_6", 31 0, L_0x55555ea19d50;  1 drivers
v0x55555e36bc20_0 .net "temp_0", 31 0, L_0x55555ea19e90;  1 drivers
v0x55555e36bd00_0 .net "temp_1", 31 0, L_0x55555ea1a4d0;  1 drivers
v0x55555e368080_0 .net "temp_2", 31 0, L_0x55555ea1ab20;  1 drivers
v0x55555e368160_0 .net "temp_3", 31 0, L_0x55555ea1aee0;  1 drivers
v0x55555e3690d0_0 .net "temp_4", 31 0, L_0x55555ea1b4e0;  1 drivers
v0x55555e3691b0_0 .net "tmp", 4 0, L_0x55555ea1b980;  1 drivers
L_0x55555ea19b70 .part L_0x55555ea1b980, 0, 1;
L_0x55555ea19c10 .part v0x55555e7d0b40_0, 31, 1;
L_0x55555ea19cb0 .part v0x55555e7d0b40_0, 1, 31;
L_0x55555ea19d50 .concat [ 31 1 0 0], L_0x55555ea19cb0, L_0x55555ea19c10;
L_0x55555ea19e90 .functor MUXZ 32, v0x55555e7d0b40_0, L_0x55555ea19d50, L_0x55555ea19b70, C4<>;
L_0x55555ea19fd0 .part L_0x55555ea1b980, 1, 1;
L_0x55555ea1a0c0 .part v0x55555e7d0b40_0, 31, 1;
L_0x55555ea1a160 .repeat 2, 2, L_0x55555ea1a0c0;
L_0x55555ea1a2a0 .part L_0x55555ea19e90, 2, 30;
L_0x55555ea1a390 .concat [ 30 2 0 0], L_0x55555ea1a2a0, L_0x55555ea1a160;
L_0x55555ea1a4d0 .functor MUXZ 32, L_0x55555ea19e90, L_0x55555ea1a390, L_0x55555ea19fd0, C4<>;
L_0x55555ea1a5c0 .part L_0x55555ea1b980, 2, 1;
L_0x55555ea1a6d0 .part v0x55555e7d0b40_0, 31, 1;
L_0x55555ea1a770 .repeat 4, 4, L_0x55555ea1a6d0;
L_0x55555ea1a860 .part L_0x55555ea1a4d0, 4, 28;
L_0x55555ea1a950 .concat [ 28 4 0 0], L_0x55555ea1a860, L_0x55555ea1a770;
L_0x55555ea1ab20 .functor MUXZ 32, L_0x55555ea1a4d0, L_0x55555ea1a950, L_0x55555ea1a5c0, C4<>;
L_0x55555ea1ac60 .part L_0x55555ea1b980, 3, 1;
L_0x55555ea1ada0 .part v0x55555e7d0b40_0, 31, 1;
L_0x55555ea1ae40 .repeat 8, 8, L_0x55555ea1ada0;
L_0x55555ea1ad00 .part L_0x55555ea1ab20, 8, 24;
L_0x55555ea1afe0 .concat [ 24 8 0 0], L_0x55555ea1ad00, L_0x55555ea1ae40;
L_0x55555ea1aee0 .functor MUXZ 32, L_0x55555ea1ab20, L_0x55555ea1afe0, L_0x55555ea1ac60, C4<>;
L_0x55555ea1b280 .part L_0x55555ea1b980, 4, 1;
L_0x55555ea1b120 .part v0x55555e7d0b40_0, 31, 1;
L_0x55555ea1b3f0 .repeat 16, 16, L_0x55555ea1b120;
L_0x55555ea1b320 .part L_0x55555ea1aee0, 16, 16;
L_0x55555ea1b610 .concat [ 16 16 0 0], L_0x55555ea1b320, L_0x55555ea1b3f0;
L_0x55555ea1b4e0 .functor MUXZ 32, L_0x55555ea1aee0, L_0x55555ea1b610, L_0x55555ea1b280, C4<>;
S_0x55555e366a10 .scope module, "srl_inst" "SRL" 22 57, 22 104 0, S_0x55555e716f10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "tmp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "Srl_out";
L_0x55555ea19010 .functor BUFZ 32, L_0x55555ea198e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e47fe70_0 .net "A", 31 0, v0x55555e7d0b40_0;  alias, 1 drivers
v0x55555e47ff30_0 .net "Srl_out", 31 0, L_0x55555ea19010;  alias, 1 drivers
v0x55555e4853f0_0 .net *"_ivl_1", 0 0, L_0x55555ea18440;  1 drivers
v0x55555e4854b0_0 .net *"_ivl_11", 0 0, L_0x55555ea18800;  1 drivers
L_0x7f3943206df0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555e483e50_0 .net/2u *"_ivl_12", 1 0, L_0x7f3943206df0;  1 drivers
v0x55555e4828f0_0 .net *"_ivl_15", 29 0, L_0x55555ea188f0;  1 drivers
v0x55555e4829d0_0 .net *"_ivl_16", 31 0, L_0x55555ea18a20;  1 drivers
L_0x7f3943206da8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e4813b0_0 .net/2u *"_ivl_2", 0 0, L_0x7f3943206da8;  1 drivers
v0x55555e481490_0 .net *"_ivl_21", 0 0, L_0x55555ea18cf0;  1 drivers
L_0x7f3943206e38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55555e487260_0 .net/2u *"_ivl_22", 3 0, L_0x7f3943206e38;  1 drivers
v0x55555e487340_0 .net *"_ivl_25", 27 0, L_0x55555ea18d90;  1 drivers
v0x55555e48de50_0 .net *"_ivl_26", 31 0, L_0x55555ea18e80;  1 drivers
v0x55555e48df10_0 .net *"_ivl_31", 0 0, L_0x55555ea19120;  1 drivers
L_0x7f3943206e80 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55555e48c330_0 .net/2u *"_ivl_32", 7 0, L_0x7f3943206e80;  1 drivers
v0x55555e48c410_0 .net *"_ivl_35", 23 0, L_0x55555ea191c0;  1 drivers
v0x55555e48a810_0 .net *"_ivl_36", 31 0, L_0x55555ea19260;  1 drivers
v0x55555e48a8f0_0 .net *"_ivl_41", 0 0, L_0x55555ea19570;  1 drivers
L_0x7f3943206ec8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e426c60_0 .net/2u *"_ivl_42", 15 0, L_0x7f3943206ec8;  1 drivers
v0x55555e426d40_0 .net *"_ivl_45", 15 0, L_0x55555ea19610;  1 drivers
v0x55555e46d860_0 .net *"_ivl_46", 31 0, L_0x55555ea197a0;  1 drivers
v0x55555e46d940_0 .net *"_ivl_5", 30 0, L_0x55555ea184e0;  1 drivers
v0x55555e473260_0 .net *"_ivl_6", 31 0, L_0x55555ea18580;  1 drivers
v0x55555e473340_0 .net "temp_0", 31 0, L_0x55555ea186c0;  1 drivers
v0x55555e4706a0_0 .net "temp_1", 31 0, L_0x55555ea18b60;  1 drivers
v0x55555e470760_0 .net "temp_2", 31 0, L_0x55555ea18f70;  1 drivers
v0x55555e473850_0 .net "temp_3", 31 0, L_0x55555ea193a0;  1 drivers
v0x55555e473930_0 .net "temp_4", 31 0, L_0x55555ea198e0;  1 drivers
v0x55555e474740_0 .net "tmp", 4 0, L_0x55555ea19700;  1 drivers
L_0x55555ea18440 .part L_0x55555ea19700, 0, 1;
L_0x55555ea184e0 .part v0x55555e7d0b40_0, 1, 31;
L_0x55555ea18580 .concat [ 31 1 0 0], L_0x55555ea184e0, L_0x7f3943206da8;
L_0x55555ea186c0 .functor MUXZ 32, v0x55555e7d0b40_0, L_0x55555ea18580, L_0x55555ea18440, C4<>;
L_0x55555ea18800 .part L_0x55555ea19700, 1, 1;
L_0x55555ea188f0 .part L_0x55555ea186c0, 2, 30;
L_0x55555ea18a20 .concat [ 30 2 0 0], L_0x55555ea188f0, L_0x7f3943206df0;
L_0x55555ea18b60 .functor MUXZ 32, L_0x55555ea186c0, L_0x55555ea18a20, L_0x55555ea18800, C4<>;
L_0x55555ea18cf0 .part L_0x55555ea19700, 2, 1;
L_0x55555ea18d90 .part L_0x55555ea18b60, 4, 28;
L_0x55555ea18e80 .concat [ 28 4 0 0], L_0x55555ea18d90, L_0x7f3943206e38;
L_0x55555ea18f70 .functor MUXZ 32, L_0x55555ea18b60, L_0x55555ea18e80, L_0x55555ea18cf0, C4<>;
L_0x55555ea19120 .part L_0x55555ea19700, 3, 1;
L_0x55555ea191c0 .part L_0x55555ea18f70, 8, 24;
L_0x55555ea19260 .concat [ 24 8 0 0], L_0x55555ea191c0, L_0x7f3943206e80;
L_0x55555ea193a0 .functor MUXZ 32, L_0x55555ea18f70, L_0x55555ea19260, L_0x55555ea19120, C4<>;
L_0x55555ea19570 .part L_0x55555ea19700, 4, 1;
L_0x55555ea19610 .part L_0x55555ea193a0, 16, 16;
L_0x55555ea197a0 .concat [ 16 16 0 0], L_0x55555ea19610, L_0x7f3943206ec8;
L_0x55555ea198e0 .functor MUXZ 32, L_0x55555ea193a0, L_0x55555ea197a0, L_0x55555ea19570, C4<>;
S_0x55555e470d30 .scope module, "sub_fa" "FA_32bit" 22 39, 23 47 0, S_0x55555e716f10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e65e490_0 .net "A", 31 0, v0x55555e7d0b40_0;  alias, 1 drivers
v0x55555e65e550_0 .net "B", 31 0, L_0x55555e9f0680;  1 drivers
L_0x7f3943206b68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555e65e0c0_0 .net "Cin", 0 0, L_0x7f3943206b68;  1 drivers
v0x55555e65e160_0 .net "Cout", 0 0, L_0x55555e9ef890;  1 drivers
v0x55555e65ba60_0 .net "Sum", 31 0, L_0x55555e9f0000;  alias, 1 drivers
v0x55555e65bb50_0 .net "carry", 6 0, L_0x55555e9eda20;  1 drivers
L_0x55555e9dfaf0 .part v0x55555e7d0b40_0, 0, 4;
L_0x55555e9dfb90 .part L_0x55555e9f0680, 0, 4;
L_0x55555e9e1ef0 .part v0x55555e7d0b40_0, 4, 4;
L_0x55555e9e1f90 .part L_0x55555e9f0680, 4, 4;
L_0x55555e9e2030 .part L_0x55555e9eda20, 0, 1;
L_0x55555e9e4420 .part v0x55555e7d0b40_0, 8, 4;
L_0x55555e9e44c0 .part L_0x55555e9f0680, 8, 4;
L_0x55555e9e4560 .part L_0x55555e9eda20, 1, 1;
L_0x55555e9e69a0 .part v0x55555e7d0b40_0, 12, 4;
L_0x55555e9e6a40 .part L_0x55555e9f0680, 12, 4;
L_0x55555e9e6b70 .part L_0x55555e9eda20, 2, 1;
L_0x55555e9e8e70 .part v0x55555e7d0b40_0, 16, 4;
L_0x55555e9e8f80 .part L_0x55555e9f0680, 16, 4;
L_0x55555e9e9020 .part L_0x55555e9eda20, 3, 1;
L_0x55555e9eb3d0 .part v0x55555e7d0b40_0, 20, 4;
L_0x55555e9eb470 .part L_0x55555e9f0680, 20, 4;
L_0x55555e9eb5a0 .part L_0x55555e9eda20, 4, 1;
L_0x55555e9ed980 .part v0x55555e7d0b40_0, 24, 4;
L_0x55555e9edac0 .part L_0x55555e9f0680, 24, 4;
L_0x55555e9edb60 .part L_0x55555e9eda20, 5, 1;
LS_0x55555e9eda20_0_0 .concat8 [ 1 1 1 1], L_0x55555e9df3d0, L_0x55555e9e17d0, L_0x55555e9e3d00, L_0x55555e9e6280;
LS_0x55555e9eda20_0_4 .concat8 [ 1 1 1 0], L_0x55555e9e8750, L_0x55555e9eacb0, L_0x55555e9ed260;
L_0x55555e9eda20 .concat8 [ 4 3 0 0], LS_0x55555e9eda20_0_0, LS_0x55555e9eda20_0_4;
L_0x55555e9eff60 .part v0x55555e7d0b40_0, 28, 4;
L_0x55555e9edc00 .part L_0x55555e9f0680, 28, 4;
L_0x55555e9f01d0 .part L_0x55555e9eda20, 6, 1;
LS_0x55555e9f0000_0_0 .concat8 [ 4 4 4 4], L_0x55555e9dfa50, L_0x55555e9e1e50, L_0x55555e9e4380, L_0x55555e9e6900;
LS_0x55555e9f0000_0_4 .concat8 [ 4 4 4 4], L_0x55555e9e8dd0, L_0x55555e9eb330, L_0x55555e9ed8e0, L_0x55555e9efec0;
L_0x55555e9f0000 .concat8 [ 16 16 0 0], LS_0x55555e9f0000_0_0, LS_0x55555e9f0000_0_4;
S_0x55555e46e210 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x55555e470d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e44f070_0 .net "A", 3 0, L_0x55555e9dfaf0;  1 drivers
v0x55555e44f170_0 .net "B", 3 0, L_0x55555e9dfb90;  1 drivers
v0x55555e4500a0_0 .net "Cin", 0 0, L_0x7f3943206b68;  alias, 1 drivers
v0x55555e450170_0 .net "Cout", 0 0, L_0x55555e9df3d0;  1 drivers
v0x55555e44c4b0_0 .net "Sum", 3 0, L_0x55555e9dfa50;  1 drivers
v0x55555e44c550_0 .net "carry", 2 0, L_0x55555e9deed0;  1 drivers
L_0x55555e9ddc60 .part L_0x55555e9dfaf0, 0, 1;
L_0x55555e9ddd90 .part L_0x55555e9dfb90, 0, 1;
L_0x55555e9de330 .part L_0x55555e9dfaf0, 1, 1;
L_0x55555e9de460 .part L_0x55555e9dfb90, 1, 1;
L_0x55555e9de590 .part L_0x55555e9deed0, 0, 1;
L_0x55555e9deb40 .part L_0x55555e9dfaf0, 2, 1;
L_0x55555e9decb0 .part L_0x55555e9dfb90, 2, 1;
L_0x55555e9dede0 .part L_0x55555e9deed0, 1, 1;
L_0x55555e9deed0 .concat8 [ 1 1 1 0], L_0x55555e9ddb10, L_0x55555e9de1e0, L_0x55555e9de9f0;
L_0x55555e9df530 .part L_0x55555e9dfaf0, 3, 1;
L_0x55555e9df6f0 .part L_0x55555e9dfb90, 3, 1;
L_0x55555e9df8b0 .part L_0x55555e9deed0, 2, 1;
L_0x55555e9dfa50 .concat8 [ 1 1 1 1], L_0x55555e9dd860, L_0x55555e9ddf30, L_0x55555e9de6a0, L_0x55555e9df080;
S_0x55555e46f240 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e46e210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9dd7f0 .functor XOR 1, L_0x55555e9ddc60, L_0x55555e9ddd90, C4<0>, C4<0>;
L_0x55555e9dd860 .functor XOR 1, L_0x55555e9dd7f0, L_0x7f3943206b68, C4<0>, C4<0>;
L_0x55555e9dd920 .functor AND 1, L_0x55555e9ddc60, L_0x55555e9ddd90, C4<1>, C4<1>;
L_0x55555e9dda30 .functor XOR 1, L_0x55555e9ddc60, L_0x55555e9ddd90, C4<0>, C4<0>;
L_0x55555e9ddaa0 .functor AND 1, L_0x7f3943206b68, L_0x55555e9dda30, C4<1>, C4<1>;
L_0x55555e9ddb10 .functor OR 1, L_0x55555e9dd920, L_0x55555e9ddaa0, C4<0>, C4<0>;
v0x55555e46bf30_0 .net "A", 0 0, L_0x55555e9ddc60;  1 drivers
v0x55555e46cc30_0 .net "B", 0 0, L_0x55555e9ddd90;  1 drivers
v0x55555e46ccf0_0 .net "Cin", 0 0, L_0x7f3943206b68;  alias, 1 drivers
v0x55555e468220_0 .net "Cout", 0 0, L_0x55555e9ddb10;  1 drivers
v0x55555e4682e0_0 .net "Sum", 0 0, L_0x55555e9dd860;  1 drivers
v0x55555e465660_0 .net *"_ivl_0", 0 0, L_0x55555e9dd7f0;  1 drivers
v0x55555e465740_0 .net *"_ivl_4", 0 0, L_0x55555e9dd920;  1 drivers
v0x55555e468810_0 .net *"_ivl_6", 0 0, L_0x55555e9dda30;  1 drivers
v0x55555e4688f0_0 .net *"_ivl_8", 0 0, L_0x55555e9ddaa0;  1 drivers
S_0x55555e469720 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e46e210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9ddec0 .functor XOR 1, L_0x55555e9de330, L_0x55555e9de460, C4<0>, C4<0>;
L_0x55555e9ddf30 .functor XOR 1, L_0x55555e9ddec0, L_0x55555e9de590, C4<0>, C4<0>;
L_0x55555e9ddfa0 .functor AND 1, L_0x55555e9de330, L_0x55555e9de460, C4<1>, C4<1>;
L_0x55555e9de060 .functor XOR 1, L_0x55555e9de330, L_0x55555e9de460, C4<0>, C4<0>;
L_0x55555e9de0d0 .functor AND 1, L_0x55555e9de590, L_0x55555e9de060, C4<1>, C4<1>;
L_0x55555e9de1e0 .functor OR 1, L_0x55555e9ddfa0, L_0x55555e9de0d0, C4<0>, C4<0>;
v0x55555e465dc0_0 .net "A", 0 0, L_0x55555e9de330;  1 drivers
v0x55555e466d20_0 .net "B", 0 0, L_0x55555e9de460;  1 drivers
v0x55555e466dc0_0 .net "Cin", 0 0, L_0x55555e9de590;  1 drivers
v0x55555e463130_0 .net "Cout", 0 0, L_0x55555e9de1e0;  1 drivers
v0x55555e4631f0_0 .net "Sum", 0 0, L_0x55555e9ddf30;  1 drivers
v0x55555e464160_0 .net *"_ivl_0", 0 0, L_0x55555e9ddec0;  1 drivers
v0x55555e464220_0 .net *"_ivl_4", 0 0, L_0x55555e9ddfa0;  1 drivers
v0x55555e4608e0_0 .net *"_ivl_6", 0 0, L_0x55555e9de060;  1 drivers
v0x55555e4609c0_0 .net *"_ivl_8", 0 0, L_0x55555e9de0d0;  1 drivers
S_0x55555e45cbe0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e46e210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9de630 .functor XOR 1, L_0x55555e9deb40, L_0x55555e9decb0, C4<0>, C4<0>;
L_0x55555e9de6a0 .functor XOR 1, L_0x55555e9de630, L_0x55555e9dede0, C4<0>, C4<0>;
L_0x55555e9de760 .functor AND 1, L_0x55555e9deb40, L_0x55555e9decb0, C4<1>, C4<1>;
L_0x55555e9de870 .functor XOR 1, L_0x55555e9deb40, L_0x55555e9decb0, C4<0>, C4<0>;
L_0x55555e9de8e0 .functor AND 1, L_0x55555e9dede0, L_0x55555e9de870, C4<1>, C4<1>;
L_0x55555e9de9f0 .functor OR 1, L_0x55555e9de760, L_0x55555e9de8e0, C4<0>, C4<0>;
v0x55555e45a0d0_0 .net "A", 0 0, L_0x55555e9deb40;  1 drivers
v0x55555e45d1d0_0 .net "B", 0 0, L_0x55555e9decb0;  1 drivers
v0x55555e45d290_0 .net "Cin", 0 0, L_0x55555e9dede0;  1 drivers
v0x55555e45e0c0_0 .net "Cout", 0 0, L_0x55555e9de9f0;  1 drivers
v0x55555e45e180_0 .net "Sum", 0 0, L_0x55555e9de6a0;  1 drivers
v0x55555e45a6b0_0 .net *"_ivl_0", 0 0, L_0x55555e9de630;  1 drivers
v0x55555e45a790_0 .net *"_ivl_4", 0 0, L_0x55555e9de760;  1 drivers
v0x55555e45b6e0_0 .net *"_ivl_6", 0 0, L_0x55555e9de870;  1 drivers
v0x55555e45b7c0_0 .net *"_ivl_8", 0 0, L_0x55555e9de8e0;  1 drivers
S_0x55555e458b20 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e46e210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9df010 .functor XOR 1, L_0x55555e9df530, L_0x55555e9df6f0, C4<0>, C4<0>;
L_0x55555e9df080 .functor XOR 1, L_0x55555e9df010, L_0x55555e9df8b0, C4<0>, C4<0>;
L_0x55555e9df140 .functor AND 1, L_0x55555e9df530, L_0x55555e9df6f0, C4<1>, C4<1>;
L_0x55555e9df250 .functor XOR 1, L_0x55555e9df530, L_0x55555e9df6f0, C4<0>, C4<0>;
L_0x55555e9df2c0 .functor AND 1, L_0x55555e9df8b0, L_0x55555e9df250, C4<1>, C4<1>;
L_0x55555e9df3d0 .functor OR 1, L_0x55555e9df140, L_0x55555e9df2c0, C4<0>, C4<0>;
v0x55555e455350_0 .net "A", 0 0, L_0x55555e9df530;  1 drivers
v0x55555e4562d0_0 .net "B", 0 0, L_0x55555e9df6f0;  1 drivers
v0x55555e456390_0 .net "Cin", 0 0, L_0x55555e9df8b0;  1 drivers
v0x55555e4515a0_0 .net "Cout", 0 0, L_0x55555e9df3d0;  alias, 1 drivers
v0x55555e451660_0 .net "Sum", 0 0, L_0x55555e9df080;  1 drivers
v0x55555e44e9e0_0 .net *"_ivl_0", 0 0, L_0x55555e9df010;  1 drivers
v0x55555e44eac0_0 .net *"_ivl_4", 0 0, L_0x55555e9df140;  1 drivers
v0x55555e451b90_0 .net *"_ivl_6", 0 0, L_0x55555e9df250;  1 drivers
v0x55555e451c70_0 .net *"_ivl_8", 0 0, L_0x55555e9df2c0;  1 drivers
S_0x55555e44d4e0 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x55555e470d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e42b220_0 .net "A", 3 0, L_0x55555e9e1ef0;  1 drivers
v0x55555e42b320_0 .net "B", 3 0, L_0x55555e9e1f90;  1 drivers
v0x55555e4279a0_0 .net "Cin", 0 0, L_0x55555e9e2030;  1 drivers
v0x55555e427a70_0 .net "Cout", 0 0, L_0x55555e9e17d0;  1 drivers
v0x55555e4289d0_0 .net "Sum", 3 0, L_0x55555e9e1e50;  1 drivers
v0x55555e428a70_0 .net "carry", 2 0, L_0x55555e9e12d0;  1 drivers
L_0x55555e9e0060 .part L_0x55555e9e1ef0, 0, 1;
L_0x55555e9e0190 .part L_0x55555e9e1f90, 0, 1;
L_0x55555e9e0730 .part L_0x55555e9e1ef0, 1, 1;
L_0x55555e9e0860 .part L_0x55555e9e1f90, 1, 1;
L_0x55555e9e0990 .part L_0x55555e9e12d0, 0, 1;
L_0x55555e9e0f40 .part L_0x55555e9e1ef0, 2, 1;
L_0x55555e9e10b0 .part L_0x55555e9e1f90, 2, 1;
L_0x55555e9e11e0 .part L_0x55555e9e12d0, 1, 1;
L_0x55555e9e12d0 .concat8 [ 1 1 1 0], L_0x55555e9dff50, L_0x55555e9e05e0, L_0x55555e9e0df0;
L_0x55555e9e1930 .part L_0x55555e9e1ef0, 3, 1;
L_0x55555e9e1af0 .part L_0x55555e9e1f90, 3, 1;
L_0x55555e9e1cb0 .part L_0x55555e9e12d0, 2, 1;
L_0x55555e9e1e50 .concat8 [ 1 1 1 1], L_0x55555e9dfca0, L_0x55555e9e0330, L_0x55555e9e0aa0, L_0x55555e9e1480;
S_0x55555e44ac90 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e44d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9dfc30 .functor XOR 1, L_0x55555e9e0060, L_0x55555e9e0190, C4<0>, C4<0>;
L_0x55555e9dfca0 .functor XOR 1, L_0x55555e9dfc30, L_0x55555e9e2030, C4<0>, C4<0>;
L_0x55555e9dfd10 .functor AND 1, L_0x55555e9e0060, L_0x55555e9e0190, C4<1>, C4<1>;
L_0x55555e9dfe20 .functor XOR 1, L_0x55555e9e0060, L_0x55555e9e0190, C4<0>, C4<0>;
L_0x55555e9dfe90 .functor AND 1, L_0x55555e9e2030, L_0x55555e9dfe20, C4<1>, C4<1>;
L_0x55555e9dff50 .functor OR 1, L_0x55555e9dfd10, L_0x55555e9dfe90, C4<0>, C4<0>;
v0x55555e446010_0 .net "A", 0 0, L_0x55555e9e0060;  1 drivers
v0x55555e4433a0_0 .net "B", 0 0, L_0x55555e9e0190;  1 drivers
v0x55555e443460_0 .net "Cin", 0 0, L_0x55555e9e2030;  alias, 1 drivers
v0x55555e446550_0 .net "Cout", 0 0, L_0x55555e9dff50;  1 drivers
v0x55555e446610_0 .net "Sum", 0 0, L_0x55555e9dfca0;  1 drivers
v0x55555e447440_0 .net *"_ivl_0", 0 0, L_0x55555e9dfc30;  1 drivers
v0x55555e447520_0 .net *"_ivl_4", 0 0, L_0x55555e9dfd10;  1 drivers
v0x55555e443a30_0 .net *"_ivl_6", 0 0, L_0x55555e9dfe20;  1 drivers
v0x55555e443b10_0 .net *"_ivl_8", 0 0, L_0x55555e9dfe90;  1 drivers
S_0x55555e440e70 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e44d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9e02c0 .functor XOR 1, L_0x55555e9e0730, L_0x55555e9e0860, C4<0>, C4<0>;
L_0x55555e9e0330 .functor XOR 1, L_0x55555e9e02c0, L_0x55555e9e0990, C4<0>, C4<0>;
L_0x55555e9e03a0 .functor AND 1, L_0x55555e9e0730, L_0x55555e9e0860, C4<1>, C4<1>;
L_0x55555e9e0460 .functor XOR 1, L_0x55555e9e0730, L_0x55555e9e0860, C4<0>, C4<0>;
L_0x55555e9e04d0 .functor AND 1, L_0x55555e9e0990, L_0x55555e9e0460, C4<1>, C4<1>;
L_0x55555e9e05e0 .functor OR 1, L_0x55555e9e03a0, L_0x55555e9e04d0, C4<0>, C4<0>;
v0x55555e441f50_0 .net "A", 0 0, L_0x55555e9e0730;  1 drivers
v0x55555e43e620_0 .net "B", 0 0, L_0x55555e9e0860;  1 drivers
v0x55555e43e6e0_0 .net "Cin", 0 0, L_0x55555e9e0990;  1 drivers
v0x55555e43f650_0 .net "Cout", 0 0, L_0x55555e9e05e0;  1 drivers
v0x55555e43f710_0 .net "Sum", 0 0, L_0x55555e9e0330;  1 drivers
v0x55555e43a920_0 .net *"_ivl_0", 0 0, L_0x55555e9e02c0;  1 drivers
v0x55555e43aa00_0 .net *"_ivl_4", 0 0, L_0x55555e9e03a0;  1 drivers
v0x55555e437d60_0 .net *"_ivl_6", 0 0, L_0x55555e9e0460;  1 drivers
v0x55555e437e40_0 .net *"_ivl_8", 0 0, L_0x55555e9e04d0;  1 drivers
S_0x55555e43be00 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e44d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9e0a30 .functor XOR 1, L_0x55555e9e0f40, L_0x55555e9e10b0, C4<0>, C4<0>;
L_0x55555e9e0aa0 .functor XOR 1, L_0x55555e9e0a30, L_0x55555e9e11e0, C4<0>, C4<0>;
L_0x55555e9e0b60 .functor AND 1, L_0x55555e9e0f40, L_0x55555e9e10b0, C4<1>, C4<1>;
L_0x55555e9e0c70 .functor XOR 1, L_0x55555e9e0f40, L_0x55555e9e10b0, C4<0>, C4<0>;
L_0x55555e9e0ce0 .functor AND 1, L_0x55555e9e11e0, L_0x55555e9e0c70, C4<1>, C4<1>;
L_0x55555e9e0df0 .functor OR 1, L_0x55555e9e0b60, L_0x55555e9e0ce0, C4<0>, C4<0>;
v0x55555e4384a0_0 .net "A", 0 0, L_0x55555e9e0f40;  1 drivers
v0x55555e439420_0 .net "B", 0 0, L_0x55555e9e10b0;  1 drivers
v0x55555e4394e0_0 .net "Cin", 0 0, L_0x55555e9e11e0;  1 drivers
v0x55555e435830_0 .net "Cout", 0 0, L_0x55555e9e0df0;  1 drivers
v0x55555e4358f0_0 .net "Sum", 0 0, L_0x55555e9e0aa0;  1 drivers
v0x55555e436860_0 .net *"_ivl_0", 0 0, L_0x55555e9e0a30;  1 drivers
v0x55555e436940_0 .net *"_ivl_4", 0 0, L_0x55555e9e0b60;  1 drivers
v0x55555e432fe0_0 .net *"_ivl_6", 0 0, L_0x55555e9e0c70;  1 drivers
v0x55555e4330c0_0 .net *"_ivl_8", 0 0, L_0x55555e9e0ce0;  1 drivers
S_0x55555e42f2e0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e44d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9e1410 .functor XOR 1, L_0x55555e9e1930, L_0x55555e9e1af0, C4<0>, C4<0>;
L_0x55555e9e1480 .functor XOR 1, L_0x55555e9e1410, L_0x55555e9e1cb0, C4<0>, C4<0>;
L_0x55555e9e1540 .functor AND 1, L_0x55555e9e1930, L_0x55555e9e1af0, C4<1>, C4<1>;
L_0x55555e9e1650 .functor XOR 1, L_0x55555e9e1930, L_0x55555e9e1af0, C4<0>, C4<0>;
L_0x55555e9e16c0 .functor AND 1, L_0x55555e9e1cb0, L_0x55555e9e1650, C4<1>, C4<1>;
L_0x55555e9e17d0 .functor OR 1, L_0x55555e9e1540, L_0x55555e9e16c0, C4<0>, C4<0>;
v0x55555e42c7d0_0 .net "A", 0 0, L_0x55555e9e1930;  1 drivers
v0x55555e42f8d0_0 .net "B", 0 0, L_0x55555e9e1af0;  1 drivers
v0x55555e42f990_0 .net "Cin", 0 0, L_0x55555e9e1cb0;  1 drivers
v0x55555e4307c0_0 .net "Cout", 0 0, L_0x55555e9e17d0;  alias, 1 drivers
v0x55555e430880_0 .net "Sum", 0 0, L_0x55555e9e1480;  1 drivers
v0x55555e42cdb0_0 .net *"_ivl_0", 0 0, L_0x55555e9e1410;  1 drivers
v0x55555e42ce90_0 .net *"_ivl_4", 0 0, L_0x55555e9e1540;  1 drivers
v0x55555e42dde0_0 .net *"_ivl_6", 0 0, L_0x55555e9e1650;  1 drivers
v0x55555e42dec0_0 .net *"_ivl_8", 0 0, L_0x55555e9e16c0;  1 drivers
S_0x55555e423f80 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x55555e470d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e404330_0 .net "A", 3 0, L_0x55555e9e4420;  1 drivers
v0x55555e404430_0 .net "B", 3 0, L_0x55555e9e44c0;  1 drivers
v0x55555e405360_0 .net "Cin", 0 0, L_0x55555e9e4560;  1 drivers
v0x55555e405430_0 .net "Cout", 0 0, L_0x55555e9e3d00;  1 drivers
v0x55555e400630_0 .net "Sum", 3 0, L_0x55555e9e4380;  1 drivers
v0x55555e4006d0_0 .net "carry", 2 0, L_0x55555e9e3800;  1 drivers
L_0x55555e9e2590 .part L_0x55555e9e4420, 0, 1;
L_0x55555e9e26c0 .part L_0x55555e9e44c0, 0, 1;
L_0x55555e9e2c60 .part L_0x55555e9e4420, 1, 1;
L_0x55555e9e2d90 .part L_0x55555e9e44c0, 1, 1;
L_0x55555e9e2ec0 .part L_0x55555e9e3800, 0, 1;
L_0x55555e9e3470 .part L_0x55555e9e4420, 2, 1;
L_0x55555e9e35e0 .part L_0x55555e9e44c0, 2, 1;
L_0x55555e9e3710 .part L_0x55555e9e3800, 1, 1;
L_0x55555e9e3800 .concat8 [ 1 1 1 0], L_0x55555e9e2480, L_0x55555e9e2b10, L_0x55555e9e3320;
L_0x55555e9e3e60 .part L_0x55555e9e4420, 3, 1;
L_0x55555e9e4020 .part L_0x55555e9e44c0, 3, 1;
L_0x55555e9e41e0 .part L_0x55555e9e3800, 2, 1;
L_0x55555e9e4380 .concat8 [ 1 1 1 1], L_0x55555e9e21d0, L_0x55555e9e2860, L_0x55555e9e2fd0, L_0x55555e9e39b0;
S_0x55555e424570 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e423f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9e2160 .functor XOR 1, L_0x55555e9e2590, L_0x55555e9e26c0, C4<0>, C4<0>;
L_0x55555e9e21d0 .functor XOR 1, L_0x55555e9e2160, L_0x55555e9e4560, C4<0>, C4<0>;
L_0x55555e9e2240 .functor AND 1, L_0x55555e9e2590, L_0x55555e9e26c0, C4<1>, C4<1>;
L_0x55555e9e2350 .functor XOR 1, L_0x55555e9e2590, L_0x55555e9e26c0, C4<0>, C4<0>;
L_0x55555e9e23c0 .functor AND 1, L_0x55555e9e4560, L_0x55555e9e2350, C4<1>, C4<1>;
L_0x55555e9e2480 .functor OR 1, L_0x55555e9e2240, L_0x55555e9e23c0, C4<0>, C4<0>;
v0x55555e425510_0 .net "A", 0 0, L_0x55555e9e2590;  1 drivers
v0x55555e421a50_0 .net "B", 0 0, L_0x55555e9e26c0;  1 drivers
v0x55555e421af0_0 .net "Cin", 0 0, L_0x55555e9e4560;  alias, 1 drivers
v0x55555e422a80_0 .net "Cout", 0 0, L_0x55555e9e2480;  1 drivers
v0x55555e422b40_0 .net "Sum", 0 0, L_0x55555e9e21d0;  1 drivers
v0x55555e41ee90_0 .net *"_ivl_0", 0 0, L_0x55555e9e2160;  1 drivers
v0x55555e41ef50_0 .net *"_ivl_4", 0 0, L_0x55555e9e2240;  1 drivers
v0x55555e41fec0_0 .net *"_ivl_6", 0 0, L_0x55555e9e2350;  1 drivers
v0x55555e41ffa0_0 .net *"_ivl_8", 0 0, L_0x55555e9e23c0;  1 drivers
S_0x55555e41d4c0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e423f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9e27f0 .functor XOR 1, L_0x55555e9e2c60, L_0x55555e9e2d90, C4<0>, C4<0>;
L_0x55555e9e2860 .functor XOR 1, L_0x55555e9e27f0, L_0x55555e9e2ec0, C4<0>, C4<0>;
L_0x55555e9e28d0 .functor AND 1, L_0x55555e9e2c60, L_0x55555e9e2d90, C4<1>, C4<1>;
L_0x55555e9e2990 .functor XOR 1, L_0x55555e9e2c60, L_0x55555e9e2d90, C4<0>, C4<0>;
L_0x55555e9e2a00 .functor AND 1, L_0x55555e9e2ec0, L_0x55555e9e2990, C4<1>, C4<1>;
L_0x55555e9e2b10 .functor OR 1, L_0x55555e9e28d0, L_0x55555e9e2a00, C4<0>, C4<0>;
v0x55555e3ca760_0 .net "A", 0 0, L_0x55555e9e2c60;  1 drivers
v0x55555e4112b0_0 .net "B", 0 0, L_0x55555e9e2d90;  1 drivers
v0x55555e411370_0 .net "Cin", 0 0, L_0x55555e9e2ec0;  1 drivers
v0x55555e416cb0_0 .net "Cout", 0 0, L_0x55555e9e2b10;  1 drivers
v0x55555e416d70_0 .net "Sum", 0 0, L_0x55555e9e2860;  1 drivers
v0x55555e4140f0_0 .net *"_ivl_0", 0 0, L_0x55555e9e27f0;  1 drivers
v0x55555e4141d0_0 .net *"_ivl_4", 0 0, L_0x55555e9e28d0;  1 drivers
v0x55555e4172a0_0 .net *"_ivl_6", 0 0, L_0x55555e9e2990;  1 drivers
v0x55555e417380_0 .net *"_ivl_8", 0 0, L_0x55555e9e2a00;  1 drivers
S_0x55555e414780 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e423f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9e2f60 .functor XOR 1, L_0x55555e9e3470, L_0x55555e9e35e0, C4<0>, C4<0>;
L_0x55555e9e2fd0 .functor XOR 1, L_0x55555e9e2f60, L_0x55555e9e3710, C4<0>, C4<0>;
L_0x55555e9e3090 .functor AND 1, L_0x55555e9e3470, L_0x55555e9e35e0, C4<1>, C4<1>;
L_0x55555e9e31a0 .functor XOR 1, L_0x55555e9e3470, L_0x55555e9e35e0, C4<0>, C4<0>;
L_0x55555e9e3210 .functor AND 1, L_0x55555e9e3710, L_0x55555e9e31a0, C4<1>, C4<1>;
L_0x55555e9e3320 .functor OR 1, L_0x55555e9e3090, L_0x55555e9e3210, C4<0>, C4<0>;
v0x55555e415860_0 .net "A", 0 0, L_0x55555e9e3470;  1 drivers
v0x55555e411c60_0 .net "B", 0 0, L_0x55555e9e35e0;  1 drivers
v0x55555e411d20_0 .net "Cin", 0 0, L_0x55555e9e3710;  1 drivers
v0x55555e412c90_0 .net "Cout", 0 0, L_0x55555e9e3320;  1 drivers
v0x55555e412d50_0 .net "Sum", 0 0, L_0x55555e9e2fd0;  1 drivers
v0x55555e40f8d0_0 .net *"_ivl_0", 0 0, L_0x55555e9e2f60;  1 drivers
v0x55555e40f9b0_0 .net *"_ivl_4", 0 0, L_0x55555e9e3090;  1 drivers
v0x55555e410680_0 .net *"_ivl_6", 0 0, L_0x55555e9e31a0;  1 drivers
v0x55555e410760_0 .net *"_ivl_8", 0 0, L_0x55555e9e3210;  1 drivers
S_0x55555e4090b0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e423f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9e3940 .functor XOR 1, L_0x55555e9e3e60, L_0x55555e9e4020, C4<0>, C4<0>;
L_0x55555e9e39b0 .functor XOR 1, L_0x55555e9e3940, L_0x55555e9e41e0, C4<0>, C4<0>;
L_0x55555e9e3a70 .functor AND 1, L_0x55555e9e3e60, L_0x55555e9e4020, C4<1>, C4<1>;
L_0x55555e9e3b80 .functor XOR 1, L_0x55555e9e3e60, L_0x55555e9e4020, C4<0>, C4<0>;
L_0x55555e9e3bf0 .functor AND 1, L_0x55555e9e41e0, L_0x55555e9e3b80, C4<1>, C4<1>;
L_0x55555e9e3d00 .functor OR 1, L_0x55555e9e3a70, L_0x55555e9e3bf0, C4<0>, C4<0>;
v0x55555e40c310_0 .net "A", 0 0, L_0x55555e9e3e60;  1 drivers
v0x55555e40d150_0 .net "B", 0 0, L_0x55555e9e4020;  1 drivers
v0x55555e40d210_0 .net "Cin", 0 0, L_0x55555e9e41e0;  1 drivers
v0x55555e409740_0 .net "Cout", 0 0, L_0x55555e9e3d00;  alias, 1 drivers
v0x55555e409800_0 .net "Sum", 0 0, L_0x55555e9e39b0;  1 drivers
v0x55555e40a770_0 .net *"_ivl_0", 0 0, L_0x55555e9e3940;  1 drivers
v0x55555e40a850_0 .net *"_ivl_4", 0 0, L_0x55555e9e3a70;  1 drivers
v0x55555e406b80_0 .net *"_ivl_6", 0 0, L_0x55555e9e3b80;  1 drivers
v0x55555e406c60_0 .net *"_ivl_8", 0 0, L_0x55555e9e3bf0;  1 drivers
S_0x55555e3fda70 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x55555e470d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e3de370_0 .net "A", 3 0, L_0x55555e9e69a0;  1 drivers
v0x55555e3de470_0 .net "B", 3 0, L_0x55555e9e6a40;  1 drivers
v0x55555e3db7b0_0 .net "Cin", 0 0, L_0x55555e9e6b70;  1 drivers
v0x55555e3db880_0 .net "Cout", 0 0, L_0x55555e9e6280;  1 drivers
v0x55555e3de960_0 .net "Sum", 3 0, L_0x55555e9e6900;  1 drivers
v0x55555e3dea00_0 .net "carry", 2 0, L_0x55555e9e5d80;  1 drivers
L_0x55555e9e4b10 .part L_0x55555e9e69a0, 0, 1;
L_0x55555e9e4c40 .part L_0x55555e9e6a40, 0, 1;
L_0x55555e9e51e0 .part L_0x55555e9e69a0, 1, 1;
L_0x55555e9e5310 .part L_0x55555e9e6a40, 1, 1;
L_0x55555e9e5440 .part L_0x55555e9e5d80, 0, 1;
L_0x55555e9e59f0 .part L_0x55555e9e69a0, 2, 1;
L_0x55555e9e5b60 .part L_0x55555e9e6a40, 2, 1;
L_0x55555e9e5c90 .part L_0x55555e9e5d80, 1, 1;
L_0x55555e9e5d80 .concat8 [ 1 1 1 0], L_0x55555e9e4a00, L_0x55555e9e5090, L_0x55555e9e58a0;
L_0x55555e9e63e0 .part L_0x55555e9e69a0, 3, 1;
L_0x55555e9e65a0 .part L_0x55555e9e6a40, 3, 1;
L_0x55555e9e6760 .part L_0x55555e9e5d80, 2, 1;
L_0x55555e9e6900 .concat8 [ 1 1 1 1], L_0x55555e9e4750, L_0x55555e9e4de0, L_0x55555e9e5550, L_0x55555e9e5f30;
S_0x55555e401b10 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e3fda70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9e46e0 .functor XOR 1, L_0x55555e9e4b10, L_0x55555e9e4c40, C4<0>, C4<0>;
L_0x55555e9e4750 .functor XOR 1, L_0x55555e9e46e0, L_0x55555e9e6b70, C4<0>, C4<0>;
L_0x55555e9e47c0 .functor AND 1, L_0x55555e9e4b10, L_0x55555e9e4c40, C4<1>, C4<1>;
L_0x55555e9e48d0 .functor XOR 1, L_0x55555e9e4b10, L_0x55555e9e4c40, C4<0>, C4<0>;
L_0x55555e9e4940 .functor AND 1, L_0x55555e9e6b70, L_0x55555e9e48d0, C4<1>, C4<1>;
L_0x55555e9e4a00 .functor OR 1, L_0x55555e9e47c0, L_0x55555e9e4940, C4<0>, C4<0>;
v0x55555e3fe100_0 .net "A", 0 0, L_0x55555e9e4b10;  1 drivers
v0x55555e3fe1a0_0 .net "B", 0 0, L_0x55555e9e4c40;  1 drivers
v0x55555e3ff130_0 .net "Cin", 0 0, L_0x55555e9e6b70;  alias, 1 drivers
v0x55555e3ff200_0 .net "Cout", 0 0, L_0x55555e9e4a00;  1 drivers
v0x55555e3fb540_0 .net "Sum", 0 0, L_0x55555e9e4750;  1 drivers
v0x55555e3fb5e0_0 .net *"_ivl_0", 0 0, L_0x55555e9e46e0;  1 drivers
v0x55555e3fc570_0 .net *"_ivl_4", 0 0, L_0x55555e9e47c0;  1 drivers
v0x55555e3fc650_0 .net *"_ivl_6", 0 0, L_0x55555e9e48d0;  1 drivers
v0x55555e3f8cf0_0 .net *"_ivl_8", 0 0, L_0x55555e9e4940;  1 drivers
S_0x55555e3f9d20 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e3fda70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9e4d70 .functor XOR 1, L_0x55555e9e51e0, L_0x55555e9e5310, C4<0>, C4<0>;
L_0x55555e9e4de0 .functor XOR 1, L_0x55555e9e4d70, L_0x55555e9e5440, C4<0>, C4<0>;
L_0x55555e9e4e50 .functor AND 1, L_0x55555e9e51e0, L_0x55555e9e5310, C4<1>, C4<1>;
L_0x55555e9e4f10 .functor XOR 1, L_0x55555e9e51e0, L_0x55555e9e5310, C4<0>, C4<0>;
L_0x55555e9e4f80 .functor AND 1, L_0x55555e9e5440, L_0x55555e9e4f10, C4<1>, C4<1>;
L_0x55555e9e5090 .functor OR 1, L_0x55555e9e4e50, L_0x55555e9e4f80, C4<0>, C4<0>;
v0x55555e3f50a0_0 .net "A", 0 0, L_0x55555e9e51e0;  1 drivers
v0x55555e3f2430_0 .net "B", 0 0, L_0x55555e9e5310;  1 drivers
v0x55555e3f24f0_0 .net "Cin", 0 0, L_0x55555e9e5440;  1 drivers
v0x55555e3f55e0_0 .net "Cout", 0 0, L_0x55555e9e5090;  1 drivers
v0x55555e3f56a0_0 .net "Sum", 0 0, L_0x55555e9e4de0;  1 drivers
v0x55555e3f64d0_0 .net *"_ivl_0", 0 0, L_0x55555e9e4d70;  1 drivers
v0x55555e3f65b0_0 .net *"_ivl_4", 0 0, L_0x55555e9e4e50;  1 drivers
v0x55555e3f2ac0_0 .net *"_ivl_6", 0 0, L_0x55555e9e4f10;  1 drivers
v0x55555e3f2ba0_0 .net *"_ivl_8", 0 0, L_0x55555e9e4f80;  1 drivers
S_0x55555e3eff00 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e3fda70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9e54e0 .functor XOR 1, L_0x55555e9e59f0, L_0x55555e9e5b60, C4<0>, C4<0>;
L_0x55555e9e5550 .functor XOR 1, L_0x55555e9e54e0, L_0x55555e9e5c90, C4<0>, C4<0>;
L_0x55555e9e5610 .functor AND 1, L_0x55555e9e59f0, L_0x55555e9e5b60, C4<1>, C4<1>;
L_0x55555e9e5720 .functor XOR 1, L_0x55555e9e59f0, L_0x55555e9e5b60, C4<0>, C4<0>;
L_0x55555e9e5790 .functor AND 1, L_0x55555e9e5c90, L_0x55555e9e5720, C4<1>, C4<1>;
L_0x55555e9e58a0 .functor OR 1, L_0x55555e9e5610, L_0x55555e9e5790, C4<0>, C4<0>;
v0x55555e3f0fe0_0 .net "A", 0 0, L_0x55555e9e59f0;  1 drivers
v0x55555e3ed6b0_0 .net "B", 0 0, L_0x55555e9e5b60;  1 drivers
v0x55555e3ed770_0 .net "Cin", 0 0, L_0x55555e9e5c90;  1 drivers
v0x55555e3ee6e0_0 .net "Cout", 0 0, L_0x55555e9e58a0;  1 drivers
v0x55555e3ee7a0_0 .net "Sum", 0 0, L_0x55555e9e5550;  1 drivers
v0x55555e3e99b0_0 .net *"_ivl_0", 0 0, L_0x55555e9e54e0;  1 drivers
v0x55555e3e9a90_0 .net *"_ivl_4", 0 0, L_0x55555e9e5610;  1 drivers
v0x55555e3e6df0_0 .net *"_ivl_6", 0 0, L_0x55555e9e5720;  1 drivers
v0x55555e3e6ed0_0 .net *"_ivl_8", 0 0, L_0x55555e9e5790;  1 drivers
S_0x55555e3eae90 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e3fda70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9e5ec0 .functor XOR 1, L_0x55555e9e63e0, L_0x55555e9e65a0, C4<0>, C4<0>;
L_0x55555e9e5f30 .functor XOR 1, L_0x55555e9e5ec0, L_0x55555e9e6760, C4<0>, C4<0>;
L_0x55555e9e5ff0 .functor AND 1, L_0x55555e9e63e0, L_0x55555e9e65a0, C4<1>, C4<1>;
L_0x55555e9e6100 .functor XOR 1, L_0x55555e9e63e0, L_0x55555e9e65a0, C4<0>, C4<0>;
L_0x55555e9e6170 .functor AND 1, L_0x55555e9e6760, L_0x55555e9e6100, C4<1>, C4<1>;
L_0x55555e9e6280 .functor OR 1, L_0x55555e9e5ff0, L_0x55555e9e6170, C4<0>, C4<0>;
v0x55555e3e7530_0 .net "A", 0 0, L_0x55555e9e63e0;  1 drivers
v0x55555e3e84b0_0 .net "B", 0 0, L_0x55555e9e65a0;  1 drivers
v0x55555e3e8570_0 .net "Cin", 0 0, L_0x55555e9e6760;  1 drivers
v0x55555e3e48c0_0 .net "Cout", 0 0, L_0x55555e9e6280;  alias, 1 drivers
v0x55555e3e4980_0 .net "Sum", 0 0, L_0x55555e9e5f30;  1 drivers
v0x55555e3e58f0_0 .net *"_ivl_0", 0 0, L_0x55555e9e5ec0;  1 drivers
v0x55555e3e59d0_0 .net *"_ivl_4", 0 0, L_0x55555e9e5ff0;  1 drivers
v0x55555e3e2070_0 .net *"_ivl_6", 0 0, L_0x55555e9e6100;  1 drivers
v0x55555e3e2150_0 .net *"_ivl_8", 0 0, L_0x55555e9e6170;  1 drivers
S_0x55555e3df850 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x55555e470d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e47b660_0 .net "A", 3 0, L_0x55555e9e8e70;  1 drivers
v0x55555e47b760_0 .net "B", 3 0, L_0x55555e9e8f80;  1 drivers
v0x55555e47a120_0 .net "Cin", 0 0, L_0x55555e9e9020;  1 drivers
v0x55555e47a1c0_0 .net "Cout", 0 0, L_0x55555e9e8750;  1 drivers
v0x55555e315840_0 .net "Sum", 3 0, L_0x55555e9e8dd0;  1 drivers
v0x55555e3158e0_0 .net "carry", 2 0, L_0x55555e9e8250;  1 drivers
L_0x55555e9e6fe0 .part L_0x55555e9e8e70, 0, 1;
L_0x55555e9e7110 .part L_0x55555e9e8f80, 0, 1;
L_0x55555e9e76b0 .part L_0x55555e9e8e70, 1, 1;
L_0x55555e9e77e0 .part L_0x55555e9e8f80, 1, 1;
L_0x55555e9e7910 .part L_0x55555e9e8250, 0, 1;
L_0x55555e9e7ec0 .part L_0x55555e9e8e70, 2, 1;
L_0x55555e9e8030 .part L_0x55555e9e8f80, 2, 1;
L_0x55555e9e8160 .part L_0x55555e9e8250, 1, 1;
L_0x55555e9e8250 .concat8 [ 1 1 1 0], L_0x55555e9e6ed0, L_0x55555e9e7560, L_0x55555e9e7d70;
L_0x55555e9e88b0 .part L_0x55555e9e8e70, 3, 1;
L_0x55555e9e8a70 .part L_0x55555e9e8f80, 3, 1;
L_0x55555e9e8c30 .part L_0x55555e9e8250, 2, 1;
L_0x55555e9e8dd0 .concat8 [ 1 1 1 1], L_0x55555e9e6d10, L_0x55555e9e72b0, L_0x55555e9e7a20, L_0x55555e9e8400;
S_0x55555e3dce70 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e3df850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9e6ca0 .functor XOR 1, L_0x55555e9e6fe0, L_0x55555e9e7110, C4<0>, C4<0>;
L_0x55555e9e6d10 .functor XOR 1, L_0x55555e9e6ca0, L_0x55555e9e9020, C4<0>, C4<0>;
L_0x55555e9e6d80 .functor AND 1, L_0x55555e9e6fe0, L_0x55555e9e7110, C4<1>, C4<1>;
L_0x55555e9e6df0 .functor XOR 1, L_0x55555e9e6fe0, L_0x55555e9e7110, C4<0>, C4<0>;
L_0x55555e9e6e60 .functor AND 1, L_0x55555e9e9020, L_0x55555e9e6df0, C4<1>, C4<1>;
L_0x55555e9e6ed0 .functor OR 1, L_0x55555e9e6d80, L_0x55555e9e6e60, C4<0>, C4<0>;
v0x55555e3d9330_0 .net "A", 0 0, L_0x55555e9e6fe0;  1 drivers
v0x55555e3da2b0_0 .net "B", 0 0, L_0x55555e9e7110;  1 drivers
v0x55555e3da370_0 .net "Cin", 0 0, L_0x55555e9e9020;  alias, 1 drivers
v0x55555e3d6a30_0 .net "Cout", 0 0, L_0x55555e9e6ed0;  1 drivers
v0x55555e3d6ad0_0 .net "Sum", 0 0, L_0x55555e9e6d10;  1 drivers
v0x55555e3d7a60_0 .net *"_ivl_0", 0 0, L_0x55555e9e6ca0;  1 drivers
v0x55555e3d7b40_0 .net *"_ivl_4", 0 0, L_0x55555e9e6d80;  1 drivers
v0x55555e3d2d30_0 .net *"_ivl_6", 0 0, L_0x55555e9e6df0;  1 drivers
v0x55555e3d2e10_0 .net *"_ivl_8", 0 0, L_0x55555e9e6e60;  1 drivers
S_0x55555e3d3320 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e3df850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9e7240 .functor XOR 1, L_0x55555e9e76b0, L_0x55555e9e77e0, C4<0>, C4<0>;
L_0x55555e9e72b0 .functor XOR 1, L_0x55555e9e7240, L_0x55555e9e7910, C4<0>, C4<0>;
L_0x55555e9e7320 .functor AND 1, L_0x55555e9e76b0, L_0x55555e9e77e0, C4<1>, C4<1>;
L_0x55555e9e73e0 .functor XOR 1, L_0x55555e9e76b0, L_0x55555e9e77e0, C4<0>, C4<0>;
L_0x55555e9e7450 .functor AND 1, L_0x55555e9e7910, L_0x55555e9e73e0, C4<1>, C4<1>;
L_0x55555e9e7560 .functor OR 1, L_0x55555e9e7320, L_0x55555e9e7450, C4<0>, C4<0>;
v0x55555e3d42c0_0 .net "A", 0 0, L_0x55555e9e76b0;  1 drivers
v0x55555e3d0800_0 .net "B", 0 0, L_0x55555e9e77e0;  1 drivers
v0x55555e3d08c0_0 .net "Cin", 0 0, L_0x55555e9e7910;  1 drivers
v0x55555e3d1830_0 .net "Cout", 0 0, L_0x55555e9e7560;  1 drivers
v0x55555e3d18f0_0 .net "Sum", 0 0, L_0x55555e9e72b0;  1 drivers
v0x55555e3cdc40_0 .net *"_ivl_0", 0 0, L_0x55555e9e7240;  1 drivers
v0x55555e3cdd20_0 .net *"_ivl_4", 0 0, L_0x55555e9e7320;  1 drivers
v0x55555e3cec70_0 .net *"_ivl_6", 0 0, L_0x55555e9e73e0;  1 drivers
v0x55555e3ced50_0 .net *"_ivl_8", 0 0, L_0x55555e9e7450;  1 drivers
S_0x55555e3cc420 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e3df850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9e79b0 .functor XOR 1, L_0x55555e9e7ec0, L_0x55555e9e8030, C4<0>, C4<0>;
L_0x55555e9e7a20 .functor XOR 1, L_0x55555e9e79b0, L_0x55555e9e8160, C4<0>, C4<0>;
L_0x55555e9e7ae0 .functor AND 1, L_0x55555e9e7ec0, L_0x55555e9e8030, C4<1>, C4<1>;
L_0x55555e9e7bf0 .functor XOR 1, L_0x55555e9e7ec0, L_0x55555e9e8030, C4<0>, C4<0>;
L_0x55555e9e7c60 .functor AND 1, L_0x55555e9e8160, L_0x55555e9e7bf0, C4<1>, C4<1>;
L_0x55555e9e7d70 .functor OR 1, L_0x55555e9e7ae0, L_0x55555e9e7c60, C4<0>, C4<0>;
v0x55555e3c7a80_0 .net "A", 0 0, L_0x55555e9e7ec0;  1 drivers
v0x55555e3c4e10_0 .net "B", 0 0, L_0x55555e9e8030;  1 drivers
v0x55555e3c4ed0_0 .net "Cin", 0 0, L_0x55555e9e8160;  1 drivers
v0x55555e3c7fc0_0 .net "Cout", 0 0, L_0x55555e9e7d70;  1 drivers
v0x55555e3c8080_0 .net "Sum", 0 0, L_0x55555e9e7a20;  1 drivers
v0x55555e3c8eb0_0 .net *"_ivl_0", 0 0, L_0x55555e9e79b0;  1 drivers
v0x55555e3c8f90_0 .net *"_ivl_4", 0 0, L_0x55555e9e7ae0;  1 drivers
v0x55555e3c54a0_0 .net *"_ivl_6", 0 0, L_0x55555e9e7bf0;  1 drivers
v0x55555e3c5580_0 .net *"_ivl_8", 0 0, L_0x55555e9e7c60;  1 drivers
S_0x55555e3c28e0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e3df850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9e8390 .functor XOR 1, L_0x55555e9e88b0, L_0x55555e9e8a70, C4<0>, C4<0>;
L_0x55555e9e8400 .functor XOR 1, L_0x55555e9e8390, L_0x55555e9e8c30, C4<0>, C4<0>;
L_0x55555e9e84c0 .functor AND 1, L_0x55555e9e88b0, L_0x55555e9e8a70, C4<1>, C4<1>;
L_0x55555e9e85d0 .functor XOR 1, L_0x55555e9e88b0, L_0x55555e9e8a70, C4<0>, C4<0>;
L_0x55555e9e8640 .functor AND 1, L_0x55555e9e8c30, L_0x55555e9e85d0, C4<1>, C4<1>;
L_0x55555e9e8750 .functor OR 1, L_0x55555e9e84c0, L_0x55555e9e8640, C4<0>, C4<0>;
v0x55555e3c39c0_0 .net "A", 0 0, L_0x55555e9e88b0;  1 drivers
v0x55555e3c0410_0 .net "B", 0 0, L_0x55555e9e8a70;  1 drivers
v0x55555e3c04d0_0 .net "Cin", 0 0, L_0x55555e9e8c30;  1 drivers
v0x55555e3c11c0_0 .net "Cout", 0 0, L_0x55555e9e8750;  alias, 1 drivers
v0x55555e3c1280_0 .net "Sum", 0 0, L_0x55555e9e8400;  1 drivers
v0x55555e478be0_0 .net *"_ivl_0", 0 0, L_0x55555e9e8390;  1 drivers
v0x55555e478cc0_0 .net *"_ivl_4", 0 0, L_0x55555e9e84c0;  1 drivers
v0x55555e47e160_0 .net *"_ivl_6", 0 0, L_0x55555e9e85d0;  1 drivers
v0x55555e47e240_0 .net *"_ivl_8", 0 0, L_0x55555e9e8640;  1 drivers
S_0x55555e35c440 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x55555e470d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e343e80_0 .net "A", 3 0, L_0x55555e9eb3d0;  1 drivers
v0x55555e343f80_0 .net "B", 3 0, L_0x55555e9eb470;  1 drivers
v0x55555e344eb0_0 .net "Cin", 0 0, L_0x55555e9eb5a0;  1 drivers
v0x55555e344fb0_0 .net "Cout", 0 0, L_0x55555e9eacb0;  1 drivers
v0x55555e340180_0 .net "Sum", 3 0, L_0x55555e9eb330;  1 drivers
v0x55555e340220_0 .net "carry", 2 0, L_0x55555e9ea7b0;  1 drivers
L_0x55555e9e9540 .part L_0x55555e9eb3d0, 0, 1;
L_0x55555e9e9670 .part L_0x55555e9eb470, 0, 1;
L_0x55555e9e9c10 .part L_0x55555e9eb3d0, 1, 1;
L_0x55555e9e9d40 .part L_0x55555e9eb470, 1, 1;
L_0x55555e9e9e70 .part L_0x55555e9ea7b0, 0, 1;
L_0x55555e9ea420 .part L_0x55555e9eb3d0, 2, 1;
L_0x55555e9ea590 .part L_0x55555e9eb470, 2, 1;
L_0x55555e9ea6c0 .part L_0x55555e9ea7b0, 1, 1;
L_0x55555e9ea7b0 .concat8 [ 1 1 1 0], L_0x55555e9e93f0, L_0x55555e9e9ac0, L_0x55555e9ea2d0;
L_0x55555e9eae10 .part L_0x55555e9eb3d0, 3, 1;
L_0x55555e9eafd0 .part L_0x55555e9eb470, 3, 1;
L_0x55555e9eb190 .part L_0x55555e9ea7b0, 2, 1;
L_0x55555e9eb330 .concat8 [ 1 1 1 1], L_0x55555e9e91e0, L_0x55555e9e9810, L_0x55555e9e9f80, L_0x55555e9ea960;
S_0x55555e35f280 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e35c440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9e8f10 .functor XOR 1, L_0x55555e9e9540, L_0x55555e9e9670, C4<0>, C4<0>;
L_0x55555e9e91e0 .functor XOR 1, L_0x55555e9e8f10, L_0x55555e9eb5a0, C4<0>, C4<0>;
L_0x55555e9e9250 .functor AND 1, L_0x55555e9e9540, L_0x55555e9e9670, C4<1>, C4<1>;
L_0x55555e9e92c0 .functor XOR 1, L_0x55555e9e9540, L_0x55555e9e9670, C4<0>, C4<0>;
L_0x55555e9e9330 .functor AND 1, L_0x55555e9eb5a0, L_0x55555e9e92c0, C4<1>, C4<1>;
L_0x55555e9e93f0 .functor OR 1, L_0x55555e9e9250, L_0x55555e9e9330, C4<0>, C4<0>;
v0x55555e362430_0 .net "A", 0 0, L_0x55555e9e9540;  1 drivers
v0x55555e3624d0_0 .net "B", 0 0, L_0x55555e9e9670;  1 drivers
v0x55555e363320_0 .net "Cin", 0 0, L_0x55555e9eb5a0;  alias, 1 drivers
v0x55555e3633f0_0 .net "Cout", 0 0, L_0x55555e9e93f0;  1 drivers
v0x55555e35f910_0 .net "Sum", 0 0, L_0x55555e9e91e0;  1 drivers
v0x55555e35f9b0_0 .net *"_ivl_0", 0 0, L_0x55555e9e8f10;  1 drivers
v0x55555e360940_0 .net *"_ivl_4", 0 0, L_0x55555e9e9250;  1 drivers
v0x55555e360a20_0 .net *"_ivl_6", 0 0, L_0x55555e9e92c0;  1 drivers
v0x55555e35cdf0_0 .net *"_ivl_8", 0 0, L_0x55555e9e9330;  1 drivers
S_0x55555e35de20 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e35c440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9e97a0 .functor XOR 1, L_0x55555e9e9c10, L_0x55555e9e9d40, C4<0>, C4<0>;
L_0x55555e9e9810 .functor XOR 1, L_0x55555e9e97a0, L_0x55555e9e9e70, C4<0>, C4<0>;
L_0x55555e9e9880 .functor AND 1, L_0x55555e9e9c10, L_0x55555e9e9d40, C4<1>, C4<1>;
L_0x55555e9e9940 .functor XOR 1, L_0x55555e9e9c10, L_0x55555e9e9d40, C4<0>, C4<0>;
L_0x55555e9e99b0 .functor AND 1, L_0x55555e9e9e70, L_0x55555e9e9940, C4<1>, C4<1>;
L_0x55555e9e9ac0 .functor OR 1, L_0x55555e9e9880, L_0x55555e9e99b0, C4<0>, C4<0>;
v0x55555e35ab10_0 .net "A", 0 0, L_0x55555e9e9c10;  1 drivers
v0x55555e35b810_0 .net "B", 0 0, L_0x55555e9e9d40;  1 drivers
v0x55555e35b8d0_0 .net "Cin", 0 0, L_0x55555e9e9e70;  1 drivers
v0x55555e356e00_0 .net "Cout", 0 0, L_0x55555e9e9ac0;  1 drivers
v0x55555e356ec0_0 .net "Sum", 0 0, L_0x55555e9e9810;  1 drivers
v0x55555e354240_0 .net *"_ivl_0", 0 0, L_0x55555e9e97a0;  1 drivers
v0x55555e354320_0 .net *"_ivl_4", 0 0, L_0x55555e9e9880;  1 drivers
v0x55555e3573f0_0 .net *"_ivl_6", 0 0, L_0x55555e9e9940;  1 drivers
v0x55555e3574d0_0 .net *"_ivl_8", 0 0, L_0x55555e9e99b0;  1 drivers
S_0x55555e3548d0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e35c440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9e9f10 .functor XOR 1, L_0x55555e9ea420, L_0x55555e9ea590, C4<0>, C4<0>;
L_0x55555e9e9f80 .functor XOR 1, L_0x55555e9e9f10, L_0x55555e9ea6c0, C4<0>, C4<0>;
L_0x55555e9ea040 .functor AND 1, L_0x55555e9ea420, L_0x55555e9ea590, C4<1>, C4<1>;
L_0x55555e9ea150 .functor XOR 1, L_0x55555e9ea420, L_0x55555e9ea590, C4<0>, C4<0>;
L_0x55555e9ea1c0 .functor AND 1, L_0x55555e9ea6c0, L_0x55555e9ea150, C4<1>, C4<1>;
L_0x55555e9ea2d0 .functor OR 1, L_0x55555e9ea040, L_0x55555e9ea1c0, C4<0>, C4<0>;
v0x55555e3559b0_0 .net "A", 0 0, L_0x55555e9ea420;  1 drivers
v0x55555e351d10_0 .net "B", 0 0, L_0x55555e9ea590;  1 drivers
v0x55555e351dd0_0 .net "Cin", 0 0, L_0x55555e9ea6c0;  1 drivers
v0x55555e352d40_0 .net "Cout", 0 0, L_0x55555e9ea2d0;  1 drivers
v0x55555e352de0_0 .net "Sum", 0 0, L_0x55555e9e9f80;  1 drivers
v0x55555e34f4c0_0 .net *"_ivl_0", 0 0, L_0x55555e9e9f10;  1 drivers
v0x55555e34f5a0_0 .net *"_ivl_4", 0 0, L_0x55555e9ea040;  1 drivers
v0x55555e3504f0_0 .net *"_ivl_6", 0 0, L_0x55555e9ea150;  1 drivers
v0x55555e3505b0_0 .net *"_ivl_8", 0 0, L_0x55555e9ea1c0;  1 drivers
S_0x55555e348c00 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e35c440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9ea8f0 .functor XOR 1, L_0x55555e9eae10, L_0x55555e9eafd0, C4<0>, C4<0>;
L_0x55555e9ea960 .functor XOR 1, L_0x55555e9ea8f0, L_0x55555e9eb190, C4<0>, C4<0>;
L_0x55555e9eaa20 .functor AND 1, L_0x55555e9eae10, L_0x55555e9eafd0, C4<1>, C4<1>;
L_0x55555e9eab30 .functor XOR 1, L_0x55555e9eae10, L_0x55555e9eafd0, C4<0>, C4<0>;
L_0x55555e9eaba0 .functor AND 1, L_0x55555e9eb190, L_0x55555e9eab30, C4<1>, C4<1>;
L_0x55555e9eacb0 .functor OR 1, L_0x55555e9eaa20, L_0x55555e9eaba0, C4<0>, C4<0>;
v0x55555e34be60_0 .net "A", 0 0, L_0x55555e9eae10;  1 drivers
v0x55555e34cca0_0 .net "B", 0 0, L_0x55555e9eafd0;  1 drivers
v0x55555e34cd60_0 .net "Cin", 0 0, L_0x55555e9eb190;  1 drivers
v0x55555e349290_0 .net "Cout", 0 0, L_0x55555e9eacb0;  alias, 1 drivers
v0x55555e349350_0 .net "Sum", 0 0, L_0x55555e9ea960;  1 drivers
v0x55555e34a2c0_0 .net *"_ivl_0", 0 0, L_0x55555e9ea8f0;  1 drivers
v0x55555e34a3a0_0 .net *"_ivl_4", 0 0, L_0x55555e9eaa20;  1 drivers
v0x55555e3466d0_0 .net *"_ivl_6", 0 0, L_0x55555e9eab30;  1 drivers
v0x55555e3467b0_0 .net *"_ivl_8", 0 0, L_0x55555e9eaba0;  1 drivers
S_0x55555e33d5e0 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x55555e470d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e31b300_0 .net "A", 3 0, L_0x55555e9ed980;  1 drivers
v0x55555e31b400_0 .net "B", 3 0, L_0x55555e9edac0;  1 drivers
v0x55555e31e4b0_0 .net "Cin", 0 0, L_0x55555e9edb60;  1 drivers
v0x55555e31e5b0_0 .net "Cout", 0 0, L_0x55555e9ed260;  1 drivers
v0x55555e31f3a0_0 .net "Sum", 3 0, L_0x55555e9ed8e0;  1 drivers
v0x55555e31f440_0 .net "carry", 2 0, L_0x55555e9ecd60;  1 drivers
L_0x55555e9ebaf0 .part L_0x55555e9ed980, 0, 1;
L_0x55555e9ebc20 .part L_0x55555e9edac0, 0, 1;
L_0x55555e9ec1c0 .part L_0x55555e9ed980, 1, 1;
L_0x55555e9ec2f0 .part L_0x55555e9edac0, 1, 1;
L_0x55555e9ec420 .part L_0x55555e9ecd60, 0, 1;
L_0x55555e9ec9d0 .part L_0x55555e9ed980, 2, 1;
L_0x55555e9ecb40 .part L_0x55555e9edac0, 2, 1;
L_0x55555e9ecc70 .part L_0x55555e9ecd60, 1, 1;
L_0x55555e9ecd60 .concat8 [ 1 1 1 0], L_0x55555e9eb9a0, L_0x55555e9ec070, L_0x55555e9ec880;
L_0x55555e9ed3c0 .part L_0x55555e9ed980, 3, 1;
L_0x55555e9ed580 .part L_0x55555e9edac0, 3, 1;
L_0x55555e9ed740 .part L_0x55555e9ecd60, 2, 1;
L_0x55555e9ed8e0 .concat8 [ 1 1 1 1], L_0x55555e9eb740, L_0x55555e9ebdc0, L_0x55555e9ec530, L_0x55555e9ecf10;
S_0x55555e341660 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e33d5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9eb6d0 .functor XOR 1, L_0x55555e9ebaf0, L_0x55555e9ebc20, C4<0>, C4<0>;
L_0x55555e9eb740 .functor XOR 1, L_0x55555e9eb6d0, L_0x55555e9edb60, C4<0>, C4<0>;
L_0x55555e9eb7b0 .functor AND 1, L_0x55555e9ebaf0, L_0x55555e9ebc20, C4<1>, C4<1>;
L_0x55555e9eb870 .functor XOR 1, L_0x55555e9ebaf0, L_0x55555e9ebc20, C4<0>, C4<0>;
L_0x55555e9eb8e0 .functor AND 1, L_0x55555e9edb60, L_0x55555e9eb870, C4<1>, C4<1>;
L_0x55555e9eb9a0 .functor OR 1, L_0x55555e9eb7b0, L_0x55555e9eb8e0, C4<0>, C4<0>;
v0x55555e33dd00_0 .net "A", 0 0, L_0x55555e9ebaf0;  1 drivers
v0x55555e33ec80_0 .net "B", 0 0, L_0x55555e9ebc20;  1 drivers
v0x55555e33ed40_0 .net "Cin", 0 0, L_0x55555e9edb60;  alias, 1 drivers
v0x55555e33b090_0 .net "Cout", 0 0, L_0x55555e9eb9a0;  1 drivers
v0x55555e33b150_0 .net "Sum", 0 0, L_0x55555e9eb740;  1 drivers
v0x55555e33c0c0_0 .net *"_ivl_0", 0 0, L_0x55555e9eb6d0;  1 drivers
v0x55555e33c1a0_0 .net *"_ivl_4", 0 0, L_0x55555e9eb7b0;  1 drivers
v0x55555e338840_0 .net *"_ivl_6", 0 0, L_0x55555e9eb870;  1 drivers
v0x55555e338920_0 .net *"_ivl_8", 0 0, L_0x55555e9eb8e0;  1 drivers
S_0x55555e334b40 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e33d5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9ebd50 .functor XOR 1, L_0x55555e9ec1c0, L_0x55555e9ec2f0, C4<0>, C4<0>;
L_0x55555e9ebdc0 .functor XOR 1, L_0x55555e9ebd50, L_0x55555e9ec420, C4<0>, C4<0>;
L_0x55555e9ebe30 .functor AND 1, L_0x55555e9ec1c0, L_0x55555e9ec2f0, C4<1>, C4<1>;
L_0x55555e9ebef0 .functor XOR 1, L_0x55555e9ec1c0, L_0x55555e9ec2f0, C4<0>, C4<0>;
L_0x55555e9ebf60 .functor AND 1, L_0x55555e9ec420, L_0x55555e9ebef0, C4<1>, C4<1>;
L_0x55555e9ec070 .functor OR 1, L_0x55555e9ebe30, L_0x55555e9ebf60, C4<0>, C4<0>;
v0x55555e332030_0 .net "A", 0 0, L_0x55555e9ec1c0;  1 drivers
v0x55555e335130_0 .net "B", 0 0, L_0x55555e9ec2f0;  1 drivers
v0x55555e3351f0_0 .net "Cin", 0 0, L_0x55555e9ec420;  1 drivers
v0x55555e336020_0 .net "Cout", 0 0, L_0x55555e9ec070;  1 drivers
v0x55555e3360e0_0 .net "Sum", 0 0, L_0x55555e9ebdc0;  1 drivers
v0x55555e332610_0 .net *"_ivl_0", 0 0, L_0x55555e9ebd50;  1 drivers
v0x55555e3326f0_0 .net *"_ivl_4", 0 0, L_0x55555e9ebe30;  1 drivers
v0x55555e333640_0 .net *"_ivl_6", 0 0, L_0x55555e9ebef0;  1 drivers
v0x55555e333720_0 .net *"_ivl_8", 0 0, L_0x55555e9ebf60;  1 drivers
S_0x55555e330a80 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e33d5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9ec4c0 .functor XOR 1, L_0x55555e9ec9d0, L_0x55555e9ecb40, C4<0>, C4<0>;
L_0x55555e9ec530 .functor XOR 1, L_0x55555e9ec4c0, L_0x55555e9ecc70, C4<0>, C4<0>;
L_0x55555e9ec5f0 .functor AND 1, L_0x55555e9ec9d0, L_0x55555e9ecb40, C4<1>, C4<1>;
L_0x55555e9ec700 .functor XOR 1, L_0x55555e9ec9d0, L_0x55555e9ecb40, C4<0>, C4<0>;
L_0x55555e9ec770 .functor AND 1, L_0x55555e9ecc70, L_0x55555e9ec700, C4<1>, C4<1>;
L_0x55555e9ec880 .functor OR 1, L_0x55555e9ec5f0, L_0x55555e9ec770, C4<0>, C4<0>;
v0x55555e32d2b0_0 .net "A", 0 0, L_0x55555e9ec9d0;  1 drivers
v0x55555e32e230_0 .net "B", 0 0, L_0x55555e9ecb40;  1 drivers
v0x55555e32e2f0_0 .net "Cin", 0 0, L_0x55555e9ecc70;  1 drivers
v0x55555e329500_0 .net "Cout", 0 0, L_0x55555e9ec880;  1 drivers
v0x55555e3295c0_0 .net "Sum", 0 0, L_0x55555e9ec530;  1 drivers
v0x55555e326940_0 .net *"_ivl_0", 0 0, L_0x55555e9ec4c0;  1 drivers
v0x55555e326a20_0 .net *"_ivl_4", 0 0, L_0x55555e9ec5f0;  1 drivers
v0x55555e329af0_0 .net *"_ivl_6", 0 0, L_0x55555e9ec700;  1 drivers
v0x55555e329bd0_0 .net *"_ivl_8", 0 0, L_0x55555e9ec770;  1 drivers
S_0x55555e326fd0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e33d5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9ecea0 .functor XOR 1, L_0x55555e9ed3c0, L_0x55555e9ed580, C4<0>, C4<0>;
L_0x55555e9ecf10 .functor XOR 1, L_0x55555e9ecea0, L_0x55555e9ed740, C4<0>, C4<0>;
L_0x55555e9ecfd0 .functor AND 1, L_0x55555e9ed3c0, L_0x55555e9ed580, C4<1>, C4<1>;
L_0x55555e9ed0e0 .functor XOR 1, L_0x55555e9ed3c0, L_0x55555e9ed580, C4<0>, C4<0>;
L_0x55555e9ed150 .functor AND 1, L_0x55555e9ed740, L_0x55555e9ed0e0, C4<1>, C4<1>;
L_0x55555e9ed260 .functor OR 1, L_0x55555e9ecfd0, L_0x55555e9ed150, C4<0>, C4<0>;
v0x55555e3280b0_0 .net "A", 0 0, L_0x55555e9ed3c0;  1 drivers
v0x55555e324410_0 .net "B", 0 0, L_0x55555e9ed580;  1 drivers
v0x55555e3244d0_0 .net "Cin", 0 0, L_0x55555e9ed740;  1 drivers
v0x55555e325440_0 .net "Cout", 0 0, L_0x55555e9ed260;  alias, 1 drivers
v0x55555e325500_0 .net "Sum", 0 0, L_0x55555e9ecf10;  1 drivers
v0x55555e321bc0_0 .net *"_ivl_0", 0 0, L_0x55555e9ecea0;  1 drivers
v0x55555e321ca0_0 .net *"_ivl_4", 0 0, L_0x55555e9ecfd0;  1 drivers
v0x55555e322bf0_0 .net *"_ivl_6", 0 0, L_0x55555e9ed0e0;  1 drivers
v0x55555e322cd0_0 .net *"_ivl_8", 0 0, L_0x55555e9ed150;  1 drivers
S_0x55555e31c9c0 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x55555e470d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e503720_0 .net "A", 3 0, L_0x55555e9eff60;  1 drivers
v0x55555e503820_0 .net "B", 3 0, L_0x55555e9edc00;  1 drivers
v0x55555e4f80e0_0 .net "Cin", 0 0, L_0x55555e9f01d0;  1 drivers
v0x55555e4f81b0_0 .net "Cout", 0 0, L_0x55555e9ef890;  alias, 1 drivers
v0x55555e4ecaa0_0 .net "Sum", 3 0, L_0x55555e9efec0;  1 drivers
v0x55555e4ecb40_0 .net "carry", 2 0, L_0x55555e9ef390;  1 drivers
L_0x55555e9ee120 .part L_0x55555e9eff60, 0, 1;
L_0x55555e9ee250 .part L_0x55555e9edc00, 0, 1;
L_0x55555e9ee7f0 .part L_0x55555e9eff60, 1, 1;
L_0x55555e9ee920 .part L_0x55555e9edc00, 1, 1;
L_0x55555e9eea50 .part L_0x55555e9ef390, 0, 1;
L_0x55555e9ef000 .part L_0x55555e9eff60, 2, 1;
L_0x55555e9ef170 .part L_0x55555e9edc00, 2, 1;
L_0x55555e9ef2a0 .part L_0x55555e9ef390, 1, 1;
L_0x55555e9ef390 .concat8 [ 1 1 1 0], L_0x55555e9edfd0, L_0x55555e9ee6a0, L_0x55555e9eeeb0;
L_0x55555e9ef9a0 .part L_0x55555e9eff60, 3, 1;
L_0x55555e9efb60 .part L_0x55555e9edc00, 3, 1;
L_0x55555e9efd20 .part L_0x55555e9ef390, 2, 1;
L_0x55555e9efec0 .concat8 [ 1 1 1 1], L_0x55555e9edd20, L_0x55555e9ee3f0, L_0x55555e9eeb60, L_0x55555e9ef540;
S_0x55555e318dd0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e31c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9edcb0 .functor XOR 1, L_0x55555e9ee120, L_0x55555e9ee250, C4<0>, C4<0>;
L_0x55555e9edd20 .functor XOR 1, L_0x55555e9edcb0, L_0x55555e9f01d0, C4<0>, C4<0>;
L_0x55555e9edd90 .functor AND 1, L_0x55555e9ee120, L_0x55555e9ee250, C4<1>, C4<1>;
L_0x55555e9edea0 .functor XOR 1, L_0x55555e9ee120, L_0x55555e9ee250, C4<0>, C4<0>;
L_0x55555e9edf10 .functor AND 1, L_0x55555e9f01d0, L_0x55555e9edea0, C4<1>, C4<1>;
L_0x55555e9edfd0 .functor OR 1, L_0x55555e9edd90, L_0x55555e9edf10, C4<0>, C4<0>;
v0x55555e319ee0_0 .net "A", 0 0, L_0x55555e9ee120;  1 drivers
v0x55555e316580_0 .net "B", 0 0, L_0x55555e9ee250;  1 drivers
v0x55555e316640_0 .net "Cin", 0 0, L_0x55555e9f01d0;  alias, 1 drivers
v0x55555e3175b0_0 .net "Cout", 0 0, L_0x55555e9edfd0;  1 drivers
v0x55555e317670_0 .net "Sum", 0 0, L_0x55555e9edd20;  1 drivers
v0x55555e312b60_0 .net *"_ivl_0", 0 0, L_0x55555e9edcb0;  1 drivers
v0x55555e312c40_0 .net *"_ivl_4", 0 0, L_0x55555e9edd90;  1 drivers
v0x55555e30ffa0_0 .net *"_ivl_6", 0 0, L_0x55555e9edea0;  1 drivers
v0x55555e310080_0 .net *"_ivl_8", 0 0, L_0x55555e9edf10;  1 drivers
S_0x55555e314040 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e31c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9ee380 .functor XOR 1, L_0x55555e9ee7f0, L_0x55555e9ee920, C4<0>, C4<0>;
L_0x55555e9ee3f0 .functor XOR 1, L_0x55555e9ee380, L_0x55555e9eea50, C4<0>, C4<0>;
L_0x55555e9ee460 .functor AND 1, L_0x55555e9ee7f0, L_0x55555e9ee920, C4<1>, C4<1>;
L_0x55555e9ee520 .functor XOR 1, L_0x55555e9ee7f0, L_0x55555e9ee920, C4<0>, C4<0>;
L_0x55555e9ee590 .functor AND 1, L_0x55555e9eea50, L_0x55555e9ee520, C4<1>, C4<1>;
L_0x55555e9ee6a0 .functor OR 1, L_0x55555e9ee460, L_0x55555e9ee590, C4<0>, C4<0>;
v0x55555e3106e0_0 .net "A", 0 0, L_0x55555e9ee7f0;  1 drivers
v0x55555e311660_0 .net "B", 0 0, L_0x55555e9ee920;  1 drivers
v0x55555e311720_0 .net "Cin", 0 0, L_0x55555e9eea50;  1 drivers
v0x55555e30da70_0 .net "Cout", 0 0, L_0x55555e9ee6a0;  1 drivers
v0x55555e30db30_0 .net "Sum", 0 0, L_0x55555e9ee3f0;  1 drivers
v0x55555e30eaa0_0 .net *"_ivl_0", 0 0, L_0x55555e9ee380;  1 drivers
v0x55555e30eb80_0 .net *"_ivl_4", 0 0, L_0x55555e9ee460;  1 drivers
v0x55555e30b150_0 .net *"_ivl_6", 0 0, L_0x55555e9ee520;  1 drivers
v0x55555e30b230_0 .net *"_ivl_8", 0 0, L_0x55555e9ee590;  1 drivers
S_0x55555e164b60 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e31c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9eeaf0 .functor XOR 1, L_0x55555e9ef000, L_0x55555e9ef170, C4<0>, C4<0>;
L_0x55555e9eeb60 .functor XOR 1, L_0x55555e9eeaf0, L_0x55555e9ef2a0, C4<0>, C4<0>;
L_0x55555e9eec20 .functor AND 1, L_0x55555e9ef000, L_0x55555e9ef170, C4<1>, C4<1>;
L_0x55555e9eed30 .functor XOR 1, L_0x55555e9ef000, L_0x55555e9ef170, C4<0>, C4<0>;
L_0x55555e9eeda0 .functor AND 1, L_0x55555e9ef2a0, L_0x55555e9eed30, C4<1>, C4<1>;
L_0x55555e9eeeb0 .functor OR 1, L_0x55555e9eec20, L_0x55555e9eeda0, C4<0>, C4<0>;
v0x55555e149a50_0 .net "A", 0 0, L_0x55555e9ef000;  1 drivers
v0x55555e14cd70_0 .net "B", 0 0, L_0x55555e9ef170;  1 drivers
v0x55555e14ce30_0 .net "Cin", 0 0, L_0x55555e9ef2a0;  1 drivers
v0x55555e14b2e0_0 .net "Cout", 0 0, L_0x55555e9eeeb0;  1 drivers
v0x55555e14b3a0_0 .net "Sum", 0 0, L_0x55555e9eeb60;  1 drivers
v0x55555e81bf30_0 .net *"_ivl_0", 0 0, L_0x55555e9eeaf0;  1 drivers
v0x55555e81c010_0 .net *"_ivl_4", 0 0, L_0x55555e9eec20;  1 drivers
v0x55555e81b050_0 .net *"_ivl_6", 0 0, L_0x55555e9eed30;  1 drivers
v0x55555e81b110_0 .net *"_ivl_8", 0 0, L_0x55555e9eeda0;  1 drivers
S_0x55555e7ff7d0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e31c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9ef4d0 .functor XOR 1, L_0x55555e9ef9a0, L_0x55555e9efb60, C4<0>, C4<0>;
L_0x55555e9ef540 .functor XOR 1, L_0x55555e9ef4d0, L_0x55555e9efd20, C4<0>, C4<0>;
L_0x55555e9ef600 .functor AND 1, L_0x55555e9ef9a0, L_0x55555e9efb60, C4<1>, C4<1>;
L_0x55555e9ef710 .functor XOR 1, L_0x55555e9ef9a0, L_0x55555e9efb60, C4<0>, C4<0>;
L_0x55555e9ef780 .functor AND 1, L_0x55555e9efd20, L_0x55555e9ef710, C4<1>, C4<1>;
L_0x55555e9ef890 .functor OR 1, L_0x55555e9ef600, L_0x55555e9ef780, C4<0>, C4<0>;
v0x55555e802720_0 .net "A", 0 0, L_0x55555e9ef9a0;  1 drivers
v0x55555e802230_0 .net "B", 0 0, L_0x55555e9efb60;  1 drivers
v0x55555e8022f0_0 .net "Cin", 0 0, L_0x55555e9efd20;  1 drivers
v0x55555e530a20_0 .net "Cout", 0 0, L_0x55555e9ef890;  alias, 1 drivers
v0x55555e530ae0_0 .net "Sum", 0 0, L_0x55555e9ef540;  1 drivers
v0x55555e5259e0_0 .net *"_ivl_0", 0 0, L_0x55555e9ef4d0;  1 drivers
v0x55555e525ac0_0 .net *"_ivl_4", 0 0, L_0x55555e9ef600;  1 drivers
v0x55555e51a3a0_0 .net *"_ivl_6", 0 0, L_0x55555e9ef710;  1 drivers
v0x55555e51a480_0 .net *"_ivl_8", 0 0, L_0x55555e9ef780;  1 drivers
S_0x55555e7ae880 .scope module, "u_stage_id" "stage_id" 13 260, 24 1 0, S_0x55555e59bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_pc";
    .port_info 5 /INPUT 32 "i_instr";
    .port_info 6 /INPUT 1 "i_pred_taken";
    .port_info 7 /INPUT 1 "i_wb_reg_write";
    .port_info 8 /INPUT 5 "i_wb_rd";
    .port_info 9 /INPUT 32 "i_wb_write_data";
    .port_info 10 /INPUT 2 "i_forward_a_sel";
    .port_info 11 /INPUT 2 "i_forward_b_sel";
    .port_info 12 /INPUT 32 "i_ex_mem_alu_result";
    .port_info 13 /OUTPUT 32 "o_pc";
    .port_info 14 /OUTPUT 32 "o_rs1_val";
    .port_info 15 /OUTPUT 32 "o_rs2_val";
    .port_info 16 /OUTPUT 32 "o_imm";
    .port_info 17 /OUTPUT 5 "o_rs1";
    .port_info 18 /OUTPUT 5 "o_rs2";
    .port_info 19 /OUTPUT 5 "o_rd";
    .port_info 20 /OUTPUT 1 "o_ctrl_valid";
    .port_info 21 /OUTPUT 1 "o_ctrl_bubble";
    .port_info 22 /OUTPUT 1 "o_ctrl_kill";
    .port_info 23 /OUTPUT 1 "o_ctrl_branch";
    .port_info 24 /OUTPUT 1 "o_ctrl_jump";
    .port_info 25 /OUTPUT 1 "o_ctrl_mem_read";
    .port_info 26 /OUTPUT 1 "o_ctrl_mem_write";
    .port_info 27 /OUTPUT 4 "o_ctrl_alu_op";
    .port_info 28 /OUTPUT 1 "o_ctrl_wb_en";
    .port_info 29 /OUTPUT 1 "o_ctrl_mispred";
    .port_info 30 /OUTPUT 3 "o_ctrl_funct3";
    .port_info 31 /OUTPUT 2 "o_ctrl_op_a_sel";
    .port_info 32 /OUTPUT 1 "o_ctrl_op_b_sel";
    .port_info 33 /OUTPUT 32 "o_redirect_pc";
    .port_info 34 /OUTPUT 1 "o_redirect_valid";
    .port_info 35 /OUTPUT 1 "o_btb_update";
    .port_info 36 /OUTPUT 32 "o_btb_update_pc";
    .port_info 37 /OUTPUT 32 "o_btb_update_target";
    .port_info 38 /OUTPUT 1 "o_use_rs1";
    .port_info 39 /OUTPUT 1 "o_use_rs2";
    .port_info 40 /OUTPUT 1 "o_is_branch";
    .port_info 41 /OUTPUT 1 "o_is_jump";
L_0x7f3943206538 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x55555e9c7700 .functor AND 32, L_0x55555e9c7100, L_0x7f3943206538, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55555e9c7a80 .functor BUFZ 1, v0x55555e8715e0_0, C4<0>, C4<0>, C4<0>;
L_0x55555e9c7c00 .functor AND 1, L_0x55555e9c7af0, L_0x55555e9c7950, C4<1>, C4<1>;
L_0x55555e9c7d10 .functor XOR 1, v0x55555e55dbf0_0, L_0x55555e9c7a80, C4<0>, C4<0>;
L_0x55555e9c7dd0 .functor AND 1, L_0x55555e9c7c00, L_0x55555e9c7d10, C4<1>, C4<1>;
L_0x55555e9c7f80 .functor AND 1, L_0x55555e9b1d70, L_0x55555e9c7ee0, C4<1>, C4<1>;
L_0x55555e9c7b90 .functor OR 1, v0x55555e89a4e0_0, L_0x55555e9c8080, C4<0>, C4<0>;
L_0x55555e9c82b0 .functor OR 1, L_0x55555e9c7b90, L_0x55555e9c81c0, C4<0>, C4<0>;
L_0x55555e9c8410 .functor AND 1, L_0x55555e9c7f80, L_0x55555e9c82b0, C4<1>, C4<1>;
L_0x55555e9c88e0 .functor OR 1, L_0x55555e9c8560, L_0x55555e9c86e0, C4<0>, C4<0>;
L_0x55555e9c89f0 .functor OR 1, L_0x55555e9c7a80, L_0x55555e9c88e0, C4<0>, C4<0>;
L_0x55555e9c8a60 .functor AND 1, L_0x55555e9b1d70, L_0x55555e9c89f0, C4<1>, C4<1>;
L_0x55555e9c8b90 .functor BUFZ 32, v0x55555e5607e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e9c8c90 .functor BUFZ 32, L_0x55555e9c78b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e9c8b20 .functor BUFZ 32, v0x55555e5607e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e9c8d00 .functor BUFZ 32, v0x55555e89bcc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e9c8e00 .functor BUFZ 32, v0x55555e89bf30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e9c8f00 .functor BUFZ 32, v0x55555e8776d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e9c9010 .functor BUFZ 5, L_0x55555e993e00, C4<00000>, C4<00000>, C4<00000>;
L_0x55555e9c9080 .functor BUFZ 5, L_0x55555e994000, C4<00000>, C4<00000>, C4<00000>;
L_0x55555e9c91a0 .functor BUFZ 5, L_0x55555e9940f0, C4<00000>, C4<00000>, C4<00000>;
L_0x55555e9c9500 .functor OR 1, L_0x55555e9c9210, L_0x55555e9c9600, C4<0>, C4<0>;
L_0x55555e9c90f0 .functor BUFZ 1, L_0x55555e9c7dd0, C4<0>, C4<0>, C4<0>;
L_0x55555e9c9a50 .functor BUFZ 3, L_0x55555e993cc0, C4<000>, C4<000>, C4<000>;
L_0x55555e9c9d50 .functor AND 1, L_0x55555e9c9850, L_0x55555e9c96f0, C4<1>, C4<1>;
L_0x55555e9ca030 .functor AND 1, L_0x55555e9c9d50, L_0x55555e9c9e60, C4<1>, C4<1>;
L_0x55555e9ca660 .functor OR 1, L_0x55555e9c9b10, L_0x55555e9ca480, C4<0>, C4<0>;
L_0x55555e9ca860 .functor OR 1, L_0x55555e9ca660, L_0x55555e9ca770, C4<0>, C4<0>;
L_0x55555e9caea0 .functor OR 1, L_0x55555e9cabb0, L_0x55555e9caca0, C4<0>, C4<0>;
L_0x7f3943206778 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55555e8967b0_0 .net/2u *"_ivl_102", 6 0, L_0x7f3943206778;  1 drivers
v0x55555e8968b0_0 .net *"_ivl_104", 0 0, L_0x55555e9c9210;  1 drivers
L_0x7f39432067c0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55555e896970_0 .net/2u *"_ivl_106", 6 0, L_0x7f39432067c0;  1 drivers
v0x55555e896a30_0 .net *"_ivl_108", 0 0, L_0x55555e9c9600;  1 drivers
L_0x7f3943206808 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55555e896af0_0 .net/2u *"_ivl_114", 6 0, L_0x7f3943206808;  1 drivers
L_0x7f39432064a8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55555e896c20_0 .net/2u *"_ivl_12", 6 0, L_0x7f39432064a8;  1 drivers
L_0x7f3943206850 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x55555e896d00_0 .net/2u *"_ivl_120", 6 0, L_0x7f3943206850;  1 drivers
v0x55555e896de0_0 .net *"_ivl_122", 0 0, L_0x55555e9c9850;  1 drivers
L_0x7f3943206898 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x55555e896ea0_0 .net/2u *"_ivl_124", 6 0, L_0x7f3943206898;  1 drivers
v0x55555e897010_0 .net *"_ivl_126", 0 0, L_0x55555e9c96f0;  1 drivers
v0x55555e8970d0_0 .net *"_ivl_129", 0 0, L_0x55555e9c9d50;  1 drivers
L_0x7f39432068e0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55555e897190_0 .net/2u *"_ivl_130", 6 0, L_0x7f39432068e0;  1 drivers
v0x55555e897270_0 .net *"_ivl_132", 0 0, L_0x55555e9c9e60;  1 drivers
L_0x7f3943206928 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55555e897330_0 .net/2u *"_ivl_136", 6 0, L_0x7f3943206928;  1 drivers
v0x55555e897410_0 .net *"_ivl_138", 0 0, L_0x55555e9c9b10;  1 drivers
v0x55555e8974d0_0 .net *"_ivl_14", 0 0, L_0x55555e9b44b0;  1 drivers
L_0x7f3943206970 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55555e897590_0 .net/2u *"_ivl_140", 6 0, L_0x7f3943206970;  1 drivers
v0x55555e897670_0 .net *"_ivl_142", 0 0, L_0x55555e9ca480;  1 drivers
v0x55555e897730_0 .net *"_ivl_145", 0 0, L_0x55555e9ca660;  1 drivers
L_0x7f39432069b8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55555e8977f0_0 .net/2u *"_ivl_146", 6 0, L_0x7f39432069b8;  1 drivers
v0x55555e8978d0_0 .net *"_ivl_148", 0 0, L_0x55555e9ca770;  1 drivers
L_0x7f3943206a00 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55555e897990_0 .net/2u *"_ivl_152", 6 0, L_0x7f3943206a00;  1 drivers
L_0x7f3943206a48 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55555e897a70_0 .net/2u *"_ivl_156", 6 0, L_0x7f3943206a48;  1 drivers
v0x55555e897b50_0 .net *"_ivl_158", 0 0, L_0x55555e9cabb0;  1 drivers
L_0x7f3943206a90 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55555e897c10_0 .net/2u *"_ivl_160", 6 0, L_0x7f3943206a90;  1 drivers
v0x55555e897cf0_0 .net *"_ivl_162", 0 0, L_0x55555e9caca0;  1 drivers
v0x55555e897db0_0 .net/2u *"_ivl_20", 31 0, L_0x7f3943206538;  1 drivers
L_0x7f3943206580 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55555e897e90_0 .net/2u *"_ivl_24", 6 0, L_0x7f3943206580;  1 drivers
v0x55555e897f70_0 .net *"_ivl_26", 0 0, L_0x55555e9c77c0;  1 drivers
L_0x7f39432065c8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55555e898030_0 .net/2u *"_ivl_30", 6 0, L_0x7f39432065c8;  1 drivers
v0x55555e898110_0 .net *"_ivl_37", 0 0, L_0x55555e9c7af0;  1 drivers
v0x55555e8981d0_0 .net *"_ivl_39", 0 0, L_0x55555e9c7c00;  1 drivers
v0x55555e898290_0 .net *"_ivl_40", 0 0, L_0x55555e9c7d10;  1 drivers
v0x55555e898560_0 .net *"_ivl_45", 0 0, L_0x55555e9c7ee0;  1 drivers
v0x55555e898620_0 .net *"_ivl_47", 0 0, L_0x55555e9c7f80;  1 drivers
L_0x7f3943206610 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55555e8986e0_0 .net/2u *"_ivl_48", 6 0, L_0x7f3943206610;  1 drivers
v0x55555e8987c0_0 .net *"_ivl_50", 0 0, L_0x55555e9c8080;  1 drivers
v0x55555e898880_0 .net *"_ivl_53", 0 0, L_0x55555e9c7b90;  1 drivers
L_0x7f3943206658 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55555e898940_0 .net/2u *"_ivl_54", 6 0, L_0x7f3943206658;  1 drivers
v0x55555e898a20_0 .net *"_ivl_56", 0 0, L_0x55555e9c81c0;  1 drivers
v0x55555e898ae0_0 .net *"_ivl_59", 0 0, L_0x55555e9c82b0;  1 drivers
L_0x7f39432066a0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55555e898ba0_0 .net/2u *"_ivl_62", 6 0, L_0x7f39432066a0;  1 drivers
v0x55555e898c80_0 .net *"_ivl_64", 0 0, L_0x55555e9c8560;  1 drivers
L_0x7f39432066e8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55555e898d40_0 .net/2u *"_ivl_66", 6 0, L_0x7f39432066e8;  1 drivers
v0x55555e898e20_0 .net *"_ivl_68", 0 0, L_0x55555e9c86e0;  1 drivers
v0x55555e898ee0_0 .net *"_ivl_71", 0 0, L_0x55555e9c88e0;  1 drivers
v0x55555e898fa0_0 .net *"_ivl_72", 0 0, L_0x55555e9c89f0;  1 drivers
L_0x7f3943206730 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55555e899080_0 .net/2u *"_ivl_98", 6 0, L_0x7f3943206730;  1 drivers
v0x55555e899160_0 .net "actual_taken", 0 0, L_0x55555e9c7a80;  1 drivers
v0x55555e899220_0 .net "br_equal", 0 0, v0x55555e86e070_0;  1 drivers
v0x55555e8992c0_0 .net "br_less", 0 0, v0x55555e86e110_0;  1 drivers
v0x55555e899360_0 .net "br_un", 0 0, v0x55555e8708c0_0;  1 drivers
v0x55555e899400_0 .net "cout_dummy", 0 0, L_0x55555e9c6950;  1 drivers
v0x55555e8994a0_0 .net "ctrl_pc_sel", 0 0, v0x55555e8715e0_0;  1 drivers
v0x55555e899540_0 .net "ctrl_wb_sel", 1 0, L_0x55555e9b01c0;  1 drivers
v0x55555e899650_0 .net "final_target_pc", 31 0, L_0x55555e9c78b0;  1 drivers
v0x55555e899730_0 .net "funct3", 2 0, L_0x55555e993cc0;  1 drivers
v0x55555e899810_0 .net "funct7", 6 0, L_0x55555e993d60;  1 drivers
v0x55555e8998f0_0 .net "i_clk", 0 0, v0x55555e8cb2a0_0;  alias, 1 drivers
v0x55555e899990_0 .net "i_ex_mem_alu_result", 31 0, v0x55555e591eb0_0;  alias, 1 drivers
v0x55555e899a50_0 .net "i_flush", 0 0, L_0x55555e97f4c0;  alias, 1 drivers
v0x55555e899b40_0 .net "i_forward_a_sel", 1 0, v0x55555e5815f0_0;  alias, 1 drivers
v0x55555e899c00_0 .net "i_forward_b_sel", 1 0, v0x55555e582530_0;  alias, 1 drivers
v0x55555e899cc0_0 .net "i_instr", 31 0, v0x55555e55f7c0_0;  alias, 1 drivers
v0x55555e899d60_0 .net "i_pc", 31 0, v0x55555e5607e0_0;  alias, 1 drivers
v0x55555e899e20_0 .net "i_pred_taken", 0 0, v0x55555e55dbf0_0;  alias, 1 drivers
v0x55555e899ec0_0 .net "i_reset", 0 0, L_0x55555e97f170;  alias, 1 drivers
v0x55555e899f60_0 .net "i_stall", 0 0, L_0x55555e97f450;  alias, 1 drivers
v0x55555e89a000_0 .net "i_wb_rd", 4 0, v0x55555e71b330_0;  alias, 1 drivers
v0x55555e89a0a0_0 .net "i_wb_reg_write", 0 0, v0x55555e71a580_0;  alias, 1 drivers
v0x55555e89a140_0 .net "i_wb_write_data", 31 0, L_0x55555ea1d6e0;  alias, 1 drivers
v0x55555e89a230_0 .net "imm", 31 0, v0x55555e8776d0_0;  1 drivers
v0x55555e89a340_0 .net "is_cond_branch", 0 0, L_0x55555e9c7950;  1 drivers
v0x55555e89a400_0 .net "jalr_target_pc", 31 0, L_0x55555e9c7700;  1 drivers
v0x55555e89a4e0_0 .var "mispredict", 0 0;
v0x55555e89a5a0_0 .net "o_btb_update", 0 0, L_0x55555e9c8a60;  alias, 1 drivers
v0x55555e89a660_0 .net "o_btb_update_pc", 31 0, L_0x55555e9c8b90;  alias, 1 drivers
v0x55555e89a740_0 .net "o_btb_update_target", 31 0, L_0x55555e9c8c90;  alias, 1 drivers
v0x55555e89a820_0 .net "o_ctrl_alu_op", 3 0, v0x55555e86e920_0;  alias, 1 drivers
v0x55555e89a8e0_0 .net "o_ctrl_branch", 0 0, L_0x55555e9c9460;  alias, 1 drivers
v0x55555e89a980_0 .net "o_ctrl_bubble", 0 0, L_0x55555e9c8f70;  alias, 1 drivers
v0x55555e89aa20_0 .net "o_ctrl_funct3", 2 0, L_0x55555e9c9a50;  alias, 1 drivers
v0x55555e89aac0_0 .net "o_ctrl_jump", 0 0, L_0x55555e9c9500;  alias, 1 drivers
v0x55555e89ab60_0 .net "o_ctrl_kill", 0 0, L_0x55555e9c92b0;  alias, 1 drivers
v0x55555e89ac00_0 .net "o_ctrl_mem_read", 0 0, L_0x55555e9c9960;  alias, 1 drivers
v0x55555e89acd0_0 .net "o_ctrl_mem_write", 0 0, L_0x55555e9afb50;  alias, 1 drivers
v0x55555e89ad70_0 .net "o_ctrl_mispred", 0 0, L_0x55555e9c90f0;  alias, 1 drivers
v0x55555e89ae40_0 .net "o_ctrl_op_a_sel", 1 0, L_0x55555e9b0690;  alias, 1 drivers
v0x55555e89aee0_0 .net "o_ctrl_op_b_sel", 0 0, L_0x55555e9b0100;  alias, 1 drivers
v0x55555e89af80_0 .net "o_ctrl_valid", 0 0, L_0x55555e9b1d70;  alias, 1 drivers
v0x55555e89b070_0 .net "o_ctrl_wb_en", 0 0, L_0x55555e9afa40;  alias, 1 drivers
v0x55555e89b110_0 .net "o_imm", 31 0, L_0x55555e9c8f00;  alias, 1 drivers
v0x55555e89b1b0_0 .net "o_is_branch", 0 0, L_0x55555e9ca140;  alias, 1 drivers
v0x55555e89b280_0 .net "o_is_jump", 0 0, L_0x55555e9caea0;  alias, 1 drivers
v0x55555e89b350_0 .net "o_pc", 31 0, L_0x55555e9c8b20;  alias, 1 drivers
v0x55555e89b420_0 .net "o_rd", 4 0, L_0x55555e9c91a0;  alias, 1 drivers
v0x55555e89b4c0_0 .var "o_redirect_pc", 31 0;
v0x55555e89b560_0 .net "o_redirect_valid", 0 0, L_0x55555e9c8410;  alias, 1 drivers
v0x55555e89b600_0 .net "o_rs1", 4 0, L_0x55555e9c9010;  alias, 1 drivers
v0x55555e89b6a0_0 .net "o_rs1_val", 31 0, L_0x55555e9c8d00;  alias, 1 drivers
v0x55555e89b770_0 .net "o_rs2", 4 0, L_0x55555e9c9080;  alias, 1 drivers
v0x55555e89b810_0 .net "o_rs2_val", 31 0, L_0x55555e9c8e00;  alias, 1 drivers
v0x55555e89b8e0_0 .net "o_use_rs1", 0 0, L_0x55555e9ca030;  alias, 1 drivers
v0x55555e89b980_0 .net "o_use_rs2", 0 0, L_0x55555e9ca860;  alias, 1 drivers
v0x55555e89ba50_0 .net "opcode", 6 0, L_0x55555e993c20;  1 drivers
v0x55555e89baf0_0 .net "rd", 4 0, L_0x55555e9940f0;  1 drivers
v0x55555e89bbd0_0 .net "rs1", 4 0, L_0x55555e993e00;  1 drivers
v0x55555e89bcc0_0 .var "rs1_data_fwd", 31 0;
v0x55555e89bd90_0 .net "rs1_data_rf", 31 0, L_0x55555e994410;  1 drivers
v0x55555e89be60_0 .net "rs2", 4 0, L_0x55555e994000;  1 drivers
v0x55555e89bf30_0 .var "rs2_data_fwd", 31 0;
v0x55555e89c000_0 .net "rs2_data_rf", 31 0, L_0x55555e994900;  1 drivers
v0x55555e89c0d0_0 .net "s_is_mispredict", 0 0, L_0x55555e9c7dd0;  1 drivers
v0x55555e89c170_0 .net "target_base", 31 0, L_0x55555e9b45f0;  1 drivers
v0x55555e89c260_0 .net "target_pc", 31 0, L_0x55555e9c7100;  1 drivers
E_0x55555e191620/0 .event anyedge, v0x55555e57a150_0, v0x55555e89a340_0, v0x55555e55dbf0_0, v0x55555e899160_0;
E_0x55555e191620/1 .event anyedge, v0x55555e899650_0, v0x55555e5607e0_0, v0x55555e89ba50_0;
E_0x55555e191620 .event/or E_0x55555e191620/0, E_0x55555e191620/1;
E_0x55555e3132c0/0 .event anyedge, v0x55555e5815f0_0, v0x55555e878c00_0, v0x55555e6ec3d0_0, v0x55555e591eb0_0;
E_0x55555e3132c0/1 .event anyedge, v0x55555e582530_0, v0x55555e878ce0_0;
E_0x55555e3132c0 .event/or E_0x55555e3132c0/0, E_0x55555e3132c0/1;
L_0x55555e993c20 .part v0x55555e55f7c0_0, 0, 7;
L_0x55555e993cc0 .part v0x55555e55f7c0_0, 12, 3;
L_0x55555e993d60 .part v0x55555e55f7c0_0, 25, 7;
L_0x55555e993e00 .part v0x55555e55f7c0_0, 15, 5;
L_0x55555e994000 .part v0x55555e55f7c0_0, 20, 5;
L_0x55555e9940f0 .part v0x55555e55f7c0_0, 7, 5;
L_0x55555e9b44b0 .cmp/eq 7, L_0x55555e993c20, L_0x7f39432064a8;
L_0x55555e9b45f0 .functor MUXZ 32, v0x55555e5607e0_0, v0x55555e89bcc0_0, L_0x55555e9b44b0, C4<>;
L_0x55555e9c77c0 .cmp/eq 7, L_0x55555e993c20, L_0x7f3943206580;
L_0x55555e9c78b0 .functor MUXZ 32, L_0x55555e9c7100, L_0x55555e9c7700, L_0x55555e9c77c0, C4<>;
L_0x55555e9c7950 .cmp/eq 7, L_0x55555e993c20, L_0x7f39432065c8;
L_0x55555e9c7af0 .reduce/nor L_0x55555e97f450;
L_0x55555e9c7ee0 .reduce/nor L_0x55555e97f450;
L_0x55555e9c8080 .cmp/eq 7, L_0x55555e993c20, L_0x7f3943206610;
L_0x55555e9c81c0 .cmp/eq 7, L_0x55555e993c20, L_0x7f3943206658;
L_0x55555e9c8560 .cmp/eq 7, L_0x55555e993c20, L_0x7f39432066a0;
L_0x55555e9c86e0 .cmp/eq 7, L_0x55555e993c20, L_0x7f39432066e8;
L_0x55555e9c8f70 .reduce/nor L_0x55555e9b1d70;
L_0x55555e9c92b0 .reduce/nor L_0x55555e9b1d70;
L_0x55555e9c9460 .cmp/eq 7, L_0x55555e993c20, L_0x7f3943206730;
L_0x55555e9c9210 .cmp/eq 7, L_0x55555e993c20, L_0x7f3943206778;
L_0x55555e9c9600 .cmp/eq 7, L_0x55555e993c20, L_0x7f39432067c0;
L_0x55555e9c9960 .cmp/eq 7, L_0x55555e993c20, L_0x7f3943206808;
L_0x55555e9c9850 .cmp/ne 7, L_0x55555e993c20, L_0x7f3943206850;
L_0x55555e9c96f0 .cmp/ne 7, L_0x55555e993c20, L_0x7f3943206898;
L_0x55555e9c9e60 .cmp/ne 7, L_0x55555e993c20, L_0x7f39432068e0;
L_0x55555e9c9b10 .cmp/eq 7, L_0x55555e993c20, L_0x7f3943206928;
L_0x55555e9ca480 .cmp/eq 7, L_0x55555e993c20, L_0x7f3943206970;
L_0x55555e9ca770 .cmp/eq 7, L_0x55555e993c20, L_0x7f39432069b8;
L_0x55555e9ca140 .cmp/eq 7, L_0x55555e993c20, L_0x7f3943206a00;
L_0x55555e9cabb0 .cmp/eq 7, L_0x55555e993c20, L_0x7f3943206a48;
L_0x55555e9caca0 .cmp/eq 7, L_0x55555e993c20, L_0x7f3943206a90;
S_0x55555e7a3240 .scope module, "br_cmp" "brc" 24 114, 25 7 0, S_0x55555e7ae880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_rs1_data";
    .port_info 1 /INPUT 32 "i_rs2_data";
    .port_info 2 /INPUT 1 "i_br_un";
    .port_info 3 /OUTPUT 1 "o_br_less";
    .port_info 4 /OUTPUT 1 "o_br_equal";
L_0x55555e996130 .functor AND 1, L_0x55555e9a1ef0, L_0x55555e9ae260, C4<1>, C4<1>;
L_0x55555e996220 .functor AND 1, L_0x55555e9a1ef0, L_0x55555e9ae4f0, C4<1>, C4<1>;
L_0x55555e9962e0 .functor OR 1, L_0x55555e996220, L_0x55555e9a2210, C4<0>, C4<0>;
v0x55555e86d6f0_0 .net *"_ivl_2", 0 0, L_0x55555e996220;  1 drivers
v0x55555e86d7f0_0 .net "eq_high", 0 0, L_0x55555e9a1ef0;  1 drivers
v0x55555e86d8b0_0 .net "eq_low", 0 0, L_0x55555e9ae260;  1 drivers
v0x55555e86d9b0_0 .net "eq_mag", 0 0, L_0x55555e996130;  1 drivers
v0x55555e86da50_0 .net "gt_high", 0 0, L_0x55555e9a2440;  1 drivers
v0x55555e86daf0_0 .net "gt_low", 0 0, L_0x55555e9ae780;  1 drivers
v0x55555e86dbc0_0 .net "i_br_un", 0 0, v0x55555e8708c0_0;  alias, 1 drivers
v0x55555e86dc60_0 .net "i_rs1_data", 31 0, v0x55555e89bcc0_0;  1 drivers
v0x55555e86dd00_0 .net "i_rs2_data", 31 0, v0x55555e89bf30_0;  1 drivers
v0x55555e86de30_0 .net "lt_high", 0 0, L_0x55555e9a2210;  1 drivers
v0x55555e86df00_0 .net "lt_low", 0 0, L_0x55555e9ae4f0;  1 drivers
v0x55555e86dfd0_0 .net "lt_mag", 0 0, L_0x55555e9962e0;  1 drivers
v0x55555e86e070_0 .var "o_br_equal", 0 0;
v0x55555e86e110_0 .var "o_br_less", 0 0;
E_0x55555e328170/0 .event anyedge, v0x55555e86d9b0_0, v0x55555e86dbc0_0, v0x55555e86dfd0_0, v0x55555e86dc60_0;
E_0x55555e328170/1 .event anyedge, v0x55555e86dd00_0;
E_0x55555e328170 .event/or E_0x55555e328170/0, E_0x55555e328170/1;
L_0x55555e9a24b0 .part v0x55555e89bcc0_0, 16, 16;
L_0x55555e9a2550 .part v0x55555e89bf30_0, 16, 16;
L_0x55555e9ae7f0 .part v0x55555e89bcc0_0, 0, 16;
L_0x55555e9ae890 .part v0x55555e89bf30_0, 0, 16;
S_0x55555e774580 .scope module, "com16bit_high" "comparator_16bit" 25 42, 25 151 0, S_0x55555e7a3240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i_src_a";
    .port_info 1 /INPUT 16 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a1ef0 .functor AND 1, L_0x55555e99bb00, L_0x55555e9a18a0, C4<1>, C4<1>;
L_0x55555e9a2110 .functor AND 1, L_0x55555e99bb00, L_0x55555e9a1b80, C4<1>, C4<1>;
L_0x55555e9a2210 .functor OR 1, L_0x55555e9a2110, L_0x55555e99bde0, C4<0>, C4<0>;
L_0x55555e9a2310 .functor OR 1, L_0x55555e9a1ef0, L_0x55555e9a2210, C4<0>, C4<0>;
L_0x55555e9a2440 .functor NOT 1, L_0x55555e9a2310, C4<0>, C4<0>, C4<0>;
v0x55555e838cc0_0 .net "Ehigh", 0 0, L_0x55555e99bb00;  1 drivers
v0x55555e838d60_0 .net "Elow", 0 0, L_0x55555e9a18a0;  1 drivers
v0x55555e838e00_0 .net "Lhigh", 0 0, L_0x55555e99bde0;  1 drivers
v0x55555e838ea0_0 .net "Llow", 0 0, L_0x55555e9a1b80;  1 drivers
v0x55555e838f40_0 .net *"_ivl_10", 0 0, L_0x55555e9a2110;  1 drivers
v0x55555e838fe0_0 .net *"_ivl_14", 0 0, L_0x55555e9a2310;  1 drivers
v0x55555e839080_0 .net "i_src_a", 15 0, L_0x55555e9a24b0;  1 drivers
v0x55555e839120_0 .net "i_src_b", 15 0, L_0x55555e9a2550;  1 drivers
v0x55555e8391c0_0 .net "o_eq", 0 0, L_0x55555e9a1ef0;  alias, 1 drivers
v0x55555e8392f0_0 .net "o_gt", 0 0, L_0x55555e9a2440;  alias, 1 drivers
v0x55555e839390_0 .net "o_lt", 0 0, L_0x55555e9a2210;  alias, 1 drivers
L_0x55555e99bfc0 .part L_0x55555e9a24b0, 8, 8;
L_0x55555e99c060 .part L_0x55555e9a2550, 8, 8;
L_0x55555e9a1d60 .part L_0x55555e9a24b0, 0, 8;
L_0x55555e9a1e00 .part L_0x55555e9a2550, 0, 8;
S_0x55555e768f40 .scope module, "com8bit_high" "comparator_8bit" 25 162, 25 128 0, S_0x55555e774580;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e99bb00 .functor AND 1, L_0x55555e998940, L_0x55555e99b4b0, C4<1>, C4<1>;
L_0x55555e99bce0 .functor AND 1, L_0x55555e998940, L_0x55555e99b790, C4<1>, C4<1>;
L_0x55555e99bde0 .functor OR 1, L_0x55555e99bce0, L_0x55555e998c20, C4<0>, C4<0>;
L_0x55555e99bee0 .functor OR 1, L_0x55555e99bb00, L_0x55555e99bde0, C4<0>, C4<0>;
L_0x55555e99bf50 .functor NOT 1, L_0x55555e99bee0, C4<0>, C4<0>, C4<0>;
v0x55555e1e9d10_0 .net "Ehigh", 0 0, L_0x55555e998940;  1 drivers
v0x55555e1e9dd0_0 .net "Elow", 0 0, L_0x55555e99b4b0;  1 drivers
v0x55555e1e95a0_0 .net "Lhigh", 0 0, L_0x55555e998c20;  1 drivers
v0x55555e1e96a0_0 .net "Llow", 0 0, L_0x55555e99b790;  1 drivers
v0x55555e1e8e30_0 .net *"_ivl_10", 0 0, L_0x55555e99bce0;  1 drivers
v0x55555e1e8ed0_0 .net *"_ivl_14", 0 0, L_0x55555e99bee0;  1 drivers
v0x55555e1e8f70_0 .net "i_src_a", 7 0, L_0x55555e99bfc0;  1 drivers
v0x55555e1e86c0_0 .net "i_src_b", 7 0, L_0x55555e99c060;  1 drivers
v0x55555e1e8780_0 .net "o_eq", 0 0, L_0x55555e99bb00;  alias, 1 drivers
v0x55555e1e8000_0 .net "o_gt", 0 0, L_0x55555e99bf50;  1 drivers
v0x55555e1e77e0_0 .net "o_lt", 0 0, L_0x55555e99bde0;  alias, 1 drivers
L_0x55555e998e00 .part L_0x55555e99bfc0, 4, 4;
L_0x55555e998ea0 .part L_0x55555e99c060, 4, 4;
L_0x55555e99b970 .part L_0x55555e99bfc0, 0, 4;
L_0x55555e99ba10 .part L_0x55555e99c060, 0, 4;
S_0x55555e7522c0 .scope module, "com4bit_high" "comparator_4bit" 25 139, 25 105 0, S_0x55555e768f40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e998940 .functor AND 1, L_0x55555e997070, L_0x55555e9982f0, C4<1>, C4<1>;
L_0x55555e998b20 .functor AND 1, L_0x55555e997070, L_0x55555e9985d0, C4<1>, C4<1>;
L_0x55555e998c20 .functor OR 1, L_0x55555e998b20, L_0x55555e9972c0, C4<0>, C4<0>;
L_0x55555e998d20 .functor OR 1, L_0x55555e998940, L_0x55555e998c20, C4<0>, C4<0>;
L_0x55555e998d90 .functor NOT 1, L_0x55555e998d20, C4<0>, C4<0>, C4<0>;
v0x55555e476610_0 .net "Ehigh", 0 0, L_0x55555e997070;  1 drivers
v0x55555e4766d0_0 .net "Elow", 0 0, L_0x55555e9982f0;  1 drivers
v0x55555e3bf7b0_0 .net "Lhigh", 0 0, L_0x55555e9972c0;  1 drivers
v0x55555e3bf880_0 .net "Llow", 0 0, L_0x55555e9985d0;  1 drivers
v0x55555e3b4770_0 .net *"_ivl_10", 0 0, L_0x55555e998b20;  1 drivers
v0x55555e3b4810_0 .net *"_ivl_14", 0 0, L_0x55555e998d20;  1 drivers
v0x55555e3a9130_0 .net "i_src_a", 3 0, L_0x55555e998e00;  1 drivers
v0x55555e3a91f0_0 .net "i_src_b", 3 0, L_0x55555e998ea0;  1 drivers
v0x55555e39daf0_0 .net "o_eq", 0 0, L_0x55555e998940;  alias, 1 drivers
v0x55555e3924b0_0 .net "o_gt", 0 0, L_0x55555e998d90;  1 drivers
v0x55555e392570_0 .net "o_lt", 0 0, L_0x55555e998c20;  alias, 1 drivers
L_0x55555e9974a0 .part L_0x55555e998e00, 2, 2;
L_0x55555e997540 .part L_0x55555e998ea0, 2, 2;
L_0x55555e9987b0 .part L_0x55555e998e00, 0, 2;
L_0x55555e998850 .part L_0x55555e998ea0, 0, 2;
S_0x55555e746c80 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x55555e7522c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e997070 .functor AND 1, L_0x55555e996460, L_0x55555e996a00, C4<1>, C4<1>;
L_0x55555e9971c0 .functor AND 1, L_0x55555e996460, L_0x55555e996bd0, C4<1>, C4<1>;
L_0x55555e9972c0 .functor OR 1, L_0x55555e9971c0, L_0x55555e996630, C4<0>, C4<0>;
L_0x55555e9973c0 .functor OR 1, L_0x55555e997070, L_0x55555e9972c0, C4<0>, C4<0>;
L_0x55555e997430 .functor NOT 1, L_0x55555e9973c0, C4<0>, C4<0>, C4<0>;
v0x55555e49d200_0 .net "Ehigh", 0 0, L_0x55555e996460;  1 drivers
v0x55555e49d2c0_0 .net "Elow", 0 0, L_0x55555e996a00;  1 drivers
v0x55555e49cdc0_0 .net "Lhigh", 0 0, L_0x55555e996630;  1 drivers
v0x55555e49cec0_0 .net "Llow", 0 0, L_0x55555e996bd0;  1 drivers
v0x55555e1ca330_0 .net *"_ivl_10", 0 0, L_0x55555e9971c0;  1 drivers
v0x55555e1ca420_0 .net *"_ivl_14", 0 0, L_0x55555e9973c0;  1 drivers
v0x55555e1bf2f0_0 .net "i_src_a", 1 0, L_0x55555e9974a0;  1 drivers
v0x55555e1bf390_0 .net "i_src_b", 1 0, L_0x55555e997540;  1 drivers
v0x55555e1b3cb0_0 .net "o_eq", 0 0, L_0x55555e997070;  alias, 1 drivers
v0x55555e1b3d70_0 .net "o_gt", 0 0, L_0x55555e997430;  1 drivers
v0x55555e1a8670_0 .net "o_lt", 0 0, L_0x55555e9972c0;  alias, 1 drivers
L_0x55555e995470 .part L_0x55555e9974a0, 1, 1;
L_0x55555e9968f0 .part L_0x55555e997540, 1, 1;
L_0x55555e996e90 .part L_0x55555e9974a0, 0, 1;
L_0x55555e996f80 .part L_0x55555e997540, 0, 1;
S_0x55555e6bf710 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e746c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9963f0 .functor XOR 1, L_0x55555e995470, L_0x55555e9968f0, C4<0>, C4<0>;
L_0x55555e996460 .functor NOT 1, L_0x55555e9963f0, C4<0>, C4<0>, C4<0>;
L_0x55555e996570 .functor NOT 1, L_0x55555e995470, C4<0>, C4<0>, C4<0>;
L_0x55555e996630 .functor AND 1, L_0x55555e996570, L_0x55555e9968f0, C4<1>, C4<1>;
L_0x55555e9967c0 .functor OR 1, L_0x55555e996460, L_0x55555e996630, C4<0>, C4<0>;
L_0x55555e996830 .functor NOT 1, L_0x55555e9967c0, C4<0>, C4<0>, C4<0>;
v0x55555e6b40d0_0 .net *"_ivl_0", 0 0, L_0x55555e9963f0;  1 drivers
v0x55555e6b41d0_0 .net *"_ivl_4", 0 0, L_0x55555e996570;  1 drivers
v0x55555e6a8a90_0 .net *"_ivl_8", 0 0, L_0x55555e9967c0;  1 drivers
v0x55555e6a8b60_0 .net "i_src_a", 0 0, L_0x55555e995470;  1 drivers
v0x55555e69d450_0 .net "i_src_b", 0 0, L_0x55555e9968f0;  1 drivers
v0x55555e69d560_0 .net "o_eq", 0 0, L_0x55555e996460;  alias, 1 drivers
v0x55555e691e10_0 .net "o_gt", 0 0, L_0x55555e996830;  1 drivers
v0x55555e691ed0_0 .net "o_lt", 0 0, L_0x55555e996630;  alias, 1 drivers
S_0x55555e6867d0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e746c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e996990 .functor XOR 1, L_0x55555e996e90, L_0x55555e996f80, C4<0>, C4<0>;
L_0x55555e996a00 .functor NOT 1, L_0x55555e996990, C4<0>, C4<0>, C4<0>;
L_0x55555e996b10 .functor NOT 1, L_0x55555e996e90, C4<0>, C4<0>, C4<0>;
L_0x55555e996bd0 .functor AND 1, L_0x55555e996b10, L_0x55555e996f80, C4<1>, C4<1>;
L_0x55555e996d60 .functor OR 1, L_0x55555e996a00, L_0x55555e996bd0, C4<0>, C4<0>;
L_0x55555e996dd0 .functor NOT 1, L_0x55555e996d60, C4<0>, C4<0>, C4<0>;
v0x55555e4d25c0_0 .net *"_ivl_0", 0 0, L_0x55555e996990;  1 drivers
v0x55555e4d0dc0_0 .net *"_ivl_4", 0 0, L_0x55555e996b10;  1 drivers
v0x55555e4d0ea0_0 .net *"_ivl_8", 0 0, L_0x55555e996d60;  1 drivers
v0x55555e4b6ba0_0 .net "i_src_a", 0 0, L_0x55555e996e90;  1 drivers
v0x55555e4b6c40_0 .net "i_src_b", 0 0, L_0x55555e996f80;  1 drivers
v0x55555e4b5cc0_0 .net "o_eq", 0 0, L_0x55555e996a00;  alias, 1 drivers
v0x55555e4b5d80_0 .net "o_gt", 0 0, L_0x55555e996dd0;  1 drivers
v0x55555e49a360_0 .net "o_lt", 0 0, L_0x55555e996bd0;  alias, 1 drivers
S_0x55555e19d030 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x55555e7522c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9982f0 .functor AND 1, L_0x55555e997650, L_0x55555e997c80, C4<1>, C4<1>;
L_0x55555e9984d0 .functor AND 1, L_0x55555e997650, L_0x55555e997e50, C4<1>, C4<1>;
L_0x55555e9985d0 .functor OR 1, L_0x55555e9984d0, L_0x55555e9977d0, C4<0>, C4<0>;
L_0x55555e9986d0 .functor OR 1, L_0x55555e9982f0, L_0x55555e9985d0, C4<0>, C4<0>;
L_0x55555e998740 .functor NOT 1, L_0x55555e9986d0, C4<0>, C4<0>, C4<0>;
v0x55555e2d94c0_0 .net "Ehigh", 0 0, L_0x55555e997650;  1 drivers
v0x55555e2d9580_0 .net "Elow", 0 0, L_0x55555e997c80;  1 drivers
v0x55555e2cde80_0 .net "Lhigh", 0 0, L_0x55555e9977d0;  1 drivers
v0x55555e2cdf80_0 .net "Llow", 0 0, L_0x55555e997e50;  1 drivers
v0x55555e2c2840_0 .net *"_ivl_10", 0 0, L_0x55555e9984d0;  1 drivers
v0x55555e2c2930_0 .net *"_ivl_14", 0 0, L_0x55555e9986d0;  1 drivers
v0x55555e2b7200_0 .net "i_src_a", 1 0, L_0x55555e9987b0;  1 drivers
v0x55555e2b72a0_0 .net "i_src_b", 1 0, L_0x55555e998850;  1 drivers
v0x55555e2abbc0_0 .net "o_eq", 0 0, L_0x55555e9982f0;  alias, 1 drivers
v0x55555e41a060_0 .net "o_gt", 0 0, L_0x55555e998740;  1 drivers
v0x55555e41a120_0 .net "o_lt", 0 0, L_0x55555e9985d0;  alias, 1 drivers
L_0x55555e997ad0 .part L_0x55555e9987b0, 1, 1;
L_0x55555e997b70 .part L_0x55555e998850, 1, 1;
L_0x55555e998110 .part L_0x55555e9987b0, 0, 1;
L_0x55555e998200 .part L_0x55555e998850, 0, 1;
S_0x55555e1863b0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e19d030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9975e0 .functor XOR 1, L_0x55555e997ad0, L_0x55555e997b70, C4<0>, C4<0>;
L_0x55555e997650 .functor NOT 1, L_0x55555e9975e0, C4<0>, C4<0>, C4<0>;
L_0x55555e997710 .functor NOT 1, L_0x55555e997ad0, C4<0>, C4<0>, C4<0>;
L_0x55555e9977d0 .functor AND 1, L_0x55555e997710, L_0x55555e997b70, C4<1>, C4<1>;
L_0x55555e997960 .functor OR 1, L_0x55555e997650, L_0x55555e9977d0, C4<0>, C4<0>;
L_0x55555e9979d0 .functor NOT 1, L_0x55555e997960, C4<0>, C4<0>, C4<0>;
v0x55555e2f8f30_0 .net *"_ivl_0", 0 0, L_0x55555e9975e0;  1 drivers
v0x55555e2f9030_0 .net *"_ivl_4", 0 0, L_0x55555e997710;  1 drivers
v0x55555e2f8b60_0 .net *"_ivl_8", 0 0, L_0x55555e997960;  1 drivers
v0x55555e2f8c30_0 .net "i_src_a", 0 0, L_0x55555e997ad0;  1 drivers
v0x55555e2f6550_0 .net "i_src_b", 0 0, L_0x55555e997b70;  1 drivers
v0x55555e2f6660_0 .net "o_eq", 0 0, L_0x55555e997650;  alias, 1 drivers
v0x55555e2f49d0_0 .net "o_gt", 0 0, L_0x55555e9979d0;  1 drivers
v0x55555e2f4a90_0 .net "o_lt", 0 0, L_0x55555e9977d0;  alias, 1 drivers
S_0x55555e2f2790 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e19d030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e997c10 .functor XOR 1, L_0x55555e998110, L_0x55555e998200, C4<0>, C4<0>;
L_0x55555e997c80 .functor NOT 1, L_0x55555e997c10, C4<0>, C4<0>, C4<0>;
L_0x55555e997d90 .functor NOT 1, L_0x55555e998110, C4<0>, C4<0>, C4<0>;
L_0x55555e997e50 .functor AND 1, L_0x55555e997d90, L_0x55555e998200, C4<1>, C4<1>;
L_0x55555e997fe0 .functor OR 1, L_0x55555e997c80, L_0x55555e997e50, C4<0>, C4<0>;
L_0x55555e998050 .functor NOT 1, L_0x55555e997fe0, C4<0>, C4<0>, C4<0>;
v0x55555e301740_0 .net *"_ivl_0", 0 0, L_0x55555e997c10;  1 drivers
v0x55555e2ffa50_0 .net *"_ivl_4", 0 0, L_0x55555e997d90;  1 drivers
v0x55555e2ffb30_0 .net *"_ivl_8", 0 0, L_0x55555e997fe0;  1 drivers
v0x55555e2fdaf0_0 .net "i_src_a", 0 0, L_0x55555e998110;  1 drivers
v0x55555e2fdbb0_0 .net "i_src_b", 0 0, L_0x55555e998200;  1 drivers
v0x55555e2fab70_0 .net "o_eq", 0 0, L_0x55555e997c80;  alias, 1 drivers
v0x55555e2fac10_0 .net "o_gt", 0 0, L_0x55555e998050;  1 drivers
v0x55555e2e4b00_0 .net "o_lt", 0 0, L_0x55555e997e50;  alias, 1 drivers
S_0x55555e386e70 .scope module, "com4bit_low" "comparator_4bit" 25 141, 25 105 0, S_0x55555e768f40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e99b4b0 .functor AND 1, L_0x55555e999bb0, L_0x55555e99ae60, C4<1>, C4<1>;
L_0x55555e99b690 .functor AND 1, L_0x55555e999bb0, L_0x55555e99b140, C4<1>, C4<1>;
L_0x55555e99b790 .functor OR 1, L_0x55555e99b690, L_0x55555e999e90, C4<0>, C4<0>;
L_0x55555e99b890 .functor OR 1, L_0x55555e99b4b0, L_0x55555e99b790, C4<0>, C4<0>;
L_0x55555e99b900 .functor NOT 1, L_0x55555e99b890, C4<0>, C4<0>, C4<0>;
v0x55555e551e60_0 .net "Ehigh", 0 0, L_0x55555e999bb0;  1 drivers
v0x55555e551f20_0 .net "Elow", 0 0, L_0x55555e99ae60;  1 drivers
v0x55555e5f16b0_0 .net "Lhigh", 0 0, L_0x55555e999e90;  1 drivers
v0x55555e5f17b0_0 .net "Llow", 0 0, L_0x55555e99b140;  1 drivers
v0x55555e49e7a0_0 .net *"_ivl_10", 0 0, L_0x55555e99b690;  1 drivers
v0x55555e49e840_0 .net *"_ivl_14", 0 0, L_0x55555e99b890;  1 drivers
v0x55555e49e8e0_0 .net "i_src_a", 3 0, L_0x55555e99b970;  1 drivers
v0x55555e1eb360_0 .net "i_src_b", 3 0, L_0x55555e99ba10;  1 drivers
v0x55555e1eb420_0 .net "o_eq", 0 0, L_0x55555e99b4b0;  alias, 1 drivers
v0x55555e1eaca0_0 .net "o_gt", 0 0, L_0x55555e99b900;  1 drivers
v0x55555e1ea480_0 .net "o_lt", 0 0, L_0x55555e99b790;  alias, 1 drivers
L_0x55555e99a070 .part L_0x55555e99b970, 2, 2;
L_0x55555e99a110 .part L_0x55555e99ba10, 2, 2;
L_0x55555e99b320 .part L_0x55555e99b970, 0, 2;
L_0x55555e99b3c0 .part L_0x55555e99ba10, 0, 2;
S_0x55555e46b5d0 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x55555e386e70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e999bb0 .functor AND 1, L_0x55555e998fb0, L_0x55555e999570, C4<1>, C4<1>;
L_0x55555e999d90 .functor AND 1, L_0x55555e998fb0, L_0x55555e999740, C4<1>, C4<1>;
L_0x55555e999e90 .functor OR 1, L_0x55555e999d90, L_0x55555e999130, C4<0>, C4<0>;
L_0x55555e999f90 .functor OR 1, L_0x55555e999bb0, L_0x55555e999e90, C4<0>, C4<0>;
L_0x55555e99a000 .functor NOT 1, L_0x55555e999f90, C4<0>, C4<0>, C4<0>;
v0x55555e34eb70_0 .net "Ehigh", 0 0, L_0x55555e998fb0;  1 drivers
v0x55555e34ec30_0 .net "Elow", 0 0, L_0x55555e999570;  1 drivers
v0x55555e343530_0 .net "Lhigh", 0 0, L_0x55555e999130;  1 drivers
v0x55555e343600_0 .net "Llow", 0 0, L_0x55555e999740;  1 drivers
v0x55555e337ef0_0 .net *"_ivl_10", 0 0, L_0x55555e999d90;  1 drivers
v0x55555e337f90_0 .net *"_ivl_14", 0 0, L_0x55555e999f90;  1 drivers
v0x55555e32c8b0_0 .net "i_src_a", 1 0, L_0x55555e99a070;  1 drivers
v0x55555e32c970_0 .net "i_src_b", 1 0, L_0x55555e99a110;  1 drivers
v0x55555e321270_0 .net "o_eq", 0 0, L_0x55555e999bb0;  alias, 1 drivers
v0x55555e321310_0 .net "o_gt", 0 0, L_0x55555e99a000;  1 drivers
v0x55555e16be20_0 .net "o_lt", 0 0, L_0x55555e999e90;  alias, 1 drivers
L_0x55555e9993c0 .part L_0x55555e99a070, 1, 1;
L_0x55555e999460 .part L_0x55555e99a110, 1, 1;
L_0x55555e9999d0 .part L_0x55555e99a070, 0, 1;
L_0x55555e999ac0 .part L_0x55555e99a110, 0, 1;
S_0x55555e45ff90 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e46b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e998f40 .functor XOR 1, L_0x55555e9993c0, L_0x55555e999460, C4<0>, C4<0>;
L_0x55555e998fb0 .functor NOT 1, L_0x55555e998f40, C4<0>, C4<0>, C4<0>;
L_0x55555e999070 .functor NOT 1, L_0x55555e9993c0, C4<0>, C4<0>, C4<0>;
L_0x55555e999130 .functor AND 1, L_0x55555e999070, L_0x55555e999460, C4<1>, C4<1>;
L_0x55555e999290 .functor OR 1, L_0x55555e998fb0, L_0x55555e999130, C4<0>, C4<0>;
L_0x55555e999300 .functor NOT 1, L_0x55555e999290, C4<0>, C4<0>, C4<0>;
v0x55555e454a00_0 .net *"_ivl_0", 0 0, L_0x55555e998f40;  1 drivers
v0x55555e449310_0 .net *"_ivl_4", 0 0, L_0x55555e999070;  1 drivers
v0x55555e4493f0_0 .net *"_ivl_8", 0 0, L_0x55555e999290;  1 drivers
v0x55555e43dcd0_0 .net "i_src_a", 0 0, L_0x55555e9993c0;  1 drivers
v0x55555e43dd70_0 .net "i_src_b", 0 0, L_0x55555e999460;  1 drivers
v0x55555e432690_0 .net "o_eq", 0 0, L_0x55555e998fb0;  alias, 1 drivers
v0x55555e432750_0 .net "o_gt", 0 0, L_0x55555e999300;  1 drivers
v0x55555e40f020_0 .net "o_lt", 0 0, L_0x55555e999130;  alias, 1 drivers
S_0x55555e4039e0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e46b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e999500 .functor XOR 1, L_0x55555e9999d0, L_0x55555e999ac0, C4<0>, C4<0>;
L_0x55555e999570 .functor NOT 1, L_0x55555e999500, C4<0>, C4<0>, C4<0>;
L_0x55555e999680 .functor NOT 1, L_0x55555e9999d0, C4<0>, C4<0>, C4<0>;
L_0x55555e999740 .functor AND 1, L_0x55555e999680, L_0x55555e999ac0, C4<1>, C4<1>;
L_0x55555e9998a0 .functor OR 1, L_0x55555e999570, L_0x55555e999740, C4<0>, C4<0>;
L_0x55555e999910 .functor NOT 1, L_0x55555e9998a0, C4<0>, C4<0>, C4<0>;
v0x55555e3f8450_0 .net *"_ivl_0", 0 0, L_0x55555e999500;  1 drivers
v0x55555e3ecd60_0 .net *"_ivl_4", 0 0, L_0x55555e999680;  1 drivers
v0x55555e3ece40_0 .net *"_ivl_8", 0 0, L_0x55555e9998a0;  1 drivers
v0x55555e3e1720_0 .net "i_src_a", 0 0, L_0x55555e9999d0;  1 drivers
v0x55555e3e17c0_0 .net "i_src_b", 0 0, L_0x55555e999ac0;  1 drivers
v0x55555e3d60e0_0 .net "o_eq", 0 0, L_0x55555e999570;  alias, 1 drivers
v0x55555e3d61a0_0 .net "o_gt", 0 0, L_0x55555e999910;  1 drivers
v0x55555e35a1b0_0 .net "o_lt", 0 0, L_0x55555e999740;  alias, 1 drivers
S_0x55555e16a6d0 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x55555e386e70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e99ae60 .functor AND 1, L_0x55555e99a220, L_0x55555e99a820, C4<1>, C4<1>;
L_0x55555e99b040 .functor AND 1, L_0x55555e99a220, L_0x55555e99a9f0, C4<1>, C4<1>;
L_0x55555e99b140 .functor OR 1, L_0x55555e99b040, L_0x55555e99a3a0, C4<0>, C4<0>;
L_0x55555e99b240 .functor OR 1, L_0x55555e99ae60, L_0x55555e99b140, C4<0>, C4<0>;
L_0x55555e99b2b0 .functor NOT 1, L_0x55555e99b240, C4<0>, C4<0>, C4<0>;
v0x55555e554b00_0 .net "Ehigh", 0 0, L_0x55555e99a220;  1 drivers
v0x55555e554bc0_0 .net "Elow", 0 0, L_0x55555e99a820;  1 drivers
v0x55555e554390_0 .net "Lhigh", 0 0, L_0x55555e99a3a0;  1 drivers
v0x55555e554490_0 .net "Llow", 0 0, L_0x55555e99a9f0;  1 drivers
v0x55555e553c20_0 .net *"_ivl_10", 0 0, L_0x55555e99b040;  1 drivers
v0x55555e553cc0_0 .net *"_ivl_14", 0 0, L_0x55555e99b240;  1 drivers
v0x55555e553d60_0 .net "i_src_a", 1 0, L_0x55555e99b320;  1 drivers
v0x55555e5534b0_0 .net "i_src_b", 1 0, L_0x55555e99b3c0;  1 drivers
v0x55555e553570_0 .net "o_eq", 0 0, L_0x55555e99ae60;  alias, 1 drivers
v0x55555e552df0_0 .net "o_gt", 0 0, L_0x55555e99b2b0;  1 drivers
v0x55555e5525d0_0 .net "o_lt", 0 0, L_0x55555e99b140;  alias, 1 drivers
L_0x55555e99a670 .part L_0x55555e99b320, 1, 1;
L_0x55555e99a710 .part L_0x55555e99b3c0, 1, 1;
L_0x55555e99ac80 .part L_0x55555e99b320, 0, 1;
L_0x55555e99ad70 .part L_0x55555e99b3c0, 0, 1;
S_0x55555e54f1c0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e16a6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e99a1b0 .functor XOR 1, L_0x55555e99a670, L_0x55555e99a710, C4<0>, C4<0>;
L_0x55555e99a220 .functor NOT 1, L_0x55555e99a1b0, C4<0>, C4<0>, C4<0>;
L_0x55555e99a2e0 .functor NOT 1, L_0x55555e99a670, C4<0>, C4<0>, C4<0>;
L_0x55555e99a3a0 .functor AND 1, L_0x55555e99a2e0, L_0x55555e99a710, C4<1>, C4<1>;
L_0x55555e99a500 .functor OR 1, L_0x55555e99a220, L_0x55555e99a3a0, C4<0>, C4<0>;
L_0x55555e99a570 .functor NOT 1, L_0x55555e99a500, C4<0>, C4<0>, C4<0>;
v0x55555e54ea50_0 .net *"_ivl_0", 0 0, L_0x55555e99a1b0;  1 drivers
v0x55555e54eb30_0 .net *"_ivl_4", 0 0, L_0x55555e99a2e0;  1 drivers
v0x55555e54e2e0_0 .net *"_ivl_8", 0 0, L_0x55555e99a500;  1 drivers
v0x55555e54e3b0_0 .net "i_src_a", 0 0, L_0x55555e99a670;  1 drivers
v0x55555e54db70_0 .net "i_src_b", 0 0, L_0x55555e99a710;  1 drivers
v0x55555e54dc30_0 .net "o_eq", 0 0, L_0x55555e99a220;  alias, 1 drivers
v0x55555e54d400_0 .net "o_gt", 0 0, L_0x55555e99a570;  1 drivers
v0x55555e54d4c0_0 .net "o_lt", 0 0, L_0x55555e99a3a0;  alias, 1 drivers
S_0x55555e54cc90 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e16a6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e99a7b0 .functor XOR 1, L_0x55555e99ac80, L_0x55555e99ad70, C4<0>, C4<0>;
L_0x55555e99a820 .functor NOT 1, L_0x55555e99a7b0, C4<0>, C4<0>, C4<0>;
L_0x55555e99a930 .functor NOT 1, L_0x55555e99ac80, C4<0>, C4<0>, C4<0>;
L_0x55555e99a9f0 .functor AND 1, L_0x55555e99a930, L_0x55555e99ad70, C4<1>, C4<1>;
L_0x55555e99ab50 .functor OR 1, L_0x55555e99a820, L_0x55555e99a9f0, C4<0>, C4<0>;
L_0x55555e99abc0 .functor NOT 1, L_0x55555e99ab50, C4<0>, C4<0>, C4<0>;
v0x55555e54c5d0_0 .net *"_ivl_0", 0 0, L_0x55555e99a7b0;  1 drivers
v0x55555e54bdb0_0 .net *"_ivl_4", 0 0, L_0x55555e99a930;  1 drivers
v0x55555e54be90_0 .net *"_ivl_8", 0 0, L_0x55555e99ab50;  1 drivers
v0x55555e54b640_0 .net "i_src_a", 0 0, L_0x55555e99ac80;  1 drivers
v0x55555e54b700_0 .net "i_src_b", 0 0, L_0x55555e99ad70;  1 drivers
v0x55555e54aed0_0 .net "o_eq", 0 0, L_0x55555e99a820;  alias, 1 drivers
v0x55555e54af90_0 .net "o_gt", 0 0, L_0x55555e99abc0;  1 drivers
v0x55555e555270_0 .net "o_lt", 0 0, L_0x55555e99a9f0;  alias, 1 drivers
S_0x55555e1e7070 .scope module, "com8bit_low" "comparator_8bit" 25 164, 25 128 0, S_0x55555e774580;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a18a0 .functor AND 1, L_0x55555e99e630, L_0x55555e9a1250, C4<1>, C4<1>;
L_0x55555e9a1a80 .functor AND 1, L_0x55555e99e630, L_0x55555e9a1530, C4<1>, C4<1>;
L_0x55555e9a1b80 .functor OR 1, L_0x55555e9a1a80, L_0x55555e99e910, C4<0>, C4<0>;
L_0x55555e9a1c80 .functor OR 1, L_0x55555e9a18a0, L_0x55555e9a1b80, C4<0>, C4<0>;
L_0x55555e9a1cf0 .functor NOT 1, L_0x55555e9a1c80, C4<0>, C4<0>, C4<0>;
v0x55555ddb5eb0_0 .net "Ehigh", 0 0, L_0x55555e99e630;  1 drivers
v0x55555ddb5f70_0 .net "Elow", 0 0, L_0x55555e9a1250;  1 drivers
v0x55555dce1360_0 .net "Lhigh", 0 0, L_0x55555e99e910;  1 drivers
v0x55555dce1460_0 .net "Llow", 0 0, L_0x55555e9a1530;  1 drivers
v0x55555dce1530_0 .net *"_ivl_10", 0 0, L_0x55555e9a1a80;  1 drivers
v0x55555dce15d0_0 .net *"_ivl_14", 0 0, L_0x55555e9a1c80;  1 drivers
v0x55555dce1670_0 .net "i_src_a", 7 0, L_0x55555e9a1d60;  1 drivers
v0x55555dce1710_0 .net "i_src_b", 7 0, L_0x55555e9a1e00;  1 drivers
v0x55555e838a50_0 .net "o_eq", 0 0, L_0x55555e9a18a0;  alias, 1 drivers
v0x55555e838b80_0 .net "o_gt", 0 0, L_0x55555e9a1cf0;  1 drivers
v0x55555e838c20_0 .net "o_lt", 0 0, L_0x55555e9a1b80;  alias, 1 drivers
L_0x55555e99eaf0 .part L_0x55555e9a1d60, 4, 4;
L_0x55555e99eb90 .part L_0x55555e9a1e00, 4, 4;
L_0x55555e9a1710 .part L_0x55555e9a1d60, 0, 4;
L_0x55555e9a17b0 .part L_0x55555e9a1e00, 0, 4;
S_0x55555e1e6190 .scope module, "com4bit_high" "comparator_4bit" 25 139, 25 105 0, S_0x55555e1e7070;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e99e630 .functor AND 1, L_0x55555e99cd70, L_0x55555e99dfe0, C4<1>, C4<1>;
L_0x55555e99e810 .functor AND 1, L_0x55555e99cd70, L_0x55555e99e2c0, C4<1>, C4<1>;
L_0x55555e99e910 .functor OR 1, L_0x55555e99e810, L_0x55555e99d050, C4<0>, C4<0>;
L_0x55555e99ea10 .functor OR 1, L_0x55555e99e630, L_0x55555e99e910, C4<0>, C4<0>;
L_0x55555e99ea80 .functor NOT 1, L_0x55555e99ea10, C4<0>, C4<0>, C4<0>;
v0x55555dcf1c80_0 .net "Ehigh", 0 0, L_0x55555e99cd70;  1 drivers
v0x55555dcf1d40_0 .net "Elow", 0 0, L_0x55555e99dfe0;  1 drivers
v0x55555dcf1e10_0 .net "Lhigh", 0 0, L_0x55555e99d050;  1 drivers
v0x55555dcf1f10_0 .net "Llow", 0 0, L_0x55555e99e2c0;  1 drivers
v0x55555dd981d0_0 .net *"_ivl_10", 0 0, L_0x55555e99e810;  1 drivers
v0x55555dd98270_0 .net *"_ivl_14", 0 0, L_0x55555e99ea10;  1 drivers
v0x55555dd98310_0 .net "i_src_a", 3 0, L_0x55555e99eaf0;  1 drivers
v0x55555dd983d0_0 .net "i_src_b", 3 0, L_0x55555e99eb90;  1 drivers
v0x55555dd984b0_0 .net "o_eq", 0 0, L_0x55555e99e630;  alias, 1 drivers
v0x55555dd98600_0 .net "o_gt", 0 0, L_0x55555e99ea80;  1 drivers
v0x55555dd95d00_0 .net "o_lt", 0 0, L_0x55555e99e910;  alias, 1 drivers
L_0x55555e99d230 .part L_0x55555e99eaf0, 2, 2;
L_0x55555e99d2d0 .part L_0x55555e99eb90, 2, 2;
L_0x55555e99e4a0 .part L_0x55555e99eaf0, 0, 2;
L_0x55555e99e540 .part L_0x55555e99eb90, 0, 2;
S_0x55555e1e5a20 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x55555e1e6190;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e99cd70 .functor AND 1, L_0x55555e99c170, L_0x55555e99c730, C4<1>, C4<1>;
L_0x55555e99cf50 .functor AND 1, L_0x55555e99c170, L_0x55555e99c900, C4<1>, C4<1>;
L_0x55555e99d050 .functor OR 1, L_0x55555e99cf50, L_0x55555e99c2f0, C4<0>, C4<0>;
L_0x55555e99d150 .functor OR 1, L_0x55555e99cd70, L_0x55555e99d050, C4<0>, C4<0>;
L_0x55555e99d1c0 .functor NOT 1, L_0x55555e99d150, C4<0>, C4<0>, C4<0>;
v0x55555de3b4c0_0 .net "Ehigh", 0 0, L_0x55555e99c170;  1 drivers
v0x55555de3b580_0 .net "Elow", 0 0, L_0x55555e99c730;  1 drivers
v0x55555de3b640_0 .net "Lhigh", 0 0, L_0x55555e99c2f0;  1 drivers
v0x55555de3b740_0 .net "Llow", 0 0, L_0x55555e99c900;  1 drivers
v0x55555dcd0410_0 .net *"_ivl_10", 0 0, L_0x55555e99cf50;  1 drivers
v0x55555dcd04b0_0 .net *"_ivl_14", 0 0, L_0x55555e99d150;  1 drivers
v0x55555dcd0550_0 .net "i_src_a", 1 0, L_0x55555e99d230;  1 drivers
v0x55555dcd0610_0 .net "i_src_b", 1 0, L_0x55555e99d2d0;  1 drivers
v0x55555dcd06f0_0 .net "o_eq", 0 0, L_0x55555e99cd70;  alias, 1 drivers
v0x55555dcd0840_0 .net "o_gt", 0 0, L_0x55555e99d1c0;  1 drivers
v0x55555ddafb50_0 .net "o_lt", 0 0, L_0x55555e99d050;  alias, 1 drivers
L_0x55555e99c580 .part L_0x55555e99d230, 1, 1;
L_0x55555e99c620 .part L_0x55555e99d2d0, 1, 1;
L_0x55555e99cb90 .part L_0x55555e99d230, 0, 1;
L_0x55555e99cc80 .part L_0x55555e99d2d0, 0, 1;
S_0x55555e1e4b40 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e1e5a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e99c100 .functor XOR 1, L_0x55555e99c580, L_0x55555e99c620, C4<0>, C4<0>;
L_0x55555e99c170 .functor NOT 1, L_0x55555e99c100, C4<0>, C4<0>, C4<0>;
L_0x55555e99c230 .functor NOT 1, L_0x55555e99c580, C4<0>, C4<0>, C4<0>;
L_0x55555e99c2f0 .functor AND 1, L_0x55555e99c230, L_0x55555e99c620, C4<1>, C4<1>;
L_0x55555e99c450 .functor OR 1, L_0x55555e99c170, L_0x55555e99c2f0, C4<0>, C4<0>;
L_0x55555e99c4c0 .functor NOT 1, L_0x55555e99c450, C4<0>, C4<0>, C4<0>;
v0x55555e1eeee0_0 .net *"_ivl_0", 0 0, L_0x55555e99c100;  1 drivers
v0x55555e1eefe0_0 .net *"_ivl_4", 0 0, L_0x55555e99c230;  1 drivers
v0x55555e1ee770_0 .net *"_ivl_8", 0 0, L_0x55555e99c450;  1 drivers
v0x55555e1ee860_0 .net "i_src_a", 0 0, L_0x55555e99c580;  1 drivers
v0x55555e1ee000_0 .net "i_src_b", 0 0, L_0x55555e99c620;  1 drivers
v0x55555e1ee110_0 .net "o_eq", 0 0, L_0x55555e99c170;  alias, 1 drivers
v0x55555e1ed890_0 .net "o_gt", 0 0, L_0x55555e99c4c0;  1 drivers
v0x55555e1ed950_0 .net "o_lt", 0 0, L_0x55555e99c2f0;  alias, 1 drivers
S_0x55555e1ed120 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e1e5a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e99c6c0 .functor XOR 1, L_0x55555e99cb90, L_0x55555e99cc80, C4<0>, C4<0>;
L_0x55555e99c730 .functor NOT 1, L_0x55555e99c6c0, C4<0>, C4<0>, C4<0>;
L_0x55555e99c840 .functor NOT 1, L_0x55555e99cb90, C4<0>, C4<0>, C4<0>;
L_0x55555e99c900 .functor AND 1, L_0x55555e99c840, L_0x55555e99cc80, C4<1>, C4<1>;
L_0x55555e99ca60 .functor OR 1, L_0x55555e99c730, L_0x55555e99c900, C4<0>, C4<0>;
L_0x55555e99cad0 .functor NOT 1, L_0x55555e99ca60, C4<0>, C4<0>, C4<0>;
v0x55555e1eca60_0 .net *"_ivl_0", 0 0, L_0x55555e99c6c0;  1 drivers
v0x55555e1ec240_0 .net *"_ivl_4", 0 0, L_0x55555e99c840;  1 drivers
v0x55555e1ec320_0 .net *"_ivl_8", 0 0, L_0x55555e99ca60;  1 drivers
v0x55555e1ebad0_0 .net "i_src_a", 0 0, L_0x55555e99cb90;  1 drivers
v0x55555e1ebb90_0 .net "i_src_b", 0 0, L_0x55555e99cc80;  1 drivers
v0x55555e28c150_0 .net "o_eq", 0 0, L_0x55555e99c730;  alias, 1 drivers
v0x55555e28c210_0 .net "o_gt", 0 0, L_0x55555e99cad0;  1 drivers
v0x55555de3b360_0 .net "o_lt", 0 0, L_0x55555e99c900;  alias, 1 drivers
S_0x55555ddafc90 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x55555e1e6190;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e99dfe0 .functor AND 1, L_0x55555e99d3e0, L_0x55555e99d9a0, C4<1>, C4<1>;
L_0x55555e99e1c0 .functor AND 1, L_0x55555e99d3e0, L_0x55555e99db70, C4<1>, C4<1>;
L_0x55555e99e2c0 .functor OR 1, L_0x55555e99e1c0, L_0x55555e99d560, C4<0>, C4<0>;
L_0x55555e99e3c0 .functor OR 1, L_0x55555e99dfe0, L_0x55555e99e2c0, C4<0>, C4<0>;
L_0x55555e99e430 .functor NOT 1, L_0x55555e99e3c0, C4<0>, C4<0>, C4<0>;
v0x55555dd2de60_0 .net "Ehigh", 0 0, L_0x55555e99d3e0;  1 drivers
v0x55555dd2df20_0 .net "Elow", 0 0, L_0x55555e99d9a0;  1 drivers
v0x55555dd2dff0_0 .net "Lhigh", 0 0, L_0x55555e99d560;  1 drivers
v0x55555dd2e0f0_0 .net "Llow", 0 0, L_0x55555e99db70;  1 drivers
v0x55555ddc68d0_0 .net *"_ivl_10", 0 0, L_0x55555e99e1c0;  1 drivers
v0x55555ddc69c0_0 .net *"_ivl_14", 0 0, L_0x55555e99e3c0;  1 drivers
v0x55555ddc6a60_0 .net "i_src_a", 1 0, L_0x55555e99e4a0;  1 drivers
v0x55555ddc6b20_0 .net "i_src_b", 1 0, L_0x55555e99e540;  1 drivers
v0x55555ddc6c00_0 .net "o_eq", 0 0, L_0x55555e99dfe0;  alias, 1 drivers
v0x55555ddc6cc0_0 .net "o_gt", 0 0, L_0x55555e99e430;  1 drivers
v0x55555dcf1b40_0 .net "o_lt", 0 0, L_0x55555e99e2c0;  alias, 1 drivers
L_0x55555e99d7f0 .part L_0x55555e99e4a0, 1, 1;
L_0x55555e99d890 .part L_0x55555e99e540, 1, 1;
L_0x55555e99de00 .part L_0x55555e99e4a0, 0, 1;
L_0x55555e99def0 .part L_0x55555e99e540, 0, 1;
S_0x55555dcc1da0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555ddafc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e99d370 .functor XOR 1, L_0x55555e99d7f0, L_0x55555e99d890, C4<0>, C4<0>;
L_0x55555e99d3e0 .functor NOT 1, L_0x55555e99d370, C4<0>, C4<0>, C4<0>;
L_0x55555e99d4a0 .functor NOT 1, L_0x55555e99d7f0, C4<0>, C4<0>, C4<0>;
L_0x55555e99d560 .functor AND 1, L_0x55555e99d4a0, L_0x55555e99d890, C4<1>, C4<1>;
L_0x55555e99d6c0 .functor OR 1, L_0x55555e99d3e0, L_0x55555e99d560, C4<0>, C4<0>;
L_0x55555e99d730 .functor NOT 1, L_0x55555e99d6c0, C4<0>, C4<0>, C4<0>;
v0x55555dcc2060_0 .net *"_ivl_0", 0 0, L_0x55555e99d370;  1 drivers
v0x55555dcc2160_0 .net *"_ivl_4", 0 0, L_0x55555e99d4a0;  1 drivers
v0x55555ddafef0_0 .net *"_ivl_8", 0 0, L_0x55555e99d6c0;  1 drivers
v0x55555dd9fbf0_0 .net "i_src_a", 0 0, L_0x55555e99d7f0;  1 drivers
v0x55555dd9fcb0_0 .net "i_src_b", 0 0, L_0x55555e99d890;  1 drivers
v0x55555dd9fdc0_0 .net "o_eq", 0 0, L_0x55555e99d3e0;  alias, 1 drivers
v0x55555dd9fe80_0 .net "o_gt", 0 0, L_0x55555e99d730;  1 drivers
v0x55555dd9ff40_0 .net "o_lt", 0 0, L_0x55555e99d560;  alias, 1 drivers
S_0x55555dd30cf0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555ddafc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e99d930 .functor XOR 1, L_0x55555e99de00, L_0x55555e99def0, C4<0>, C4<0>;
L_0x55555e99d9a0 .functor NOT 1, L_0x55555e99d930, C4<0>, C4<0>, C4<0>;
L_0x55555e99dab0 .functor NOT 1, L_0x55555e99de00, C4<0>, C4<0>, C4<0>;
L_0x55555e99db70 .functor AND 1, L_0x55555e99dab0, L_0x55555e99def0, C4<1>, C4<1>;
L_0x55555e99dcd0 .functor OR 1, L_0x55555e99d9a0, L_0x55555e99db70, C4<0>, C4<0>;
L_0x55555e99dd40 .functor NOT 1, L_0x55555e99dcd0, C4<0>, C4<0>, C4<0>;
v0x55555dd30f80_0 .net *"_ivl_0", 0 0, L_0x55555e99d930;  1 drivers
v0x55555dd31060_0 .net *"_ivl_4", 0 0, L_0x55555e99dab0;  1 drivers
v0x55555dce8320_0 .net *"_ivl_8", 0 0, L_0x55555e99dcd0;  1 drivers
v0x55555dce8410_0 .net "i_src_a", 0 0, L_0x55555e99de00;  1 drivers
v0x55555dce84d0_0 .net "i_src_b", 0 0, L_0x55555e99def0;  1 drivers
v0x55555dce85e0_0 .net "o_eq", 0 0, L_0x55555e99d9a0;  alias, 1 drivers
v0x55555dce86a0_0 .net "o_gt", 0 0, L_0x55555e99dd40;  1 drivers
v0x55555dd2dd00_0 .net "o_lt", 0 0, L_0x55555e99db70;  alias, 1 drivers
S_0x55555dd95e60 .scope module, "com4bit_low" "comparator_4bit" 25 141, 25 105 0, S_0x55555e1e7070;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a1250 .functor AND 1, L_0x55555e99f8e0, L_0x55555e9a0c00, C4<1>, C4<1>;
L_0x55555e9a1430 .functor AND 1, L_0x55555e99f8e0, L_0x55555e9a0ee0, C4<1>, C4<1>;
L_0x55555e9a1530 .functor OR 1, L_0x55555e9a1430, L_0x55555e99fbc0, C4<0>, C4<0>;
L_0x55555e9a1630 .functor OR 1, L_0x55555e9a1250, L_0x55555e9a1530, C4<0>, C4<0>;
L_0x55555e9a16a0 .functor NOT 1, L_0x55555e9a1630, C4<0>, C4<0>, C4<0>;
v0x55555dd6d830_0 .net "Ehigh", 0 0, L_0x55555e99f8e0;  1 drivers
v0x55555dd6d8f0_0 .net "Elow", 0 0, L_0x55555e9a0c00;  1 drivers
v0x55555dcb8980_0 .net "Lhigh", 0 0, L_0x55555e99fbc0;  1 drivers
v0x55555dcb8a80_0 .net "Llow", 0 0, L_0x55555e9a0ee0;  1 drivers
v0x55555dcb8b50_0 .net *"_ivl_10", 0 0, L_0x55555e9a1430;  1 drivers
v0x55555dcb8bf0_0 .net *"_ivl_14", 0 0, L_0x55555e9a1630;  1 drivers
v0x55555dcb8c90_0 .net "i_src_a", 3 0, L_0x55555e9a1710;  1 drivers
v0x55555dcb8d50_0 .net "i_src_b", 3 0, L_0x55555e9a17b0;  1 drivers
v0x55555ddb5b60_0 .net "o_eq", 0 0, L_0x55555e9a1250;  alias, 1 drivers
v0x55555ddb5c90_0 .net "o_gt", 0 0, L_0x55555e9a16a0;  1 drivers
v0x55555ddb5d50_0 .net "o_lt", 0 0, L_0x55555e9a1530;  alias, 1 drivers
L_0x55555e99fda0 .part L_0x55555e9a1710, 2, 2;
L_0x55555e99fe40 .part L_0x55555e9a17b0, 2, 2;
L_0x55555e9a10c0 .part L_0x55555e9a1710, 0, 2;
L_0x55555e9a1160 .part L_0x55555e9a17b0, 0, 2;
S_0x55555dcc2ef0 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x55555dd95e60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e99f8e0 .functor AND 1, L_0x55555e99eca0, L_0x55555e99f260, C4<1>, C4<1>;
L_0x55555e99fac0 .functor AND 1, L_0x55555e99eca0, L_0x55555e99f430, C4<1>, C4<1>;
L_0x55555e99fbc0 .functor OR 1, L_0x55555e99fac0, L_0x55555e99ee20, C4<0>, C4<0>;
L_0x55555e99fcc0 .functor OR 1, L_0x55555e99f8e0, L_0x55555e99fbc0, C4<0>, C4<0>;
L_0x55555e99fd30 .functor NOT 1, L_0x55555e99fcc0, C4<0>, C4<0>, C4<0>;
v0x55555dd1be00_0 .net "Ehigh", 0 0, L_0x55555e99eca0;  1 drivers
v0x55555dd0fd30_0 .net "Elow", 0 0, L_0x55555e99f260;  1 drivers
v0x55555dd0fe00_0 .net "Lhigh", 0 0, L_0x55555e99ee20;  1 drivers
v0x55555dd0ff00_0 .net "Llow", 0 0, L_0x55555e99f430;  1 drivers
v0x55555dd0ffd0_0 .net *"_ivl_10", 0 0, L_0x55555e99fac0;  1 drivers
v0x55555dd100c0_0 .net *"_ivl_14", 0 0, L_0x55555e99fcc0;  1 drivers
v0x55555dd10160_0 .net "i_src_a", 1 0, L_0x55555e99fda0;  1 drivers
v0x55555ddf2bd0_0 .net "i_src_b", 1 0, L_0x55555e99fe40;  1 drivers
v0x55555ddf2cb0_0 .net "o_eq", 0 0, L_0x55555e99f8e0;  alias, 1 drivers
v0x55555ddf2d70_0 .net "o_gt", 0 0, L_0x55555e99fd30;  1 drivers
v0x55555ddf2e30_0 .net "o_lt", 0 0, L_0x55555e99fbc0;  alias, 1 drivers
L_0x55555e99f0b0 .part L_0x55555e99fda0, 1, 1;
L_0x55555e99f150 .part L_0x55555e99fe40, 1, 1;
L_0x55555e99f700 .part L_0x55555e99fda0, 0, 1;
L_0x55555e99f7f0 .part L_0x55555e99fe40, 0, 1;
S_0x55555dcc31b0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555dcc2ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e99ec30 .functor XOR 1, L_0x55555e99f0b0, L_0x55555e99f150, C4<0>, C4<0>;
L_0x55555e99eca0 .functor NOT 1, L_0x55555e99ec30, C4<0>, C4<0>, C4<0>;
L_0x55555e99ed60 .functor NOT 1, L_0x55555e99f0b0, C4<0>, C4<0>, C4<0>;
L_0x55555e99ee20 .functor AND 1, L_0x55555e99ed60, L_0x55555e99f150, C4<1>, C4<1>;
L_0x55555e99ef80 .functor OR 1, L_0x55555e99eca0, L_0x55555e99ee20, C4<0>, C4<0>;
L_0x55555e99eff0 .functor NOT 1, L_0x55555e99ef80, C4<0>, C4<0>, C4<0>;
v0x55555ddd99a0_0 .net *"_ivl_0", 0 0, L_0x55555e99ec30;  1 drivers
v0x55555ddd9aa0_0 .net *"_ivl_4", 0 0, L_0x55555e99ed60;  1 drivers
v0x55555ddd9b80_0 .net *"_ivl_8", 0 0, L_0x55555e99ef80;  1 drivers
v0x55555ddd9c70_0 .net "i_src_a", 0 0, L_0x55555e99f0b0;  1 drivers
v0x55555ddd9d30_0 .net "i_src_b", 0 0, L_0x55555e99f150;  1 drivers
v0x55555dcc5230_0 .net "o_eq", 0 0, L_0x55555e99eca0;  alias, 1 drivers
v0x55555dcc52f0_0 .net "o_gt", 0 0, L_0x55555e99eff0;  1 drivers
v0x55555dcc53b0_0 .net "o_lt", 0 0, L_0x55555e99ee20;  alias, 1 drivers
S_0x55555dcc5510 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555dcc2ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e99f1f0 .functor XOR 1, L_0x55555e99f700, L_0x55555e99f7f0, C4<0>, C4<0>;
L_0x55555e99f260 .functor NOT 1, L_0x55555e99f1f0, C4<0>, C4<0>, C4<0>;
L_0x55555e99f370 .functor NOT 1, L_0x55555e99f700, C4<0>, C4<0>, C4<0>;
L_0x55555e99f430 .functor AND 1, L_0x55555e99f370, L_0x55555e99f7f0, C4<1>, C4<1>;
L_0x55555e99f590 .functor OR 1, L_0x55555e99f260, L_0x55555e99f430, C4<0>, C4<0>;
L_0x55555e99f600 .functor NOT 1, L_0x55555e99f590, C4<0>, C4<0>, C4<0>;
v0x55555dd945c0_0 .net *"_ivl_0", 0 0, L_0x55555e99f1f0;  1 drivers
v0x55555dd946c0_0 .net *"_ivl_4", 0 0, L_0x55555e99f370;  1 drivers
v0x55555dd947a0_0 .net *"_ivl_8", 0 0, L_0x55555e99f590;  1 drivers
v0x55555dd94890_0 .net "i_src_a", 0 0, L_0x55555e99f700;  1 drivers
v0x55555dd1ba10_0 .net "i_src_b", 0 0, L_0x55555e99f7f0;  1 drivers
v0x55555dd1bb20_0 .net "o_eq", 0 0, L_0x55555e99f260;  alias, 1 drivers
v0x55555dd1bbe0_0 .net "o_gt", 0 0, L_0x55555e99f600;  1 drivers
v0x55555dd1bca0_0 .net "o_lt", 0 0, L_0x55555e99f430;  alias, 1 drivers
S_0x55555dd3b860 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x55555dd95e60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a0c00 .functor AND 1, L_0x55555e99ff50, L_0x55555e9a0550, C4<1>, C4<1>;
L_0x55555e9a0de0 .functor AND 1, L_0x55555e99ff50, L_0x55555e9a0720, C4<1>, C4<1>;
L_0x55555e9a0ee0 .functor OR 1, L_0x55555e9a0de0, L_0x55555e9a00d0, C4<0>, C4<0>;
L_0x55555e9a0fe0 .functor OR 1, L_0x55555e9a0c00, L_0x55555e9a0ee0, C4<0>, C4<0>;
L_0x55555e9a1050 .functor NOT 1, L_0x55555e9a0fe0, C4<0>, C4<0>, C4<0>;
v0x55555dd50ab0_0 .net "Ehigh", 0 0, L_0x55555e99ff50;  1 drivers
v0x55555dd50b70_0 .net "Elow", 0 0, L_0x55555e9a0550;  1 drivers
v0x55555de425c0_0 .net "Lhigh", 0 0, L_0x55555e9a00d0;  1 drivers
v0x55555de426c0_0 .net "Llow", 0 0, L_0x55555e9a0720;  1 drivers
v0x55555de42790_0 .net *"_ivl_10", 0 0, L_0x55555e9a0de0;  1 drivers
v0x55555de42880_0 .net *"_ivl_14", 0 0, L_0x55555e9a0fe0;  1 drivers
v0x55555de42920_0 .net "i_src_a", 1 0, L_0x55555e9a10c0;  1 drivers
v0x55555de429e0_0 .net "i_src_b", 1 0, L_0x55555e9a1160;  1 drivers
v0x55555dd6d4c0_0 .net "o_eq", 0 0, L_0x55555e9a0c00;  alias, 1 drivers
v0x55555dd6d610_0 .net "o_gt", 0 0, L_0x55555e9a1050;  1 drivers
v0x55555dd6d6d0_0 .net "o_lt", 0 0, L_0x55555e9a0ee0;  alias, 1 drivers
L_0x55555e9a03a0 .part L_0x55555e9a10c0, 1, 1;
L_0x55555e9a0440 .part L_0x55555e9a1160, 1, 1;
L_0x55555e9a0a20 .part L_0x55555e9a10c0, 0, 1;
L_0x55555e9a0b10 .part L_0x55555e9a1160, 0, 1;
S_0x55555dd3bac0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555dd3b860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e99fee0 .functor XOR 1, L_0x55555e9a03a0, L_0x55555e9a0440, C4<0>, C4<0>;
L_0x55555e99ff50 .functor NOT 1, L_0x55555e99fee0, C4<0>, C4<0>, C4<0>;
L_0x55555e9a0010 .functor NOT 1, L_0x55555e9a03a0, C4<0>, C4<0>, C4<0>;
L_0x55555e9a00d0 .functor AND 1, L_0x55555e9a0010, L_0x55555e9a0440, C4<1>, C4<1>;
L_0x55555e9a0230 .functor OR 1, L_0x55555e99ff50, L_0x55555e9a00d0, C4<0>, C4<0>;
L_0x55555e9a02a0 .functor NOT 1, L_0x55555e9a0230, C4<0>, C4<0>, C4<0>;
v0x55555dc73d40_0 .net *"_ivl_0", 0 0, L_0x55555e99fee0;  1 drivers
v0x55555dc73e40_0 .net *"_ivl_4", 0 0, L_0x55555e9a0010;  1 drivers
v0x55555dc73f20_0 .net *"_ivl_8", 0 0, L_0x55555e9a0230;  1 drivers
v0x55555dc74010_0 .net "i_src_a", 0 0, L_0x55555e9a03a0;  1 drivers
v0x55555dc740d0_0 .net "i_src_b", 0 0, L_0x55555e9a0440;  1 drivers
v0x55555dd9e130_0 .net "o_eq", 0 0, L_0x55555e99ff50;  alias, 1 drivers
v0x55555dd9e1f0_0 .net "o_gt", 0 0, L_0x55555e9a02a0;  1 drivers
v0x55555dd9e2b0_0 .net "o_lt", 0 0, L_0x55555e9a00d0;  alias, 1 drivers
S_0x55555dd9e410 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555dd3b860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a04e0 .functor XOR 1, L_0x55555e9a0a20, L_0x55555e9a0b10, C4<0>, C4<0>;
L_0x55555e9a0550 .functor NOT 1, L_0x55555e9a04e0, C4<0>, C4<0>, C4<0>;
L_0x55555e9a0660 .functor NOT 1, L_0x55555e9a0a20, C4<0>, C4<0>, C4<0>;
L_0x55555e9a0720 .functor AND 1, L_0x55555e9a0660, L_0x55555e9a0b10, C4<1>, C4<1>;
L_0x55555e9a08b0 .functor OR 1, L_0x55555e9a0550, L_0x55555e9a0720, C4<0>, C4<0>;
L_0x55555e9a0920 .functor NOT 1, L_0x55555e9a08b0, C4<0>, C4<0>, C4<0>;
v0x55555ddbd460_0 .net *"_ivl_0", 0 0, L_0x55555e9a04e0;  1 drivers
v0x55555ddbd540_0 .net *"_ivl_4", 0 0, L_0x55555e9a0660;  1 drivers
v0x55555ddbd620_0 .net *"_ivl_8", 0 0, L_0x55555e9a08b0;  1 drivers
v0x55555ddbd710_0 .net "i_src_a", 0 0, L_0x55555e9a0a20;  1 drivers
v0x55555ddbd7d0_0 .net "i_src_b", 0 0, L_0x55555e9a0b10;  1 drivers
v0x55555dd507f0_0 .net "o_eq", 0 0, L_0x55555e9a0550;  alias, 1 drivers
v0x55555dd50890_0 .net "o_gt", 0 0, L_0x55555e9a0920;  1 drivers
v0x55555dd50950_0 .net "o_lt", 0 0, L_0x55555e9a0720;  alias, 1 drivers
S_0x55555e839430 .scope module, "com16bit_low" "comparator_16bit" 25 50, 25 151 0, S_0x55555e7a3240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i_src_a";
    .port_info 1 /INPUT 16 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9ae260 .functor AND 1, L_0x55555e9a7d30, L_0x55555e9adc10, C4<1>, C4<1>;
L_0x55555e9ae3f0 .functor AND 1, L_0x55555e9a7d30, L_0x55555e9adef0, C4<1>, C4<1>;
L_0x55555e9ae4f0 .functor OR 1, L_0x55555e9ae3f0, L_0x55555e9a8010, C4<0>, C4<0>;
L_0x55555e9ae5f0 .functor OR 1, L_0x55555e9ae260, L_0x55555e9ae4f0, C4<0>, C4<0>;
L_0x55555e9ae780 .functor NOT 1, L_0x55555e9ae5f0, C4<0>, C4<0>, C4<0>;
v0x55555e86cd40_0 .net "Ehigh", 0 0, L_0x55555e9a7d30;  1 drivers
v0x55555e86ce00_0 .net "Elow", 0 0, L_0x55555e9adc10;  1 drivers
v0x55555e86ced0_0 .net "Lhigh", 0 0, L_0x55555e9a8010;  1 drivers
v0x55555e86cfd0_0 .net "Llow", 0 0, L_0x55555e9adef0;  1 drivers
v0x55555e86d0a0_0 .net *"_ivl_10", 0 0, L_0x55555e9ae3f0;  1 drivers
v0x55555e86d140_0 .net *"_ivl_14", 0 0, L_0x55555e9ae5f0;  1 drivers
v0x55555e86d1e0_0 .net "i_src_a", 15 0, L_0x55555e9ae7f0;  1 drivers
v0x55555e86d2a0_0 .net "i_src_b", 15 0, L_0x55555e9ae890;  1 drivers
v0x55555e86d380_0 .net "o_eq", 0 0, L_0x55555e9ae260;  alias, 1 drivers
v0x55555e86d4d0_0 .net "o_gt", 0 0, L_0x55555e9ae780;  alias, 1 drivers
v0x55555e86d590_0 .net "o_lt", 0 0, L_0x55555e9ae4f0;  alias, 1 drivers
L_0x55555e9a81f0 .part L_0x55555e9ae7f0, 8, 8;
L_0x55555e9a8290 .part L_0x55555e9ae890, 8, 8;
L_0x55555e9ae0d0 .part L_0x55555e9ae7f0, 0, 8;
L_0x55555e9ae170 .part L_0x55555e9ae890, 0, 8;
S_0x55555e839670 .scope module, "com8bit_high" "comparator_8bit" 25 162, 25 128 0, S_0x55555e839430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a7d30 .functor AND 1, L_0x55555e9a4b80, L_0x55555e9a76e0, C4<1>, C4<1>;
L_0x55555e9a7f10 .functor AND 1, L_0x55555e9a4b80, L_0x55555e9a79c0, C4<1>, C4<1>;
L_0x55555e9a8010 .functor OR 1, L_0x55555e9a7f10, L_0x55555e9a4e60, C4<0>, C4<0>;
L_0x55555e9a8110 .functor OR 1, L_0x55555e9a7d30, L_0x55555e9a8010, C4<0>, C4<0>;
L_0x55555e9a8180 .functor NOT 1, L_0x55555e9a8110, C4<0>, C4<0>, C4<0>;
v0x55555e861ba0_0 .net "Ehigh", 0 0, L_0x55555e9a4b80;  1 drivers
v0x55555e861c60_0 .net "Elow", 0 0, L_0x55555e9a76e0;  1 drivers
v0x55555e861d30_0 .net "Lhigh", 0 0, L_0x55555e9a4e60;  1 drivers
v0x55555e861e30_0 .net "Llow", 0 0, L_0x55555e9a79c0;  1 drivers
v0x55555e861f00_0 .net *"_ivl_10", 0 0, L_0x55555e9a7f10;  1 drivers
v0x55555e861fa0_0 .net *"_ivl_14", 0 0, L_0x55555e9a8110;  1 drivers
v0x55555e862040_0 .net "i_src_a", 7 0, L_0x55555e9a81f0;  1 drivers
v0x55555e862100_0 .net "i_src_b", 7 0, L_0x55555e9a8290;  1 drivers
v0x55555e8621e0_0 .net "o_eq", 0 0, L_0x55555e9a7d30;  alias, 1 drivers
v0x55555e862330_0 .net "o_gt", 0 0, L_0x55555e9a8180;  1 drivers
v0x55555e8623f0_0 .net "o_lt", 0 0, L_0x55555e9a8010;  alias, 1 drivers
L_0x55555e9a5040 .part L_0x55555e9a81f0, 4, 4;
L_0x55555e9a50e0 .part L_0x55555e9a8290, 4, 4;
L_0x55555e9a7ba0 .part L_0x55555e9a81f0, 0, 4;
L_0x55555e9a7c40 .part L_0x55555e9a8290, 0, 4;
S_0x55555e8398b0 .scope module, "com4bit_high" "comparator_4bit" 25 139, 25 105 0, S_0x55555e839670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a4b80 .functor AND 1, L_0x55555e9a3260, L_0x55555e9a4530, C4<1>, C4<1>;
L_0x55555e9a4d60 .functor AND 1, L_0x55555e9a3260, L_0x55555e9a4810, C4<1>, C4<1>;
L_0x55555e9a4e60 .functor OR 1, L_0x55555e9a4d60, L_0x55555e9a3540, C4<0>, C4<0>;
L_0x55555e9a4f60 .functor OR 1, L_0x55555e9a4b80, L_0x55555e9a4e60, C4<0>, C4<0>;
L_0x55555e9a4fd0 .functor NOT 1, L_0x55555e9a4f60, C4<0>, C4<0>, C4<0>;
v0x55555e85c3d0_0 .net "Ehigh", 0 0, L_0x55555e9a3260;  1 drivers
v0x55555e85c490_0 .net "Elow", 0 0, L_0x55555e9a4530;  1 drivers
v0x55555e85c560_0 .net "Lhigh", 0 0, L_0x55555e9a3540;  1 drivers
v0x55555e85c660_0 .net "Llow", 0 0, L_0x55555e9a4810;  1 drivers
v0x55555e85c730_0 .net *"_ivl_10", 0 0, L_0x55555e9a4d60;  1 drivers
v0x55555e85c7d0_0 .net *"_ivl_14", 0 0, L_0x55555e9a4f60;  1 drivers
v0x55555e85c870_0 .net "i_src_a", 3 0, L_0x55555e9a5040;  1 drivers
v0x55555e85c930_0 .net "i_src_b", 3 0, L_0x55555e9a50e0;  1 drivers
v0x55555e85ca10_0 .net "o_eq", 0 0, L_0x55555e9a4b80;  alias, 1 drivers
v0x55555e85cb60_0 .net "o_gt", 0 0, L_0x55555e9a4fd0;  1 drivers
v0x55555e85cc20_0 .net "o_lt", 0 0, L_0x55555e9a4e60;  alias, 1 drivers
L_0x55555e9a3720 .part L_0x55555e9a5040, 2, 2;
L_0x55555e9a37c0 .part L_0x55555e9a50e0, 2, 2;
L_0x55555e9a49f0 .part L_0x55555e9a5040, 0, 2;
L_0x55555e9a4a90 .part L_0x55555e9a50e0, 0, 2;
S_0x55555e839af0 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x55555e8398b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a3260 .functor AND 1, L_0x55555e9a2660, L_0x55555e9a2c20, C4<1>, C4<1>;
L_0x55555e9a3440 .functor AND 1, L_0x55555e9a2660, L_0x55555e9a2df0, C4<1>, C4<1>;
L_0x55555e9a3540 .functor OR 1, L_0x55555e9a3440, L_0x55555e9a27e0, C4<0>, C4<0>;
L_0x55555e9a3640 .functor OR 1, L_0x55555e9a3260, L_0x55555e9a3540, C4<0>, C4<0>;
L_0x55555e9a36b0 .functor NOT 1, L_0x55555e9a3640, C4<0>, C4<0>, C4<0>;
v0x55555e83abb0_0 .net "Ehigh", 0 0, L_0x55555e9a2660;  1 drivers
v0x55555e83ac50_0 .net "Elow", 0 0, L_0x55555e9a2c20;  1 drivers
v0x55555e83acf0_0 .net "Lhigh", 0 0, L_0x55555e9a27e0;  1 drivers
v0x55555e83ad90_0 .net "Llow", 0 0, L_0x55555e9a2df0;  1 drivers
v0x55555e83ae30_0 .net *"_ivl_10", 0 0, L_0x55555e9a3440;  1 drivers
v0x55555e83aed0_0 .net *"_ivl_14", 0 0, L_0x55555e9a3640;  1 drivers
v0x55555e83af70_0 .net "i_src_a", 1 0, L_0x55555e9a3720;  1 drivers
v0x55555e83b010_0 .net "i_src_b", 1 0, L_0x55555e9a37c0;  1 drivers
v0x55555e83b0b0_0 .net "o_eq", 0 0, L_0x55555e9a3260;  alias, 1 drivers
v0x55555e83b1e0_0 .net "o_gt", 0 0, L_0x55555e9a36b0;  1 drivers
v0x55555e83b280_0 .net "o_lt", 0 0, L_0x55555e9a3540;  alias, 1 drivers
L_0x55555e9a2a70 .part L_0x55555e9a3720, 1, 1;
L_0x55555e9a2b10 .part L_0x55555e9a37c0, 1, 1;
L_0x55555e9a3080 .part L_0x55555e9a3720, 0, 1;
L_0x55555e9a3170 .part L_0x55555e9a37c0, 0, 1;
S_0x55555e839d30 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e839af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a25f0 .functor XOR 1, L_0x55555e9a2a70, L_0x55555e9a2b10, C4<0>, C4<0>;
L_0x55555e9a2660 .functor NOT 1, L_0x55555e9a25f0, C4<0>, C4<0>, C4<0>;
L_0x55555e9a2720 .functor NOT 1, L_0x55555e9a2a70, C4<0>, C4<0>, C4<0>;
L_0x55555e9a27e0 .functor AND 1, L_0x55555e9a2720, L_0x55555e9a2b10, C4<1>, C4<1>;
L_0x55555e9a2940 .functor OR 1, L_0x55555e9a2660, L_0x55555e9a27e0, C4<0>, C4<0>;
L_0x55555e9a29b0 .functor NOT 1, L_0x55555e9a2940, C4<0>, C4<0>, C4<0>;
v0x55555e839f70_0 .net *"_ivl_0", 0 0, L_0x55555e9a25f0;  1 drivers
v0x55555e83a010_0 .net *"_ivl_4", 0 0, L_0x55555e9a2720;  1 drivers
v0x55555e83a0b0_0 .net *"_ivl_8", 0 0, L_0x55555e9a2940;  1 drivers
v0x55555e83a150_0 .net "i_src_a", 0 0, L_0x55555e9a2a70;  1 drivers
v0x55555e83a1f0_0 .net "i_src_b", 0 0, L_0x55555e9a2b10;  1 drivers
v0x55555e83a290_0 .net "o_eq", 0 0, L_0x55555e9a2660;  alias, 1 drivers
v0x55555e83a330_0 .net "o_gt", 0 0, L_0x55555e9a29b0;  1 drivers
v0x55555e83a3d0_0 .net "o_lt", 0 0, L_0x55555e9a27e0;  alias, 1 drivers
S_0x55555e83a470 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e839af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a2bb0 .functor XOR 1, L_0x55555e9a3080, L_0x55555e9a3170, C4<0>, C4<0>;
L_0x55555e9a2c20 .functor NOT 1, L_0x55555e9a2bb0, C4<0>, C4<0>, C4<0>;
L_0x55555e9a2d30 .functor NOT 1, L_0x55555e9a3080, C4<0>, C4<0>, C4<0>;
L_0x55555e9a2df0 .functor AND 1, L_0x55555e9a2d30, L_0x55555e9a3170, C4<1>, C4<1>;
L_0x55555e9a2f50 .functor OR 1, L_0x55555e9a2c20, L_0x55555e9a2df0, C4<0>, C4<0>;
L_0x55555e9a2fc0 .functor NOT 1, L_0x55555e9a2f50, C4<0>, C4<0>, C4<0>;
v0x55555e83a6b0_0 .net *"_ivl_0", 0 0, L_0x55555e9a2bb0;  1 drivers
v0x55555e83a750_0 .net *"_ivl_4", 0 0, L_0x55555e9a2d30;  1 drivers
v0x55555e83a7f0_0 .net *"_ivl_8", 0 0, L_0x55555e9a2f50;  1 drivers
v0x55555e83a890_0 .net "i_src_a", 0 0, L_0x55555e9a3080;  1 drivers
v0x55555e83a930_0 .net "i_src_b", 0 0, L_0x55555e9a3170;  1 drivers
v0x55555e83a9d0_0 .net "o_eq", 0 0, L_0x55555e9a2c20;  alias, 1 drivers
v0x55555e83aa70_0 .net "o_gt", 0 0, L_0x55555e9a2fc0;  1 drivers
v0x55555e83ab10_0 .net "o_lt", 0 0, L_0x55555e9a2df0;  alias, 1 drivers
S_0x55555e85a2a0 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x55555e8398b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a4530 .functor AND 1, L_0x55555e9a38d0, L_0x55555e9a3ec0, C4<1>, C4<1>;
L_0x55555e9a4710 .functor AND 1, L_0x55555e9a38d0, L_0x55555e9a4090, C4<1>, C4<1>;
L_0x55555e9a4810 .functor OR 1, L_0x55555e9a4710, L_0x55555e9a3a50, C4<0>, C4<0>;
L_0x55555e9a4910 .functor OR 1, L_0x55555e9a4530, L_0x55555e9a4810, C4<0>, C4<0>;
L_0x55555e9a4980 .functor NOT 1, L_0x55555e9a4910, C4<0>, C4<0>, C4<0>;
v0x55555e85b9d0_0 .net "Ehigh", 0 0, L_0x55555e9a38d0;  1 drivers
v0x55555e85ba90_0 .net "Elow", 0 0, L_0x55555e9a3ec0;  1 drivers
v0x55555e85bb60_0 .net "Lhigh", 0 0, L_0x55555e9a3a50;  1 drivers
v0x55555e85bc60_0 .net "Llow", 0 0, L_0x55555e9a4090;  1 drivers
v0x55555e85bd30_0 .net *"_ivl_10", 0 0, L_0x55555e9a4710;  1 drivers
v0x55555e85be20_0 .net *"_ivl_14", 0 0, L_0x55555e9a4910;  1 drivers
v0x55555e85bec0_0 .net "i_src_a", 1 0, L_0x55555e9a49f0;  1 drivers
v0x55555e85bf80_0 .net "i_src_b", 1 0, L_0x55555e9a4a90;  1 drivers
v0x55555e85c060_0 .net "o_eq", 0 0, L_0x55555e9a4530;  alias, 1 drivers
v0x55555e85c1b0_0 .net "o_gt", 0 0, L_0x55555e9a4980;  1 drivers
v0x55555e85c270_0 .net "o_lt", 0 0, L_0x55555e9a4810;  alias, 1 drivers
L_0x55555e9a3d10 .part L_0x55555e9a49f0, 1, 1;
L_0x55555e9a3db0 .part L_0x55555e9a4a90, 1, 1;
L_0x55555e9a4350 .part L_0x55555e9a49f0, 0, 1;
L_0x55555e9a4440 .part L_0x55555e9a4a90, 0, 1;
S_0x55555e85a580 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e85a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a3860 .functor XOR 1, L_0x55555e9a3d10, L_0x55555e9a3db0, C4<0>, C4<0>;
L_0x55555e9a38d0 .functor NOT 1, L_0x55555e9a3860, C4<0>, C4<0>, C4<0>;
L_0x55555e9a3990 .functor NOT 1, L_0x55555e9a3d10, C4<0>, C4<0>, C4<0>;
L_0x55555e9a3a50 .functor AND 1, L_0x55555e9a3990, L_0x55555e9a3db0, C4<1>, C4<1>;
L_0x55555e9a3be0 .functor OR 1, L_0x55555e9a38d0, L_0x55555e9a3a50, C4<0>, C4<0>;
L_0x55555e9a3c50 .functor NOT 1, L_0x55555e9a3be0, C4<0>, C4<0>, C4<0>;
v0x55555e85a840_0 .net *"_ivl_0", 0 0, L_0x55555e9a3860;  1 drivers
v0x55555e85a940_0 .net *"_ivl_4", 0 0, L_0x55555e9a3990;  1 drivers
v0x55555e85aa20_0 .net *"_ivl_8", 0 0, L_0x55555e9a3be0;  1 drivers
v0x55555e85ab10_0 .net "i_src_a", 0 0, L_0x55555e9a3d10;  1 drivers
v0x55555e85abd0_0 .net "i_src_b", 0 0, L_0x55555e9a3db0;  1 drivers
v0x55555e85ace0_0 .net "o_eq", 0 0, L_0x55555e9a38d0;  alias, 1 drivers
v0x55555e85ada0_0 .net "o_gt", 0 0, L_0x55555e9a3c50;  1 drivers
v0x55555e85ae60_0 .net "o_lt", 0 0, L_0x55555e9a3a50;  alias, 1 drivers
S_0x55555e85afc0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e85a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a3e50 .functor XOR 1, L_0x55555e9a4350, L_0x55555e9a4440, C4<0>, C4<0>;
L_0x55555e9a3ec0 .functor NOT 1, L_0x55555e9a3e50, C4<0>, C4<0>, C4<0>;
L_0x55555e9a3fd0 .functor NOT 1, L_0x55555e9a4350, C4<0>, C4<0>, C4<0>;
L_0x55555e9a4090 .functor AND 1, L_0x55555e9a3fd0, L_0x55555e9a4440, C4<1>, C4<1>;
L_0x55555e9a4220 .functor OR 1, L_0x55555e9a3ec0, L_0x55555e9a4090, C4<0>, C4<0>;
L_0x55555e9a4290 .functor NOT 1, L_0x55555e9a4220, C4<0>, C4<0>, C4<0>;
v0x55555e85b270_0 .net *"_ivl_0", 0 0, L_0x55555e9a3e50;  1 drivers
v0x55555e85b350_0 .net *"_ivl_4", 0 0, L_0x55555e9a3fd0;  1 drivers
v0x55555e85b430_0 .net *"_ivl_8", 0 0, L_0x55555e9a4220;  1 drivers
v0x55555e85b520_0 .net "i_src_a", 0 0, L_0x55555e9a4350;  1 drivers
v0x55555e85b5e0_0 .net "i_src_b", 0 0, L_0x55555e9a4440;  1 drivers
v0x55555e85b6f0_0 .net "o_eq", 0 0, L_0x55555e9a3ec0;  alias, 1 drivers
v0x55555e85b7b0_0 .net "o_gt", 0 0, L_0x55555e9a4290;  1 drivers
v0x55555e85b870_0 .net "o_lt", 0 0, L_0x55555e9a4090;  alias, 1 drivers
S_0x55555e85cd80 .scope module, "com4bit_low" "comparator_4bit" 25 141, 25 105 0, S_0x55555e839670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a76e0 .functor AND 1, L_0x55555e9a5df0, L_0x55555e9a7090, C4<1>, C4<1>;
L_0x55555e9a78c0 .functor AND 1, L_0x55555e9a5df0, L_0x55555e9a7370, C4<1>, C4<1>;
L_0x55555e9a79c0 .functor OR 1, L_0x55555e9a78c0, L_0x55555e9a60d0, C4<0>, C4<0>;
L_0x55555e9a7ac0 .functor OR 1, L_0x55555e9a76e0, L_0x55555e9a79c0, C4<0>, C4<0>;
L_0x55555e9a7b30 .functor NOT 1, L_0x55555e9a7ac0, C4<0>, C4<0>, C4<0>;
v0x55555e8611f0_0 .net "Ehigh", 0 0, L_0x55555e9a5df0;  1 drivers
v0x55555e8612b0_0 .net "Elow", 0 0, L_0x55555e9a7090;  1 drivers
v0x55555e861380_0 .net "Lhigh", 0 0, L_0x55555e9a60d0;  1 drivers
v0x55555e861480_0 .net "Llow", 0 0, L_0x55555e9a7370;  1 drivers
v0x55555e861550_0 .net *"_ivl_10", 0 0, L_0x55555e9a78c0;  1 drivers
v0x55555e8615f0_0 .net *"_ivl_14", 0 0, L_0x55555e9a7ac0;  1 drivers
v0x55555e861690_0 .net "i_src_a", 3 0, L_0x55555e9a7ba0;  1 drivers
v0x55555e861750_0 .net "i_src_b", 3 0, L_0x55555e9a7c40;  1 drivers
v0x55555e861830_0 .net "o_eq", 0 0, L_0x55555e9a76e0;  alias, 1 drivers
v0x55555e861980_0 .net "o_gt", 0 0, L_0x55555e9a7b30;  1 drivers
v0x55555e861a40_0 .net "o_lt", 0 0, L_0x55555e9a79c0;  alias, 1 drivers
L_0x55555e9a62b0 .part L_0x55555e9a7ba0, 2, 2;
L_0x55555e9a6350 .part L_0x55555e9a7c40, 2, 2;
L_0x55555e9a7550 .part L_0x55555e9a7ba0, 0, 2;
L_0x55555e9a75f0 .part L_0x55555e9a7c40, 0, 2;
S_0x55555e85d010 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x55555e85cd80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a5df0 .functor AND 1, L_0x55555e9a51f0, L_0x55555e9a57b0, C4<1>, C4<1>;
L_0x55555e9a5fd0 .functor AND 1, L_0x55555e9a51f0, L_0x55555e9a5980, C4<1>, C4<1>;
L_0x55555e9a60d0 .functor OR 1, L_0x55555e9a5fd0, L_0x55555e9a5370, C4<0>, C4<0>;
L_0x55555e9a61d0 .functor OR 1, L_0x55555e9a5df0, L_0x55555e9a60d0, C4<0>, C4<0>;
L_0x55555e9a6240 .functor NOT 1, L_0x55555e9a61d0, C4<0>, C4<0>, C4<0>;
v0x55555e85e740_0 .net "Ehigh", 0 0, L_0x55555e9a51f0;  1 drivers
v0x55555e85e800_0 .net "Elow", 0 0, L_0x55555e9a57b0;  1 drivers
v0x55555e85e8d0_0 .net "Lhigh", 0 0, L_0x55555e9a5370;  1 drivers
v0x55555e85e9d0_0 .net "Llow", 0 0, L_0x55555e9a5980;  1 drivers
v0x55555e85eaa0_0 .net *"_ivl_10", 0 0, L_0x55555e9a5fd0;  1 drivers
v0x55555e85eb90_0 .net *"_ivl_14", 0 0, L_0x55555e9a61d0;  1 drivers
v0x55555e85ec30_0 .net "i_src_a", 1 0, L_0x55555e9a62b0;  1 drivers
v0x55555e85ecf0_0 .net "i_src_b", 1 0, L_0x55555e9a6350;  1 drivers
v0x55555e85edd0_0 .net "o_eq", 0 0, L_0x55555e9a5df0;  alias, 1 drivers
v0x55555e85ef20_0 .net "o_gt", 0 0, L_0x55555e9a6240;  1 drivers
v0x55555e85efe0_0 .net "o_lt", 0 0, L_0x55555e9a60d0;  alias, 1 drivers
L_0x55555e9a5600 .part L_0x55555e9a62b0, 1, 1;
L_0x55555e9a56a0 .part L_0x55555e9a6350, 1, 1;
L_0x55555e9a5c10 .part L_0x55555e9a62b0, 0, 1;
L_0x55555e9a5d00 .part L_0x55555e9a6350, 0, 1;
S_0x55555e85d2d0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e85d010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a5180 .functor XOR 1, L_0x55555e9a5600, L_0x55555e9a56a0, C4<0>, C4<0>;
L_0x55555e9a51f0 .functor NOT 1, L_0x55555e9a5180, C4<0>, C4<0>, C4<0>;
L_0x55555e9a52b0 .functor NOT 1, L_0x55555e9a5600, C4<0>, C4<0>, C4<0>;
L_0x55555e9a5370 .functor AND 1, L_0x55555e9a52b0, L_0x55555e9a56a0, C4<1>, C4<1>;
L_0x55555e9a54d0 .functor OR 1, L_0x55555e9a51f0, L_0x55555e9a5370, C4<0>, C4<0>;
L_0x55555e9a5540 .functor NOT 1, L_0x55555e9a54d0, C4<0>, C4<0>, C4<0>;
v0x55555e85d5b0_0 .net *"_ivl_0", 0 0, L_0x55555e9a5180;  1 drivers
v0x55555e85d6b0_0 .net *"_ivl_4", 0 0, L_0x55555e9a52b0;  1 drivers
v0x55555e85d790_0 .net *"_ivl_8", 0 0, L_0x55555e9a54d0;  1 drivers
v0x55555e85d880_0 .net "i_src_a", 0 0, L_0x55555e9a5600;  1 drivers
v0x55555e85d940_0 .net "i_src_b", 0 0, L_0x55555e9a56a0;  1 drivers
v0x55555e85da50_0 .net "o_eq", 0 0, L_0x55555e9a51f0;  alias, 1 drivers
v0x55555e85db10_0 .net "o_gt", 0 0, L_0x55555e9a5540;  1 drivers
v0x55555e85dbd0_0 .net "o_lt", 0 0, L_0x55555e9a5370;  alias, 1 drivers
S_0x55555e85dd30 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e85d010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a5740 .functor XOR 1, L_0x55555e9a5c10, L_0x55555e9a5d00, C4<0>, C4<0>;
L_0x55555e9a57b0 .functor NOT 1, L_0x55555e9a5740, C4<0>, C4<0>, C4<0>;
L_0x55555e9a58c0 .functor NOT 1, L_0x55555e9a5c10, C4<0>, C4<0>, C4<0>;
L_0x55555e9a5980 .functor AND 1, L_0x55555e9a58c0, L_0x55555e9a5d00, C4<1>, C4<1>;
L_0x55555e9a5ae0 .functor OR 1, L_0x55555e9a57b0, L_0x55555e9a5980, C4<0>, C4<0>;
L_0x55555e9a5b50 .functor NOT 1, L_0x55555e9a5ae0, C4<0>, C4<0>, C4<0>;
v0x55555e85dfe0_0 .net *"_ivl_0", 0 0, L_0x55555e9a5740;  1 drivers
v0x55555e85e0c0_0 .net *"_ivl_4", 0 0, L_0x55555e9a58c0;  1 drivers
v0x55555e85e1a0_0 .net *"_ivl_8", 0 0, L_0x55555e9a5ae0;  1 drivers
v0x55555e85e290_0 .net "i_src_a", 0 0, L_0x55555e9a5c10;  1 drivers
v0x55555e85e350_0 .net "i_src_b", 0 0, L_0x55555e9a5d00;  1 drivers
v0x55555e85e460_0 .net "o_eq", 0 0, L_0x55555e9a57b0;  alias, 1 drivers
v0x55555e85e520_0 .net "o_gt", 0 0, L_0x55555e9a5b50;  1 drivers
v0x55555e85e5e0_0 .net "o_lt", 0 0, L_0x55555e9a5980;  alias, 1 drivers
S_0x55555e85f140 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x55555e85cd80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a7090 .functor AND 1, L_0x55555e9a6460, L_0x55555e9a6a20, C4<1>, C4<1>;
L_0x55555e9a7270 .functor AND 1, L_0x55555e9a6460, L_0x55555e9a6bf0, C4<1>, C4<1>;
L_0x55555e9a7370 .functor OR 1, L_0x55555e9a7270, L_0x55555e9a65e0, C4<0>, C4<0>;
L_0x55555e9a7470 .functor OR 1, L_0x55555e9a7090, L_0x55555e9a7370, C4<0>, C4<0>;
L_0x55555e9a74e0 .functor NOT 1, L_0x55555e9a7470, C4<0>, C4<0>, C4<0>;
v0x55555e8607f0_0 .net "Ehigh", 0 0, L_0x55555e9a6460;  1 drivers
v0x55555e8608b0_0 .net "Elow", 0 0, L_0x55555e9a6a20;  1 drivers
v0x55555e860980_0 .net "Lhigh", 0 0, L_0x55555e9a65e0;  1 drivers
v0x55555e860a80_0 .net "Llow", 0 0, L_0x55555e9a6bf0;  1 drivers
v0x55555e860b50_0 .net *"_ivl_10", 0 0, L_0x55555e9a7270;  1 drivers
v0x55555e860c40_0 .net *"_ivl_14", 0 0, L_0x55555e9a7470;  1 drivers
v0x55555e860ce0_0 .net "i_src_a", 1 0, L_0x55555e9a7550;  1 drivers
v0x55555e860da0_0 .net "i_src_b", 1 0, L_0x55555e9a75f0;  1 drivers
v0x55555e860e80_0 .net "o_eq", 0 0, L_0x55555e9a7090;  alias, 1 drivers
v0x55555e860fd0_0 .net "o_gt", 0 0, L_0x55555e9a74e0;  1 drivers
v0x55555e861090_0 .net "o_lt", 0 0, L_0x55555e9a7370;  alias, 1 drivers
L_0x55555e9a6870 .part L_0x55555e9a7550, 1, 1;
L_0x55555e9a6910 .part L_0x55555e9a75f0, 1, 1;
L_0x55555e9a6eb0 .part L_0x55555e9a7550, 0, 1;
L_0x55555e9a6fa0 .part L_0x55555e9a75f0, 0, 1;
S_0x55555e85f3a0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e85f140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a63f0 .functor XOR 1, L_0x55555e9a6870, L_0x55555e9a6910, C4<0>, C4<0>;
L_0x55555e9a6460 .functor NOT 1, L_0x55555e9a63f0, C4<0>, C4<0>, C4<0>;
L_0x55555e9a6520 .functor NOT 1, L_0x55555e9a6870, C4<0>, C4<0>, C4<0>;
L_0x55555e9a65e0 .functor AND 1, L_0x55555e9a6520, L_0x55555e9a6910, C4<1>, C4<1>;
L_0x55555e9a6740 .functor OR 1, L_0x55555e9a6460, L_0x55555e9a65e0, C4<0>, C4<0>;
L_0x55555e9a67b0 .functor NOT 1, L_0x55555e9a6740, C4<0>, C4<0>, C4<0>;
v0x55555e85f660_0 .net *"_ivl_0", 0 0, L_0x55555e9a63f0;  1 drivers
v0x55555e85f760_0 .net *"_ivl_4", 0 0, L_0x55555e9a6520;  1 drivers
v0x55555e85f840_0 .net *"_ivl_8", 0 0, L_0x55555e9a6740;  1 drivers
v0x55555e85f930_0 .net "i_src_a", 0 0, L_0x55555e9a6870;  1 drivers
v0x55555e85f9f0_0 .net "i_src_b", 0 0, L_0x55555e9a6910;  1 drivers
v0x55555e85fb00_0 .net "o_eq", 0 0, L_0x55555e9a6460;  alias, 1 drivers
v0x55555e85fbc0_0 .net "o_gt", 0 0, L_0x55555e9a67b0;  1 drivers
v0x55555e85fc80_0 .net "o_lt", 0 0, L_0x55555e9a65e0;  alias, 1 drivers
S_0x55555e85fde0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e85f140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a69b0 .functor XOR 1, L_0x55555e9a6eb0, L_0x55555e9a6fa0, C4<0>, C4<0>;
L_0x55555e9a6a20 .functor NOT 1, L_0x55555e9a69b0, C4<0>, C4<0>, C4<0>;
L_0x55555e9a6b30 .functor NOT 1, L_0x55555e9a6eb0, C4<0>, C4<0>, C4<0>;
L_0x55555e9a6bf0 .functor AND 1, L_0x55555e9a6b30, L_0x55555e9a6fa0, C4<1>, C4<1>;
L_0x55555e9a6d80 .functor OR 1, L_0x55555e9a6a20, L_0x55555e9a6bf0, C4<0>, C4<0>;
L_0x55555e9a6df0 .functor NOT 1, L_0x55555e9a6d80, C4<0>, C4<0>, C4<0>;
v0x55555e860090_0 .net *"_ivl_0", 0 0, L_0x55555e9a69b0;  1 drivers
v0x55555e860170_0 .net *"_ivl_4", 0 0, L_0x55555e9a6b30;  1 drivers
v0x55555e860250_0 .net *"_ivl_8", 0 0, L_0x55555e9a6d80;  1 drivers
v0x55555e860340_0 .net "i_src_a", 0 0, L_0x55555e9a6eb0;  1 drivers
v0x55555e860400_0 .net "i_src_b", 0 0, L_0x55555e9a6fa0;  1 drivers
v0x55555e860510_0 .net "o_eq", 0 0, L_0x55555e9a6a20;  alias, 1 drivers
v0x55555e8605d0_0 .net "o_gt", 0 0, L_0x55555e9a6df0;  1 drivers
v0x55555e860690_0 .net "o_lt", 0 0, L_0x55555e9a6bf0;  alias, 1 drivers
S_0x55555e862550 .scope module, "com8bit_low" "comparator_8bit" 25 164, 25 128 0, S_0x55555e839430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i_src_a";
    .port_info 1 /INPUT 8 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9adc10 .functor AND 1, L_0x55555e9aa960, L_0x55555e9ad5c0, C4<1>, C4<1>;
L_0x55555e9addf0 .functor AND 1, L_0x55555e9aa960, L_0x55555e9ad8a0, C4<1>, C4<1>;
L_0x55555e9adef0 .functor OR 1, L_0x55555e9addf0, L_0x55555e9aac40, C4<0>, C4<0>;
L_0x55555e9adff0 .functor OR 1, L_0x55555e9adc10, L_0x55555e9adef0, C4<0>, C4<0>;
L_0x55555e9ae060 .functor NOT 1, L_0x55555e9adff0, C4<0>, C4<0>, C4<0>;
v0x55555e86c390_0 .net "Ehigh", 0 0, L_0x55555e9aa960;  1 drivers
v0x55555e86c450_0 .net "Elow", 0 0, L_0x55555e9ad5c0;  1 drivers
v0x55555e86c520_0 .net "Lhigh", 0 0, L_0x55555e9aac40;  1 drivers
v0x55555e86c620_0 .net "Llow", 0 0, L_0x55555e9ad8a0;  1 drivers
v0x55555e86c6f0_0 .net *"_ivl_10", 0 0, L_0x55555e9addf0;  1 drivers
v0x55555e86c790_0 .net *"_ivl_14", 0 0, L_0x55555e9adff0;  1 drivers
v0x55555e86c830_0 .net "i_src_a", 7 0, L_0x55555e9ae0d0;  1 drivers
v0x55555e86c8f0_0 .net "i_src_b", 7 0, L_0x55555e9ae170;  1 drivers
v0x55555e86c9d0_0 .net "o_eq", 0 0, L_0x55555e9adc10;  alias, 1 drivers
v0x55555e86cb20_0 .net "o_gt", 0 0, L_0x55555e9ae060;  1 drivers
v0x55555e86cbe0_0 .net "o_lt", 0 0, L_0x55555e9adef0;  alias, 1 drivers
L_0x55555e9aae20 .part L_0x55555e9ae0d0, 4, 4;
L_0x55555e9aaec0 .part L_0x55555e9ae170, 4, 4;
L_0x55555e9ada80 .part L_0x55555e9ae0d0, 0, 4;
L_0x55555e9adb20 .part L_0x55555e9ae170, 0, 4;
S_0x55555e8627b0 .scope module, "com4bit_high" "comparator_4bit" 25 139, 25 105 0, S_0x55555e862550;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9aa960 .functor AND 1, L_0x55555e9a9020, L_0x55555e9aa310, C4<1>, C4<1>;
L_0x55555e9aab40 .functor AND 1, L_0x55555e9a9020, L_0x55555e9aa5f0, C4<1>, C4<1>;
L_0x55555e9aac40 .functor OR 1, L_0x55555e9aab40, L_0x55555e9a9300, C4<0>, C4<0>;
L_0x55555e9aad40 .functor OR 1, L_0x55555e9aa960, L_0x55555e9aac40, C4<0>, C4<0>;
L_0x55555e9aadb0 .functor NOT 1, L_0x55555e9aad40, C4<0>, C4<0>, C4<0>;
v0x55555e866c70_0 .net "Ehigh", 0 0, L_0x55555e9a9020;  1 drivers
v0x55555e866d30_0 .net "Elow", 0 0, L_0x55555e9aa310;  1 drivers
v0x55555e866e00_0 .net "Lhigh", 0 0, L_0x55555e9a9300;  1 drivers
v0x55555e866f00_0 .net "Llow", 0 0, L_0x55555e9aa5f0;  1 drivers
v0x55555e866fd0_0 .net *"_ivl_10", 0 0, L_0x55555e9aab40;  1 drivers
v0x55555e867070_0 .net *"_ivl_14", 0 0, L_0x55555e9aad40;  1 drivers
v0x55555e867110_0 .net "i_src_a", 3 0, L_0x55555e9aae20;  1 drivers
v0x55555e8671b0_0 .net "i_src_b", 3 0, L_0x55555e9aaec0;  1 drivers
v0x55555e867250_0 .net "o_eq", 0 0, L_0x55555e9aa960;  alias, 1 drivers
v0x55555e867380_0 .net "o_gt", 0 0, L_0x55555e9aadb0;  1 drivers
v0x55555e867440_0 .net "o_lt", 0 0, L_0x55555e9aac40;  alias, 1 drivers
L_0x55555e9a94e0 .part L_0x55555e9aae20, 2, 2;
L_0x55555e9a9580 .part L_0x55555e9aaec0, 2, 2;
L_0x55555e9aa7d0 .part L_0x55555e9aae20, 0, 2;
L_0x55555e9aa870 .part L_0x55555e9aaec0, 0, 2;
S_0x55555e862a70 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x55555e8627b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a9020 .functor AND 1, L_0x55555e9a83a0, L_0x55555e9a89a0, C4<1>, C4<1>;
L_0x55555e9a9200 .functor AND 1, L_0x55555e9a83a0, L_0x55555e9a8b70, C4<1>, C4<1>;
L_0x55555e9a9300 .functor OR 1, L_0x55555e9a9200, L_0x55555e9a8520, C4<0>, C4<0>;
L_0x55555e9a9400 .functor OR 1, L_0x55555e9a9020, L_0x55555e9a9300, C4<0>, C4<0>;
L_0x55555e9a9470 .functor NOT 1, L_0x55555e9a9400, C4<0>, C4<0>, C4<0>;
v0x55555e8641c0_0 .net "Ehigh", 0 0, L_0x55555e9a83a0;  1 drivers
v0x55555e864280_0 .net "Elow", 0 0, L_0x55555e9a89a0;  1 drivers
v0x55555e864350_0 .net "Lhigh", 0 0, L_0x55555e9a8520;  1 drivers
v0x55555e864450_0 .net "Llow", 0 0, L_0x55555e9a8b70;  1 drivers
v0x55555e864520_0 .net *"_ivl_10", 0 0, L_0x55555e9a9200;  1 drivers
v0x55555e864610_0 .net *"_ivl_14", 0 0, L_0x55555e9a9400;  1 drivers
v0x55555e8646b0_0 .net "i_src_a", 1 0, L_0x55555e9a94e0;  1 drivers
v0x55555e864770_0 .net "i_src_b", 1 0, L_0x55555e9a9580;  1 drivers
v0x55555e864850_0 .net "o_eq", 0 0, L_0x55555e9a9020;  alias, 1 drivers
v0x55555e8649a0_0 .net "o_gt", 0 0, L_0x55555e9a9470;  1 drivers
v0x55555e864a60_0 .net "o_lt", 0 0, L_0x55555e9a9300;  alias, 1 drivers
L_0x55555e9a87f0 .part L_0x55555e9a94e0, 1, 1;
L_0x55555e9a8890 .part L_0x55555e9a9580, 1, 1;
L_0x55555e9a8e40 .part L_0x55555e9a94e0, 0, 1;
L_0x55555e9a8f30 .part L_0x55555e9a9580, 0, 1;
S_0x55555e862d50 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e862a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a8330 .functor XOR 1, L_0x55555e9a87f0, L_0x55555e9a8890, C4<0>, C4<0>;
L_0x55555e9a83a0 .functor NOT 1, L_0x55555e9a8330, C4<0>, C4<0>, C4<0>;
L_0x55555e9a8460 .functor NOT 1, L_0x55555e9a87f0, C4<0>, C4<0>, C4<0>;
L_0x55555e9a8520 .functor AND 1, L_0x55555e9a8460, L_0x55555e9a8890, C4<1>, C4<1>;
L_0x55555e9a8680 .functor OR 1, L_0x55555e9a83a0, L_0x55555e9a8520, C4<0>, C4<0>;
L_0x55555e9a86f0 .functor NOT 1, L_0x55555e9a8680, C4<0>, C4<0>, C4<0>;
v0x55555e863030_0 .net *"_ivl_0", 0 0, L_0x55555e9a8330;  1 drivers
v0x55555e863130_0 .net *"_ivl_4", 0 0, L_0x55555e9a8460;  1 drivers
v0x55555e863210_0 .net *"_ivl_8", 0 0, L_0x55555e9a8680;  1 drivers
v0x55555e863300_0 .net "i_src_a", 0 0, L_0x55555e9a87f0;  1 drivers
v0x55555e8633c0_0 .net "i_src_b", 0 0, L_0x55555e9a8890;  1 drivers
v0x55555e8634d0_0 .net "o_eq", 0 0, L_0x55555e9a83a0;  alias, 1 drivers
v0x55555e863590_0 .net "o_gt", 0 0, L_0x55555e9a86f0;  1 drivers
v0x55555e863650_0 .net "o_lt", 0 0, L_0x55555e9a8520;  alias, 1 drivers
S_0x55555e8637b0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e862a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a8930 .functor XOR 1, L_0x55555e9a8e40, L_0x55555e9a8f30, C4<0>, C4<0>;
L_0x55555e9a89a0 .functor NOT 1, L_0x55555e9a8930, C4<0>, C4<0>, C4<0>;
L_0x55555e9a8ab0 .functor NOT 1, L_0x55555e9a8e40, C4<0>, C4<0>, C4<0>;
L_0x55555e9a8b70 .functor AND 1, L_0x55555e9a8ab0, L_0x55555e9a8f30, C4<1>, C4<1>;
L_0x55555e9a8cd0 .functor OR 1, L_0x55555e9a89a0, L_0x55555e9a8b70, C4<0>, C4<0>;
L_0x55555e9a8d40 .functor NOT 1, L_0x55555e9a8cd0, C4<0>, C4<0>, C4<0>;
v0x55555e863a60_0 .net *"_ivl_0", 0 0, L_0x55555e9a8930;  1 drivers
v0x55555e863b40_0 .net *"_ivl_4", 0 0, L_0x55555e9a8ab0;  1 drivers
v0x55555e863c20_0 .net *"_ivl_8", 0 0, L_0x55555e9a8cd0;  1 drivers
v0x55555e863d10_0 .net "i_src_a", 0 0, L_0x55555e9a8e40;  1 drivers
v0x55555e863dd0_0 .net "i_src_b", 0 0, L_0x55555e9a8f30;  1 drivers
v0x55555e863ee0_0 .net "o_eq", 0 0, L_0x55555e9a89a0;  alias, 1 drivers
v0x55555e863fa0_0 .net "o_gt", 0 0, L_0x55555e9a8d40;  1 drivers
v0x55555e864060_0 .net "o_lt", 0 0, L_0x55555e9a8b70;  alias, 1 drivers
S_0x55555e864bc0 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x55555e8627b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9aa310 .functor AND 1, L_0x55555e9a9690, L_0x55555e9a9c90, C4<1>, C4<1>;
L_0x55555e9aa4f0 .functor AND 1, L_0x55555e9a9690, L_0x55555e9a9e60, C4<1>, C4<1>;
L_0x55555e9aa5f0 .functor OR 1, L_0x55555e9aa4f0, L_0x55555e9a9810, C4<0>, C4<0>;
L_0x55555e9aa6f0 .functor OR 1, L_0x55555e9aa310, L_0x55555e9aa5f0, C4<0>, C4<0>;
L_0x55555e9aa760 .functor NOT 1, L_0x55555e9aa6f0, C4<0>, C4<0>, C4<0>;
v0x55555e866270_0 .net "Ehigh", 0 0, L_0x55555e9a9690;  1 drivers
v0x55555e866330_0 .net "Elow", 0 0, L_0x55555e9a9c90;  1 drivers
v0x55555e866400_0 .net "Lhigh", 0 0, L_0x55555e9a9810;  1 drivers
v0x55555e866500_0 .net "Llow", 0 0, L_0x55555e9a9e60;  1 drivers
v0x55555e8665d0_0 .net *"_ivl_10", 0 0, L_0x55555e9aa4f0;  1 drivers
v0x55555e8666c0_0 .net *"_ivl_14", 0 0, L_0x55555e9aa6f0;  1 drivers
v0x55555e866760_0 .net "i_src_a", 1 0, L_0x55555e9aa7d0;  1 drivers
v0x55555e866820_0 .net "i_src_b", 1 0, L_0x55555e9aa870;  1 drivers
v0x55555e866900_0 .net "o_eq", 0 0, L_0x55555e9aa310;  alias, 1 drivers
v0x55555e866a50_0 .net "o_gt", 0 0, L_0x55555e9aa760;  1 drivers
v0x55555e866b10_0 .net "o_lt", 0 0, L_0x55555e9aa5f0;  alias, 1 drivers
L_0x55555e9a9ae0 .part L_0x55555e9aa7d0, 1, 1;
L_0x55555e9a9b80 .part L_0x55555e9aa870, 1, 1;
L_0x55555e9aa130 .part L_0x55555e9aa7d0, 0, 1;
L_0x55555e9aa220 .part L_0x55555e9aa870, 0, 1;
S_0x55555e864e20 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e864bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a9620 .functor XOR 1, L_0x55555e9a9ae0, L_0x55555e9a9b80, C4<0>, C4<0>;
L_0x55555e9a9690 .functor NOT 1, L_0x55555e9a9620, C4<0>, C4<0>, C4<0>;
L_0x55555e9a9750 .functor NOT 1, L_0x55555e9a9ae0, C4<0>, C4<0>, C4<0>;
L_0x55555e9a9810 .functor AND 1, L_0x55555e9a9750, L_0x55555e9a9b80, C4<1>, C4<1>;
L_0x55555e9a9970 .functor OR 1, L_0x55555e9a9690, L_0x55555e9a9810, C4<0>, C4<0>;
L_0x55555e9a99e0 .functor NOT 1, L_0x55555e9a9970, C4<0>, C4<0>, C4<0>;
v0x55555e8650e0_0 .net *"_ivl_0", 0 0, L_0x55555e9a9620;  1 drivers
v0x55555e8651e0_0 .net *"_ivl_4", 0 0, L_0x55555e9a9750;  1 drivers
v0x55555e8652c0_0 .net *"_ivl_8", 0 0, L_0x55555e9a9970;  1 drivers
v0x55555e8653b0_0 .net "i_src_a", 0 0, L_0x55555e9a9ae0;  1 drivers
v0x55555e865470_0 .net "i_src_b", 0 0, L_0x55555e9a9b80;  1 drivers
v0x55555e865580_0 .net "o_eq", 0 0, L_0x55555e9a9690;  alias, 1 drivers
v0x55555e865640_0 .net "o_gt", 0 0, L_0x55555e9a99e0;  1 drivers
v0x55555e865700_0 .net "o_lt", 0 0, L_0x55555e9a9810;  alias, 1 drivers
S_0x55555e865860 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e864bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9a9c20 .functor XOR 1, L_0x55555e9aa130, L_0x55555e9aa220, C4<0>, C4<0>;
L_0x55555e9a9c90 .functor NOT 1, L_0x55555e9a9c20, C4<0>, C4<0>, C4<0>;
L_0x55555e9a9da0 .functor NOT 1, L_0x55555e9aa130, C4<0>, C4<0>, C4<0>;
L_0x55555e9a9e60 .functor AND 1, L_0x55555e9a9da0, L_0x55555e9aa220, C4<1>, C4<1>;
L_0x55555e9a9fc0 .functor OR 1, L_0x55555e9a9c90, L_0x55555e9a9e60, C4<0>, C4<0>;
L_0x55555e9aa030 .functor NOT 1, L_0x55555e9a9fc0, C4<0>, C4<0>, C4<0>;
v0x55555e865b10_0 .net *"_ivl_0", 0 0, L_0x55555e9a9c20;  1 drivers
v0x55555e865bf0_0 .net *"_ivl_4", 0 0, L_0x55555e9a9da0;  1 drivers
v0x55555e865cd0_0 .net *"_ivl_8", 0 0, L_0x55555e9a9fc0;  1 drivers
v0x55555e865dc0_0 .net "i_src_a", 0 0, L_0x55555e9aa130;  1 drivers
v0x55555e865e80_0 .net "i_src_b", 0 0, L_0x55555e9aa220;  1 drivers
v0x55555e865f90_0 .net "o_eq", 0 0, L_0x55555e9a9c90;  alias, 1 drivers
v0x55555e866050_0 .net "o_gt", 0 0, L_0x55555e9aa030;  1 drivers
v0x55555e866110_0 .net "o_lt", 0 0, L_0x55555e9a9e60;  alias, 1 drivers
S_0x55555e8675a0 .scope module, "com4bit_low" "comparator_4bit" 25 141, 25 105 0, S_0x55555e862550;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_src_a";
    .port_info 1 /INPUT 4 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9ad5c0 .functor AND 1, L_0x55555e9abc50, L_0x55555e9acf70, C4<1>, C4<1>;
L_0x55555e9ad7a0 .functor AND 1, L_0x55555e9abc50, L_0x55555e9ad250, C4<1>, C4<1>;
L_0x55555e9ad8a0 .functor OR 1, L_0x55555e9ad7a0, L_0x55555e9abf30, C4<0>, C4<0>;
L_0x55555e9ad9a0 .functor OR 1, L_0x55555e9ad5c0, L_0x55555e9ad8a0, C4<0>, C4<0>;
L_0x55555e9ada10 .functor NOT 1, L_0x55555e9ad9a0, C4<0>, C4<0>, C4<0>;
v0x55555e86b9e0_0 .net "Ehigh", 0 0, L_0x55555e9abc50;  1 drivers
v0x55555e86baa0_0 .net "Elow", 0 0, L_0x55555e9acf70;  1 drivers
v0x55555e86bb70_0 .net "Lhigh", 0 0, L_0x55555e9abf30;  1 drivers
v0x55555e86bc70_0 .net "Llow", 0 0, L_0x55555e9ad250;  1 drivers
v0x55555e86bd40_0 .net *"_ivl_10", 0 0, L_0x55555e9ad7a0;  1 drivers
v0x55555e86bde0_0 .net *"_ivl_14", 0 0, L_0x55555e9ad9a0;  1 drivers
v0x55555e86be80_0 .net "i_src_a", 3 0, L_0x55555e9ada80;  1 drivers
v0x55555e86bf40_0 .net "i_src_b", 3 0, L_0x55555e9adb20;  1 drivers
v0x55555e86c020_0 .net "o_eq", 0 0, L_0x55555e9ad5c0;  alias, 1 drivers
v0x55555e86c170_0 .net "o_gt", 0 0, L_0x55555e9ada10;  1 drivers
v0x55555e86c230_0 .net "o_lt", 0 0, L_0x55555e9ad8a0;  alias, 1 drivers
L_0x55555e9ac110 .part L_0x55555e9ada80, 2, 2;
L_0x55555e9ac1b0 .part L_0x55555e9adb20, 2, 2;
L_0x55555e9ad430 .part L_0x55555e9ada80, 0, 2;
L_0x55555e9ad4d0 .part L_0x55555e9adb20, 0, 2;
S_0x55555e867800 .scope module, "com2bit_high" "comparator_2bit" 25 116, 25 82 0, S_0x55555e8675a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9abc50 .functor AND 1, L_0x55555e9aafd0, L_0x55555e9ab5d0, C4<1>, C4<1>;
L_0x55555e9abe30 .functor AND 1, L_0x55555e9aafd0, L_0x55555e9ab7a0, C4<1>, C4<1>;
L_0x55555e9abf30 .functor OR 1, L_0x55555e9abe30, L_0x55555e9ab150, C4<0>, C4<0>;
L_0x55555e9ac030 .functor OR 1, L_0x55555e9abc50, L_0x55555e9abf30, C4<0>, C4<0>;
L_0x55555e9ac0a0 .functor NOT 1, L_0x55555e9ac030, C4<0>, C4<0>, C4<0>;
v0x55555e868f30_0 .net "Ehigh", 0 0, L_0x55555e9aafd0;  1 drivers
v0x55555e868ff0_0 .net "Elow", 0 0, L_0x55555e9ab5d0;  1 drivers
v0x55555e8690c0_0 .net "Lhigh", 0 0, L_0x55555e9ab150;  1 drivers
v0x55555e8691c0_0 .net "Llow", 0 0, L_0x55555e9ab7a0;  1 drivers
v0x55555e869290_0 .net *"_ivl_10", 0 0, L_0x55555e9abe30;  1 drivers
v0x55555e869380_0 .net *"_ivl_14", 0 0, L_0x55555e9ac030;  1 drivers
v0x55555e869420_0 .net "i_src_a", 1 0, L_0x55555e9ac110;  1 drivers
v0x55555e8694e0_0 .net "i_src_b", 1 0, L_0x55555e9ac1b0;  1 drivers
v0x55555e8695c0_0 .net "o_eq", 0 0, L_0x55555e9abc50;  alias, 1 drivers
v0x55555e869710_0 .net "o_gt", 0 0, L_0x55555e9ac0a0;  1 drivers
v0x55555e8697d0_0 .net "o_lt", 0 0, L_0x55555e9abf30;  alias, 1 drivers
L_0x55555e9ab420 .part L_0x55555e9ac110, 1, 1;
L_0x55555e9ab4c0 .part L_0x55555e9ac1b0, 1, 1;
L_0x55555e9aba70 .part L_0x55555e9ac110, 0, 1;
L_0x55555e9abb60 .part L_0x55555e9ac1b0, 0, 1;
S_0x55555e867ac0 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e867800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9aaf60 .functor XOR 1, L_0x55555e9ab420, L_0x55555e9ab4c0, C4<0>, C4<0>;
L_0x55555e9aafd0 .functor NOT 1, L_0x55555e9aaf60, C4<0>, C4<0>, C4<0>;
L_0x55555e9ab090 .functor NOT 1, L_0x55555e9ab420, C4<0>, C4<0>, C4<0>;
L_0x55555e9ab150 .functor AND 1, L_0x55555e9ab090, L_0x55555e9ab4c0, C4<1>, C4<1>;
L_0x55555e9ab2b0 .functor OR 1, L_0x55555e9aafd0, L_0x55555e9ab150, C4<0>, C4<0>;
L_0x55555e9ab320 .functor NOT 1, L_0x55555e9ab2b0, C4<0>, C4<0>, C4<0>;
v0x55555e867da0_0 .net *"_ivl_0", 0 0, L_0x55555e9aaf60;  1 drivers
v0x55555e867ea0_0 .net *"_ivl_4", 0 0, L_0x55555e9ab090;  1 drivers
v0x55555e867f80_0 .net *"_ivl_8", 0 0, L_0x55555e9ab2b0;  1 drivers
v0x55555e868070_0 .net "i_src_a", 0 0, L_0x55555e9ab420;  1 drivers
v0x55555e868130_0 .net "i_src_b", 0 0, L_0x55555e9ab4c0;  1 drivers
v0x55555e868240_0 .net "o_eq", 0 0, L_0x55555e9aafd0;  alias, 1 drivers
v0x55555e868300_0 .net "o_gt", 0 0, L_0x55555e9ab320;  1 drivers
v0x55555e8683c0_0 .net "o_lt", 0 0, L_0x55555e9ab150;  alias, 1 drivers
S_0x55555e868520 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e867800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9ab560 .functor XOR 1, L_0x55555e9aba70, L_0x55555e9abb60, C4<0>, C4<0>;
L_0x55555e9ab5d0 .functor NOT 1, L_0x55555e9ab560, C4<0>, C4<0>, C4<0>;
L_0x55555e9ab6e0 .functor NOT 1, L_0x55555e9aba70, C4<0>, C4<0>, C4<0>;
L_0x55555e9ab7a0 .functor AND 1, L_0x55555e9ab6e0, L_0x55555e9abb60, C4<1>, C4<1>;
L_0x55555e9ab900 .functor OR 1, L_0x55555e9ab5d0, L_0x55555e9ab7a0, C4<0>, C4<0>;
L_0x55555e9ab970 .functor NOT 1, L_0x55555e9ab900, C4<0>, C4<0>, C4<0>;
v0x55555e8687d0_0 .net *"_ivl_0", 0 0, L_0x55555e9ab560;  1 drivers
v0x55555e8688b0_0 .net *"_ivl_4", 0 0, L_0x55555e9ab6e0;  1 drivers
v0x55555e868990_0 .net *"_ivl_8", 0 0, L_0x55555e9ab900;  1 drivers
v0x55555e868a80_0 .net "i_src_a", 0 0, L_0x55555e9aba70;  1 drivers
v0x55555e868b40_0 .net "i_src_b", 0 0, L_0x55555e9abb60;  1 drivers
v0x55555e868c50_0 .net "o_eq", 0 0, L_0x55555e9ab5d0;  alias, 1 drivers
v0x55555e868d10_0 .net "o_gt", 0 0, L_0x55555e9ab970;  1 drivers
v0x55555e868dd0_0 .net "o_lt", 0 0, L_0x55555e9ab7a0;  alias, 1 drivers
S_0x55555e869930 .scope module, "com2bit_low" "comparator_2bit" 25 118, 25 82 0, S_0x55555e8675a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_src_a";
    .port_info 1 /INPUT 2 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9acf70 .functor AND 1, L_0x55555e9ac2c0, L_0x55555e9ac8c0, C4<1>, C4<1>;
L_0x55555e9ad150 .functor AND 1, L_0x55555e9ac2c0, L_0x55555e9aca90, C4<1>, C4<1>;
L_0x55555e9ad250 .functor OR 1, L_0x55555e9ad150, L_0x55555e9ac440, C4<0>, C4<0>;
L_0x55555e9ad350 .functor OR 1, L_0x55555e9acf70, L_0x55555e9ad250, C4<0>, C4<0>;
L_0x55555e9ad3c0 .functor NOT 1, L_0x55555e9ad350, C4<0>, C4<0>, C4<0>;
v0x55555e86afe0_0 .net "Ehigh", 0 0, L_0x55555e9ac2c0;  1 drivers
v0x55555e86b0a0_0 .net "Elow", 0 0, L_0x55555e9ac8c0;  1 drivers
v0x55555e86b170_0 .net "Lhigh", 0 0, L_0x55555e9ac440;  1 drivers
v0x55555e86b270_0 .net "Llow", 0 0, L_0x55555e9aca90;  1 drivers
v0x55555e86b340_0 .net *"_ivl_10", 0 0, L_0x55555e9ad150;  1 drivers
v0x55555e86b430_0 .net *"_ivl_14", 0 0, L_0x55555e9ad350;  1 drivers
v0x55555e86b4d0_0 .net "i_src_a", 1 0, L_0x55555e9ad430;  1 drivers
v0x55555e86b590_0 .net "i_src_b", 1 0, L_0x55555e9ad4d0;  1 drivers
v0x55555e86b670_0 .net "o_eq", 0 0, L_0x55555e9acf70;  alias, 1 drivers
v0x55555e86b7c0_0 .net "o_gt", 0 0, L_0x55555e9ad3c0;  1 drivers
v0x55555e86b880_0 .net "o_lt", 0 0, L_0x55555e9ad250;  alias, 1 drivers
L_0x55555e9ac710 .part L_0x55555e9ad430, 1, 1;
L_0x55555e9ac7b0 .part L_0x55555e9ad4d0, 1, 1;
L_0x55555e9acd90 .part L_0x55555e9ad430, 0, 1;
L_0x55555e9ace80 .part L_0x55555e9ad4d0, 0, 1;
S_0x55555e869b90 .scope module, "com1bit_high" "comparator_1bit" 25 93, 25 67 0, S_0x55555e869930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9ac250 .functor XOR 1, L_0x55555e9ac710, L_0x55555e9ac7b0, C4<0>, C4<0>;
L_0x55555e9ac2c0 .functor NOT 1, L_0x55555e9ac250, C4<0>, C4<0>, C4<0>;
L_0x55555e9ac380 .functor NOT 1, L_0x55555e9ac710, C4<0>, C4<0>, C4<0>;
L_0x55555e9ac440 .functor AND 1, L_0x55555e9ac380, L_0x55555e9ac7b0, C4<1>, C4<1>;
L_0x55555e9ac5a0 .functor OR 1, L_0x55555e9ac2c0, L_0x55555e9ac440, C4<0>, C4<0>;
L_0x55555e9ac610 .functor NOT 1, L_0x55555e9ac5a0, C4<0>, C4<0>, C4<0>;
v0x55555e869e50_0 .net *"_ivl_0", 0 0, L_0x55555e9ac250;  1 drivers
v0x55555e869f50_0 .net *"_ivl_4", 0 0, L_0x55555e9ac380;  1 drivers
v0x55555e86a030_0 .net *"_ivl_8", 0 0, L_0x55555e9ac5a0;  1 drivers
v0x55555e86a120_0 .net "i_src_a", 0 0, L_0x55555e9ac710;  1 drivers
v0x55555e86a1e0_0 .net "i_src_b", 0 0, L_0x55555e9ac7b0;  1 drivers
v0x55555e86a2f0_0 .net "o_eq", 0 0, L_0x55555e9ac2c0;  alias, 1 drivers
v0x55555e86a3b0_0 .net "o_gt", 0 0, L_0x55555e9ac610;  1 drivers
v0x55555e86a470_0 .net "o_lt", 0 0, L_0x55555e9ac440;  alias, 1 drivers
S_0x55555e86a5d0 .scope module, "com1bit_low" "comparator_1bit" 25 95, 25 67 0, S_0x55555e869930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_src_a";
    .port_info 1 /INPUT 1 "i_src_b";
    .port_info 2 /OUTPUT 1 "o_eq";
    .port_info 3 /OUTPUT 1 "o_lt";
    .port_info 4 /OUTPUT 1 "o_gt";
L_0x55555e9ac850 .functor XOR 1, L_0x55555e9acd90, L_0x55555e9ace80, C4<0>, C4<0>;
L_0x55555e9ac8c0 .functor NOT 1, L_0x55555e9ac850, C4<0>, C4<0>, C4<0>;
L_0x55555e9ac9d0 .functor NOT 1, L_0x55555e9acd90, C4<0>, C4<0>, C4<0>;
L_0x55555e9aca90 .functor AND 1, L_0x55555e9ac9d0, L_0x55555e9ace80, C4<1>, C4<1>;
L_0x55555e9acc20 .functor OR 1, L_0x55555e9ac8c0, L_0x55555e9aca90, C4<0>, C4<0>;
L_0x55555e9acc90 .functor NOT 1, L_0x55555e9acc20, C4<0>, C4<0>, C4<0>;
v0x55555e86a880_0 .net *"_ivl_0", 0 0, L_0x55555e9ac850;  1 drivers
v0x55555e86a960_0 .net *"_ivl_4", 0 0, L_0x55555e9ac9d0;  1 drivers
v0x55555e86aa40_0 .net *"_ivl_8", 0 0, L_0x55555e9acc20;  1 drivers
v0x55555e86ab30_0 .net "i_src_a", 0 0, L_0x55555e9acd90;  1 drivers
v0x55555e86abf0_0 .net "i_src_b", 0 0, L_0x55555e9ace80;  1 drivers
v0x55555e86ad00_0 .net "o_eq", 0 0, L_0x55555e9ac8c0;  alias, 1 drivers
v0x55555e86adc0_0 .net "o_gt", 0 0, L_0x55555e9acc90;  1 drivers
v0x55555e86ae80_0 .net "o_lt", 0 0, L_0x55555e9aca90;  alias, 1 drivers
S_0x55555e86e2a0 .scope module, "ctrl" "control_unit" 24 127, 26 28 0, S_0x55555e7ae880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_instr";
    .port_info 1 /INPUT 1 "i_br_less";
    .port_info 2 /INPUT 1 "i_br_equal";
    .port_info 3 /OUTPUT 1 "o_br_un";
    .port_info 4 /OUTPUT 1 "o_rd_wren";
    .port_info 5 /OUTPUT 1 "o_mem_wren";
    .port_info 6 /OUTPUT 2 "o_wb_sel";
    .port_info 7 /OUTPUT 1 "o_pc_sel";
    .port_info 8 /OUTPUT 2 "o_opa_sel";
    .port_info 9 /OUTPUT 1 "o_insn_vld";
    .port_info 10 /OUTPUT 1 "o_opb_sel";
    .port_info 11 /OUTPUT 4 "o_alu_op";
L_0x55555e9b0b10 .functor OR 1, L_0x55555e9b0930, L_0x55555e9b0a20, C4<0>, C4<0>;
L_0x55555e9b0d60 .functor OR 1, L_0x55555e9b0b10, L_0x55555e9b0c20, C4<0>, C4<0>;
L_0x55555e995210 .functor OR 1, L_0x55555e9b0d60, L_0x55555e9b0e70, C4<0>, C4<0>;
L_0x55555e9b1120 .functor OR 1, L_0x55555e995210, L_0x55555e879020, C4<0>, C4<0>;
L_0x55555e9b12d0 .functor OR 1, L_0x55555e9b1120, L_0x55555e9b11e0, C4<0>, C4<0>;
L_0x55555e9b1540 .functor OR 1, L_0x55555e9b12d0, L_0x55555e9b13e0, C4<0>, C4<0>;
L_0x55555e9b1740 .functor OR 1, L_0x55555e9b1540, L_0x55555e9b1650, C4<0>, C4<0>;
L_0x55555e9b14d0 .functor OR 1, L_0x55555e9b1740, L_0x55555e9b1850, C4<0>, C4<0>;
L_0x55555e9b1ba0 .functor NOT 1, L_0x55555e9b0840, C4<0>, C4<0>, C4<0>;
L_0x55555e9b1c60 .functor AND 1, L_0x55555e9b1ab0, L_0x55555e9b1ba0, C4<1>, C4<1>;
L_0x55555e9b1d70 .functor AND 1, L_0x55555e9b1c60, L_0x55555e9b14d0, C4<1>, C4<1>;
L_0x7f3943206100 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55555e871970_0 .net/2u *"_ivl_12", 6 0, L_0x7f3943206100;  1 drivers
v0x55555e871a70_0 .net *"_ivl_14", 0 0, L_0x55555e9b0930;  1 drivers
L_0x7f3943206148 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x55555e871b30_0 .net/2u *"_ivl_16", 6 0, L_0x7f3943206148;  1 drivers
v0x55555e871c20_0 .net *"_ivl_18", 0 0, L_0x55555e9b0a20;  1 drivers
v0x55555e871ce0_0 .net *"_ivl_20", 0 0, L_0x55555e9b0b10;  1 drivers
L_0x7f3943206190 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55555e871dc0_0 .net/2u *"_ivl_22", 6 0, L_0x7f3943206190;  1 drivers
v0x55555e871ea0_0 .net *"_ivl_24", 0 0, L_0x55555e9b0c20;  1 drivers
v0x55555e871f60_0 .net *"_ivl_26", 0 0, L_0x55555e9b0d60;  1 drivers
L_0x7f39432061d8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55555e872040_0 .net/2u *"_ivl_28", 6 0, L_0x7f39432061d8;  1 drivers
v0x55555e872120_0 .net *"_ivl_30", 0 0, L_0x55555e9b0e70;  1 drivers
v0x55555e8721e0_0 .net *"_ivl_32", 0 0, L_0x55555e995210;  1 drivers
L_0x7f3943206220 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55555e8722c0_0 .net/2u *"_ivl_34", 6 0, L_0x7f3943206220;  1 drivers
v0x55555e8723a0_0 .net *"_ivl_36", 0 0, L_0x55555e879020;  1 drivers
v0x55555e872460_0 .net *"_ivl_38", 0 0, L_0x55555e9b1120;  1 drivers
L_0x7f3943206268 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55555e872540_0 .net/2u *"_ivl_40", 6 0, L_0x7f3943206268;  1 drivers
v0x55555e872620_0 .net *"_ivl_42", 0 0, L_0x55555e9b11e0;  1 drivers
v0x55555e8726e0_0 .net *"_ivl_44", 0 0, L_0x55555e9b12d0;  1 drivers
L_0x7f39432062b0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55555e8727c0_0 .net/2u *"_ivl_46", 6 0, L_0x7f39432062b0;  1 drivers
v0x55555e8728a0_0 .net *"_ivl_48", 0 0, L_0x55555e9b13e0;  1 drivers
v0x55555e872960_0 .net *"_ivl_50", 0 0, L_0x55555e9b1540;  1 drivers
L_0x7f39432062f8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x55555e872a40_0 .net/2u *"_ivl_52", 6 0, L_0x7f39432062f8;  1 drivers
v0x55555e872b20_0 .net *"_ivl_54", 0 0, L_0x55555e9b1650;  1 drivers
v0x55555e872be0_0 .net *"_ivl_56", 0 0, L_0x55555e9b1740;  1 drivers
L_0x7f3943206340 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x55555e872cc0_0 .net/2u *"_ivl_58", 6 0, L_0x7f3943206340;  1 drivers
v0x55555e872da0_0 .net *"_ivl_60", 0 0, L_0x55555e9b1850;  1 drivers
L_0x7f3943206388 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e872e60_0 .net/2u *"_ivl_64", 31 0, L_0x7f3943206388;  1 drivers
v0x55555e872f40_0 .net *"_ivl_66", 0 0, L_0x55555e9b1ab0;  1 drivers
v0x55555e873000_0 .net *"_ivl_68", 0 0, L_0x55555e9b1ba0;  1 drivers
v0x55555e8730e0_0 .net *"_ivl_7", 0 0, L_0x55555e9b07a0;  1 drivers
v0x55555e8731a0_0 .net *"_ivl_70", 0 0, L_0x55555e9b1c60;  1 drivers
L_0x7f39432060b8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x55555e873280_0 .net *"_ivl_8", 0 0, L_0x7f39432060b8;  1 drivers
v0x55555e873360_0 .net "funct3", 2 0, L_0x55555e9ae9d0;  1 drivers
v0x55555e873420_0 .net "funct7", 6 0, L_0x55555e9aea70;  1 drivers
v0x55555e8736f0_0 .net "i_br_equal", 0 0, v0x55555e86e070_0;  alias, 1 drivers
v0x55555e8737e0_0 .net "i_br_less", 0 0, v0x55555e86e110_0;  alias, 1 drivers
v0x55555e8738d0_0 .net "i_instr", 31 0, v0x55555e55f7c0_0;  alias, 1 drivers
v0x55555e873970_0 .net "insn_has_x", 0 0, L_0x55555e9b0840;  1 drivers
v0x55555e873a30_0 .net "o_alu_op", 3 0, v0x55555e86e920_0;  alias, 1 drivers
v0x55555e873b40_0 .net "o_br_un", 0 0, v0x55555e8708c0_0;  alias, 1 drivers
v0x55555e873c30_0 .net "o_insn_vld", 0 0, L_0x55555e9b1d70;  alias, 1 drivers
v0x55555e873cd0_0 .net "o_mem_wren", 0 0, L_0x55555e9afb50;  alias, 1 drivers
v0x55555e873dc0_0 .net "o_opa_sel", 1 0, L_0x55555e9b0690;  alias, 1 drivers
v0x55555e873eb0_0 .net "o_opb_sel", 0 0, L_0x55555e9b0100;  alias, 1 drivers
v0x55555e873fa0_0 .net "o_pc_sel", 0 0, v0x55555e8715e0_0;  alias, 1 drivers
v0x55555e874040_0 .net "o_rd_wren", 0 0, L_0x55555e9afa40;  alias, 1 drivers
v0x55555e874130_0 .net "o_wb_sel", 1 0, L_0x55555e9b01c0;  alias, 1 drivers
v0x55555e8741d0_0 .net "opcode", 6 0, L_0x55555e9ae930;  1 drivers
v0x55555e8742c0_0 .net "valid_opcode", 0 0, L_0x55555e9b14d0;  1 drivers
L_0x55555e9ae930 .part v0x55555e55f7c0_0, 0, 7;
L_0x55555e9ae9d0 .part v0x55555e55f7c0_0, 12, 3;
L_0x55555e9aea70 .part v0x55555e55f7c0_0, 25, 7;
L_0x55555e9b07a0 .reduce/xor v0x55555e55f7c0_0;
L_0x55555e9b0840 .cmp/eeq 1, L_0x55555e9b07a0, L_0x7f39432060b8;
L_0x55555e9b0930 .cmp/eq 7, L_0x55555e9ae930, L_0x7f3943206100;
L_0x55555e9b0a20 .cmp/eq 7, L_0x55555e9ae930, L_0x7f3943206148;
L_0x55555e9b0c20 .cmp/eq 7, L_0x55555e9ae930, L_0x7f3943206190;
L_0x55555e9b0e70 .cmp/eq 7, L_0x55555e9ae930, L_0x7f39432061d8;
L_0x55555e879020 .cmp/eq 7, L_0x55555e9ae930, L_0x7f3943206220;
L_0x55555e9b11e0 .cmp/eq 7, L_0x55555e9ae930, L_0x7f3943206268;
L_0x55555e9b13e0 .cmp/eq 7, L_0x55555e9ae930, L_0x7f39432062b0;
L_0x55555e9b1650 .cmp/eq 7, L_0x55555e9ae930, L_0x7f39432062f8;
L_0x55555e9b1850 .cmp/eq 7, L_0x55555e9ae930, L_0x7f3943206340;
L_0x55555e9b1ab0 .cmp/ne 32, v0x55555e55f7c0_0, L_0x7f3943206388;
S_0x55555e86e650 .scope module, "alu_dec" "ALUDecoder" 26 67, 26 240 0, S_0x55555e86e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_op";
v0x55555e86e920_0 .var "alu_op", 3 0;
v0x55555e86ea00_0 .net "funct3", 2 0, L_0x55555e9ae9d0;  alias, 1 drivers
v0x55555e86eac0_0 .net "funct7", 6 0, L_0x55555e9aea70;  alias, 1 drivers
v0x55555e86ebb0_0 .net "opcode", 6 0, L_0x55555e9ae930;  alias, 1 drivers
E_0x55555e33ddc0 .event anyedge, v0x55555e86ebb0_0, v0x55555e86ea00_0, v0x55555e86eac0_0;
S_0x55555e86ed40 .scope module, "main_dec" "MainDecoder" 26 52, 26 129 0, S_0x55555e86e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "br_less";
    .port_info 3 /INPUT 1 "br_equal";
    .port_info 4 /OUTPUT 1 "br_un";
    .port_info 5 /OUTPUT 1 "rd_wren";
    .port_info 6 /OUTPUT 1 "mem_wren";
    .port_info 7 /OUTPUT 2 "wb_sel";
    .port_info 8 /OUTPUT 1 "pc_sel";
    .port_info 9 /OUTPUT 2 "opa_sel";
    .port_info 10 /OUTPUT 1 "opb_sel";
L_0x55555e9af4c0 .functor OR 1, L_0x55555e9aeb10, L_0x55555e9aec40, C4<0>, C4<0>;
L_0x55555e9af5d0 .functor OR 1, L_0x55555e9af4c0, L_0x55555e9aece0, C4<0>, C4<0>;
L_0x55555e9af6e0 .functor OR 1, L_0x55555e9af5d0, L_0x55555e9af070, C4<0>, C4<0>;
L_0x55555e9af7f0 .functor OR 1, L_0x55555e9af6e0, L_0x55555e9af1a0, C4<0>, C4<0>;
L_0x55555e9af930 .functor OR 1, L_0x55555e9af7f0, L_0x55555e9af290, C4<0>, C4<0>;
L_0x55555e9afa40 .functor OR 1, L_0x55555e9af930, L_0x55555e9af3d0, C4<0>, C4<0>;
L_0x55555e9afb50 .functor BUFZ 1, L_0x55555e9aed80, C4<0>, C4<0>, C4<0>;
L_0x55555e9afc10 .functor OR 1, L_0x55555e9aec40, L_0x55555e9aece0, C4<0>, C4<0>;
L_0x55555e9afcd0 .functor OR 1, L_0x55555e9afc10, L_0x55555e9aed80, C4<0>, C4<0>;
L_0x55555e9afd90 .functor OR 1, L_0x55555e9afcd0, L_0x55555e9aee70, C4<0>, C4<0>;
L_0x55555e9afea0 .functor OR 1, L_0x55555e9afd90, L_0x55555e9af070, C4<0>, C4<0>;
L_0x55555e9aff10 .functor OR 1, L_0x55555e9afea0, L_0x55555e9af1a0, C4<0>, C4<0>;
L_0x55555e9b0040 .functor OR 1, L_0x55555e9aff10, L_0x55555e9af290, C4<0>, C4<0>;
L_0x55555e9b0100 .functor OR 1, L_0x55555e9b0040, L_0x55555e9af3d0, C4<0>, C4<0>;
L_0x55555e9affd0 .functor BUFZ 1, L_0x55555e9aece0, C4<0>, C4<0>, C4<0>;
L_0x55555e9b0260 .functor OR 1, L_0x55555e9af070, L_0x55555e9af1a0, C4<0>, C4<0>;
L_0x55555e9b0480 .functor OR 1, L_0x55555e9aee70, L_0x55555e9af070, C4<0>, C4<0>;
L_0x55555e9b04f0 .functor OR 1, L_0x55555e9b0480, L_0x55555e9af3d0, C4<0>, C4<0>;
L_0x55555e9b0730 .functor BUFZ 1, L_0x55555e9af290, C4<0>, C4<0>, C4<0>;
L_0x7f3943205e30 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55555e86ef80_0 .net/2u *"_ivl_0", 6 0, L_0x7f3943205e30;  1 drivers
L_0x7f3943205f08 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55555e86f080_0 .net/2u *"_ivl_12", 6 0, L_0x7f3943205f08;  1 drivers
L_0x7f3943205f50 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55555e86f160_0 .net/2u *"_ivl_16", 6 0, L_0x7f3943205f50;  1 drivers
L_0x7f3943205f98 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55555e86f220_0 .net/2u *"_ivl_20", 6 0, L_0x7f3943205f98;  1 drivers
L_0x7f3943205fe0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55555e86f300_0 .net/2u *"_ivl_24", 6 0, L_0x7f3943205fe0;  1 drivers
L_0x7f3943206028 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x55555e86f430_0 .net/2u *"_ivl_28", 6 0, L_0x7f3943206028;  1 drivers
L_0x7f3943206070 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x55555e86f510_0 .net/2u *"_ivl_32", 6 0, L_0x7f3943206070;  1 drivers
v0x55555e86f5f0_0 .net *"_ivl_36", 0 0, L_0x55555e9af4c0;  1 drivers
v0x55555e86f6d0_0 .net *"_ivl_38", 0 0, L_0x55555e9af5d0;  1 drivers
L_0x7f3943205e78 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x55555e86f840_0 .net/2u *"_ivl_4", 6 0, L_0x7f3943205e78;  1 drivers
v0x55555e86f920_0 .net *"_ivl_40", 0 0, L_0x55555e9af6e0;  1 drivers
v0x55555e86fa00_0 .net *"_ivl_42", 0 0, L_0x55555e9af7f0;  1 drivers
v0x55555e86fae0_0 .net *"_ivl_44", 0 0, L_0x55555e9af930;  1 drivers
v0x55555e86fbc0_0 .net *"_ivl_50", 0 0, L_0x55555e9afc10;  1 drivers
v0x55555e86fca0_0 .net *"_ivl_52", 0 0, L_0x55555e9afcd0;  1 drivers
v0x55555e86fd80_0 .net *"_ivl_54", 0 0, L_0x55555e9afd90;  1 drivers
v0x55555e86fe60_0 .net *"_ivl_56", 0 0, L_0x55555e9afea0;  1 drivers
v0x55555e870050_0 .net *"_ivl_58", 0 0, L_0x55555e9aff10;  1 drivers
v0x55555e870130_0 .net *"_ivl_60", 0 0, L_0x55555e9b0040;  1 drivers
v0x55555e870210_0 .net *"_ivl_67", 0 0, L_0x55555e9affd0;  1 drivers
v0x55555e8702f0_0 .net *"_ivl_71", 0 0, L_0x55555e9b0260;  1 drivers
v0x55555e8703d0_0 .net *"_ivl_75", 0 0, L_0x55555e9b0480;  1 drivers
v0x55555e8704b0_0 .net *"_ivl_77", 0 0, L_0x55555e9b04f0;  1 drivers
L_0x7f3943205ec0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55555e870590_0 .net/2u *"_ivl_8", 6 0, L_0x7f3943205ec0;  1 drivers
v0x55555e870670_0 .net *"_ivl_83", 0 0, L_0x55555e9b0730;  1 drivers
v0x55555e870750_0 .net "br_equal", 0 0, v0x55555e86e070_0;  alias, 1 drivers
v0x55555e8707f0_0 .net "br_less", 0 0, v0x55555e86e110_0;  alias, 1 drivers
v0x55555e8708c0_0 .var "br_un", 0 0;
v0x55555e870990_0 .net "funct3", 2 0, L_0x55555e9ae9d0;  alias, 1 drivers
v0x55555e870a60_0 .net "is_auipc", 0 0, L_0x55555e9af3d0;  1 drivers
v0x55555e870b00_0 .net "is_branch", 0 0, L_0x55555e9aee70;  1 drivers
v0x55555e870ba0_0 .net "is_itype", 0 0, L_0x55555e9aec40;  1 drivers
v0x55555e870c40_0 .net "is_jal", 0 0, L_0x55555e9af070;  1 drivers
v0x55555e870f10_0 .net "is_jalr", 0 0, L_0x55555e9af1a0;  1 drivers
v0x55555e870fd0_0 .net "is_load", 0 0, L_0x55555e9aece0;  1 drivers
v0x55555e871090_0 .net "is_lui", 0 0, L_0x55555e9af290;  1 drivers
v0x55555e871150_0 .net "is_rtype", 0 0, L_0x55555e9aeb10;  1 drivers
v0x55555e871210_0 .net "is_store", 0 0, L_0x55555e9aed80;  1 drivers
v0x55555e8712d0_0 .net "mem_wren", 0 0, L_0x55555e9afb50;  alias, 1 drivers
v0x55555e8713a0_0 .net "opa_sel", 1 0, L_0x55555e9b0690;  alias, 1 drivers
v0x55555e871470_0 .net "opb_sel", 0 0, L_0x55555e9b0100;  alias, 1 drivers
v0x55555e871540_0 .net "opcode", 6 0, L_0x55555e9ae930;  alias, 1 drivers
v0x55555e8715e0_0 .var "pc_sel", 0 0;
v0x55555e871680_0 .net "rd_wren", 0 0, L_0x55555e9afa40;  alias, 1 drivers
v0x55555e871750_0 .net "wb_sel", 1 0, L_0x55555e9b01c0;  alias, 1 drivers
E_0x55555e19cec0/0 .event anyedge, v0x55555e870b00_0, v0x55555e86ea00_0, v0x55555e86e070_0, v0x55555e86e110_0;
E_0x55555e19cec0/1 .event anyedge, v0x55555e870c40_0, v0x55555e870f10_0;
E_0x55555e19cec0 .event/or E_0x55555e19cec0/0, E_0x55555e19cec0/1;
L_0x55555e9aeb10 .cmp/eq 7, L_0x55555e9ae930, L_0x7f3943205e30;
L_0x55555e9aec40 .cmp/eq 7, L_0x55555e9ae930, L_0x7f3943205e78;
L_0x55555e9aece0 .cmp/eq 7, L_0x55555e9ae930, L_0x7f3943205ec0;
L_0x55555e9aed80 .cmp/eq 7, L_0x55555e9ae930, L_0x7f3943205f08;
L_0x55555e9aee70 .cmp/eq 7, L_0x55555e9ae930, L_0x7f3943205f50;
L_0x55555e9af070 .cmp/eq 7, L_0x55555e9ae930, L_0x7f3943205f98;
L_0x55555e9af1a0 .cmp/eq 7, L_0x55555e9ae930, L_0x7f3943205fe0;
L_0x55555e9af290 .cmp/eq 7, L_0x55555e9ae930, L_0x7f3943206028;
L_0x55555e9af3d0 .cmp/eq 7, L_0x55555e9ae930, L_0x7f3943206070;
L_0x55555e9b01c0 .concat8 [ 1 1 0 0], L_0x55555e9affd0, L_0x55555e9b0260;
L_0x55555e9b0690 .concat8 [ 1 1 0 0], L_0x55555e9b04f0, L_0x55555e9b0730;
S_0x55555e874570 .scope module, "ig" "imm_gen" 24 148, 27 7 0, S_0x55555e7ae880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_instr";
    .port_info 1 /OUTPUT 32 "o_imm_out";
v0x55555e876670_0 .net *"_ivl_11", 0 0, L_0x55555e9b2da0;  1 drivers
v0x55555e876750_0 .net *"_ivl_13", 5 0, L_0x55555e9b2e40;  1 drivers
v0x55555e876830_0 .net *"_ivl_15", 3 0, L_0x55555e9b2ee0;  1 drivers
L_0x7f39432063d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e876920_0 .net/2u *"_ivl_16", 0 0, L_0x7f39432063d0;  1 drivers
v0x55555e876a00_0 .net *"_ivl_21", 0 0, L_0x55555e9b3520;  1 drivers
v0x55555e876b30_0 .net *"_ivl_23", 7 0, L_0x55555e9b3620;  1 drivers
v0x55555e876c10_0 .net *"_ivl_25", 0 0, L_0x55555e9b36c0;  1 drivers
v0x55555e876cf0_0 .net *"_ivl_27", 9 0, L_0x55555e9b37d0;  1 drivers
L_0x7f3943206418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e876dd0_0 .net/2u *"_ivl_28", 0 0, L_0x7f3943206418;  1 drivers
v0x55555e876eb0_0 .net *"_ivl_3", 6 0, L_0x55555e9b2760;  1 drivers
v0x55555e876f90_0 .net *"_ivl_33", 19 0, L_0x55555e9b4240;  1 drivers
L_0x7f3943206460 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e877070_0 .net/2u *"_ivl_34", 11 0, L_0x7f3943206460;  1 drivers
v0x55555e877150_0 .net *"_ivl_5", 4 0, L_0x55555e9b2800;  1 drivers
v0x55555e877230_0 .net *"_ivl_9", 0 0, L_0x55555e9b2d00;  1 drivers
v0x55555e877310_0 .net "i_instr", 31 0, v0x55555e55f7c0_0;  alias, 1 drivers
v0x55555e8773d0_0 .net "imm_b", 31 0, L_0x55555e9b2b70;  1 drivers
v0x55555e877490_0 .net "imm_i", 31 0, L_0x55555e9b2000;  1 drivers
v0x55555e877530_0 .net "imm_j", 31 0, L_0x55555e9b3390;  1 drivers
v0x55555e877600_0 .net "imm_s", 31 0, L_0x55555e9b25d0;  1 drivers
v0x55555e8776d0_0 .var "o_imm_out", 31 0;
v0x55555e877790_0 .net "u_imm", 31 0, L_0x55555e9b42e0;  1 drivers
E_0x55555e6fe910/0 .event anyedge, v0x55555e55f7c0_0, v0x55555e875580_0, v0x55555e876530_0, v0x55555e874e40_0;
E_0x55555e6fe910/1 .event anyedge, v0x55555e877790_0, v0x55555e875d60_0;
E_0x55555e6fe910 .event/or E_0x55555e6fe910/0, E_0x55555e6fe910/1;
L_0x55555e9b2190 .part v0x55555e55f7c0_0, 20, 12;
L_0x55555e9b2760 .part v0x55555e55f7c0_0, 25, 7;
L_0x55555e9b2800 .part v0x55555e55f7c0_0, 7, 5;
L_0x55555e9b28a0 .concat [ 5 7 0 0], L_0x55555e9b2800, L_0x55555e9b2760;
L_0x55555e9b2d00 .part v0x55555e55f7c0_0, 31, 1;
L_0x55555e9b2da0 .part v0x55555e55f7c0_0, 7, 1;
L_0x55555e9b2e40 .part v0x55555e55f7c0_0, 25, 6;
L_0x55555e9b2ee0 .part v0x55555e55f7c0_0, 8, 4;
LS_0x55555e9b2fd0_0_0 .concat [ 1 4 6 1], L_0x7f39432063d0, L_0x55555e9b2ee0, L_0x55555e9b2e40, L_0x55555e9b2da0;
LS_0x55555e9b2fd0_0_4 .concat [ 1 0 0 0], L_0x55555e9b2d00;
L_0x55555e9b2fd0 .concat [ 12 1 0 0], LS_0x55555e9b2fd0_0_0, LS_0x55555e9b2fd0_0_4;
L_0x55555e9b3520 .part v0x55555e55f7c0_0, 31, 1;
L_0x55555e9b3620 .part v0x55555e55f7c0_0, 12, 8;
L_0x55555e9b36c0 .part v0x55555e55f7c0_0, 20, 1;
L_0x55555e9b37d0 .part v0x55555e55f7c0_0, 21, 10;
LS_0x55555e9b4080_0_0 .concat [ 1 10 1 8], L_0x7f3943206418, L_0x55555e9b37d0, L_0x55555e9b36c0, L_0x55555e9b3620;
LS_0x55555e9b4080_0_4 .concat [ 1 0 0 0], L_0x55555e9b3520;
L_0x55555e9b4080 .concat [ 20 1 0 0], LS_0x55555e9b4080_0_0, LS_0x55555e9b4080_0_4;
L_0x55555e9b4240 .part v0x55555e55f7c0_0, 12, 20;
L_0x55555e9b42e0 .concat [ 12 20 0 0], L_0x7f3943206460, L_0x55555e9b4240;
S_0x55555e874800 .scope module, "ext_b" "sign_extend" 27 27, 27 69 0, S_0x55555e874570;
 .timescale 0 0;
    .port_info 0 /INPUT 13 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x55555e86f770 .param/l "IN_WIDTH" 0 27 70, +C4<00000000000000000000000000001101>;
P_0x55555e86f7b0 .param/l "OUT_WIDTH" 0 27 71, +C4<00000000000000000000000000100000>;
v0x55555e874ba0_0 .net *"_ivl_1", 0 0, L_0x55555e9b29e0;  1 drivers
v0x55555e874ca0_0 .net *"_ivl_3", 18 0, L_0x55555e9b2a80;  1 drivers
v0x55555e874d80_0 .net "in", 12 0, L_0x55555e9b2fd0;  1 drivers
v0x55555e874e40_0 .net "out", 31 0, L_0x55555e9b2b70;  alias, 1 drivers
L_0x55555e9b29e0 .part L_0x55555e9b2fd0, 12, 1;
L_0x55555e9b2a80 .repeat 19, 19, L_0x55555e9b29e0;
L_0x55555e9b2b70 .concat [ 13 19 0 0], L_0x55555e9b2fd0, L_0x55555e9b2a80;
S_0x55555e874f80 .scope module, "ext_i" "sign_extend" 27 15, 27 69 0, S_0x55555e874570;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x55555e874a50 .param/l "IN_WIDTH" 0 27 70, +C4<00000000000000000000000000001100>;
P_0x55555e874a90 .param/l "OUT_WIDTH" 0 27 71, +C4<00000000000000000000000000100000>;
v0x55555e8752e0_0 .net *"_ivl_1", 0 0, L_0x55555e9b1e70;  1 drivers
v0x55555e8753e0_0 .net *"_ivl_3", 19 0, L_0x55555e9b1f10;  1 drivers
v0x55555e8754c0_0 .net "in", 11 0, L_0x55555e9b2190;  1 drivers
v0x55555e875580_0 .net "out", 31 0, L_0x55555e9b2000;  alias, 1 drivers
L_0x55555e9b1e70 .part L_0x55555e9b2190, 11, 1;
L_0x55555e9b1f10 .repeat 20, 20, L_0x55555e9b1e70;
L_0x55555e9b2000 .concat [ 12 20 0 0], L_0x55555e9b2190, L_0x55555e9b1f10;
S_0x55555e8756c0 .scope module, "ext_j" "sign_extend" 27 33, 27 69 0, S_0x55555e874570;
 .timescale 0 0;
    .port_info 0 /INPUT 21 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x55555e8751b0 .param/l "IN_WIDTH" 0 27 70, +C4<00000000000000000000000000010101>;
P_0x55555e8751f0 .param/l "OUT_WIDTH" 0 27 71, +C4<00000000000000000000000000100000>;
v0x55555e875ab0_0 .net *"_ivl_1", 0 0, L_0x55555e9b3200;  1 drivers
v0x55555e875b90_0 .net *"_ivl_3", 10 0, L_0x55555e9b32a0;  1 drivers
v0x55555e875c70_0 .net "in", 20 0, L_0x55555e9b4080;  1 drivers
v0x55555e875d60_0 .net "out", 31 0, L_0x55555e9b3390;  alias, 1 drivers
L_0x55555e9b3200 .part L_0x55555e9b4080, 20, 1;
L_0x55555e9b32a0 .repeat 11, 11, L_0x55555e9b3200;
L_0x55555e9b3390 .concat [ 21 11 0 0], L_0x55555e9b4080, L_0x55555e9b32a0;
S_0x55555e875ea0 .scope module, "ext_s" "sign_extend" 27 21, 27 69 0, S_0x55555e874570;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x55555e875920 .param/l "IN_WIDTH" 0 27 70, +C4<00000000000000000000000000001100>;
P_0x55555e875960 .param/l "OUT_WIDTH" 0 27 71, +C4<00000000000000000000000000100000>;
v0x55555e876260_0 .net *"_ivl_1", 0 0, L_0x55555e9b2440;  1 drivers
v0x55555e876360_0 .net *"_ivl_3", 19 0, L_0x55555e9b24e0;  1 drivers
v0x55555e876440_0 .net "in", 11 0, L_0x55555e9b28a0;  1 drivers
v0x55555e876530_0 .net "out", 31 0, L_0x55555e9b25d0;  alias, 1 drivers
L_0x55555e9b2440 .part L_0x55555e9b28a0, 11, 1;
L_0x55555e9b24e0 .repeat 20, 20, L_0x55555e9b2440;
L_0x55555e9b25d0 .concat [ 12 20 0 0], L_0x55555e9b28a0, L_0x55555e9b24e0;
S_0x55555e8778d0 .scope module, "rf" "regfile" 24 84, 28 7 0, S_0x55555e7ae880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 5 "i_rs1_addr";
    .port_info 3 /INPUT 5 "i_rs2_addr";
    .port_info 4 /INPUT 5 "i_rd_addr";
    .port_info 5 /INPUT 1 "i_rd_wren";
    .port_info 6 /INPUT 32 "i_rd_data";
    .port_info 7 /OUTPUT 32 "o_rs1_data";
    .port_info 8 /OUTPUT 32 "o_rs2_data";
v0x55555e878dc0_0 .array/port v0x55555e878dc0, 0;
L_0x55555e994b30 .functor BUFZ 32, v0x55555e878dc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_1 .array/port v0x55555e878dc0, 1;
L_0x55555e994ba0 .functor BUFZ 32, v0x55555e878dc0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_2 .array/port v0x55555e878dc0, 2;
L_0x55555e994c10 .functor BUFZ 32, v0x55555e878dc0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_3 .array/port v0x55555e878dc0, 3;
L_0x55555e994c80 .functor BUFZ 32, v0x55555e878dc0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_4 .array/port v0x55555e878dc0, 4;
L_0x55555e994cf0 .functor BUFZ 32, v0x55555e878dc0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_5 .array/port v0x55555e878dc0, 5;
L_0x55555e994d60 .functor BUFZ 32, v0x55555e878dc0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_6 .array/port v0x55555e878dc0, 6;
L_0x55555e994dd0 .functor BUFZ 32, v0x55555e878dc0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_7 .array/port v0x55555e878dc0, 7;
L_0x55555e994e40 .functor BUFZ 32, v0x55555e878dc0_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_8 .array/port v0x55555e878dc0, 8;
L_0x55555e994f00 .functor BUFZ 32, v0x55555e878dc0_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_9 .array/port v0x55555e878dc0, 9;
L_0x55555e994f70 .functor BUFZ 32, v0x55555e878dc0_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_10 .array/port v0x55555e878dc0, 10;
L_0x55555e994fe0 .functor BUFZ 32, v0x55555e878dc0_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_11 .array/port v0x55555e878dc0, 11;
L_0x55555e995050 .functor BUFZ 32, v0x55555e878dc0_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_12 .array/port v0x55555e878dc0, 12;
L_0x55555e995130 .functor BUFZ 32, v0x55555e878dc0_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_13 .array/port v0x55555e878dc0, 13;
L_0x55555e9951a0 .functor BUFZ 32, v0x55555e878dc0_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_14 .array/port v0x55555e878dc0, 14;
L_0x55555e9950c0 .functor BUFZ 32, v0x55555e878dc0_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_15 .array/port v0x55555e878dc0, 15;
L_0x55555e995290 .functor BUFZ 32, v0x55555e878dc0_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_16 .array/port v0x55555e878dc0, 16;
L_0x55555e995390 .functor BUFZ 32, v0x55555e878dc0_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_17 .array/port v0x55555e878dc0, 17;
L_0x55555e995400 .functor BUFZ 32, v0x55555e878dc0_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_18 .array/port v0x55555e878dc0, 18;
L_0x55555e995510 .functor BUFZ 32, v0x55555e878dc0_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_19 .array/port v0x55555e878dc0, 19;
L_0x55555e995580 .functor BUFZ 32, v0x55555e878dc0_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_20 .array/port v0x55555e878dc0, 20;
L_0x55555e9956a0 .functor BUFZ 32, v0x55555e878dc0_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_21 .array/port v0x55555e878dc0, 21;
L_0x55555e995710 .functor BUFZ 32, v0x55555e878dc0_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_22 .array/port v0x55555e878dc0, 22;
L_0x55555e9955f0 .functor BUFZ 32, v0x55555e878dc0_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_23 .array/port v0x55555e878dc0, 23;
L_0x55555e995840 .functor BUFZ 32, v0x55555e878dc0_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_24 .array/port v0x55555e878dc0, 24;
L_0x55555e995780 .functor BUFZ 32, v0x55555e878dc0_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_25 .array/port v0x55555e878dc0, 25;
L_0x55555e995980 .functor BUFZ 32, v0x55555e878dc0_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_26 .array/port v0x55555e878dc0, 26;
L_0x55555e995ad0 .functor BUFZ 32, v0x55555e878dc0_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_27 .array/port v0x55555e878dc0, 27;
L_0x55555e995b40 .functor BUFZ 32, v0x55555e878dc0_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_28 .array/port v0x55555e878dc0, 28;
L_0x55555e995ca0 .functor BUFZ 32, v0x55555e878dc0_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_29 .array/port v0x55555e878dc0, 29;
L_0x55555e995d10 .functor BUFZ 32, v0x55555e878dc0_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_30 .array/port v0x55555e878dc0, 30;
L_0x55555e995e80 .functor BUFZ 32, v0x55555e878dc0_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e878dc0_31 .array/port v0x55555e878dc0, 31;
L_0x55555e995f50 .functor BUFZ 32, v0x55555e878dc0_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f3943205c80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55555e877b00_0 .net/2u *"_ivl_0", 4 0, L_0x7f3943205c80;  1 drivers
L_0x7f3943205d10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555e877be0_0 .net *"_ivl_11", 1 0, L_0x7f3943205d10;  1 drivers
L_0x7f3943205d58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55555e877cc0_0 .net/2u *"_ivl_14", 4 0, L_0x7f3943205d58;  1 drivers
v0x55555e877db0_0 .net *"_ivl_16", 0 0, L_0x55555e9945f0;  1 drivers
L_0x7f3943205da0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e877e70_0 .net/2u *"_ivl_18", 31 0, L_0x7f3943205da0;  1 drivers
v0x55555e877fa0_0 .net *"_ivl_2", 0 0, L_0x55555e994190;  1 drivers
v0x55555e878060_0 .net *"_ivl_20", 31 0, L_0x55555e9946e0;  1 drivers
v0x55555e878140_0 .net *"_ivl_22", 6 0, L_0x55555e994780;  1 drivers
L_0x7f3943205de8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555e878220_0 .net *"_ivl_25", 1 0, L_0x7f3943205de8;  1 drivers
L_0x7f3943205cc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e878300_0 .net/2u *"_ivl_4", 31 0, L_0x7f3943205cc8;  1 drivers
v0x55555e8783e0_0 .net *"_ivl_6", 31 0, L_0x55555e994280;  1 drivers
v0x55555e8784c0_0 .net *"_ivl_8", 6 0, L_0x55555e994320;  1 drivers
v0x55555e8785a0_0 .net "i_clk", 0 0, v0x55555e8cb2a0_0;  alias, 1 drivers
v0x55555e878640_0 .net "i_rd_addr", 4 0, v0x55555e71b330_0;  alias, 1 drivers
v0x55555e878700_0 .net "i_rd_data", 31 0, L_0x55555ea1d6e0;  alias, 1 drivers
v0x55555e8787c0_0 .net "i_rd_wren", 0 0, v0x55555e71a580_0;  alias, 1 drivers
v0x55555e8788b0_0 .net "i_reset", 0 0, L_0x55555e97f170;  alias, 1 drivers
v0x55555e878a60_0 .net "i_rs1_addr", 4 0, L_0x55555e993e00;  alias, 1 drivers
v0x55555e878b20_0 .net "i_rs2_addr", 4 0, L_0x55555e994000;  alias, 1 drivers
v0x55555e878c00_0 .net "o_rs1_data", 31 0, L_0x55555e994410;  alias, 1 drivers
v0x55555e878ce0_0 .net "o_rs2_data", 31 0, L_0x55555e994900;  alias, 1 drivers
v0x55555e878dc0 .array "registers", 0 31, 31 0;
v0x55555e879390_0 .net "x0", 31 0, L_0x55555e994b30;  1 drivers
v0x55555e879470_0 .net "x1", 31 0, L_0x55555e994ba0;  1 drivers
v0x55555e879550_0 .net "x10", 31 0, L_0x55555e994fe0;  1 drivers
v0x55555e879630_0 .net "x11", 31 0, L_0x55555e995050;  1 drivers
v0x55555e879710_0 .net "x12", 31 0, L_0x55555e995130;  1 drivers
v0x55555e8797f0_0 .net "x13", 31 0, L_0x55555e9951a0;  1 drivers
v0x55555e8798d0_0 .net "x14", 31 0, L_0x55555e9950c0;  1 drivers
v0x55555e8799b0_0 .net "x15", 31 0, L_0x55555e995290;  1 drivers
v0x55555e879a90_0 .net "x16", 31 0, L_0x55555e995390;  1 drivers
v0x55555e879b70_0 .net "x17", 31 0, L_0x55555e995400;  1 drivers
v0x55555e879c50_0 .net "x18", 31 0, L_0x55555e995510;  1 drivers
v0x55555e879f40_0 .net "x19", 31 0, L_0x55555e995580;  1 drivers
v0x55555e87a020_0 .net "x2", 31 0, L_0x55555e994c10;  1 drivers
v0x55555e87a100_0 .net "x20", 31 0, L_0x55555e9956a0;  1 drivers
v0x55555e87a1e0_0 .net "x21", 31 0, L_0x55555e995710;  1 drivers
v0x55555e87a2c0_0 .net "x22", 31 0, L_0x55555e9955f0;  1 drivers
v0x55555e87a3a0_0 .net "x23", 31 0, L_0x55555e995840;  1 drivers
v0x55555e87a480_0 .net "x24", 31 0, L_0x55555e995780;  1 drivers
v0x55555e87a560_0 .net "x25", 31 0, L_0x55555e995980;  1 drivers
v0x55555e87a640_0 .net "x26", 31 0, L_0x55555e995ad0;  1 drivers
v0x55555e87a720_0 .net "x27", 31 0, L_0x55555e995b40;  1 drivers
v0x55555e87a800_0 .net "x28", 31 0, L_0x55555e995ca0;  1 drivers
v0x55555e87a8e0_0 .net "x29", 31 0, L_0x55555e995d10;  1 drivers
v0x55555e87a9c0_0 .net "x3", 31 0, L_0x55555e994c80;  1 drivers
v0x55555e87aaa0_0 .net "x30", 31 0, L_0x55555e995e80;  1 drivers
v0x55555e87ab80_0 .net "x31", 31 0, L_0x55555e995f50;  1 drivers
v0x55555e87ac60_0 .net "x4", 31 0, L_0x55555e994cf0;  1 drivers
v0x55555e87ad40_0 .net "x5", 31 0, L_0x55555e994d60;  1 drivers
v0x55555e87ae20_0 .net "x6", 31 0, L_0x55555e994dd0;  1 drivers
v0x55555e87af00_0 .net "x7", 31 0, L_0x55555e994e40;  1 drivers
v0x55555e87afe0_0 .net "x8", 31 0, L_0x55555e994f00;  1 drivers
v0x55555e87b0c0_0 .net "x9", 31 0, L_0x55555e994f70;  1 drivers
L_0x55555e994190 .cmp/eq 5, L_0x55555e993e00, L_0x7f3943205c80;
L_0x55555e994280 .array/port v0x55555e878dc0, L_0x55555e994320;
L_0x55555e994320 .concat [ 5 2 0 0], L_0x55555e993e00, L_0x7f3943205d10;
L_0x55555e994410 .functor MUXZ 32, L_0x55555e994280, L_0x7f3943205cc8, L_0x55555e994190, C4<>;
L_0x55555e9945f0 .cmp/eq 5, L_0x55555e994000, L_0x7f3943205d58;
L_0x55555e9946e0 .array/port v0x55555e878dc0, L_0x55555e994780;
L_0x55555e994780 .concat [ 5 2 0 0], L_0x55555e994000, L_0x7f3943205de8;
L_0x55555e994900 .functor MUXZ 32, L_0x55555e9946e0, L_0x7f3943205da0, L_0x55555e9945f0, C4<>;
S_0x55555e87b2c0 .scope module, "target_adder" "FA_32bit" 24 159, 23 47 0, S_0x55555e7ae880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e896170_0 .net "A", 31 0, L_0x55555e9b45f0;  alias, 1 drivers
v0x55555e896270_0 .net "B", 31 0, v0x55555e8776d0_0;  alias, 1 drivers
L_0x7f39432064f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e896330_0 .net "Cin", 0 0, L_0x7f39432064f0;  1 drivers
v0x55555e896450_0 .net "Cout", 0 0, L_0x55555e9c6950;  alias, 1 drivers
v0x55555e896540_0 .net "Sum", 31 0, L_0x55555e9c7100;  alias, 1 drivers
v0x55555e896630_0 .net "carry", 6 0, L_0x55555e9c4ab0;  1 drivers
L_0x55555e9b6ac0 .part L_0x55555e9b45f0, 0, 4;
L_0x55555e9b6b60 .part v0x55555e8776d0_0, 0, 4;
L_0x55555e9b8f00 .part L_0x55555e9b45f0, 4, 4;
L_0x55555e9b9030 .part v0x55555e8776d0_0, 4, 4;
L_0x55555e9b9160 .part L_0x55555e9c4ab0, 0, 1;
L_0x55555e9bb4d0 .part L_0x55555e9b45f0, 8, 4;
L_0x55555e9bb5b0 .part v0x55555e8776d0_0, 8, 4;
L_0x55555e9bb650 .part L_0x55555e9c4ab0, 1, 1;
L_0x55555e9bda90 .part L_0x55555e9b45f0, 12, 4;
L_0x55555e9bdb30 .part v0x55555e8776d0_0, 12, 4;
L_0x55555e9bdbd0 .part L_0x55555e9c4ab0, 2, 1;
L_0x55555e9bffc0 .part L_0x55555e9b45f0, 16, 4;
L_0x55555e9c00d0 .part v0x55555e8776d0_0, 16, 4;
L_0x55555e9c0170 .part L_0x55555e9c4ab0, 3, 1;
L_0x55555e9c2550 .part L_0x55555e9b45f0, 20, 4;
L_0x55555e9c25f0 .part v0x55555e8776d0_0, 20, 4;
L_0x55555e9c2720 .part L_0x55555e9c4ab0, 4, 1;
L_0x55555e9c4a10 .part L_0x55555e9b45f0, 24, 4;
L_0x55555e9c4b50 .part v0x55555e8776d0_0, 24, 4;
L_0x55555e9c4bf0 .part L_0x55555e9c4ab0, 5, 1;
LS_0x55555e9c4ab0_0_0 .concat8 [ 1 1 1 1], L_0x55555e9b6340, L_0x55555e9b87e0, L_0x55555e9badb0, L_0x55555e9bd370;
LS_0x55555e9c4ab0_0_4 .concat8 [ 1 1 1 0], L_0x55555e9bf840, L_0x55555e9c1e30, L_0x55555e9c42f0;
L_0x55555e9c4ab0 .concat8 [ 4 3 0 0], LS_0x55555e9c4ab0_0_0, LS_0x55555e9c4ab0_0_4;
L_0x55555e9c7060 .part L_0x55555e9b45f0, 28, 4;
L_0x55555e9c4c90 .part v0x55555e8776d0_0, 28, 4;
L_0x55555e9c71c0 .part L_0x55555e9c4ab0, 6, 1;
LS_0x55555e9c7100_0_0 .concat8 [ 4 4 4 4], L_0x55555e9b6a20, L_0x55555e9b8e60, L_0x55555e9bb430, L_0x55555e9bd9f0;
LS_0x55555e9c7100_0_4 .concat8 [ 4 4 4 4], L_0x55555e9bff20, L_0x55555e9c24b0, L_0x55555e9c4970, L_0x55555e9c6fc0;
L_0x55555e9c7100 .concat8 [ 16 16 0 0], LS_0x55555e9c7100_0_0, LS_0x55555e9c7100_0_4;
S_0x55555e87b550 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x55555e87b2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e87e540_0 .net "A", 3 0, L_0x55555e9b6ac0;  1 drivers
v0x55555e87e640_0 .net "B", 3 0, L_0x55555e9b6b60;  1 drivers
v0x55555e87e720_0 .net "Cin", 0 0, L_0x7f39432064f0;  alias, 1 drivers
v0x55555e87e7f0_0 .net "Cout", 0 0, L_0x55555e9b6340;  1 drivers
v0x55555e87e8c0_0 .net "Sum", 3 0, L_0x55555e9b6a20;  1 drivers
v0x55555e87e960_0 .net "carry", 2 0, L_0x55555e9b5e40;  1 drivers
L_0x55555e9b4c10 .part L_0x55555e9b6ac0, 0, 1;
L_0x55555e9b4d40 .part L_0x55555e9b6b60, 0, 1;
L_0x55555e9b52a0 .part L_0x55555e9b6ac0, 1, 1;
L_0x55555e9b53d0 .part L_0x55555e9b6b60, 1, 1;
L_0x55555e9b5500 .part L_0x55555e9b5e40, 0, 1;
L_0x55555e9b5ab0 .part L_0x55555e9b6ac0, 2, 1;
L_0x55555e9b5c20 .part L_0x55555e9b6b60, 2, 1;
L_0x55555e9b5d50 .part L_0x55555e9b5e40, 1, 1;
L_0x55555e9b5e40 .concat8 [ 1 1 1 0], L_0x55555e9b4b00, L_0x55555e9b5190, L_0x55555e9b5960;
L_0x55555e9b64a0 .part L_0x55555e9b6ac0, 3, 1;
L_0x55555e9b66c0 .part L_0x55555e9b6b60, 3, 1;
L_0x55555e9b6880 .part L_0x55555e9b5e40, 2, 1;
L_0x55555e9b6a20 .concat8 [ 1 1 1 1], L_0x55555e9b4810, L_0x55555e9b4ee0, L_0x55555e9b5610, L_0x55555e9b5ff0;
S_0x55555e87b800 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e87b550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9b3760 .functor XOR 1, L_0x55555e9b4c10, L_0x55555e9b4d40, C4<0>, C4<0>;
L_0x55555e9b4810 .functor XOR 1, L_0x55555e9b3760, L_0x7f39432064f0, C4<0>, C4<0>;
L_0x55555e9b4880 .functor AND 1, L_0x55555e9b4c10, L_0x55555e9b4d40, C4<1>, C4<1>;
L_0x55555e9b4990 .functor XOR 1, L_0x55555e9b4c10, L_0x55555e9b4d40, C4<0>, C4<0>;
L_0x55555e9b4a00 .functor AND 1, L_0x7f39432064f0, L_0x55555e9b4990, C4<1>, C4<1>;
L_0x55555e9b4b00 .functor OR 1, L_0x55555e9b4880, L_0x55555e9b4a00, C4<0>, C4<0>;
v0x55555e87bab0_0 .net "A", 0 0, L_0x55555e9b4c10;  1 drivers
v0x55555e87bb90_0 .net "B", 0 0, L_0x55555e9b4d40;  1 drivers
v0x55555e87bc50_0 .net "Cin", 0 0, L_0x7f39432064f0;  alias, 1 drivers
v0x55555e87bd20_0 .net "Cout", 0 0, L_0x55555e9b4b00;  1 drivers
v0x55555e87bde0_0 .net "Sum", 0 0, L_0x55555e9b4810;  1 drivers
v0x55555e87bef0_0 .net *"_ivl_0", 0 0, L_0x55555e9b3760;  1 drivers
v0x55555e87bfd0_0 .net *"_ivl_4", 0 0, L_0x55555e9b4880;  1 drivers
v0x55555e87c0b0_0 .net *"_ivl_6", 0 0, L_0x55555e9b4990;  1 drivers
v0x55555e87c190_0 .net *"_ivl_8", 0 0, L_0x55555e9b4a00;  1 drivers
S_0x55555e87c3a0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e87b550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9b4e70 .functor XOR 1, L_0x55555e9b52a0, L_0x55555e9b53d0, C4<0>, C4<0>;
L_0x55555e9b4ee0 .functor XOR 1, L_0x55555e9b4e70, L_0x55555e9b5500, C4<0>, C4<0>;
L_0x55555e9b4f50 .functor AND 1, L_0x55555e9b52a0, L_0x55555e9b53d0, C4<1>, C4<1>;
L_0x55555e9b5010 .functor XOR 1, L_0x55555e9b52a0, L_0x55555e9b53d0, C4<0>, C4<0>;
L_0x55555e9b5080 .functor AND 1, L_0x55555e9b5500, L_0x55555e9b5010, C4<1>, C4<1>;
L_0x55555e9b5190 .functor OR 1, L_0x55555e9b4f50, L_0x55555e9b5080, C4<0>, C4<0>;
v0x55555e87c600_0 .net "A", 0 0, L_0x55555e9b52a0;  1 drivers
v0x55555e87c6c0_0 .net "B", 0 0, L_0x55555e9b53d0;  1 drivers
v0x55555e87c780_0 .net "Cin", 0 0, L_0x55555e9b5500;  1 drivers
v0x55555e87c850_0 .net "Cout", 0 0, L_0x55555e9b5190;  1 drivers
v0x55555e87c910_0 .net "Sum", 0 0, L_0x55555e9b4ee0;  1 drivers
v0x55555e87ca20_0 .net *"_ivl_0", 0 0, L_0x55555e9b4e70;  1 drivers
v0x55555e87cb00_0 .net *"_ivl_4", 0 0, L_0x55555e9b4f50;  1 drivers
v0x55555e87cbe0_0 .net *"_ivl_6", 0 0, L_0x55555e9b5010;  1 drivers
v0x55555e87ccc0_0 .net *"_ivl_8", 0 0, L_0x55555e9b5080;  1 drivers
S_0x55555e87ced0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e87b550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9b55a0 .functor XOR 1, L_0x55555e9b5ab0, L_0x55555e9b5c20, C4<0>, C4<0>;
L_0x55555e9b5610 .functor XOR 1, L_0x55555e9b55a0, L_0x55555e9b5d50, C4<0>, C4<0>;
L_0x55555e9b56d0 .functor AND 1, L_0x55555e9b5ab0, L_0x55555e9b5c20, C4<1>, C4<1>;
L_0x55555e9b57e0 .functor XOR 1, L_0x55555e9b5ab0, L_0x55555e9b5c20, C4<0>, C4<0>;
L_0x55555e9b5850 .functor AND 1, L_0x55555e9b5d50, L_0x55555e9b57e0, C4<1>, C4<1>;
L_0x55555e9b5960 .functor OR 1, L_0x55555e9b56d0, L_0x55555e9b5850, C4<0>, C4<0>;
v0x55555e87d140_0 .net "A", 0 0, L_0x55555e9b5ab0;  1 drivers
v0x55555e87d200_0 .net "B", 0 0, L_0x55555e9b5c20;  1 drivers
v0x55555e87d2c0_0 .net "Cin", 0 0, L_0x55555e9b5d50;  1 drivers
v0x55555e87d390_0 .net "Cout", 0 0, L_0x55555e9b5960;  1 drivers
v0x55555e87d450_0 .net "Sum", 0 0, L_0x55555e9b5610;  1 drivers
v0x55555e87d560_0 .net *"_ivl_0", 0 0, L_0x55555e9b55a0;  1 drivers
v0x55555e87d640_0 .net *"_ivl_4", 0 0, L_0x55555e9b56d0;  1 drivers
v0x55555e87d720_0 .net *"_ivl_6", 0 0, L_0x55555e9b57e0;  1 drivers
v0x55555e87d800_0 .net *"_ivl_8", 0 0, L_0x55555e9b5850;  1 drivers
S_0x55555e87da10 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e87b550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9b5f80 .functor XOR 1, L_0x55555e9b64a0, L_0x55555e9b66c0, C4<0>, C4<0>;
L_0x55555e9b5ff0 .functor XOR 1, L_0x55555e9b5f80, L_0x55555e9b6880, C4<0>, C4<0>;
L_0x55555e9b60b0 .functor AND 1, L_0x55555e9b64a0, L_0x55555e9b66c0, C4<1>, C4<1>;
L_0x55555e9b61c0 .functor XOR 1, L_0x55555e9b64a0, L_0x55555e9b66c0, C4<0>, C4<0>;
L_0x55555e9b6230 .functor AND 1, L_0x55555e9b6880, L_0x55555e9b61c0, C4<1>, C4<1>;
L_0x55555e9b6340 .functor OR 1, L_0x55555e9b60b0, L_0x55555e9b6230, C4<0>, C4<0>;
v0x55555e87dc50_0 .net "A", 0 0, L_0x55555e9b64a0;  1 drivers
v0x55555e87dd30_0 .net "B", 0 0, L_0x55555e9b66c0;  1 drivers
v0x55555e87ddf0_0 .net "Cin", 0 0, L_0x55555e9b6880;  1 drivers
v0x55555e87dec0_0 .net "Cout", 0 0, L_0x55555e9b6340;  alias, 1 drivers
v0x55555e87df80_0 .net "Sum", 0 0, L_0x55555e9b5ff0;  1 drivers
v0x55555e87e090_0 .net *"_ivl_0", 0 0, L_0x55555e9b5f80;  1 drivers
v0x55555e87e170_0 .net *"_ivl_4", 0 0, L_0x55555e9b60b0;  1 drivers
v0x55555e87e250_0 .net *"_ivl_6", 0 0, L_0x55555e9b61c0;  1 drivers
v0x55555e87e330_0 .net *"_ivl_8", 0 0, L_0x55555e9b6230;  1 drivers
S_0x55555e87eac0 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x55555e87b2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e881ac0_0 .net "A", 3 0, L_0x55555e9b8f00;  1 drivers
v0x55555e881bc0_0 .net "B", 3 0, L_0x55555e9b9030;  1 drivers
v0x55555e881ca0_0 .net "Cin", 0 0, L_0x55555e9b9160;  1 drivers
v0x55555e881d70_0 .net "Cout", 0 0, L_0x55555e9b87e0;  1 drivers
v0x55555e881e40_0 .net "Sum", 3 0, L_0x55555e9b8e60;  1 drivers
v0x55555e881ee0_0 .net "carry", 2 0, L_0x55555e9b82e0;  1 drivers
L_0x55555e9b7070 .part L_0x55555e9b8f00, 0, 1;
L_0x55555e9b71a0 .part L_0x55555e9b9030, 0, 1;
L_0x55555e9b7740 .part L_0x55555e9b8f00, 1, 1;
L_0x55555e9b7870 .part L_0x55555e9b9030, 1, 1;
L_0x55555e9b79a0 .part L_0x55555e9b82e0, 0, 1;
L_0x55555e9b7f50 .part L_0x55555e9b8f00, 2, 1;
L_0x55555e9b80c0 .part L_0x55555e9b9030, 2, 1;
L_0x55555e9b81f0 .part L_0x55555e9b82e0, 1, 1;
L_0x55555e9b82e0 .concat8 [ 1 1 1 0], L_0x55555e9b6f20, L_0x55555e9b75f0, L_0x55555e9b7e00;
L_0x55555e9b8940 .part L_0x55555e9b8f00, 3, 1;
L_0x55555e9b8b00 .part L_0x55555e9b9030, 3, 1;
L_0x55555e9b8cc0 .part L_0x55555e9b82e0, 2, 1;
L_0x55555e9b8e60 .concat8 [ 1 1 1 1], L_0x55555e9b6c70, L_0x55555e9b7340, L_0x55555e9b7ab0, L_0x55555e9b8490;
S_0x55555e87ed70 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e87eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9b6c00 .functor XOR 1, L_0x55555e9b7070, L_0x55555e9b71a0, C4<0>, C4<0>;
L_0x55555e9b6c70 .functor XOR 1, L_0x55555e9b6c00, L_0x55555e9b9160, C4<0>, C4<0>;
L_0x55555e9b6ce0 .functor AND 1, L_0x55555e9b7070, L_0x55555e9b71a0, C4<1>, C4<1>;
L_0x55555e9b6df0 .functor XOR 1, L_0x55555e9b7070, L_0x55555e9b71a0, C4<0>, C4<0>;
L_0x55555e9b6e60 .functor AND 1, L_0x55555e9b9160, L_0x55555e9b6df0, C4<1>, C4<1>;
L_0x55555e9b6f20 .functor OR 1, L_0x55555e9b6ce0, L_0x55555e9b6e60, C4<0>, C4<0>;
v0x55555e87f030_0 .net "A", 0 0, L_0x55555e9b7070;  1 drivers
v0x55555e87f110_0 .net "B", 0 0, L_0x55555e9b71a0;  1 drivers
v0x55555e87f1d0_0 .net "Cin", 0 0, L_0x55555e9b9160;  alias, 1 drivers
v0x55555e87f2a0_0 .net "Cout", 0 0, L_0x55555e9b6f20;  1 drivers
v0x55555e87f360_0 .net "Sum", 0 0, L_0x55555e9b6c70;  1 drivers
v0x55555e87f470_0 .net *"_ivl_0", 0 0, L_0x55555e9b6c00;  1 drivers
v0x55555e87f550_0 .net *"_ivl_4", 0 0, L_0x55555e9b6ce0;  1 drivers
v0x55555e87f630_0 .net *"_ivl_6", 0 0, L_0x55555e9b6df0;  1 drivers
v0x55555e87f710_0 .net *"_ivl_8", 0 0, L_0x55555e9b6e60;  1 drivers
S_0x55555e87f920 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e87eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9b72d0 .functor XOR 1, L_0x55555e9b7740, L_0x55555e9b7870, C4<0>, C4<0>;
L_0x55555e9b7340 .functor XOR 1, L_0x55555e9b72d0, L_0x55555e9b79a0, C4<0>, C4<0>;
L_0x55555e9b73b0 .functor AND 1, L_0x55555e9b7740, L_0x55555e9b7870, C4<1>, C4<1>;
L_0x55555e9b7470 .functor XOR 1, L_0x55555e9b7740, L_0x55555e9b7870, C4<0>, C4<0>;
L_0x55555e9b74e0 .functor AND 1, L_0x55555e9b79a0, L_0x55555e9b7470, C4<1>, C4<1>;
L_0x55555e9b75f0 .functor OR 1, L_0x55555e9b73b0, L_0x55555e9b74e0, C4<0>, C4<0>;
v0x55555e87fb80_0 .net "A", 0 0, L_0x55555e9b7740;  1 drivers
v0x55555e87fc40_0 .net "B", 0 0, L_0x55555e9b7870;  1 drivers
v0x55555e87fd00_0 .net "Cin", 0 0, L_0x55555e9b79a0;  1 drivers
v0x55555e87fdd0_0 .net "Cout", 0 0, L_0x55555e9b75f0;  1 drivers
v0x55555e87fe90_0 .net "Sum", 0 0, L_0x55555e9b7340;  1 drivers
v0x55555e87ffa0_0 .net *"_ivl_0", 0 0, L_0x55555e9b72d0;  1 drivers
v0x55555e880080_0 .net *"_ivl_4", 0 0, L_0x55555e9b73b0;  1 drivers
v0x55555e880160_0 .net *"_ivl_6", 0 0, L_0x55555e9b7470;  1 drivers
v0x55555e880240_0 .net *"_ivl_8", 0 0, L_0x55555e9b74e0;  1 drivers
S_0x55555e880450 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e87eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9b7a40 .functor XOR 1, L_0x55555e9b7f50, L_0x55555e9b80c0, C4<0>, C4<0>;
L_0x55555e9b7ab0 .functor XOR 1, L_0x55555e9b7a40, L_0x55555e9b81f0, C4<0>, C4<0>;
L_0x55555e9b7b70 .functor AND 1, L_0x55555e9b7f50, L_0x55555e9b80c0, C4<1>, C4<1>;
L_0x55555e9b7c80 .functor XOR 1, L_0x55555e9b7f50, L_0x55555e9b80c0, C4<0>, C4<0>;
L_0x55555e9b7cf0 .functor AND 1, L_0x55555e9b81f0, L_0x55555e9b7c80, C4<1>, C4<1>;
L_0x55555e9b7e00 .functor OR 1, L_0x55555e9b7b70, L_0x55555e9b7cf0, C4<0>, C4<0>;
v0x55555e8806c0_0 .net "A", 0 0, L_0x55555e9b7f50;  1 drivers
v0x55555e880780_0 .net "B", 0 0, L_0x55555e9b80c0;  1 drivers
v0x55555e880840_0 .net "Cin", 0 0, L_0x55555e9b81f0;  1 drivers
v0x55555e880910_0 .net "Cout", 0 0, L_0x55555e9b7e00;  1 drivers
v0x55555e8809d0_0 .net "Sum", 0 0, L_0x55555e9b7ab0;  1 drivers
v0x55555e880ae0_0 .net *"_ivl_0", 0 0, L_0x55555e9b7a40;  1 drivers
v0x55555e880bc0_0 .net *"_ivl_4", 0 0, L_0x55555e9b7b70;  1 drivers
v0x55555e880ca0_0 .net *"_ivl_6", 0 0, L_0x55555e9b7c80;  1 drivers
v0x55555e880d80_0 .net *"_ivl_8", 0 0, L_0x55555e9b7cf0;  1 drivers
S_0x55555e880f90 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e87eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9b8420 .functor XOR 1, L_0x55555e9b8940, L_0x55555e9b8b00, C4<0>, C4<0>;
L_0x55555e9b8490 .functor XOR 1, L_0x55555e9b8420, L_0x55555e9b8cc0, C4<0>, C4<0>;
L_0x55555e9b8550 .functor AND 1, L_0x55555e9b8940, L_0x55555e9b8b00, C4<1>, C4<1>;
L_0x55555e9b8660 .functor XOR 1, L_0x55555e9b8940, L_0x55555e9b8b00, C4<0>, C4<0>;
L_0x55555e9b86d0 .functor AND 1, L_0x55555e9b8cc0, L_0x55555e9b8660, C4<1>, C4<1>;
L_0x55555e9b87e0 .functor OR 1, L_0x55555e9b8550, L_0x55555e9b86d0, C4<0>, C4<0>;
v0x55555e8811d0_0 .net "A", 0 0, L_0x55555e9b8940;  1 drivers
v0x55555e8812b0_0 .net "B", 0 0, L_0x55555e9b8b00;  1 drivers
v0x55555e881370_0 .net "Cin", 0 0, L_0x55555e9b8cc0;  1 drivers
v0x55555e881440_0 .net "Cout", 0 0, L_0x55555e9b87e0;  alias, 1 drivers
v0x55555e881500_0 .net "Sum", 0 0, L_0x55555e9b8490;  1 drivers
v0x55555e881610_0 .net *"_ivl_0", 0 0, L_0x55555e9b8420;  1 drivers
v0x55555e8816f0_0 .net *"_ivl_4", 0 0, L_0x55555e9b8550;  1 drivers
v0x55555e8817d0_0 .net *"_ivl_6", 0 0, L_0x55555e9b8660;  1 drivers
v0x55555e8818b0_0 .net *"_ivl_8", 0 0, L_0x55555e9b86d0;  1 drivers
S_0x55555e882040 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x55555e87b2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e885050_0 .net "A", 3 0, L_0x55555e9bb4d0;  1 drivers
v0x55555e885150_0 .net "B", 3 0, L_0x55555e9bb5b0;  1 drivers
v0x55555e885230_0 .net "Cin", 0 0, L_0x55555e9bb650;  1 drivers
v0x55555e885300_0 .net "Cout", 0 0, L_0x55555e9badb0;  1 drivers
v0x55555e8853d0_0 .net "Sum", 3 0, L_0x55555e9bb430;  1 drivers
v0x55555e885470_0 .net "carry", 2 0, L_0x55555e9ba8b0;  1 drivers
L_0x55555e9b9610 .part L_0x55555e9bb4d0, 0, 1;
L_0x55555e9b9740 .part L_0x55555e9bb5b0, 0, 1;
L_0x55555e9b9ce0 .part L_0x55555e9bb4d0, 1, 1;
L_0x55555e9b9e10 .part L_0x55555e9bb5b0, 1, 1;
L_0x55555e9b9f40 .part L_0x55555e9ba8b0, 0, 1;
L_0x55555e9ba520 .part L_0x55555e9bb4d0, 2, 1;
L_0x55555e9ba690 .part L_0x55555e9bb5b0, 2, 1;
L_0x55555e9ba7c0 .part L_0x55555e9ba8b0, 1, 1;
L_0x55555e9ba8b0 .concat8 [ 1 1 1 0], L_0x55555e9b94c0, L_0x55555e9b9b90, L_0x55555e9ba3d0;
L_0x55555e9baf10 .part L_0x55555e9bb4d0, 3, 1;
L_0x55555e9bb0d0 .part L_0x55555e9bb5b0, 3, 1;
L_0x55555e9bb290 .part L_0x55555e9ba8b0, 2, 1;
L_0x55555e9bb430 .concat8 [ 1 1 1 1], L_0x55555e9b9300, L_0x55555e9b98e0, L_0x55555e9ba050, L_0x55555e9baa60;
S_0x55555e882300 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e882040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9b9290 .functor XOR 1, L_0x55555e9b9610, L_0x55555e9b9740, C4<0>, C4<0>;
L_0x55555e9b9300 .functor XOR 1, L_0x55555e9b9290, L_0x55555e9bb650, C4<0>, C4<0>;
L_0x55555e9b9370 .functor AND 1, L_0x55555e9b9610, L_0x55555e9b9740, C4<1>, C4<1>;
L_0x55555e9b93e0 .functor XOR 1, L_0x55555e9b9610, L_0x55555e9b9740, C4<0>, C4<0>;
L_0x55555e9b9450 .functor AND 1, L_0x55555e9bb650, L_0x55555e9b93e0, C4<1>, C4<1>;
L_0x55555e9b94c0 .functor OR 1, L_0x55555e9b9370, L_0x55555e9b9450, C4<0>, C4<0>;
v0x55555e8825c0_0 .net "A", 0 0, L_0x55555e9b9610;  1 drivers
v0x55555e8826a0_0 .net "B", 0 0, L_0x55555e9b9740;  1 drivers
v0x55555e882760_0 .net "Cin", 0 0, L_0x55555e9bb650;  alias, 1 drivers
v0x55555e882830_0 .net "Cout", 0 0, L_0x55555e9b94c0;  1 drivers
v0x55555e8828f0_0 .net "Sum", 0 0, L_0x55555e9b9300;  1 drivers
v0x55555e882a00_0 .net *"_ivl_0", 0 0, L_0x55555e9b9290;  1 drivers
v0x55555e882ae0_0 .net *"_ivl_4", 0 0, L_0x55555e9b9370;  1 drivers
v0x55555e882bc0_0 .net *"_ivl_6", 0 0, L_0x55555e9b93e0;  1 drivers
v0x55555e882ca0_0 .net *"_ivl_8", 0 0, L_0x55555e9b9450;  1 drivers
S_0x55555e882eb0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e882040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9b9870 .functor XOR 1, L_0x55555e9b9ce0, L_0x55555e9b9e10, C4<0>, C4<0>;
L_0x55555e9b98e0 .functor XOR 1, L_0x55555e9b9870, L_0x55555e9b9f40, C4<0>, C4<0>;
L_0x55555e9b9950 .functor AND 1, L_0x55555e9b9ce0, L_0x55555e9b9e10, C4<1>, C4<1>;
L_0x55555e9b9a10 .functor XOR 1, L_0x55555e9b9ce0, L_0x55555e9b9e10, C4<0>, C4<0>;
L_0x55555e9b9a80 .functor AND 1, L_0x55555e9b9f40, L_0x55555e9b9a10, C4<1>, C4<1>;
L_0x55555e9b9b90 .functor OR 1, L_0x55555e9b9950, L_0x55555e9b9a80, C4<0>, C4<0>;
v0x55555e883110_0 .net "A", 0 0, L_0x55555e9b9ce0;  1 drivers
v0x55555e8831d0_0 .net "B", 0 0, L_0x55555e9b9e10;  1 drivers
v0x55555e883290_0 .net "Cin", 0 0, L_0x55555e9b9f40;  1 drivers
v0x55555e883360_0 .net "Cout", 0 0, L_0x55555e9b9b90;  1 drivers
v0x55555e883420_0 .net "Sum", 0 0, L_0x55555e9b98e0;  1 drivers
v0x55555e883530_0 .net *"_ivl_0", 0 0, L_0x55555e9b9870;  1 drivers
v0x55555e883610_0 .net *"_ivl_4", 0 0, L_0x55555e9b9950;  1 drivers
v0x55555e8836f0_0 .net *"_ivl_6", 0 0, L_0x55555e9b9a10;  1 drivers
v0x55555e8837d0_0 .net *"_ivl_8", 0 0, L_0x55555e9b9a80;  1 drivers
S_0x55555e8839e0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e882040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9b9fe0 .functor XOR 1, L_0x55555e9ba520, L_0x55555e9ba690, C4<0>, C4<0>;
L_0x55555e9ba050 .functor XOR 1, L_0x55555e9b9fe0, L_0x55555e9ba7c0, C4<0>, C4<0>;
L_0x55555e9ba110 .functor AND 1, L_0x55555e9ba520, L_0x55555e9ba690, C4<1>, C4<1>;
L_0x55555e9ba220 .functor XOR 1, L_0x55555e9ba520, L_0x55555e9ba690, C4<0>, C4<0>;
L_0x55555e9ba2c0 .functor AND 1, L_0x55555e9ba7c0, L_0x55555e9ba220, C4<1>, C4<1>;
L_0x55555e9ba3d0 .functor OR 1, L_0x55555e9ba110, L_0x55555e9ba2c0, C4<0>, C4<0>;
v0x55555e883c50_0 .net "A", 0 0, L_0x55555e9ba520;  1 drivers
v0x55555e883d10_0 .net "B", 0 0, L_0x55555e9ba690;  1 drivers
v0x55555e883dd0_0 .net "Cin", 0 0, L_0x55555e9ba7c0;  1 drivers
v0x55555e883ea0_0 .net "Cout", 0 0, L_0x55555e9ba3d0;  1 drivers
v0x55555e883f60_0 .net "Sum", 0 0, L_0x55555e9ba050;  1 drivers
v0x55555e884070_0 .net *"_ivl_0", 0 0, L_0x55555e9b9fe0;  1 drivers
v0x55555e884150_0 .net *"_ivl_4", 0 0, L_0x55555e9ba110;  1 drivers
v0x55555e884230_0 .net *"_ivl_6", 0 0, L_0x55555e9ba220;  1 drivers
v0x55555e884310_0 .net *"_ivl_8", 0 0, L_0x55555e9ba2c0;  1 drivers
S_0x55555e884520 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e882040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9ba9f0 .functor XOR 1, L_0x55555e9baf10, L_0x55555e9bb0d0, C4<0>, C4<0>;
L_0x55555e9baa60 .functor XOR 1, L_0x55555e9ba9f0, L_0x55555e9bb290, C4<0>, C4<0>;
L_0x55555e9bab20 .functor AND 1, L_0x55555e9baf10, L_0x55555e9bb0d0, C4<1>, C4<1>;
L_0x55555e9bac30 .functor XOR 1, L_0x55555e9baf10, L_0x55555e9bb0d0, C4<0>, C4<0>;
L_0x55555e9baca0 .functor AND 1, L_0x55555e9bb290, L_0x55555e9bac30, C4<1>, C4<1>;
L_0x55555e9badb0 .functor OR 1, L_0x55555e9bab20, L_0x55555e9baca0, C4<0>, C4<0>;
v0x55555e884760_0 .net "A", 0 0, L_0x55555e9baf10;  1 drivers
v0x55555e884840_0 .net "B", 0 0, L_0x55555e9bb0d0;  1 drivers
v0x55555e884900_0 .net "Cin", 0 0, L_0x55555e9bb290;  1 drivers
v0x55555e8849d0_0 .net "Cout", 0 0, L_0x55555e9badb0;  alias, 1 drivers
v0x55555e884a90_0 .net "Sum", 0 0, L_0x55555e9baa60;  1 drivers
v0x55555e884ba0_0 .net *"_ivl_0", 0 0, L_0x55555e9ba9f0;  1 drivers
v0x55555e884c80_0 .net *"_ivl_4", 0 0, L_0x55555e9bab20;  1 drivers
v0x55555e884d60_0 .net *"_ivl_6", 0 0, L_0x55555e9bac30;  1 drivers
v0x55555e884e40_0 .net *"_ivl_8", 0 0, L_0x55555e9baca0;  1 drivers
S_0x55555e8855d0 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x55555e87b2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e8885d0_0 .net "A", 3 0, L_0x55555e9bda90;  1 drivers
v0x55555e8886d0_0 .net "B", 3 0, L_0x55555e9bdb30;  1 drivers
v0x55555e8887b0_0 .net "Cin", 0 0, L_0x55555e9bdbd0;  1 drivers
v0x55555e888880_0 .net "Cout", 0 0, L_0x55555e9bd370;  1 drivers
v0x55555e888950_0 .net "Sum", 3 0, L_0x55555e9bd9f0;  1 drivers
v0x55555e8889f0_0 .net "carry", 2 0, L_0x55555e9bce70;  1 drivers
L_0x55555e9bbc00 .part L_0x55555e9bda90, 0, 1;
L_0x55555e9bbd30 .part L_0x55555e9bdb30, 0, 1;
L_0x55555e9bc2d0 .part L_0x55555e9bda90, 1, 1;
L_0x55555e9bc400 .part L_0x55555e9bdb30, 1, 1;
L_0x55555e9bc530 .part L_0x55555e9bce70, 0, 1;
L_0x55555e9bcae0 .part L_0x55555e9bda90, 2, 1;
L_0x55555e9bcc50 .part L_0x55555e9bdb30, 2, 1;
L_0x55555e9bcd80 .part L_0x55555e9bce70, 1, 1;
L_0x55555e9bce70 .concat8 [ 1 1 1 0], L_0x55555e9bbaf0, L_0x55555e9bc180, L_0x55555e9bc990;
L_0x55555e9bd4d0 .part L_0x55555e9bda90, 3, 1;
L_0x55555e9bd690 .part L_0x55555e9bdb30, 3, 1;
L_0x55555e9bd850 .part L_0x55555e9bce70, 2, 1;
L_0x55555e9bd9f0 .concat8 [ 1 1 1 1], L_0x55555e9bb840, L_0x55555e9bbed0, L_0x55555e9bc640, L_0x55555e9bd020;
S_0x55555e885860 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e8855d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9bb7d0 .functor XOR 1, L_0x55555e9bbc00, L_0x55555e9bbd30, C4<0>, C4<0>;
L_0x55555e9bb840 .functor XOR 1, L_0x55555e9bb7d0, L_0x55555e9bdbd0, C4<0>, C4<0>;
L_0x55555e9bb8b0 .functor AND 1, L_0x55555e9bbc00, L_0x55555e9bbd30, C4<1>, C4<1>;
L_0x55555e9bb9c0 .functor XOR 1, L_0x55555e9bbc00, L_0x55555e9bbd30, C4<0>, C4<0>;
L_0x55555e9bba30 .functor AND 1, L_0x55555e9bdbd0, L_0x55555e9bb9c0, C4<1>, C4<1>;
L_0x55555e9bbaf0 .functor OR 1, L_0x55555e9bb8b0, L_0x55555e9bba30, C4<0>, C4<0>;
v0x55555e885b40_0 .net "A", 0 0, L_0x55555e9bbc00;  1 drivers
v0x55555e885c20_0 .net "B", 0 0, L_0x55555e9bbd30;  1 drivers
v0x55555e885ce0_0 .net "Cin", 0 0, L_0x55555e9bdbd0;  alias, 1 drivers
v0x55555e885db0_0 .net "Cout", 0 0, L_0x55555e9bbaf0;  1 drivers
v0x55555e885e70_0 .net "Sum", 0 0, L_0x55555e9bb840;  1 drivers
v0x55555e885f80_0 .net *"_ivl_0", 0 0, L_0x55555e9bb7d0;  1 drivers
v0x55555e886060_0 .net *"_ivl_4", 0 0, L_0x55555e9bb8b0;  1 drivers
v0x55555e886140_0 .net *"_ivl_6", 0 0, L_0x55555e9bb9c0;  1 drivers
v0x55555e886220_0 .net *"_ivl_8", 0 0, L_0x55555e9bba30;  1 drivers
S_0x55555e886430 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e8855d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9bbe60 .functor XOR 1, L_0x55555e9bc2d0, L_0x55555e9bc400, C4<0>, C4<0>;
L_0x55555e9bbed0 .functor XOR 1, L_0x55555e9bbe60, L_0x55555e9bc530, C4<0>, C4<0>;
L_0x55555e9bbf40 .functor AND 1, L_0x55555e9bc2d0, L_0x55555e9bc400, C4<1>, C4<1>;
L_0x55555e9bc000 .functor XOR 1, L_0x55555e9bc2d0, L_0x55555e9bc400, C4<0>, C4<0>;
L_0x55555e9bc070 .functor AND 1, L_0x55555e9bc530, L_0x55555e9bc000, C4<1>, C4<1>;
L_0x55555e9bc180 .functor OR 1, L_0x55555e9bbf40, L_0x55555e9bc070, C4<0>, C4<0>;
v0x55555e886690_0 .net "A", 0 0, L_0x55555e9bc2d0;  1 drivers
v0x55555e886750_0 .net "B", 0 0, L_0x55555e9bc400;  1 drivers
v0x55555e886810_0 .net "Cin", 0 0, L_0x55555e9bc530;  1 drivers
v0x55555e8868e0_0 .net "Cout", 0 0, L_0x55555e9bc180;  1 drivers
v0x55555e8869a0_0 .net "Sum", 0 0, L_0x55555e9bbed0;  1 drivers
v0x55555e886ab0_0 .net *"_ivl_0", 0 0, L_0x55555e9bbe60;  1 drivers
v0x55555e886b90_0 .net *"_ivl_4", 0 0, L_0x55555e9bbf40;  1 drivers
v0x55555e886c70_0 .net *"_ivl_6", 0 0, L_0x55555e9bc000;  1 drivers
v0x55555e886d50_0 .net *"_ivl_8", 0 0, L_0x55555e9bc070;  1 drivers
S_0x55555e886f60 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e8855d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9bc5d0 .functor XOR 1, L_0x55555e9bcae0, L_0x55555e9bcc50, C4<0>, C4<0>;
L_0x55555e9bc640 .functor XOR 1, L_0x55555e9bc5d0, L_0x55555e9bcd80, C4<0>, C4<0>;
L_0x55555e9bc700 .functor AND 1, L_0x55555e9bcae0, L_0x55555e9bcc50, C4<1>, C4<1>;
L_0x55555e9bc810 .functor XOR 1, L_0x55555e9bcae0, L_0x55555e9bcc50, C4<0>, C4<0>;
L_0x55555e9bc880 .functor AND 1, L_0x55555e9bcd80, L_0x55555e9bc810, C4<1>, C4<1>;
L_0x55555e9bc990 .functor OR 1, L_0x55555e9bc700, L_0x55555e9bc880, C4<0>, C4<0>;
v0x55555e8871d0_0 .net "A", 0 0, L_0x55555e9bcae0;  1 drivers
v0x55555e887290_0 .net "B", 0 0, L_0x55555e9bcc50;  1 drivers
v0x55555e887350_0 .net "Cin", 0 0, L_0x55555e9bcd80;  1 drivers
v0x55555e887420_0 .net "Cout", 0 0, L_0x55555e9bc990;  1 drivers
v0x55555e8874e0_0 .net "Sum", 0 0, L_0x55555e9bc640;  1 drivers
v0x55555e8875f0_0 .net *"_ivl_0", 0 0, L_0x55555e9bc5d0;  1 drivers
v0x55555e8876d0_0 .net *"_ivl_4", 0 0, L_0x55555e9bc700;  1 drivers
v0x55555e8877b0_0 .net *"_ivl_6", 0 0, L_0x55555e9bc810;  1 drivers
v0x55555e887890_0 .net *"_ivl_8", 0 0, L_0x55555e9bc880;  1 drivers
S_0x55555e887aa0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e8855d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9bcfb0 .functor XOR 1, L_0x55555e9bd4d0, L_0x55555e9bd690, C4<0>, C4<0>;
L_0x55555e9bd020 .functor XOR 1, L_0x55555e9bcfb0, L_0x55555e9bd850, C4<0>, C4<0>;
L_0x55555e9bd0e0 .functor AND 1, L_0x55555e9bd4d0, L_0x55555e9bd690, C4<1>, C4<1>;
L_0x55555e9bd1f0 .functor XOR 1, L_0x55555e9bd4d0, L_0x55555e9bd690, C4<0>, C4<0>;
L_0x55555e9bd260 .functor AND 1, L_0x55555e9bd850, L_0x55555e9bd1f0, C4<1>, C4<1>;
L_0x55555e9bd370 .functor OR 1, L_0x55555e9bd0e0, L_0x55555e9bd260, C4<0>, C4<0>;
v0x55555e887ce0_0 .net "A", 0 0, L_0x55555e9bd4d0;  1 drivers
v0x55555e887dc0_0 .net "B", 0 0, L_0x55555e9bd690;  1 drivers
v0x55555e887e80_0 .net "Cin", 0 0, L_0x55555e9bd850;  1 drivers
v0x55555e887f50_0 .net "Cout", 0 0, L_0x55555e9bd370;  alias, 1 drivers
v0x55555e888010_0 .net "Sum", 0 0, L_0x55555e9bd020;  1 drivers
v0x55555e888120_0 .net *"_ivl_0", 0 0, L_0x55555e9bcfb0;  1 drivers
v0x55555e888200_0 .net *"_ivl_4", 0 0, L_0x55555e9bd0e0;  1 drivers
v0x55555e8882e0_0 .net *"_ivl_6", 0 0, L_0x55555e9bd1f0;  1 drivers
v0x55555e8883c0_0 .net *"_ivl_8", 0 0, L_0x55555e9bd260;  1 drivers
S_0x55555e888b50 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x55555e87b2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e88bb70_0 .net "A", 3 0, L_0x55555e9bffc0;  1 drivers
v0x55555e88bc70_0 .net "B", 3 0, L_0x55555e9c00d0;  1 drivers
v0x55555e88bd50_0 .net "Cin", 0 0, L_0x55555e9c0170;  1 drivers
v0x55555e88be20_0 .net "Cout", 0 0, L_0x55555e9bf840;  1 drivers
v0x55555e88bef0_0 .net "Sum", 3 0, L_0x55555e9bff20;  1 drivers
v0x55555e88bf90_0 .net "carry", 2 0, L_0x55555e9bf340;  1 drivers
L_0x55555e9be0d0 .part L_0x55555e9bffc0, 0, 1;
L_0x55555e9be200 .part L_0x55555e9c00d0, 0, 1;
L_0x55555e9be7a0 .part L_0x55555e9bffc0, 1, 1;
L_0x55555e9be8d0 .part L_0x55555e9c00d0, 1, 1;
L_0x55555e9bea00 .part L_0x55555e9bf340, 0, 1;
L_0x55555e9befb0 .part L_0x55555e9bffc0, 2, 1;
L_0x55555e9bf120 .part L_0x55555e9c00d0, 2, 1;
L_0x55555e9bf250 .part L_0x55555e9bf340, 1, 1;
L_0x55555e9bf340 .concat8 [ 1 1 1 0], L_0x55555e9bdf80, L_0x55555e9be650, L_0x55555e9bee60;
L_0x55555e9bf9a0 .part L_0x55555e9bffc0, 3, 1;
L_0x55555e9bfbc0 .part L_0x55555e9c00d0, 3, 1;
L_0x55555e9bfd80 .part L_0x55555e9bf340, 2, 1;
L_0x55555e9bff20 .concat8 [ 1 1 1 1], L_0x55555e9bdd70, L_0x55555e9be3a0, L_0x55555e9beb10, L_0x55555e9bf4f0;
S_0x55555e888e30 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e888b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9bdd00 .functor XOR 1, L_0x55555e9be0d0, L_0x55555e9be200, C4<0>, C4<0>;
L_0x55555e9bdd70 .functor XOR 1, L_0x55555e9bdd00, L_0x55555e9c0170, C4<0>, C4<0>;
L_0x55555e9bdde0 .functor AND 1, L_0x55555e9be0d0, L_0x55555e9be200, C4<1>, C4<1>;
L_0x55555e9bde50 .functor XOR 1, L_0x55555e9be0d0, L_0x55555e9be200, C4<0>, C4<0>;
L_0x55555e9bdec0 .functor AND 1, L_0x55555e9c0170, L_0x55555e9bde50, C4<1>, C4<1>;
L_0x55555e9bdf80 .functor OR 1, L_0x55555e9bdde0, L_0x55555e9bdec0, C4<0>, C4<0>;
v0x55555e8890e0_0 .net "A", 0 0, L_0x55555e9be0d0;  1 drivers
v0x55555e8891c0_0 .net "B", 0 0, L_0x55555e9be200;  1 drivers
v0x55555e889280_0 .net "Cin", 0 0, L_0x55555e9c0170;  alias, 1 drivers
v0x55555e889350_0 .net "Cout", 0 0, L_0x55555e9bdf80;  1 drivers
v0x55555e889410_0 .net "Sum", 0 0, L_0x55555e9bdd70;  1 drivers
v0x55555e889520_0 .net *"_ivl_0", 0 0, L_0x55555e9bdd00;  1 drivers
v0x55555e889600_0 .net *"_ivl_4", 0 0, L_0x55555e9bdde0;  1 drivers
v0x55555e8896e0_0 .net *"_ivl_6", 0 0, L_0x55555e9bde50;  1 drivers
v0x55555e8897c0_0 .net *"_ivl_8", 0 0, L_0x55555e9bdec0;  1 drivers
S_0x55555e8899d0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e888b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9be330 .functor XOR 1, L_0x55555e9be7a0, L_0x55555e9be8d0, C4<0>, C4<0>;
L_0x55555e9be3a0 .functor XOR 1, L_0x55555e9be330, L_0x55555e9bea00, C4<0>, C4<0>;
L_0x55555e9be410 .functor AND 1, L_0x55555e9be7a0, L_0x55555e9be8d0, C4<1>, C4<1>;
L_0x55555e9be4d0 .functor XOR 1, L_0x55555e9be7a0, L_0x55555e9be8d0, C4<0>, C4<0>;
L_0x55555e9be540 .functor AND 1, L_0x55555e9bea00, L_0x55555e9be4d0, C4<1>, C4<1>;
L_0x55555e9be650 .functor OR 1, L_0x55555e9be410, L_0x55555e9be540, C4<0>, C4<0>;
v0x55555e889c30_0 .net "A", 0 0, L_0x55555e9be7a0;  1 drivers
v0x55555e889cf0_0 .net "B", 0 0, L_0x55555e9be8d0;  1 drivers
v0x55555e889db0_0 .net "Cin", 0 0, L_0x55555e9bea00;  1 drivers
v0x55555e889e80_0 .net "Cout", 0 0, L_0x55555e9be650;  1 drivers
v0x55555e889f40_0 .net "Sum", 0 0, L_0x55555e9be3a0;  1 drivers
v0x55555e88a050_0 .net *"_ivl_0", 0 0, L_0x55555e9be330;  1 drivers
v0x55555e88a130_0 .net *"_ivl_4", 0 0, L_0x55555e9be410;  1 drivers
v0x55555e88a210_0 .net *"_ivl_6", 0 0, L_0x55555e9be4d0;  1 drivers
v0x55555e88a2f0_0 .net *"_ivl_8", 0 0, L_0x55555e9be540;  1 drivers
S_0x55555e88a500 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e888b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9beaa0 .functor XOR 1, L_0x55555e9befb0, L_0x55555e9bf120, C4<0>, C4<0>;
L_0x55555e9beb10 .functor XOR 1, L_0x55555e9beaa0, L_0x55555e9bf250, C4<0>, C4<0>;
L_0x55555e9bebd0 .functor AND 1, L_0x55555e9befb0, L_0x55555e9bf120, C4<1>, C4<1>;
L_0x55555e9bece0 .functor XOR 1, L_0x55555e9befb0, L_0x55555e9bf120, C4<0>, C4<0>;
L_0x55555e9bed50 .functor AND 1, L_0x55555e9bf250, L_0x55555e9bece0, C4<1>, C4<1>;
L_0x55555e9bee60 .functor OR 1, L_0x55555e9bebd0, L_0x55555e9bed50, C4<0>, C4<0>;
v0x55555e88a770_0 .net "A", 0 0, L_0x55555e9befb0;  1 drivers
v0x55555e88a830_0 .net "B", 0 0, L_0x55555e9bf120;  1 drivers
v0x55555e88a8f0_0 .net "Cin", 0 0, L_0x55555e9bf250;  1 drivers
v0x55555e88a9c0_0 .net "Cout", 0 0, L_0x55555e9bee60;  1 drivers
v0x55555e88aa80_0 .net "Sum", 0 0, L_0x55555e9beb10;  1 drivers
v0x55555e88ab90_0 .net *"_ivl_0", 0 0, L_0x55555e9beaa0;  1 drivers
v0x55555e88ac70_0 .net *"_ivl_4", 0 0, L_0x55555e9bebd0;  1 drivers
v0x55555e88ad50_0 .net *"_ivl_6", 0 0, L_0x55555e9bece0;  1 drivers
v0x55555e88ae30_0 .net *"_ivl_8", 0 0, L_0x55555e9bed50;  1 drivers
S_0x55555e88b040 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e888b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9bf480 .functor XOR 1, L_0x55555e9bf9a0, L_0x55555e9bfbc0, C4<0>, C4<0>;
L_0x55555e9bf4f0 .functor XOR 1, L_0x55555e9bf480, L_0x55555e9bfd80, C4<0>, C4<0>;
L_0x55555e9bf5b0 .functor AND 1, L_0x55555e9bf9a0, L_0x55555e9bfbc0, C4<1>, C4<1>;
L_0x55555e9bf6c0 .functor XOR 1, L_0x55555e9bf9a0, L_0x55555e9bfbc0, C4<0>, C4<0>;
L_0x55555e9bf730 .functor AND 1, L_0x55555e9bfd80, L_0x55555e9bf6c0, C4<1>, C4<1>;
L_0x55555e9bf840 .functor OR 1, L_0x55555e9bf5b0, L_0x55555e9bf730, C4<0>, C4<0>;
v0x55555e88b280_0 .net "A", 0 0, L_0x55555e9bf9a0;  1 drivers
v0x55555e88b360_0 .net "B", 0 0, L_0x55555e9bfbc0;  1 drivers
v0x55555e88b420_0 .net "Cin", 0 0, L_0x55555e9bfd80;  1 drivers
v0x55555e88b4f0_0 .net "Cout", 0 0, L_0x55555e9bf840;  alias, 1 drivers
v0x55555e88b5b0_0 .net "Sum", 0 0, L_0x55555e9bf4f0;  1 drivers
v0x55555e88b6c0_0 .net *"_ivl_0", 0 0, L_0x55555e9bf480;  1 drivers
v0x55555e88b7a0_0 .net *"_ivl_4", 0 0, L_0x55555e9bf5b0;  1 drivers
v0x55555e88b880_0 .net *"_ivl_6", 0 0, L_0x55555e9bf6c0;  1 drivers
v0x55555e88b960_0 .net *"_ivl_8", 0 0, L_0x55555e9bf730;  1 drivers
S_0x55555e88c0f0 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x55555e87b2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e88f0f0_0 .net "A", 3 0, L_0x55555e9c2550;  1 drivers
v0x55555e88f1f0_0 .net "B", 3 0, L_0x55555e9c25f0;  1 drivers
v0x55555e88f2d0_0 .net "Cin", 0 0, L_0x55555e9c2720;  1 drivers
v0x55555e88f3a0_0 .net "Cout", 0 0, L_0x55555e9c1e30;  1 drivers
v0x55555e88f470_0 .net "Sum", 3 0, L_0x55555e9c24b0;  1 drivers
v0x55555e88f510_0 .net "carry", 2 0, L_0x55555e9c1930;  1 drivers
L_0x55555e9c0690 .part L_0x55555e9c2550, 0, 1;
L_0x55555e9c07c0 .part L_0x55555e9c25f0, 0, 1;
L_0x55555e9c0d60 .part L_0x55555e9c2550, 1, 1;
L_0x55555e9c0e90 .part L_0x55555e9c25f0, 1, 1;
L_0x55555e9c0fc0 .part L_0x55555e9c1930, 0, 1;
L_0x55555e9c15a0 .part L_0x55555e9c2550, 2, 1;
L_0x55555e9c1710 .part L_0x55555e9c25f0, 2, 1;
L_0x55555e9c1840 .part L_0x55555e9c1930, 1, 1;
L_0x55555e9c1930 .concat8 [ 1 1 1 0], L_0x55555e9c0540, L_0x55555e9c0c10, L_0x55555e9c1450;
L_0x55555e9c1f90 .part L_0x55555e9c2550, 3, 1;
L_0x55555e9c2150 .part L_0x55555e9c25f0, 3, 1;
L_0x55555e9c2310 .part L_0x55555e9c1930, 2, 1;
L_0x55555e9c24b0 .concat8 [ 1 1 1 1], L_0x55555e9c0330, L_0x55555e9c0960, L_0x55555e9c10d0, L_0x55555e9c1ae0;
S_0x55555e88c380 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e88c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9c0060 .functor XOR 1, L_0x55555e9c0690, L_0x55555e9c07c0, C4<0>, C4<0>;
L_0x55555e9c0330 .functor XOR 1, L_0x55555e9c0060, L_0x55555e9c2720, C4<0>, C4<0>;
L_0x55555e9c03a0 .functor AND 1, L_0x55555e9c0690, L_0x55555e9c07c0, C4<1>, C4<1>;
L_0x55555e9c0410 .functor XOR 1, L_0x55555e9c0690, L_0x55555e9c07c0, C4<0>, C4<0>;
L_0x55555e9c0480 .functor AND 1, L_0x55555e9c2720, L_0x55555e9c0410, C4<1>, C4<1>;
L_0x55555e9c0540 .functor OR 1, L_0x55555e9c03a0, L_0x55555e9c0480, C4<0>, C4<0>;
v0x55555e88c660_0 .net "A", 0 0, L_0x55555e9c0690;  1 drivers
v0x55555e88c740_0 .net "B", 0 0, L_0x55555e9c07c0;  1 drivers
v0x55555e88c800_0 .net "Cin", 0 0, L_0x55555e9c2720;  alias, 1 drivers
v0x55555e88c8d0_0 .net "Cout", 0 0, L_0x55555e9c0540;  1 drivers
v0x55555e88c990_0 .net "Sum", 0 0, L_0x55555e9c0330;  1 drivers
v0x55555e88caa0_0 .net *"_ivl_0", 0 0, L_0x55555e9c0060;  1 drivers
v0x55555e88cb80_0 .net *"_ivl_4", 0 0, L_0x55555e9c03a0;  1 drivers
v0x55555e88cc60_0 .net *"_ivl_6", 0 0, L_0x55555e9c0410;  1 drivers
v0x55555e88cd40_0 .net *"_ivl_8", 0 0, L_0x55555e9c0480;  1 drivers
S_0x55555e88cf50 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e88c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9c08f0 .functor XOR 1, L_0x55555e9c0d60, L_0x55555e9c0e90, C4<0>, C4<0>;
L_0x55555e9c0960 .functor XOR 1, L_0x55555e9c08f0, L_0x55555e9c0fc0, C4<0>, C4<0>;
L_0x55555e9c09d0 .functor AND 1, L_0x55555e9c0d60, L_0x55555e9c0e90, C4<1>, C4<1>;
L_0x55555e9c0a90 .functor XOR 1, L_0x55555e9c0d60, L_0x55555e9c0e90, C4<0>, C4<0>;
L_0x55555e9c0b00 .functor AND 1, L_0x55555e9c0fc0, L_0x55555e9c0a90, C4<1>, C4<1>;
L_0x55555e9c0c10 .functor OR 1, L_0x55555e9c09d0, L_0x55555e9c0b00, C4<0>, C4<0>;
v0x55555e88d1b0_0 .net "A", 0 0, L_0x55555e9c0d60;  1 drivers
v0x55555e88d270_0 .net "B", 0 0, L_0x55555e9c0e90;  1 drivers
v0x55555e88d330_0 .net "Cin", 0 0, L_0x55555e9c0fc0;  1 drivers
v0x55555e88d400_0 .net "Cout", 0 0, L_0x55555e9c0c10;  1 drivers
v0x55555e88d4c0_0 .net "Sum", 0 0, L_0x55555e9c0960;  1 drivers
v0x55555e88d5d0_0 .net *"_ivl_0", 0 0, L_0x55555e9c08f0;  1 drivers
v0x55555e88d6b0_0 .net *"_ivl_4", 0 0, L_0x55555e9c09d0;  1 drivers
v0x55555e88d790_0 .net *"_ivl_6", 0 0, L_0x55555e9c0a90;  1 drivers
v0x55555e88d870_0 .net *"_ivl_8", 0 0, L_0x55555e9c0b00;  1 drivers
S_0x55555e88da80 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e88c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9c1060 .functor XOR 1, L_0x55555e9c15a0, L_0x55555e9c1710, C4<0>, C4<0>;
L_0x55555e9c10d0 .functor XOR 1, L_0x55555e9c1060, L_0x55555e9c1840, C4<0>, C4<0>;
L_0x55555e9c1190 .functor AND 1, L_0x55555e9c15a0, L_0x55555e9c1710, C4<1>, C4<1>;
L_0x55555e9c12a0 .functor XOR 1, L_0x55555e9c15a0, L_0x55555e9c1710, C4<0>, C4<0>;
L_0x55555e9c1340 .functor AND 1, L_0x55555e9c1840, L_0x55555e9c12a0, C4<1>, C4<1>;
L_0x55555e9c1450 .functor OR 1, L_0x55555e9c1190, L_0x55555e9c1340, C4<0>, C4<0>;
v0x55555e88dcf0_0 .net "A", 0 0, L_0x55555e9c15a0;  1 drivers
v0x55555e88ddb0_0 .net "B", 0 0, L_0x55555e9c1710;  1 drivers
v0x55555e88de70_0 .net "Cin", 0 0, L_0x55555e9c1840;  1 drivers
v0x55555e88df40_0 .net "Cout", 0 0, L_0x55555e9c1450;  1 drivers
v0x55555e88e000_0 .net "Sum", 0 0, L_0x55555e9c10d0;  1 drivers
v0x55555e88e110_0 .net *"_ivl_0", 0 0, L_0x55555e9c1060;  1 drivers
v0x55555e88e1f0_0 .net *"_ivl_4", 0 0, L_0x55555e9c1190;  1 drivers
v0x55555e88e2d0_0 .net *"_ivl_6", 0 0, L_0x55555e9c12a0;  1 drivers
v0x55555e88e3b0_0 .net *"_ivl_8", 0 0, L_0x55555e9c1340;  1 drivers
S_0x55555e88e5c0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e88c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9c1a70 .functor XOR 1, L_0x55555e9c1f90, L_0x55555e9c2150, C4<0>, C4<0>;
L_0x55555e9c1ae0 .functor XOR 1, L_0x55555e9c1a70, L_0x55555e9c2310, C4<0>, C4<0>;
L_0x55555e9c1ba0 .functor AND 1, L_0x55555e9c1f90, L_0x55555e9c2150, C4<1>, C4<1>;
L_0x55555e9c1cb0 .functor XOR 1, L_0x55555e9c1f90, L_0x55555e9c2150, C4<0>, C4<0>;
L_0x55555e9c1d20 .functor AND 1, L_0x55555e9c2310, L_0x55555e9c1cb0, C4<1>, C4<1>;
L_0x55555e9c1e30 .functor OR 1, L_0x55555e9c1ba0, L_0x55555e9c1d20, C4<0>, C4<0>;
v0x55555e88e800_0 .net "A", 0 0, L_0x55555e9c1f90;  1 drivers
v0x55555e88e8e0_0 .net "B", 0 0, L_0x55555e9c2150;  1 drivers
v0x55555e88e9a0_0 .net "Cin", 0 0, L_0x55555e9c2310;  1 drivers
v0x55555e88ea70_0 .net "Cout", 0 0, L_0x55555e9c1e30;  alias, 1 drivers
v0x55555e88eb30_0 .net "Sum", 0 0, L_0x55555e9c1ae0;  1 drivers
v0x55555e88ec40_0 .net *"_ivl_0", 0 0, L_0x55555e9c1a70;  1 drivers
v0x55555e88ed20_0 .net *"_ivl_4", 0 0, L_0x55555e9c1ba0;  1 drivers
v0x55555e88ee00_0 .net *"_ivl_6", 0 0, L_0x55555e9c1cb0;  1 drivers
v0x55555e88eee0_0 .net *"_ivl_8", 0 0, L_0x55555e9c1d20;  1 drivers
S_0x55555e88f670 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x55555e87b2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e892670_0 .net "A", 3 0, L_0x55555e9c4a10;  1 drivers
v0x55555e892770_0 .net "B", 3 0, L_0x55555e9c4b50;  1 drivers
v0x55555e892850_0 .net "Cin", 0 0, L_0x55555e9c4bf0;  1 drivers
v0x55555e892920_0 .net "Cout", 0 0, L_0x55555e9c42f0;  1 drivers
v0x55555e8929f0_0 .net "Sum", 3 0, L_0x55555e9c4970;  1 drivers
v0x55555e892a90_0 .net "carry", 2 0, L_0x55555e9c3df0;  1 drivers
L_0x55555e9c2be0 .part L_0x55555e9c4a10, 0, 1;
L_0x55555e9c2c80 .part L_0x55555e9c4b50, 0, 1;
L_0x55555e9c3220 .part L_0x55555e9c4a10, 1, 1;
L_0x55555e9c3350 .part L_0x55555e9c4b50, 1, 1;
L_0x55555e9c3480 .part L_0x55555e9c3df0, 0, 1;
L_0x55555e9c3a60 .part L_0x55555e9c4a10, 2, 1;
L_0x55555e9c3bd0 .part L_0x55555e9c4b50, 2, 1;
L_0x55555e9c3d00 .part L_0x55555e9c3df0, 1, 1;
L_0x55555e9c3df0 .concat8 [ 1 1 1 0], L_0x55555e9c2a90, L_0x55555e9c30d0, L_0x55555e9c3910;
L_0x55555e9c4450 .part L_0x55555e9c4a10, 3, 1;
L_0x55555e9c4610 .part L_0x55555e9c4b50, 3, 1;
L_0x55555e9c47d0 .part L_0x55555e9c3df0, 2, 1;
L_0x55555e9c4970 .concat8 [ 1 1 1 1], L_0x55555e9c2830, L_0x55555e9c2e20, L_0x55555e9c3590, L_0x55555e9c3fa0;
S_0x55555e88f900 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e88f670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9c27c0 .functor XOR 1, L_0x55555e9c2be0, L_0x55555e9c2c80, C4<0>, C4<0>;
L_0x55555e9c2830 .functor XOR 1, L_0x55555e9c27c0, L_0x55555e9c4bf0, C4<0>, C4<0>;
L_0x55555e9c28a0 .functor AND 1, L_0x55555e9c2be0, L_0x55555e9c2c80, C4<1>, C4<1>;
L_0x55555e9c2960 .functor XOR 1, L_0x55555e9c2be0, L_0x55555e9c2c80, C4<0>, C4<0>;
L_0x55555e9c29d0 .functor AND 1, L_0x55555e9c4bf0, L_0x55555e9c2960, C4<1>, C4<1>;
L_0x55555e9c2a90 .functor OR 1, L_0x55555e9c28a0, L_0x55555e9c29d0, C4<0>, C4<0>;
v0x55555e88fbe0_0 .net "A", 0 0, L_0x55555e9c2be0;  1 drivers
v0x55555e88fcc0_0 .net "B", 0 0, L_0x55555e9c2c80;  1 drivers
v0x55555e88fd80_0 .net "Cin", 0 0, L_0x55555e9c4bf0;  alias, 1 drivers
v0x55555e88fe50_0 .net "Cout", 0 0, L_0x55555e9c2a90;  1 drivers
v0x55555e88ff10_0 .net "Sum", 0 0, L_0x55555e9c2830;  1 drivers
v0x55555e890020_0 .net *"_ivl_0", 0 0, L_0x55555e9c27c0;  1 drivers
v0x55555e890100_0 .net *"_ivl_4", 0 0, L_0x55555e9c28a0;  1 drivers
v0x55555e8901e0_0 .net *"_ivl_6", 0 0, L_0x55555e9c2960;  1 drivers
v0x55555e8902c0_0 .net *"_ivl_8", 0 0, L_0x55555e9c29d0;  1 drivers
S_0x55555e8904d0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e88f670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9c2db0 .functor XOR 1, L_0x55555e9c3220, L_0x55555e9c3350, C4<0>, C4<0>;
L_0x55555e9c2e20 .functor XOR 1, L_0x55555e9c2db0, L_0x55555e9c3480, C4<0>, C4<0>;
L_0x55555e9c2e90 .functor AND 1, L_0x55555e9c3220, L_0x55555e9c3350, C4<1>, C4<1>;
L_0x55555e9c2f50 .functor XOR 1, L_0x55555e9c3220, L_0x55555e9c3350, C4<0>, C4<0>;
L_0x55555e9c2fc0 .functor AND 1, L_0x55555e9c3480, L_0x55555e9c2f50, C4<1>, C4<1>;
L_0x55555e9c30d0 .functor OR 1, L_0x55555e9c2e90, L_0x55555e9c2fc0, C4<0>, C4<0>;
v0x55555e890730_0 .net "A", 0 0, L_0x55555e9c3220;  1 drivers
v0x55555e8907f0_0 .net "B", 0 0, L_0x55555e9c3350;  1 drivers
v0x55555e8908b0_0 .net "Cin", 0 0, L_0x55555e9c3480;  1 drivers
v0x55555e890980_0 .net "Cout", 0 0, L_0x55555e9c30d0;  1 drivers
v0x55555e890a40_0 .net "Sum", 0 0, L_0x55555e9c2e20;  1 drivers
v0x55555e890b50_0 .net *"_ivl_0", 0 0, L_0x55555e9c2db0;  1 drivers
v0x55555e890c30_0 .net *"_ivl_4", 0 0, L_0x55555e9c2e90;  1 drivers
v0x55555e890d10_0 .net *"_ivl_6", 0 0, L_0x55555e9c2f50;  1 drivers
v0x55555e890df0_0 .net *"_ivl_8", 0 0, L_0x55555e9c2fc0;  1 drivers
S_0x55555e891000 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e88f670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9c3520 .functor XOR 1, L_0x55555e9c3a60, L_0x55555e9c3bd0, C4<0>, C4<0>;
L_0x55555e9c3590 .functor XOR 1, L_0x55555e9c3520, L_0x55555e9c3d00, C4<0>, C4<0>;
L_0x55555e9c3650 .functor AND 1, L_0x55555e9c3a60, L_0x55555e9c3bd0, C4<1>, C4<1>;
L_0x55555e9c3760 .functor XOR 1, L_0x55555e9c3a60, L_0x55555e9c3bd0, C4<0>, C4<0>;
L_0x55555e9c3800 .functor AND 1, L_0x55555e9c3d00, L_0x55555e9c3760, C4<1>, C4<1>;
L_0x55555e9c3910 .functor OR 1, L_0x55555e9c3650, L_0x55555e9c3800, C4<0>, C4<0>;
v0x55555e891270_0 .net "A", 0 0, L_0x55555e9c3a60;  1 drivers
v0x55555e891330_0 .net "B", 0 0, L_0x55555e9c3bd0;  1 drivers
v0x55555e8913f0_0 .net "Cin", 0 0, L_0x55555e9c3d00;  1 drivers
v0x55555e8914c0_0 .net "Cout", 0 0, L_0x55555e9c3910;  1 drivers
v0x55555e891580_0 .net "Sum", 0 0, L_0x55555e9c3590;  1 drivers
v0x55555e891690_0 .net *"_ivl_0", 0 0, L_0x55555e9c3520;  1 drivers
v0x55555e891770_0 .net *"_ivl_4", 0 0, L_0x55555e9c3650;  1 drivers
v0x55555e891850_0 .net *"_ivl_6", 0 0, L_0x55555e9c3760;  1 drivers
v0x55555e891930_0 .net *"_ivl_8", 0 0, L_0x55555e9c3800;  1 drivers
S_0x55555e891b40 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e88f670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9c3f30 .functor XOR 1, L_0x55555e9c4450, L_0x55555e9c4610, C4<0>, C4<0>;
L_0x55555e9c3fa0 .functor XOR 1, L_0x55555e9c3f30, L_0x55555e9c47d0, C4<0>, C4<0>;
L_0x55555e9c4060 .functor AND 1, L_0x55555e9c4450, L_0x55555e9c4610, C4<1>, C4<1>;
L_0x55555e9c4170 .functor XOR 1, L_0x55555e9c4450, L_0x55555e9c4610, C4<0>, C4<0>;
L_0x55555e9c41e0 .functor AND 1, L_0x55555e9c47d0, L_0x55555e9c4170, C4<1>, C4<1>;
L_0x55555e9c42f0 .functor OR 1, L_0x55555e9c4060, L_0x55555e9c41e0, C4<0>, C4<0>;
v0x55555e891d80_0 .net "A", 0 0, L_0x55555e9c4450;  1 drivers
v0x55555e891e60_0 .net "B", 0 0, L_0x55555e9c4610;  1 drivers
v0x55555e891f20_0 .net "Cin", 0 0, L_0x55555e9c47d0;  1 drivers
v0x55555e891ff0_0 .net "Cout", 0 0, L_0x55555e9c42f0;  alias, 1 drivers
v0x55555e8920b0_0 .net "Sum", 0 0, L_0x55555e9c3fa0;  1 drivers
v0x55555e8921c0_0 .net *"_ivl_0", 0 0, L_0x55555e9c3f30;  1 drivers
v0x55555e8922a0_0 .net *"_ivl_4", 0 0, L_0x55555e9c4060;  1 drivers
v0x55555e892380_0 .net *"_ivl_6", 0 0, L_0x55555e9c4170;  1 drivers
v0x55555e892460_0 .net *"_ivl_8", 0 0, L_0x55555e9c41e0;  1 drivers
S_0x55555e892bf0 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x55555e87b2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e895bf0_0 .net "A", 3 0, L_0x55555e9c7060;  1 drivers
v0x55555e895cf0_0 .net "B", 3 0, L_0x55555e9c4c90;  1 drivers
v0x55555e895dd0_0 .net "Cin", 0 0, L_0x55555e9c71c0;  1 drivers
v0x55555e895ea0_0 .net "Cout", 0 0, L_0x55555e9c6950;  alias, 1 drivers
v0x55555e895f70_0 .net "Sum", 3 0, L_0x55555e9c6fc0;  1 drivers
v0x55555e896010_0 .net "carry", 2 0, L_0x55555e9c6450;  1 drivers
L_0x55555e9c51b0 .part L_0x55555e9c7060, 0, 1;
L_0x55555e9c52e0 .part L_0x55555e9c4c90, 0, 1;
L_0x55555e9c5880 .part L_0x55555e9c7060, 1, 1;
L_0x55555e9c59b0 .part L_0x55555e9c4c90, 1, 1;
L_0x55555e9c5ae0 .part L_0x55555e9c6450, 0, 1;
L_0x55555e9c60c0 .part L_0x55555e9c7060, 2, 1;
L_0x55555e9c6230 .part L_0x55555e9c4c90, 2, 1;
L_0x55555e9c6360 .part L_0x55555e9c6450, 1, 1;
L_0x55555e9c6450 .concat8 [ 1 1 1 0], L_0x55555e9c5060, L_0x55555e9c5730, L_0x55555e9c5f70;
L_0x55555e9c6aa0 .part L_0x55555e9c7060, 3, 1;
L_0x55555e9c6c60 .part L_0x55555e9c4c90, 3, 1;
L_0x55555e9c6e20 .part L_0x55555e9c6450, 2, 1;
L_0x55555e9c6fc0 .concat8 [ 1 1 1 1], L_0x55555e9c4db0, L_0x55555e9c5480, L_0x55555e9c5bf0, L_0x55555e9c6600;
S_0x55555e892e80 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e892bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9c4d40 .functor XOR 1, L_0x55555e9c51b0, L_0x55555e9c52e0, C4<0>, C4<0>;
L_0x55555e9c4db0 .functor XOR 1, L_0x55555e9c4d40, L_0x55555e9c71c0, C4<0>, C4<0>;
L_0x55555e9c4e20 .functor AND 1, L_0x55555e9c51b0, L_0x55555e9c52e0, C4<1>, C4<1>;
L_0x55555e9c4f30 .functor XOR 1, L_0x55555e9c51b0, L_0x55555e9c52e0, C4<0>, C4<0>;
L_0x55555e9c4fa0 .functor AND 1, L_0x55555e9c71c0, L_0x55555e9c4f30, C4<1>, C4<1>;
L_0x55555e9c5060 .functor OR 1, L_0x55555e9c4e20, L_0x55555e9c4fa0, C4<0>, C4<0>;
v0x55555e893160_0 .net "A", 0 0, L_0x55555e9c51b0;  1 drivers
v0x55555e893240_0 .net "B", 0 0, L_0x55555e9c52e0;  1 drivers
v0x55555e893300_0 .net "Cin", 0 0, L_0x55555e9c71c0;  alias, 1 drivers
v0x55555e8933d0_0 .net "Cout", 0 0, L_0x55555e9c5060;  1 drivers
v0x55555e893490_0 .net "Sum", 0 0, L_0x55555e9c4db0;  1 drivers
v0x55555e8935a0_0 .net *"_ivl_0", 0 0, L_0x55555e9c4d40;  1 drivers
v0x55555e893680_0 .net *"_ivl_4", 0 0, L_0x55555e9c4e20;  1 drivers
v0x55555e893760_0 .net *"_ivl_6", 0 0, L_0x55555e9c4f30;  1 drivers
v0x55555e893840_0 .net *"_ivl_8", 0 0, L_0x55555e9c4fa0;  1 drivers
S_0x55555e893a50 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e892bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9c5410 .functor XOR 1, L_0x55555e9c5880, L_0x55555e9c59b0, C4<0>, C4<0>;
L_0x55555e9c5480 .functor XOR 1, L_0x55555e9c5410, L_0x55555e9c5ae0, C4<0>, C4<0>;
L_0x55555e9c54f0 .functor AND 1, L_0x55555e9c5880, L_0x55555e9c59b0, C4<1>, C4<1>;
L_0x55555e9c55b0 .functor XOR 1, L_0x55555e9c5880, L_0x55555e9c59b0, C4<0>, C4<0>;
L_0x55555e9c5620 .functor AND 1, L_0x55555e9c5ae0, L_0x55555e9c55b0, C4<1>, C4<1>;
L_0x55555e9c5730 .functor OR 1, L_0x55555e9c54f0, L_0x55555e9c5620, C4<0>, C4<0>;
v0x55555e893cb0_0 .net "A", 0 0, L_0x55555e9c5880;  1 drivers
v0x55555e893d70_0 .net "B", 0 0, L_0x55555e9c59b0;  1 drivers
v0x55555e893e30_0 .net "Cin", 0 0, L_0x55555e9c5ae0;  1 drivers
v0x55555e893f00_0 .net "Cout", 0 0, L_0x55555e9c5730;  1 drivers
v0x55555e893fc0_0 .net "Sum", 0 0, L_0x55555e9c5480;  1 drivers
v0x55555e8940d0_0 .net *"_ivl_0", 0 0, L_0x55555e9c5410;  1 drivers
v0x55555e8941b0_0 .net *"_ivl_4", 0 0, L_0x55555e9c54f0;  1 drivers
v0x55555e894290_0 .net *"_ivl_6", 0 0, L_0x55555e9c55b0;  1 drivers
v0x55555e894370_0 .net *"_ivl_8", 0 0, L_0x55555e9c5620;  1 drivers
S_0x55555e894580 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e892bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9c5b80 .functor XOR 1, L_0x55555e9c60c0, L_0x55555e9c6230, C4<0>, C4<0>;
L_0x55555e9c5bf0 .functor XOR 1, L_0x55555e9c5b80, L_0x55555e9c6360, C4<0>, C4<0>;
L_0x55555e9c5cb0 .functor AND 1, L_0x55555e9c60c0, L_0x55555e9c6230, C4<1>, C4<1>;
L_0x55555e9c5dc0 .functor XOR 1, L_0x55555e9c60c0, L_0x55555e9c6230, C4<0>, C4<0>;
L_0x55555e9c5e60 .functor AND 1, L_0x55555e9c6360, L_0x55555e9c5dc0, C4<1>, C4<1>;
L_0x55555e9c5f70 .functor OR 1, L_0x55555e9c5cb0, L_0x55555e9c5e60, C4<0>, C4<0>;
v0x55555e8947f0_0 .net "A", 0 0, L_0x55555e9c60c0;  1 drivers
v0x55555e8948b0_0 .net "B", 0 0, L_0x55555e9c6230;  1 drivers
v0x55555e894970_0 .net "Cin", 0 0, L_0x55555e9c6360;  1 drivers
v0x55555e894a40_0 .net "Cout", 0 0, L_0x55555e9c5f70;  1 drivers
v0x55555e894b00_0 .net "Sum", 0 0, L_0x55555e9c5bf0;  1 drivers
v0x55555e894c10_0 .net *"_ivl_0", 0 0, L_0x55555e9c5b80;  1 drivers
v0x55555e894cf0_0 .net *"_ivl_4", 0 0, L_0x55555e9c5cb0;  1 drivers
v0x55555e894dd0_0 .net *"_ivl_6", 0 0, L_0x55555e9c5dc0;  1 drivers
v0x55555e894eb0_0 .net *"_ivl_8", 0 0, L_0x55555e9c5e60;  1 drivers
S_0x55555e8950c0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e892bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9c6590 .functor XOR 1, L_0x55555e9c6aa0, L_0x55555e9c6c60, C4<0>, C4<0>;
L_0x55555e9c6600 .functor XOR 1, L_0x55555e9c6590, L_0x55555e9c6e20, C4<0>, C4<0>;
L_0x55555e9c66c0 .functor AND 1, L_0x55555e9c6aa0, L_0x55555e9c6c60, C4<1>, C4<1>;
L_0x55555e9c67d0 .functor XOR 1, L_0x55555e9c6aa0, L_0x55555e9c6c60, C4<0>, C4<0>;
L_0x55555e9c6840 .functor AND 1, L_0x55555e9c6e20, L_0x55555e9c67d0, C4<1>, C4<1>;
L_0x55555e9c6950 .functor OR 1, L_0x55555e9c66c0, L_0x55555e9c6840, C4<0>, C4<0>;
v0x55555e895300_0 .net "A", 0 0, L_0x55555e9c6aa0;  1 drivers
v0x55555e8953e0_0 .net "B", 0 0, L_0x55555e9c6c60;  1 drivers
v0x55555e8954a0_0 .net "Cin", 0 0, L_0x55555e9c6e20;  1 drivers
v0x55555e895570_0 .net "Cout", 0 0, L_0x55555e9c6950;  alias, 1 drivers
v0x55555e895630_0 .net "Sum", 0 0, L_0x55555e9c6600;  1 drivers
v0x55555e895740_0 .net *"_ivl_0", 0 0, L_0x55555e9c6590;  1 drivers
v0x55555e895820_0 .net *"_ivl_4", 0 0, L_0x55555e9c66c0;  1 drivers
v0x55555e895900_0 .net *"_ivl_6", 0 0, L_0x55555e9c67d0;  1 drivers
v0x55555e8959e0_0 .net *"_ivl_8", 0 0, L_0x55555e9c6840;  1 drivers
S_0x55555e89c9b0 .scope module, "u_stage_if" "stage_if" 13 213, 29 1 0, S_0x55555e59bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stall";
    .port_info 3 /INPUT 1 "i_flush";
    .port_info 4 /INPUT 32 "i_redirect_pc";
    .port_info 5 /INPUT 1 "i_redirect_valid";
    .port_info 6 /INPUT 1 "i_btb_update";
    .port_info 7 /INPUT 32 "i_btb_update_pc";
    .port_info 8 /INPUT 32 "i_btb_update_target";
    .port_info 9 /OUTPUT 32 "o_imem_addr";
    .port_info 10 /INPUT 32 "i_imem_rdata";
    .port_info 11 /OUTPUT 32 "o_pc";
    .port_info 12 /OUTPUT 32 "o_instr";
    .port_info 13 /OUTPUT 1 "o_pred_taken";
P_0x55555e896f40 .param/l "BTB_INDEX_BITS" 1 29 35, +C4<00000000000000000000000000000110>;
P_0x55555e896f80 .param/l "BTB_SIZE" 1 29 34, +C4<00000000000000000000000001000000>;
L_0x55555e993060 .functor BUFZ 32, v0x55555e8bbb50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e9930d0 .functor BUFZ 32, v0x55555e8bbb50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555e993140 .functor BUFZ 1, v0x55555e8bba90_0, C4<0>, C4<0>, C4<0>;
L_0x55555ea1e8a0 .functor BUFT 32, L_0x55555e993850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e8b8d60_0 .net "btb_index", 5 0, L_0x55555e97ffa0;  1 drivers
v0x55555e8b8e60 .array "btb_tag", 0 63, 31 0;
v0x55555e8b9720 .array "btb_target", 0 63, 31 0;
v0x55555e8ba1d0 .array "btb_valid", 0 63, 0 0;
v0x55555e8bac80_0 .net "cout_dummy", 0 0, L_0x55555e992230;  1 drivers
v0x55555e8bad70_0 .net "i_btb_update", 0 0, L_0x55555e9934c0;  1 drivers
v0x55555e8bae30_0 .net "i_btb_update_pc", 31 0, L_0x55555e9c8b90;  alias, 1 drivers
v0x55555e8baef0_0 .net "i_btb_update_target", 31 0, L_0x55555e9c8c90;  alias, 1 drivers
v0x55555e8baf90_0 .net "i_clk", 0 0, v0x55555e8cb2a0_0;  alias, 1 drivers
L_0x7f3943205ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e8bb0c0_0 .net "i_flush", 0 0, L_0x7f3943205ba8;  1 drivers
v0x55555e8bb160_0 .net "i_imem_rdata", 31 0, L_0x55555e993850;  alias, 1 drivers
v0x55555e8bb220_0 .net "i_redirect_pc", 31 0, v0x55555e89b4c0_0;  alias, 1 drivers
v0x55555e8bb2f0_0 .net "i_redirect_valid", 0 0, L_0x55555e993310;  1 drivers
v0x55555e8bb390_0 .net "i_reset", 0 0, L_0x55555e97f170;  alias, 1 drivers
v0x55555e8bb430_0 .net "i_stall", 0 0, L_0x55555e9931b0;  1 drivers
v0x55555e8bb4f0_0 .net "o_imem_addr", 31 0, L_0x55555e993060;  alias, 1 drivers
v0x55555e8bb5e0_0 .net "o_instr", 31 0, L_0x55555ea1e8a0;  alias, 1 drivers
v0x55555e8bb6a0_0 .net "o_pc", 31 0, L_0x55555e9930d0;  alias, 1 drivers
v0x55555e8bb770_0 .net "o_pred_taken", 0 0, L_0x55555e993140;  alias, 1 drivers
v0x55555e8bb840_0 .var "pc_next", 31 0;
v0x55555e8bb8e0_0 .net "pc_plus4", 31 0, L_0x55555e9929e0;  1 drivers
v0x55555e8bb9d0_0 .var "pc_pred", 31 0;
v0x55555e8bba90_0 .var "pred_taken", 0 0;
v0x55555e8bbb50_0 .var "r_pc", 31 0;
v0x55555e8bbc40_0 .net "update_index", 5 0, L_0x55555e980090;  1 drivers
E_0x55555e6add00/0 .event anyedge, v0x55555e8bb2f0_0, v0x55555e89b4c0_0, v0x55555e8bba90_0, v0x55555e8bb9d0_0;
E_0x55555e6add00/1 .event anyedge, v0x55555e8b8ad0_0;
E_0x55555e6add00 .event/or E_0x55555e6add00/0, E_0x55555e6add00/1;
v0x55555e8ba1d0_0 .array/port v0x55555e8ba1d0, 0;
v0x55555e8ba1d0_1 .array/port v0x55555e8ba1d0, 1;
E_0x55555e70c930/0 .event anyedge, v0x55555e8b8ad0_0, v0x55555e8b8d60_0, v0x55555e8ba1d0_0, v0x55555e8ba1d0_1;
v0x55555e8ba1d0_2 .array/port v0x55555e8ba1d0, 2;
v0x55555e8ba1d0_3 .array/port v0x55555e8ba1d0, 3;
v0x55555e8ba1d0_4 .array/port v0x55555e8ba1d0, 4;
v0x55555e8ba1d0_5 .array/port v0x55555e8ba1d0, 5;
E_0x55555e70c930/1 .event anyedge, v0x55555e8ba1d0_2, v0x55555e8ba1d0_3, v0x55555e8ba1d0_4, v0x55555e8ba1d0_5;
v0x55555e8ba1d0_6 .array/port v0x55555e8ba1d0, 6;
v0x55555e8ba1d0_7 .array/port v0x55555e8ba1d0, 7;
v0x55555e8ba1d0_8 .array/port v0x55555e8ba1d0, 8;
v0x55555e8ba1d0_9 .array/port v0x55555e8ba1d0, 9;
E_0x55555e70c930/2 .event anyedge, v0x55555e8ba1d0_6, v0x55555e8ba1d0_7, v0x55555e8ba1d0_8, v0x55555e8ba1d0_9;
v0x55555e8ba1d0_10 .array/port v0x55555e8ba1d0, 10;
v0x55555e8ba1d0_11 .array/port v0x55555e8ba1d0, 11;
v0x55555e8ba1d0_12 .array/port v0x55555e8ba1d0, 12;
v0x55555e8ba1d0_13 .array/port v0x55555e8ba1d0, 13;
E_0x55555e70c930/3 .event anyedge, v0x55555e8ba1d0_10, v0x55555e8ba1d0_11, v0x55555e8ba1d0_12, v0x55555e8ba1d0_13;
v0x55555e8ba1d0_14 .array/port v0x55555e8ba1d0, 14;
v0x55555e8ba1d0_15 .array/port v0x55555e8ba1d0, 15;
v0x55555e8ba1d0_16 .array/port v0x55555e8ba1d0, 16;
v0x55555e8ba1d0_17 .array/port v0x55555e8ba1d0, 17;
E_0x55555e70c930/4 .event anyedge, v0x55555e8ba1d0_14, v0x55555e8ba1d0_15, v0x55555e8ba1d0_16, v0x55555e8ba1d0_17;
v0x55555e8ba1d0_18 .array/port v0x55555e8ba1d0, 18;
v0x55555e8ba1d0_19 .array/port v0x55555e8ba1d0, 19;
v0x55555e8ba1d0_20 .array/port v0x55555e8ba1d0, 20;
v0x55555e8ba1d0_21 .array/port v0x55555e8ba1d0, 21;
E_0x55555e70c930/5 .event anyedge, v0x55555e8ba1d0_18, v0x55555e8ba1d0_19, v0x55555e8ba1d0_20, v0x55555e8ba1d0_21;
v0x55555e8ba1d0_22 .array/port v0x55555e8ba1d0, 22;
v0x55555e8ba1d0_23 .array/port v0x55555e8ba1d0, 23;
v0x55555e8ba1d0_24 .array/port v0x55555e8ba1d0, 24;
v0x55555e8ba1d0_25 .array/port v0x55555e8ba1d0, 25;
E_0x55555e70c930/6 .event anyedge, v0x55555e8ba1d0_22, v0x55555e8ba1d0_23, v0x55555e8ba1d0_24, v0x55555e8ba1d0_25;
v0x55555e8ba1d0_26 .array/port v0x55555e8ba1d0, 26;
v0x55555e8ba1d0_27 .array/port v0x55555e8ba1d0, 27;
v0x55555e8ba1d0_28 .array/port v0x55555e8ba1d0, 28;
v0x55555e8ba1d0_29 .array/port v0x55555e8ba1d0, 29;
E_0x55555e70c930/7 .event anyedge, v0x55555e8ba1d0_26, v0x55555e8ba1d0_27, v0x55555e8ba1d0_28, v0x55555e8ba1d0_29;
v0x55555e8ba1d0_30 .array/port v0x55555e8ba1d0, 30;
v0x55555e8ba1d0_31 .array/port v0x55555e8ba1d0, 31;
v0x55555e8ba1d0_32 .array/port v0x55555e8ba1d0, 32;
v0x55555e8ba1d0_33 .array/port v0x55555e8ba1d0, 33;
E_0x55555e70c930/8 .event anyedge, v0x55555e8ba1d0_30, v0x55555e8ba1d0_31, v0x55555e8ba1d0_32, v0x55555e8ba1d0_33;
v0x55555e8ba1d0_34 .array/port v0x55555e8ba1d0, 34;
v0x55555e8ba1d0_35 .array/port v0x55555e8ba1d0, 35;
v0x55555e8ba1d0_36 .array/port v0x55555e8ba1d0, 36;
v0x55555e8ba1d0_37 .array/port v0x55555e8ba1d0, 37;
E_0x55555e70c930/9 .event anyedge, v0x55555e8ba1d0_34, v0x55555e8ba1d0_35, v0x55555e8ba1d0_36, v0x55555e8ba1d0_37;
v0x55555e8ba1d0_38 .array/port v0x55555e8ba1d0, 38;
v0x55555e8ba1d0_39 .array/port v0x55555e8ba1d0, 39;
v0x55555e8ba1d0_40 .array/port v0x55555e8ba1d0, 40;
v0x55555e8ba1d0_41 .array/port v0x55555e8ba1d0, 41;
E_0x55555e70c930/10 .event anyedge, v0x55555e8ba1d0_38, v0x55555e8ba1d0_39, v0x55555e8ba1d0_40, v0x55555e8ba1d0_41;
v0x55555e8ba1d0_42 .array/port v0x55555e8ba1d0, 42;
v0x55555e8ba1d0_43 .array/port v0x55555e8ba1d0, 43;
v0x55555e8ba1d0_44 .array/port v0x55555e8ba1d0, 44;
v0x55555e8ba1d0_45 .array/port v0x55555e8ba1d0, 45;
E_0x55555e70c930/11 .event anyedge, v0x55555e8ba1d0_42, v0x55555e8ba1d0_43, v0x55555e8ba1d0_44, v0x55555e8ba1d0_45;
v0x55555e8ba1d0_46 .array/port v0x55555e8ba1d0, 46;
v0x55555e8ba1d0_47 .array/port v0x55555e8ba1d0, 47;
v0x55555e8ba1d0_48 .array/port v0x55555e8ba1d0, 48;
v0x55555e8ba1d0_49 .array/port v0x55555e8ba1d0, 49;
E_0x55555e70c930/12 .event anyedge, v0x55555e8ba1d0_46, v0x55555e8ba1d0_47, v0x55555e8ba1d0_48, v0x55555e8ba1d0_49;
v0x55555e8ba1d0_50 .array/port v0x55555e8ba1d0, 50;
v0x55555e8ba1d0_51 .array/port v0x55555e8ba1d0, 51;
v0x55555e8ba1d0_52 .array/port v0x55555e8ba1d0, 52;
v0x55555e8ba1d0_53 .array/port v0x55555e8ba1d0, 53;
E_0x55555e70c930/13 .event anyedge, v0x55555e8ba1d0_50, v0x55555e8ba1d0_51, v0x55555e8ba1d0_52, v0x55555e8ba1d0_53;
v0x55555e8ba1d0_54 .array/port v0x55555e8ba1d0, 54;
v0x55555e8ba1d0_55 .array/port v0x55555e8ba1d0, 55;
v0x55555e8ba1d0_56 .array/port v0x55555e8ba1d0, 56;
v0x55555e8ba1d0_57 .array/port v0x55555e8ba1d0, 57;
E_0x55555e70c930/14 .event anyedge, v0x55555e8ba1d0_54, v0x55555e8ba1d0_55, v0x55555e8ba1d0_56, v0x55555e8ba1d0_57;
v0x55555e8ba1d0_58 .array/port v0x55555e8ba1d0, 58;
v0x55555e8ba1d0_59 .array/port v0x55555e8ba1d0, 59;
v0x55555e8ba1d0_60 .array/port v0x55555e8ba1d0, 60;
v0x55555e8ba1d0_61 .array/port v0x55555e8ba1d0, 61;
E_0x55555e70c930/15 .event anyedge, v0x55555e8ba1d0_58, v0x55555e8ba1d0_59, v0x55555e8ba1d0_60, v0x55555e8ba1d0_61;
v0x55555e8ba1d0_62 .array/port v0x55555e8ba1d0, 62;
v0x55555e8ba1d0_63 .array/port v0x55555e8ba1d0, 63;
v0x55555e8b8e60_0 .array/port v0x55555e8b8e60, 0;
v0x55555e8b8e60_1 .array/port v0x55555e8b8e60, 1;
E_0x55555e70c930/16 .event anyedge, v0x55555e8ba1d0_62, v0x55555e8ba1d0_63, v0x55555e8b8e60_0, v0x55555e8b8e60_1;
v0x55555e8b8e60_2 .array/port v0x55555e8b8e60, 2;
v0x55555e8b8e60_3 .array/port v0x55555e8b8e60, 3;
v0x55555e8b8e60_4 .array/port v0x55555e8b8e60, 4;
v0x55555e8b8e60_5 .array/port v0x55555e8b8e60, 5;
E_0x55555e70c930/17 .event anyedge, v0x55555e8b8e60_2, v0x55555e8b8e60_3, v0x55555e8b8e60_4, v0x55555e8b8e60_5;
v0x55555e8b8e60_6 .array/port v0x55555e8b8e60, 6;
v0x55555e8b8e60_7 .array/port v0x55555e8b8e60, 7;
v0x55555e8b8e60_8 .array/port v0x55555e8b8e60, 8;
v0x55555e8b8e60_9 .array/port v0x55555e8b8e60, 9;
E_0x55555e70c930/18 .event anyedge, v0x55555e8b8e60_6, v0x55555e8b8e60_7, v0x55555e8b8e60_8, v0x55555e8b8e60_9;
v0x55555e8b8e60_10 .array/port v0x55555e8b8e60, 10;
v0x55555e8b8e60_11 .array/port v0x55555e8b8e60, 11;
v0x55555e8b8e60_12 .array/port v0x55555e8b8e60, 12;
v0x55555e8b8e60_13 .array/port v0x55555e8b8e60, 13;
E_0x55555e70c930/19 .event anyedge, v0x55555e8b8e60_10, v0x55555e8b8e60_11, v0x55555e8b8e60_12, v0x55555e8b8e60_13;
v0x55555e8b8e60_14 .array/port v0x55555e8b8e60, 14;
v0x55555e8b8e60_15 .array/port v0x55555e8b8e60, 15;
v0x55555e8b8e60_16 .array/port v0x55555e8b8e60, 16;
v0x55555e8b8e60_17 .array/port v0x55555e8b8e60, 17;
E_0x55555e70c930/20 .event anyedge, v0x55555e8b8e60_14, v0x55555e8b8e60_15, v0x55555e8b8e60_16, v0x55555e8b8e60_17;
v0x55555e8b8e60_18 .array/port v0x55555e8b8e60, 18;
v0x55555e8b8e60_19 .array/port v0x55555e8b8e60, 19;
v0x55555e8b8e60_20 .array/port v0x55555e8b8e60, 20;
v0x55555e8b8e60_21 .array/port v0x55555e8b8e60, 21;
E_0x55555e70c930/21 .event anyedge, v0x55555e8b8e60_18, v0x55555e8b8e60_19, v0x55555e8b8e60_20, v0x55555e8b8e60_21;
v0x55555e8b8e60_22 .array/port v0x55555e8b8e60, 22;
v0x55555e8b8e60_23 .array/port v0x55555e8b8e60, 23;
v0x55555e8b8e60_24 .array/port v0x55555e8b8e60, 24;
v0x55555e8b8e60_25 .array/port v0x55555e8b8e60, 25;
E_0x55555e70c930/22 .event anyedge, v0x55555e8b8e60_22, v0x55555e8b8e60_23, v0x55555e8b8e60_24, v0x55555e8b8e60_25;
v0x55555e8b8e60_26 .array/port v0x55555e8b8e60, 26;
v0x55555e8b8e60_27 .array/port v0x55555e8b8e60, 27;
v0x55555e8b8e60_28 .array/port v0x55555e8b8e60, 28;
v0x55555e8b8e60_29 .array/port v0x55555e8b8e60, 29;
E_0x55555e70c930/23 .event anyedge, v0x55555e8b8e60_26, v0x55555e8b8e60_27, v0x55555e8b8e60_28, v0x55555e8b8e60_29;
v0x55555e8b8e60_30 .array/port v0x55555e8b8e60, 30;
v0x55555e8b8e60_31 .array/port v0x55555e8b8e60, 31;
v0x55555e8b8e60_32 .array/port v0x55555e8b8e60, 32;
v0x55555e8b8e60_33 .array/port v0x55555e8b8e60, 33;
E_0x55555e70c930/24 .event anyedge, v0x55555e8b8e60_30, v0x55555e8b8e60_31, v0x55555e8b8e60_32, v0x55555e8b8e60_33;
v0x55555e8b8e60_34 .array/port v0x55555e8b8e60, 34;
v0x55555e8b8e60_35 .array/port v0x55555e8b8e60, 35;
v0x55555e8b8e60_36 .array/port v0x55555e8b8e60, 36;
v0x55555e8b8e60_37 .array/port v0x55555e8b8e60, 37;
E_0x55555e70c930/25 .event anyedge, v0x55555e8b8e60_34, v0x55555e8b8e60_35, v0x55555e8b8e60_36, v0x55555e8b8e60_37;
v0x55555e8b8e60_38 .array/port v0x55555e8b8e60, 38;
v0x55555e8b8e60_39 .array/port v0x55555e8b8e60, 39;
v0x55555e8b8e60_40 .array/port v0x55555e8b8e60, 40;
v0x55555e8b8e60_41 .array/port v0x55555e8b8e60, 41;
E_0x55555e70c930/26 .event anyedge, v0x55555e8b8e60_38, v0x55555e8b8e60_39, v0x55555e8b8e60_40, v0x55555e8b8e60_41;
v0x55555e8b8e60_42 .array/port v0x55555e8b8e60, 42;
v0x55555e8b8e60_43 .array/port v0x55555e8b8e60, 43;
v0x55555e8b8e60_44 .array/port v0x55555e8b8e60, 44;
v0x55555e8b8e60_45 .array/port v0x55555e8b8e60, 45;
E_0x55555e70c930/27 .event anyedge, v0x55555e8b8e60_42, v0x55555e8b8e60_43, v0x55555e8b8e60_44, v0x55555e8b8e60_45;
v0x55555e8b8e60_46 .array/port v0x55555e8b8e60, 46;
v0x55555e8b8e60_47 .array/port v0x55555e8b8e60, 47;
v0x55555e8b8e60_48 .array/port v0x55555e8b8e60, 48;
v0x55555e8b8e60_49 .array/port v0x55555e8b8e60, 49;
E_0x55555e70c930/28 .event anyedge, v0x55555e8b8e60_46, v0x55555e8b8e60_47, v0x55555e8b8e60_48, v0x55555e8b8e60_49;
v0x55555e8b8e60_50 .array/port v0x55555e8b8e60, 50;
v0x55555e8b8e60_51 .array/port v0x55555e8b8e60, 51;
v0x55555e8b8e60_52 .array/port v0x55555e8b8e60, 52;
v0x55555e8b8e60_53 .array/port v0x55555e8b8e60, 53;
E_0x55555e70c930/29 .event anyedge, v0x55555e8b8e60_50, v0x55555e8b8e60_51, v0x55555e8b8e60_52, v0x55555e8b8e60_53;
v0x55555e8b8e60_54 .array/port v0x55555e8b8e60, 54;
v0x55555e8b8e60_55 .array/port v0x55555e8b8e60, 55;
v0x55555e8b8e60_56 .array/port v0x55555e8b8e60, 56;
v0x55555e8b8e60_57 .array/port v0x55555e8b8e60, 57;
E_0x55555e70c930/30 .event anyedge, v0x55555e8b8e60_54, v0x55555e8b8e60_55, v0x55555e8b8e60_56, v0x55555e8b8e60_57;
v0x55555e8b8e60_58 .array/port v0x55555e8b8e60, 58;
v0x55555e8b8e60_59 .array/port v0x55555e8b8e60, 59;
v0x55555e8b8e60_60 .array/port v0x55555e8b8e60, 60;
v0x55555e8b8e60_61 .array/port v0x55555e8b8e60, 61;
E_0x55555e70c930/31 .event anyedge, v0x55555e8b8e60_58, v0x55555e8b8e60_59, v0x55555e8b8e60_60, v0x55555e8b8e60_61;
v0x55555e8b8e60_62 .array/port v0x55555e8b8e60, 62;
v0x55555e8b8e60_63 .array/port v0x55555e8b8e60, 63;
v0x55555e8b9720_0 .array/port v0x55555e8b9720, 0;
E_0x55555e70c930/32 .event anyedge, v0x55555e8b8e60_62, v0x55555e8b8e60_63, v0x55555e8b8710_0, v0x55555e8b9720_0;
v0x55555e8b9720_1 .array/port v0x55555e8b9720, 1;
v0x55555e8b9720_2 .array/port v0x55555e8b9720, 2;
v0x55555e8b9720_3 .array/port v0x55555e8b9720, 3;
v0x55555e8b9720_4 .array/port v0x55555e8b9720, 4;
E_0x55555e70c930/33 .event anyedge, v0x55555e8b9720_1, v0x55555e8b9720_2, v0x55555e8b9720_3, v0x55555e8b9720_4;
v0x55555e8b9720_5 .array/port v0x55555e8b9720, 5;
v0x55555e8b9720_6 .array/port v0x55555e8b9720, 6;
v0x55555e8b9720_7 .array/port v0x55555e8b9720, 7;
v0x55555e8b9720_8 .array/port v0x55555e8b9720, 8;
E_0x55555e70c930/34 .event anyedge, v0x55555e8b9720_5, v0x55555e8b9720_6, v0x55555e8b9720_7, v0x55555e8b9720_8;
v0x55555e8b9720_9 .array/port v0x55555e8b9720, 9;
v0x55555e8b9720_10 .array/port v0x55555e8b9720, 10;
v0x55555e8b9720_11 .array/port v0x55555e8b9720, 11;
v0x55555e8b9720_12 .array/port v0x55555e8b9720, 12;
E_0x55555e70c930/35 .event anyedge, v0x55555e8b9720_9, v0x55555e8b9720_10, v0x55555e8b9720_11, v0x55555e8b9720_12;
v0x55555e8b9720_13 .array/port v0x55555e8b9720, 13;
v0x55555e8b9720_14 .array/port v0x55555e8b9720, 14;
v0x55555e8b9720_15 .array/port v0x55555e8b9720, 15;
v0x55555e8b9720_16 .array/port v0x55555e8b9720, 16;
E_0x55555e70c930/36 .event anyedge, v0x55555e8b9720_13, v0x55555e8b9720_14, v0x55555e8b9720_15, v0x55555e8b9720_16;
v0x55555e8b9720_17 .array/port v0x55555e8b9720, 17;
v0x55555e8b9720_18 .array/port v0x55555e8b9720, 18;
v0x55555e8b9720_19 .array/port v0x55555e8b9720, 19;
v0x55555e8b9720_20 .array/port v0x55555e8b9720, 20;
E_0x55555e70c930/37 .event anyedge, v0x55555e8b9720_17, v0x55555e8b9720_18, v0x55555e8b9720_19, v0x55555e8b9720_20;
v0x55555e8b9720_21 .array/port v0x55555e8b9720, 21;
v0x55555e8b9720_22 .array/port v0x55555e8b9720, 22;
v0x55555e8b9720_23 .array/port v0x55555e8b9720, 23;
v0x55555e8b9720_24 .array/port v0x55555e8b9720, 24;
E_0x55555e70c930/38 .event anyedge, v0x55555e8b9720_21, v0x55555e8b9720_22, v0x55555e8b9720_23, v0x55555e8b9720_24;
v0x55555e8b9720_25 .array/port v0x55555e8b9720, 25;
v0x55555e8b9720_26 .array/port v0x55555e8b9720, 26;
v0x55555e8b9720_27 .array/port v0x55555e8b9720, 27;
v0x55555e8b9720_28 .array/port v0x55555e8b9720, 28;
E_0x55555e70c930/39 .event anyedge, v0x55555e8b9720_25, v0x55555e8b9720_26, v0x55555e8b9720_27, v0x55555e8b9720_28;
v0x55555e8b9720_29 .array/port v0x55555e8b9720, 29;
v0x55555e8b9720_30 .array/port v0x55555e8b9720, 30;
v0x55555e8b9720_31 .array/port v0x55555e8b9720, 31;
v0x55555e8b9720_32 .array/port v0x55555e8b9720, 32;
E_0x55555e70c930/40 .event anyedge, v0x55555e8b9720_29, v0x55555e8b9720_30, v0x55555e8b9720_31, v0x55555e8b9720_32;
v0x55555e8b9720_33 .array/port v0x55555e8b9720, 33;
v0x55555e8b9720_34 .array/port v0x55555e8b9720, 34;
v0x55555e8b9720_35 .array/port v0x55555e8b9720, 35;
v0x55555e8b9720_36 .array/port v0x55555e8b9720, 36;
E_0x55555e70c930/41 .event anyedge, v0x55555e8b9720_33, v0x55555e8b9720_34, v0x55555e8b9720_35, v0x55555e8b9720_36;
v0x55555e8b9720_37 .array/port v0x55555e8b9720, 37;
v0x55555e8b9720_38 .array/port v0x55555e8b9720, 38;
v0x55555e8b9720_39 .array/port v0x55555e8b9720, 39;
v0x55555e8b9720_40 .array/port v0x55555e8b9720, 40;
E_0x55555e70c930/42 .event anyedge, v0x55555e8b9720_37, v0x55555e8b9720_38, v0x55555e8b9720_39, v0x55555e8b9720_40;
v0x55555e8b9720_41 .array/port v0x55555e8b9720, 41;
v0x55555e8b9720_42 .array/port v0x55555e8b9720, 42;
v0x55555e8b9720_43 .array/port v0x55555e8b9720, 43;
v0x55555e8b9720_44 .array/port v0x55555e8b9720, 44;
E_0x55555e70c930/43 .event anyedge, v0x55555e8b9720_41, v0x55555e8b9720_42, v0x55555e8b9720_43, v0x55555e8b9720_44;
v0x55555e8b9720_45 .array/port v0x55555e8b9720, 45;
v0x55555e8b9720_46 .array/port v0x55555e8b9720, 46;
v0x55555e8b9720_47 .array/port v0x55555e8b9720, 47;
v0x55555e8b9720_48 .array/port v0x55555e8b9720, 48;
E_0x55555e70c930/44 .event anyedge, v0x55555e8b9720_45, v0x55555e8b9720_46, v0x55555e8b9720_47, v0x55555e8b9720_48;
v0x55555e8b9720_49 .array/port v0x55555e8b9720, 49;
v0x55555e8b9720_50 .array/port v0x55555e8b9720, 50;
v0x55555e8b9720_51 .array/port v0x55555e8b9720, 51;
v0x55555e8b9720_52 .array/port v0x55555e8b9720, 52;
E_0x55555e70c930/45 .event anyedge, v0x55555e8b9720_49, v0x55555e8b9720_50, v0x55555e8b9720_51, v0x55555e8b9720_52;
v0x55555e8b9720_53 .array/port v0x55555e8b9720, 53;
v0x55555e8b9720_54 .array/port v0x55555e8b9720, 54;
v0x55555e8b9720_55 .array/port v0x55555e8b9720, 55;
v0x55555e8b9720_56 .array/port v0x55555e8b9720, 56;
E_0x55555e70c930/46 .event anyedge, v0x55555e8b9720_53, v0x55555e8b9720_54, v0x55555e8b9720_55, v0x55555e8b9720_56;
v0x55555e8b9720_57 .array/port v0x55555e8b9720, 57;
v0x55555e8b9720_58 .array/port v0x55555e8b9720, 58;
v0x55555e8b9720_59 .array/port v0x55555e8b9720, 59;
v0x55555e8b9720_60 .array/port v0x55555e8b9720, 60;
E_0x55555e70c930/47 .event anyedge, v0x55555e8b9720_57, v0x55555e8b9720_58, v0x55555e8b9720_59, v0x55555e8b9720_60;
v0x55555e8b9720_61 .array/port v0x55555e8b9720, 61;
v0x55555e8b9720_62 .array/port v0x55555e8b9720, 62;
v0x55555e8b9720_63 .array/port v0x55555e8b9720, 63;
E_0x55555e70c930/48 .event anyedge, v0x55555e8b9720_61, v0x55555e8b9720_62, v0x55555e8b9720_63;
E_0x55555e70c930 .event/or E_0x55555e70c930/0, E_0x55555e70c930/1, E_0x55555e70c930/2, E_0x55555e70c930/3, E_0x55555e70c930/4, E_0x55555e70c930/5, E_0x55555e70c930/6, E_0x55555e70c930/7, E_0x55555e70c930/8, E_0x55555e70c930/9, E_0x55555e70c930/10, E_0x55555e70c930/11, E_0x55555e70c930/12, E_0x55555e70c930/13, E_0x55555e70c930/14, E_0x55555e70c930/15, E_0x55555e70c930/16, E_0x55555e70c930/17, E_0x55555e70c930/18, E_0x55555e70c930/19, E_0x55555e70c930/20, E_0x55555e70c930/21, E_0x55555e70c930/22, E_0x55555e70c930/23, E_0x55555e70c930/24, E_0x55555e70c930/25, E_0x55555e70c930/26, E_0x55555e70c930/27, E_0x55555e70c930/28, E_0x55555e70c930/29, E_0x55555e70c930/30, E_0x55555e70c930/31, E_0x55555e70c930/32, E_0x55555e70c930/33, E_0x55555e70c930/34, E_0x55555e70c930/35, E_0x55555e70c930/36, E_0x55555e70c930/37, E_0x55555e70c930/38, E_0x55555e70c930/39, E_0x55555e70c930/40, E_0x55555e70c930/41, E_0x55555e70c930/42, E_0x55555e70c930/43, E_0x55555e70c930/44, E_0x55555e70c930/45, E_0x55555e70c930/46, E_0x55555e70c930/47, E_0x55555e70c930/48;
L_0x55555e97ffa0 .part v0x55555e8bbb50_0, 2, 6;
L_0x55555e980090 .part L_0x55555e9c8b90, 2, 6;
S_0x55555e89d560 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 29 61, 29 61 0, S_0x55555e89c9b0;
 .timescale 0 0;
v0x55555e89d760_0 .var/2s "i", 31 0;
S_0x55555e89d860 .scope module, "pc_adder" "FA_32bit" 29 75, 23 47 0, S_0x55555e89c9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e8b8710_0 .net "A", 31 0, v0x55555e8bbb50_0;  1 drivers
L_0x7f3943205b18 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55555e8b8810_0 .net "B", 31 0, L_0x7f3943205b18;  1 drivers
L_0x7f3943205b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555e8b88f0_0 .net "Cin", 0 0, L_0x7f3943205b60;  1 drivers
v0x55555e8b89e0_0 .net "Cout", 0 0, L_0x55555e992230;  alias, 1 drivers
v0x55555e8b8ad0_0 .net "Sum", 31 0, L_0x55555e9929e0;  alias, 1 drivers
v0x55555e8b8be0_0 .net "carry", 6 0, L_0x55555e9904c0;  1 drivers
L_0x55555e982440 .part v0x55555e8bbb50_0, 0, 4;
L_0x55555e9824e0 .part L_0x7f3943205b18, 0, 4;
L_0x55555e984880 .part v0x55555e8bbb50_0, 4, 4;
L_0x55555e9849b0 .part L_0x7f3943205b18, 4, 4;
L_0x55555e984a50 .part L_0x55555e9904c0, 0, 1;
L_0x55555e986e30 .part v0x55555e8bbb50_0, 8, 4;
L_0x55555e986f10 .part L_0x7f3943205b18, 8, 4;
L_0x55555e986fb0 .part L_0x55555e9904c0, 1, 1;
L_0x55555e9893f0 .part v0x55555e8bbb50_0, 12, 4;
L_0x55555e989490 .part L_0x7f3943205b18, 12, 4;
L_0x55555e9895c0 .part L_0x55555e9904c0, 2, 1;
L_0x55555e98b900 .part v0x55555e8bbb50_0, 16, 4;
L_0x55555e98ba10 .part L_0x7f3943205b18, 16, 4;
L_0x55555e98bab0 .part L_0x55555e9904c0, 3, 1;
L_0x55555e98de60 .part v0x55555e8bbb50_0, 20, 4;
L_0x55555e98e010 .part L_0x7f3943205b18, 20, 4;
L_0x55555e98e140 .part L_0x55555e9904c0, 4, 1;
L_0x55555e990420 .part v0x55555e8bbb50_0, 24, 4;
L_0x55555e990560 .part L_0x7f3943205b18, 24, 4;
L_0x55555e990600 .part L_0x55555e9904c0, 5, 1;
LS_0x55555e9904c0_0_0 .concat8 [ 1 1 1 1], L_0x55555e981d20, L_0x55555e984160, L_0x55555e986710, L_0x55555e988cd0;
LS_0x55555e9904c0_0_4 .concat8 [ 1 1 1 0], L_0x55555e98b1e0, L_0x55555e98d740, L_0x55555e98fd70;
L_0x55555e9904c0 .concat8 [ 4 3 0 0], LS_0x55555e9904c0_0_0, LS_0x55555e9904c0_0_4;
L_0x55555e992940 .part v0x55555e8bbb50_0, 28, 4;
L_0x55555e9906a0 .part L_0x7f3943205b18, 28, 4;
L_0x55555e992bb0 .part L_0x55555e9904c0, 6, 1;
LS_0x55555e9929e0_0_0 .concat8 [ 4 4 4 4], L_0x55555e9823a0, L_0x55555e9847e0, L_0x55555e986d90, L_0x55555e989350;
LS_0x55555e9929e0_0_4 .concat8 [ 4 4 4 4], L_0x55555e98b860, L_0x55555e98ddc0, L_0x55555e990380, L_0x55555e9928a0;
L_0x55555e9929e0 .concat8 [ 16 16 0 0], LS_0x55555e9929e0_0_0, LS_0x55555e9929e0_0_4;
S_0x55555e89db40 .scope module, "fa0" "FA_4bit" 23 57, 23 24 0, S_0x55555e89d860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e8a0ae0_0 .net "A", 3 0, L_0x55555e982440;  1 drivers
v0x55555e8a0be0_0 .net "B", 3 0, L_0x55555e9824e0;  1 drivers
v0x55555e8a0cc0_0 .net "Cin", 0 0, L_0x7f3943205b60;  alias, 1 drivers
v0x55555e8a0d90_0 .net "Cout", 0 0, L_0x55555e981d20;  1 drivers
v0x55555e8a0e60_0 .net "Sum", 3 0, L_0x55555e9823a0;  1 drivers
v0x55555e8a0f00_0 .net "carry", 2 0, L_0x55555e981820;  1 drivers
L_0x55555e9805f0 .part L_0x55555e982440, 0, 1;
L_0x55555e980720 .part L_0x55555e9824e0, 0, 1;
L_0x55555e980c80 .part L_0x55555e982440, 1, 1;
L_0x55555e980db0 .part L_0x55555e9824e0, 1, 1;
L_0x55555e980ee0 .part L_0x55555e981820, 0, 1;
L_0x55555e981490 .part L_0x55555e982440, 2, 1;
L_0x55555e981600 .part L_0x55555e9824e0, 2, 1;
L_0x55555e981730 .part L_0x55555e981820, 1, 1;
L_0x55555e981820 .concat8 [ 1 1 1 0], L_0x55555e9804e0, L_0x55555e980b70, L_0x55555e981340;
L_0x55555e981e80 .part L_0x55555e982440, 3, 1;
L_0x55555e982040 .part L_0x55555e9824e0, 3, 1;
L_0x55555e982200 .part L_0x55555e981820, 2, 1;
L_0x55555e9823a0 .concat8 [ 1 1 1 1], L_0x55555e9801a0, L_0x55555e9808c0, L_0x55555e980ff0, L_0x55555e9819d0;
S_0x55555e89de00 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e89db40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e980130 .functor XOR 1, L_0x55555e9805f0, L_0x55555e980720, C4<0>, C4<0>;
L_0x55555e9801a0 .functor XOR 1, L_0x55555e980130, L_0x7f3943205b60, C4<0>, C4<0>;
L_0x55555e980260 .functor AND 1, L_0x55555e9805f0, L_0x55555e980720, C4<1>, C4<1>;
L_0x55555e980370 .functor XOR 1, L_0x55555e9805f0, L_0x55555e980720, C4<0>, C4<0>;
L_0x55555e9803e0 .functor AND 1, L_0x7f3943205b60, L_0x55555e980370, C4<1>, C4<1>;
L_0x55555e9804e0 .functor OR 1, L_0x55555e980260, L_0x55555e9803e0, C4<0>, C4<0>;
v0x55555e89e0e0_0 .net "A", 0 0, L_0x55555e9805f0;  1 drivers
v0x55555e89e1c0_0 .net "B", 0 0, L_0x55555e980720;  1 drivers
v0x55555e89e280_0 .net "Cin", 0 0, L_0x7f3943205b60;  alias, 1 drivers
v0x55555e89e350_0 .net "Cout", 0 0, L_0x55555e9804e0;  1 drivers
v0x55555e89e410_0 .net "Sum", 0 0, L_0x55555e9801a0;  1 drivers
v0x55555e89e520_0 .net *"_ivl_0", 0 0, L_0x55555e980130;  1 drivers
v0x55555e89e600_0 .net *"_ivl_4", 0 0, L_0x55555e980260;  1 drivers
v0x55555e89e6e0_0 .net *"_ivl_6", 0 0, L_0x55555e980370;  1 drivers
v0x55555e89e7c0_0 .net *"_ivl_8", 0 0, L_0x55555e9803e0;  1 drivers
S_0x55555e89e940 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e89db40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e980850 .functor XOR 1, L_0x55555e980c80, L_0x55555e980db0, C4<0>, C4<0>;
L_0x55555e9808c0 .functor XOR 1, L_0x55555e980850, L_0x55555e980ee0, C4<0>, C4<0>;
L_0x55555e980930 .functor AND 1, L_0x55555e980c80, L_0x55555e980db0, C4<1>, C4<1>;
L_0x55555e9809f0 .functor XOR 1, L_0x55555e980c80, L_0x55555e980db0, C4<0>, C4<0>;
L_0x55555e980a60 .functor AND 1, L_0x55555e980ee0, L_0x55555e9809f0, C4<1>, C4<1>;
L_0x55555e980b70 .functor OR 1, L_0x55555e980930, L_0x55555e980a60, C4<0>, C4<0>;
v0x55555e89eba0_0 .net "A", 0 0, L_0x55555e980c80;  1 drivers
v0x55555e89ec60_0 .net "B", 0 0, L_0x55555e980db0;  1 drivers
v0x55555e89ed20_0 .net "Cin", 0 0, L_0x55555e980ee0;  1 drivers
v0x55555e89edf0_0 .net "Cout", 0 0, L_0x55555e980b70;  1 drivers
v0x55555e89eeb0_0 .net "Sum", 0 0, L_0x55555e9808c0;  1 drivers
v0x55555e89efc0_0 .net *"_ivl_0", 0 0, L_0x55555e980850;  1 drivers
v0x55555e89f0a0_0 .net *"_ivl_4", 0 0, L_0x55555e980930;  1 drivers
v0x55555e89f180_0 .net *"_ivl_6", 0 0, L_0x55555e9809f0;  1 drivers
v0x55555e89f260_0 .net *"_ivl_8", 0 0, L_0x55555e980a60;  1 drivers
S_0x55555e89f470 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e89db40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e980f80 .functor XOR 1, L_0x55555e981490, L_0x55555e981600, C4<0>, C4<0>;
L_0x55555e980ff0 .functor XOR 1, L_0x55555e980f80, L_0x55555e981730, C4<0>, C4<0>;
L_0x55555e9810b0 .functor AND 1, L_0x55555e981490, L_0x55555e981600, C4<1>, C4<1>;
L_0x55555e9811c0 .functor XOR 1, L_0x55555e981490, L_0x55555e981600, C4<0>, C4<0>;
L_0x55555e981230 .functor AND 1, L_0x55555e981730, L_0x55555e9811c0, C4<1>, C4<1>;
L_0x55555e981340 .functor OR 1, L_0x55555e9810b0, L_0x55555e981230, C4<0>, C4<0>;
v0x55555e89f6e0_0 .net "A", 0 0, L_0x55555e981490;  1 drivers
v0x55555e89f7a0_0 .net "B", 0 0, L_0x55555e981600;  1 drivers
v0x55555e89f860_0 .net "Cin", 0 0, L_0x55555e981730;  1 drivers
v0x55555e89f930_0 .net "Cout", 0 0, L_0x55555e981340;  1 drivers
v0x55555e89f9f0_0 .net "Sum", 0 0, L_0x55555e980ff0;  1 drivers
v0x55555e89fb00_0 .net *"_ivl_0", 0 0, L_0x55555e980f80;  1 drivers
v0x55555e89fbe0_0 .net *"_ivl_4", 0 0, L_0x55555e9810b0;  1 drivers
v0x55555e89fcc0_0 .net *"_ivl_6", 0 0, L_0x55555e9811c0;  1 drivers
v0x55555e89fda0_0 .net *"_ivl_8", 0 0, L_0x55555e981230;  1 drivers
S_0x55555e89ffb0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e89db40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e981960 .functor XOR 1, L_0x55555e981e80, L_0x55555e982040, C4<0>, C4<0>;
L_0x55555e9819d0 .functor XOR 1, L_0x55555e981960, L_0x55555e982200, C4<0>, C4<0>;
L_0x55555e981a90 .functor AND 1, L_0x55555e981e80, L_0x55555e982040, C4<1>, C4<1>;
L_0x55555e981ba0 .functor XOR 1, L_0x55555e981e80, L_0x55555e982040, C4<0>, C4<0>;
L_0x55555e981c10 .functor AND 1, L_0x55555e982200, L_0x55555e981ba0, C4<1>, C4<1>;
L_0x55555e981d20 .functor OR 1, L_0x55555e981a90, L_0x55555e981c10, C4<0>, C4<0>;
v0x55555e8a01f0_0 .net "A", 0 0, L_0x55555e981e80;  1 drivers
v0x55555e8a02d0_0 .net "B", 0 0, L_0x55555e982040;  1 drivers
v0x55555e8a0390_0 .net "Cin", 0 0, L_0x55555e982200;  1 drivers
v0x55555e8a0460_0 .net "Cout", 0 0, L_0x55555e981d20;  alias, 1 drivers
v0x55555e8a0520_0 .net "Sum", 0 0, L_0x55555e9819d0;  1 drivers
v0x55555e8a0630_0 .net *"_ivl_0", 0 0, L_0x55555e981960;  1 drivers
v0x55555e8a0710_0 .net *"_ivl_4", 0 0, L_0x55555e981a90;  1 drivers
v0x55555e8a07f0_0 .net *"_ivl_6", 0 0, L_0x55555e981ba0;  1 drivers
v0x55555e8a08d0_0 .net *"_ivl_8", 0 0, L_0x55555e981c10;  1 drivers
S_0x55555e8a1060 .scope module, "fa1" "FA_4bit" 23 58, 23 24 0, S_0x55555e89d860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e8a4060_0 .net "A", 3 0, L_0x55555e984880;  1 drivers
v0x55555e8a4160_0 .net "B", 3 0, L_0x55555e9849b0;  1 drivers
v0x55555e8a4240_0 .net "Cin", 0 0, L_0x55555e984a50;  1 drivers
v0x55555e8a4310_0 .net "Cout", 0 0, L_0x55555e984160;  1 drivers
v0x55555e8a43e0_0 .net "Sum", 3 0, L_0x55555e9847e0;  1 drivers
v0x55555e8a4480_0 .net "carry", 2 0, L_0x55555e983c60;  1 drivers
L_0x55555e9829f0 .part L_0x55555e984880, 0, 1;
L_0x55555e982b20 .part L_0x55555e9849b0, 0, 1;
L_0x55555e9830c0 .part L_0x55555e984880, 1, 1;
L_0x55555e9831f0 .part L_0x55555e9849b0, 1, 1;
L_0x55555e983320 .part L_0x55555e983c60, 0, 1;
L_0x55555e9838d0 .part L_0x55555e984880, 2, 1;
L_0x55555e983a40 .part L_0x55555e9849b0, 2, 1;
L_0x55555e983b70 .part L_0x55555e983c60, 1, 1;
L_0x55555e983c60 .concat8 [ 1 1 1 0], L_0x55555e9828a0, L_0x55555e982f70, L_0x55555e983780;
L_0x55555e9842c0 .part L_0x55555e984880, 3, 1;
L_0x55555e984480 .part L_0x55555e9849b0, 3, 1;
L_0x55555e984640 .part L_0x55555e983c60, 2, 1;
L_0x55555e9847e0 .concat8 [ 1 1 1 1], L_0x55555e9825f0, L_0x55555e982cc0, L_0x55555e983430, L_0x55555e983e10;
S_0x55555e8a1310 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e8a1060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e982580 .functor XOR 1, L_0x55555e9829f0, L_0x55555e982b20, C4<0>, C4<0>;
L_0x55555e9825f0 .functor XOR 1, L_0x55555e982580, L_0x55555e984a50, C4<0>, C4<0>;
L_0x55555e982660 .functor AND 1, L_0x55555e9829f0, L_0x55555e982b20, C4<1>, C4<1>;
L_0x55555e982770 .functor XOR 1, L_0x55555e9829f0, L_0x55555e982b20, C4<0>, C4<0>;
L_0x55555e9827e0 .functor AND 1, L_0x55555e984a50, L_0x55555e982770, C4<1>, C4<1>;
L_0x55555e9828a0 .functor OR 1, L_0x55555e982660, L_0x55555e9827e0, C4<0>, C4<0>;
v0x55555e8a15d0_0 .net "A", 0 0, L_0x55555e9829f0;  1 drivers
v0x55555e8a16b0_0 .net "B", 0 0, L_0x55555e982b20;  1 drivers
v0x55555e8a1770_0 .net "Cin", 0 0, L_0x55555e984a50;  alias, 1 drivers
v0x55555e8a1840_0 .net "Cout", 0 0, L_0x55555e9828a0;  1 drivers
v0x55555e8a1900_0 .net "Sum", 0 0, L_0x55555e9825f0;  1 drivers
v0x55555e8a1a10_0 .net *"_ivl_0", 0 0, L_0x55555e982580;  1 drivers
v0x55555e8a1af0_0 .net *"_ivl_4", 0 0, L_0x55555e982660;  1 drivers
v0x55555e8a1bd0_0 .net *"_ivl_6", 0 0, L_0x55555e982770;  1 drivers
v0x55555e8a1cb0_0 .net *"_ivl_8", 0 0, L_0x55555e9827e0;  1 drivers
S_0x55555e8a1ec0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e8a1060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e982c50 .functor XOR 1, L_0x55555e9830c0, L_0x55555e9831f0, C4<0>, C4<0>;
L_0x55555e982cc0 .functor XOR 1, L_0x55555e982c50, L_0x55555e983320, C4<0>, C4<0>;
L_0x55555e982d30 .functor AND 1, L_0x55555e9830c0, L_0x55555e9831f0, C4<1>, C4<1>;
L_0x55555e982df0 .functor XOR 1, L_0x55555e9830c0, L_0x55555e9831f0, C4<0>, C4<0>;
L_0x55555e982e60 .functor AND 1, L_0x55555e983320, L_0x55555e982df0, C4<1>, C4<1>;
L_0x55555e982f70 .functor OR 1, L_0x55555e982d30, L_0x55555e982e60, C4<0>, C4<0>;
v0x55555e8a2120_0 .net "A", 0 0, L_0x55555e9830c0;  1 drivers
v0x55555e8a21e0_0 .net "B", 0 0, L_0x55555e9831f0;  1 drivers
v0x55555e8a22a0_0 .net "Cin", 0 0, L_0x55555e983320;  1 drivers
v0x55555e8a2370_0 .net "Cout", 0 0, L_0x55555e982f70;  1 drivers
v0x55555e8a2430_0 .net "Sum", 0 0, L_0x55555e982cc0;  1 drivers
v0x55555e8a2540_0 .net *"_ivl_0", 0 0, L_0x55555e982c50;  1 drivers
v0x55555e8a2620_0 .net *"_ivl_4", 0 0, L_0x55555e982d30;  1 drivers
v0x55555e8a2700_0 .net *"_ivl_6", 0 0, L_0x55555e982df0;  1 drivers
v0x55555e8a27e0_0 .net *"_ivl_8", 0 0, L_0x55555e982e60;  1 drivers
S_0x55555e8a29f0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e8a1060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9833c0 .functor XOR 1, L_0x55555e9838d0, L_0x55555e983a40, C4<0>, C4<0>;
L_0x55555e983430 .functor XOR 1, L_0x55555e9833c0, L_0x55555e983b70, C4<0>, C4<0>;
L_0x55555e9834f0 .functor AND 1, L_0x55555e9838d0, L_0x55555e983a40, C4<1>, C4<1>;
L_0x55555e983600 .functor XOR 1, L_0x55555e9838d0, L_0x55555e983a40, C4<0>, C4<0>;
L_0x55555e983670 .functor AND 1, L_0x55555e983b70, L_0x55555e983600, C4<1>, C4<1>;
L_0x55555e983780 .functor OR 1, L_0x55555e9834f0, L_0x55555e983670, C4<0>, C4<0>;
v0x55555e8a2c60_0 .net "A", 0 0, L_0x55555e9838d0;  1 drivers
v0x55555e8a2d20_0 .net "B", 0 0, L_0x55555e983a40;  1 drivers
v0x55555e8a2de0_0 .net "Cin", 0 0, L_0x55555e983b70;  1 drivers
v0x55555e8a2eb0_0 .net "Cout", 0 0, L_0x55555e983780;  1 drivers
v0x55555e8a2f70_0 .net "Sum", 0 0, L_0x55555e983430;  1 drivers
v0x55555e8a3080_0 .net *"_ivl_0", 0 0, L_0x55555e9833c0;  1 drivers
v0x55555e8a3160_0 .net *"_ivl_4", 0 0, L_0x55555e9834f0;  1 drivers
v0x55555e8a3240_0 .net *"_ivl_6", 0 0, L_0x55555e983600;  1 drivers
v0x55555e8a3320_0 .net *"_ivl_8", 0 0, L_0x55555e983670;  1 drivers
S_0x55555e8a3530 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e8a1060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e983da0 .functor XOR 1, L_0x55555e9842c0, L_0x55555e984480, C4<0>, C4<0>;
L_0x55555e983e10 .functor XOR 1, L_0x55555e983da0, L_0x55555e984640, C4<0>, C4<0>;
L_0x55555e983ed0 .functor AND 1, L_0x55555e9842c0, L_0x55555e984480, C4<1>, C4<1>;
L_0x55555e983fe0 .functor XOR 1, L_0x55555e9842c0, L_0x55555e984480, C4<0>, C4<0>;
L_0x55555e984050 .functor AND 1, L_0x55555e984640, L_0x55555e983fe0, C4<1>, C4<1>;
L_0x55555e984160 .functor OR 1, L_0x55555e983ed0, L_0x55555e984050, C4<0>, C4<0>;
v0x55555e8a3770_0 .net "A", 0 0, L_0x55555e9842c0;  1 drivers
v0x55555e8a3850_0 .net "B", 0 0, L_0x55555e984480;  1 drivers
v0x55555e8a3910_0 .net "Cin", 0 0, L_0x55555e984640;  1 drivers
v0x55555e8a39e0_0 .net "Cout", 0 0, L_0x55555e984160;  alias, 1 drivers
v0x55555e8a3aa0_0 .net "Sum", 0 0, L_0x55555e983e10;  1 drivers
v0x55555e8a3bb0_0 .net *"_ivl_0", 0 0, L_0x55555e983da0;  1 drivers
v0x55555e8a3c90_0 .net *"_ivl_4", 0 0, L_0x55555e983ed0;  1 drivers
v0x55555e8a3d70_0 .net *"_ivl_6", 0 0, L_0x55555e983fe0;  1 drivers
v0x55555e8a3e50_0 .net *"_ivl_8", 0 0, L_0x55555e984050;  1 drivers
S_0x55555e8a45e0 .scope module, "fa2" "FA_4bit" 23 59, 23 24 0, S_0x55555e89d860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e8a75f0_0 .net "A", 3 0, L_0x55555e986e30;  1 drivers
v0x55555e8a76f0_0 .net "B", 3 0, L_0x55555e986f10;  1 drivers
v0x55555e8a77d0_0 .net "Cin", 0 0, L_0x55555e986fb0;  1 drivers
v0x55555e8a78a0_0 .net "Cout", 0 0, L_0x55555e986710;  1 drivers
v0x55555e8a7970_0 .net "Sum", 3 0, L_0x55555e986d90;  1 drivers
v0x55555e8a7a10_0 .net "carry", 2 0, L_0x55555e986210;  1 drivers
L_0x55555e984fa0 .part L_0x55555e986e30, 0, 1;
L_0x55555e9850d0 .part L_0x55555e986f10, 0, 1;
L_0x55555e985670 .part L_0x55555e986e30, 1, 1;
L_0x55555e9857a0 .part L_0x55555e986f10, 1, 1;
L_0x55555e9858d0 .part L_0x55555e986210, 0, 1;
L_0x55555e985e80 .part L_0x55555e986e30, 2, 1;
L_0x55555e985ff0 .part L_0x55555e986f10, 2, 1;
L_0x55555e986120 .part L_0x55555e986210, 1, 1;
L_0x55555e986210 .concat8 [ 1 1 1 0], L_0x55555e984e50, L_0x55555e985520, L_0x55555e985d30;
L_0x55555e986870 .part L_0x55555e986e30, 3, 1;
L_0x55555e986a30 .part L_0x55555e986f10, 3, 1;
L_0x55555e986bf0 .part L_0x55555e986210, 2, 1;
L_0x55555e986d90 .concat8 [ 1 1 1 1], L_0x55555e984bf0, L_0x55555e985270, L_0x55555e9859e0, L_0x55555e9863c0;
S_0x55555e8a48a0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e8a45e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e984b80 .functor XOR 1, L_0x55555e984fa0, L_0x55555e9850d0, C4<0>, C4<0>;
L_0x55555e984bf0 .functor XOR 1, L_0x55555e984b80, L_0x55555e986fb0, C4<0>, C4<0>;
L_0x55555e984c60 .functor AND 1, L_0x55555e984fa0, L_0x55555e9850d0, C4<1>, C4<1>;
L_0x55555e984d20 .functor XOR 1, L_0x55555e984fa0, L_0x55555e9850d0, C4<0>, C4<0>;
L_0x55555e984d90 .functor AND 1, L_0x55555e986fb0, L_0x55555e984d20, C4<1>, C4<1>;
L_0x55555e984e50 .functor OR 1, L_0x55555e984c60, L_0x55555e984d90, C4<0>, C4<0>;
v0x55555e8a4b60_0 .net "A", 0 0, L_0x55555e984fa0;  1 drivers
v0x55555e8a4c40_0 .net "B", 0 0, L_0x55555e9850d0;  1 drivers
v0x55555e8a4d00_0 .net "Cin", 0 0, L_0x55555e986fb0;  alias, 1 drivers
v0x55555e8a4dd0_0 .net "Cout", 0 0, L_0x55555e984e50;  1 drivers
v0x55555e8a4e90_0 .net "Sum", 0 0, L_0x55555e984bf0;  1 drivers
v0x55555e8a4fa0_0 .net *"_ivl_0", 0 0, L_0x55555e984b80;  1 drivers
v0x55555e8a5080_0 .net *"_ivl_4", 0 0, L_0x55555e984c60;  1 drivers
v0x55555e8a5160_0 .net *"_ivl_6", 0 0, L_0x55555e984d20;  1 drivers
v0x55555e8a5240_0 .net *"_ivl_8", 0 0, L_0x55555e984d90;  1 drivers
S_0x55555e8a5450 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e8a45e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e985200 .functor XOR 1, L_0x55555e985670, L_0x55555e9857a0, C4<0>, C4<0>;
L_0x55555e985270 .functor XOR 1, L_0x55555e985200, L_0x55555e9858d0, C4<0>, C4<0>;
L_0x55555e9852e0 .functor AND 1, L_0x55555e985670, L_0x55555e9857a0, C4<1>, C4<1>;
L_0x55555e9853a0 .functor XOR 1, L_0x55555e985670, L_0x55555e9857a0, C4<0>, C4<0>;
L_0x55555e985410 .functor AND 1, L_0x55555e9858d0, L_0x55555e9853a0, C4<1>, C4<1>;
L_0x55555e985520 .functor OR 1, L_0x55555e9852e0, L_0x55555e985410, C4<0>, C4<0>;
v0x55555e8a56b0_0 .net "A", 0 0, L_0x55555e985670;  1 drivers
v0x55555e8a5770_0 .net "B", 0 0, L_0x55555e9857a0;  1 drivers
v0x55555e8a5830_0 .net "Cin", 0 0, L_0x55555e9858d0;  1 drivers
v0x55555e8a5900_0 .net "Cout", 0 0, L_0x55555e985520;  1 drivers
v0x55555e8a59c0_0 .net "Sum", 0 0, L_0x55555e985270;  1 drivers
v0x55555e8a5ad0_0 .net *"_ivl_0", 0 0, L_0x55555e985200;  1 drivers
v0x55555e8a5bb0_0 .net *"_ivl_4", 0 0, L_0x55555e9852e0;  1 drivers
v0x55555e8a5c90_0 .net *"_ivl_6", 0 0, L_0x55555e9853a0;  1 drivers
v0x55555e8a5d70_0 .net *"_ivl_8", 0 0, L_0x55555e985410;  1 drivers
S_0x55555e8a5f80 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e8a45e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e985970 .functor XOR 1, L_0x55555e985e80, L_0x55555e985ff0, C4<0>, C4<0>;
L_0x55555e9859e0 .functor XOR 1, L_0x55555e985970, L_0x55555e986120, C4<0>, C4<0>;
L_0x55555e985aa0 .functor AND 1, L_0x55555e985e80, L_0x55555e985ff0, C4<1>, C4<1>;
L_0x55555e985bb0 .functor XOR 1, L_0x55555e985e80, L_0x55555e985ff0, C4<0>, C4<0>;
L_0x55555e985c20 .functor AND 1, L_0x55555e986120, L_0x55555e985bb0, C4<1>, C4<1>;
L_0x55555e985d30 .functor OR 1, L_0x55555e985aa0, L_0x55555e985c20, C4<0>, C4<0>;
v0x55555e8a61f0_0 .net "A", 0 0, L_0x55555e985e80;  1 drivers
v0x55555e8a62b0_0 .net "B", 0 0, L_0x55555e985ff0;  1 drivers
v0x55555e8a6370_0 .net "Cin", 0 0, L_0x55555e986120;  1 drivers
v0x55555e8a6440_0 .net "Cout", 0 0, L_0x55555e985d30;  1 drivers
v0x55555e8a6500_0 .net "Sum", 0 0, L_0x55555e9859e0;  1 drivers
v0x55555e8a6610_0 .net *"_ivl_0", 0 0, L_0x55555e985970;  1 drivers
v0x55555e8a66f0_0 .net *"_ivl_4", 0 0, L_0x55555e985aa0;  1 drivers
v0x55555e8a67d0_0 .net *"_ivl_6", 0 0, L_0x55555e985bb0;  1 drivers
v0x55555e8a68b0_0 .net *"_ivl_8", 0 0, L_0x55555e985c20;  1 drivers
S_0x55555e8a6ac0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e8a45e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e986350 .functor XOR 1, L_0x55555e986870, L_0x55555e986a30, C4<0>, C4<0>;
L_0x55555e9863c0 .functor XOR 1, L_0x55555e986350, L_0x55555e986bf0, C4<0>, C4<0>;
L_0x55555e986480 .functor AND 1, L_0x55555e986870, L_0x55555e986a30, C4<1>, C4<1>;
L_0x55555e986590 .functor XOR 1, L_0x55555e986870, L_0x55555e986a30, C4<0>, C4<0>;
L_0x55555e986600 .functor AND 1, L_0x55555e986bf0, L_0x55555e986590, C4<1>, C4<1>;
L_0x55555e986710 .functor OR 1, L_0x55555e986480, L_0x55555e986600, C4<0>, C4<0>;
v0x55555e8a6d00_0 .net "A", 0 0, L_0x55555e986870;  1 drivers
v0x55555e8a6de0_0 .net "B", 0 0, L_0x55555e986a30;  1 drivers
v0x55555e8a6ea0_0 .net "Cin", 0 0, L_0x55555e986bf0;  1 drivers
v0x55555e8a6f70_0 .net "Cout", 0 0, L_0x55555e986710;  alias, 1 drivers
v0x55555e8a7030_0 .net "Sum", 0 0, L_0x55555e9863c0;  1 drivers
v0x55555e8a7140_0 .net *"_ivl_0", 0 0, L_0x55555e986350;  1 drivers
v0x55555e8a7220_0 .net *"_ivl_4", 0 0, L_0x55555e986480;  1 drivers
v0x55555e8a7300_0 .net *"_ivl_6", 0 0, L_0x55555e986590;  1 drivers
v0x55555e8a73e0_0 .net *"_ivl_8", 0 0, L_0x55555e986600;  1 drivers
S_0x55555e8a7b70 .scope module, "fa3" "FA_4bit" 23 60, 23 24 0, S_0x55555e89d860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e8aab70_0 .net "A", 3 0, L_0x55555e9893f0;  1 drivers
v0x55555e8aac70_0 .net "B", 3 0, L_0x55555e989490;  1 drivers
v0x55555e8aad50_0 .net "Cin", 0 0, L_0x55555e9895c0;  1 drivers
v0x55555e8aae20_0 .net "Cout", 0 0, L_0x55555e988cd0;  1 drivers
v0x55555e8aaef0_0 .net "Sum", 3 0, L_0x55555e989350;  1 drivers
v0x55555e8aaf90_0 .net "carry", 2 0, L_0x55555e9887d0;  1 drivers
L_0x55555e987560 .part L_0x55555e9893f0, 0, 1;
L_0x55555e987690 .part L_0x55555e989490, 0, 1;
L_0x55555e987c30 .part L_0x55555e9893f0, 1, 1;
L_0x55555e987d60 .part L_0x55555e989490, 1, 1;
L_0x55555e987e90 .part L_0x55555e9887d0, 0, 1;
L_0x55555e988440 .part L_0x55555e9893f0, 2, 1;
L_0x55555e9885b0 .part L_0x55555e989490, 2, 1;
L_0x55555e9886e0 .part L_0x55555e9887d0, 1, 1;
L_0x55555e9887d0 .concat8 [ 1 1 1 0], L_0x55555e987450, L_0x55555e987ae0, L_0x55555e9882f0;
L_0x55555e988e30 .part L_0x55555e9893f0, 3, 1;
L_0x55555e988ff0 .part L_0x55555e989490, 3, 1;
L_0x55555e9891b0 .part L_0x55555e9887d0, 2, 1;
L_0x55555e989350 .concat8 [ 1 1 1 1], L_0x55555e9871a0, L_0x55555e987830, L_0x55555e987fa0, L_0x55555e988980;
S_0x55555e8a7e00 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e8a7b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e987130 .functor XOR 1, L_0x55555e987560, L_0x55555e987690, C4<0>, C4<0>;
L_0x55555e9871a0 .functor XOR 1, L_0x55555e987130, L_0x55555e9895c0, C4<0>, C4<0>;
L_0x55555e987210 .functor AND 1, L_0x55555e987560, L_0x55555e987690, C4<1>, C4<1>;
L_0x55555e987320 .functor XOR 1, L_0x55555e987560, L_0x55555e987690, C4<0>, C4<0>;
L_0x55555e987390 .functor AND 1, L_0x55555e9895c0, L_0x55555e987320, C4<1>, C4<1>;
L_0x55555e987450 .functor OR 1, L_0x55555e987210, L_0x55555e987390, C4<0>, C4<0>;
v0x55555e8a80e0_0 .net "A", 0 0, L_0x55555e987560;  1 drivers
v0x55555e8a81c0_0 .net "B", 0 0, L_0x55555e987690;  1 drivers
v0x55555e8a8280_0 .net "Cin", 0 0, L_0x55555e9895c0;  alias, 1 drivers
v0x55555e8a8350_0 .net "Cout", 0 0, L_0x55555e987450;  1 drivers
v0x55555e8a8410_0 .net "Sum", 0 0, L_0x55555e9871a0;  1 drivers
v0x55555e8a8520_0 .net *"_ivl_0", 0 0, L_0x55555e987130;  1 drivers
v0x55555e8a8600_0 .net *"_ivl_4", 0 0, L_0x55555e987210;  1 drivers
v0x55555e8a86e0_0 .net *"_ivl_6", 0 0, L_0x55555e987320;  1 drivers
v0x55555e8a87c0_0 .net *"_ivl_8", 0 0, L_0x55555e987390;  1 drivers
S_0x55555e8a89d0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e8a7b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9877c0 .functor XOR 1, L_0x55555e987c30, L_0x55555e987d60, C4<0>, C4<0>;
L_0x55555e987830 .functor XOR 1, L_0x55555e9877c0, L_0x55555e987e90, C4<0>, C4<0>;
L_0x55555e9878a0 .functor AND 1, L_0x55555e987c30, L_0x55555e987d60, C4<1>, C4<1>;
L_0x55555e987960 .functor XOR 1, L_0x55555e987c30, L_0x55555e987d60, C4<0>, C4<0>;
L_0x55555e9879d0 .functor AND 1, L_0x55555e987e90, L_0x55555e987960, C4<1>, C4<1>;
L_0x55555e987ae0 .functor OR 1, L_0x55555e9878a0, L_0x55555e9879d0, C4<0>, C4<0>;
v0x55555e8a8c30_0 .net "A", 0 0, L_0x55555e987c30;  1 drivers
v0x55555e8a8cf0_0 .net "B", 0 0, L_0x55555e987d60;  1 drivers
v0x55555e8a8db0_0 .net "Cin", 0 0, L_0x55555e987e90;  1 drivers
v0x55555e8a8e80_0 .net "Cout", 0 0, L_0x55555e987ae0;  1 drivers
v0x55555e8a8f40_0 .net "Sum", 0 0, L_0x55555e987830;  1 drivers
v0x55555e8a9050_0 .net *"_ivl_0", 0 0, L_0x55555e9877c0;  1 drivers
v0x55555e8a9130_0 .net *"_ivl_4", 0 0, L_0x55555e9878a0;  1 drivers
v0x55555e8a9210_0 .net *"_ivl_6", 0 0, L_0x55555e987960;  1 drivers
v0x55555e8a92f0_0 .net *"_ivl_8", 0 0, L_0x55555e9879d0;  1 drivers
S_0x55555e8a9500 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e8a7b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e987f30 .functor XOR 1, L_0x55555e988440, L_0x55555e9885b0, C4<0>, C4<0>;
L_0x55555e987fa0 .functor XOR 1, L_0x55555e987f30, L_0x55555e9886e0, C4<0>, C4<0>;
L_0x55555e988060 .functor AND 1, L_0x55555e988440, L_0x55555e9885b0, C4<1>, C4<1>;
L_0x55555e988170 .functor XOR 1, L_0x55555e988440, L_0x55555e9885b0, C4<0>, C4<0>;
L_0x55555e9881e0 .functor AND 1, L_0x55555e9886e0, L_0x55555e988170, C4<1>, C4<1>;
L_0x55555e9882f0 .functor OR 1, L_0x55555e988060, L_0x55555e9881e0, C4<0>, C4<0>;
v0x55555e8a9770_0 .net "A", 0 0, L_0x55555e988440;  1 drivers
v0x55555e8a9830_0 .net "B", 0 0, L_0x55555e9885b0;  1 drivers
v0x55555e8a98f0_0 .net "Cin", 0 0, L_0x55555e9886e0;  1 drivers
v0x55555e8a99c0_0 .net "Cout", 0 0, L_0x55555e9882f0;  1 drivers
v0x55555e8a9a80_0 .net "Sum", 0 0, L_0x55555e987fa0;  1 drivers
v0x55555e8a9b90_0 .net *"_ivl_0", 0 0, L_0x55555e987f30;  1 drivers
v0x55555e8a9c70_0 .net *"_ivl_4", 0 0, L_0x55555e988060;  1 drivers
v0x55555e8a9d50_0 .net *"_ivl_6", 0 0, L_0x55555e988170;  1 drivers
v0x55555e8a9e30_0 .net *"_ivl_8", 0 0, L_0x55555e9881e0;  1 drivers
S_0x55555e8aa040 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e8a7b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e988910 .functor XOR 1, L_0x55555e988e30, L_0x55555e988ff0, C4<0>, C4<0>;
L_0x55555e988980 .functor XOR 1, L_0x55555e988910, L_0x55555e9891b0, C4<0>, C4<0>;
L_0x55555e988a40 .functor AND 1, L_0x55555e988e30, L_0x55555e988ff0, C4<1>, C4<1>;
L_0x55555e988b50 .functor XOR 1, L_0x55555e988e30, L_0x55555e988ff0, C4<0>, C4<0>;
L_0x55555e988bc0 .functor AND 1, L_0x55555e9891b0, L_0x55555e988b50, C4<1>, C4<1>;
L_0x55555e988cd0 .functor OR 1, L_0x55555e988a40, L_0x55555e988bc0, C4<0>, C4<0>;
v0x55555e8aa280_0 .net "A", 0 0, L_0x55555e988e30;  1 drivers
v0x55555e8aa360_0 .net "B", 0 0, L_0x55555e988ff0;  1 drivers
v0x55555e8aa420_0 .net "Cin", 0 0, L_0x55555e9891b0;  1 drivers
v0x55555e8aa4f0_0 .net "Cout", 0 0, L_0x55555e988cd0;  alias, 1 drivers
v0x55555e8aa5b0_0 .net "Sum", 0 0, L_0x55555e988980;  1 drivers
v0x55555e8aa6c0_0 .net *"_ivl_0", 0 0, L_0x55555e988910;  1 drivers
v0x55555e8aa7a0_0 .net *"_ivl_4", 0 0, L_0x55555e988a40;  1 drivers
v0x55555e8aa880_0 .net *"_ivl_6", 0 0, L_0x55555e988b50;  1 drivers
v0x55555e8aa960_0 .net *"_ivl_8", 0 0, L_0x55555e988bc0;  1 drivers
S_0x55555e8ab0f0 .scope module, "fa4" "FA_4bit" 23 61, 23 24 0, S_0x55555e89d860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e8ae110_0 .net "A", 3 0, L_0x55555e98b900;  1 drivers
v0x55555e8ae210_0 .net "B", 3 0, L_0x55555e98ba10;  1 drivers
v0x55555e8ae2f0_0 .net "Cin", 0 0, L_0x55555e98bab0;  1 drivers
v0x55555e8ae3c0_0 .net "Cout", 0 0, L_0x55555e98b1e0;  1 drivers
v0x55555e8ae490_0 .net "Sum", 3 0, L_0x55555e98b860;  1 drivers
v0x55555e8ae530_0 .net "carry", 2 0, L_0x55555e98ace0;  1 drivers
L_0x55555e989a70 .part L_0x55555e98b900, 0, 1;
L_0x55555e989ba0 .part L_0x55555e98ba10, 0, 1;
L_0x55555e98a140 .part L_0x55555e98b900, 1, 1;
L_0x55555e98a270 .part L_0x55555e98ba10, 1, 1;
L_0x55555e98a3a0 .part L_0x55555e98ace0, 0, 1;
L_0x55555e98a950 .part L_0x55555e98b900, 2, 1;
L_0x55555e98aac0 .part L_0x55555e98ba10, 2, 1;
L_0x55555e98abf0 .part L_0x55555e98ace0, 1, 1;
L_0x55555e98ace0 .concat8 [ 1 1 1 0], L_0x55555e989920, L_0x55555e989ff0, L_0x55555e98a800;
L_0x55555e98b340 .part L_0x55555e98b900, 3, 1;
L_0x55555e98b500 .part L_0x55555e98ba10, 3, 1;
L_0x55555e98b6c0 .part L_0x55555e98ace0, 2, 1;
L_0x55555e98b860 .concat8 [ 1 1 1 1], L_0x55555e989760, L_0x55555e989d40, L_0x55555e98a4b0, L_0x55555e98ae90;
S_0x55555e8ab3d0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e8ab0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e9896f0 .functor XOR 1, L_0x55555e989a70, L_0x55555e989ba0, C4<0>, C4<0>;
L_0x55555e989760 .functor XOR 1, L_0x55555e9896f0, L_0x55555e98bab0, C4<0>, C4<0>;
L_0x55555e9897d0 .functor AND 1, L_0x55555e989a70, L_0x55555e989ba0, C4<1>, C4<1>;
L_0x55555e989840 .functor XOR 1, L_0x55555e989a70, L_0x55555e989ba0, C4<0>, C4<0>;
L_0x55555e9898b0 .functor AND 1, L_0x55555e98bab0, L_0x55555e989840, C4<1>, C4<1>;
L_0x55555e989920 .functor OR 1, L_0x55555e9897d0, L_0x55555e9898b0, C4<0>, C4<0>;
v0x55555e8ab680_0 .net "A", 0 0, L_0x55555e989a70;  1 drivers
v0x55555e8ab760_0 .net "B", 0 0, L_0x55555e989ba0;  1 drivers
v0x55555e8ab820_0 .net "Cin", 0 0, L_0x55555e98bab0;  alias, 1 drivers
v0x55555e8ab8f0_0 .net "Cout", 0 0, L_0x55555e989920;  1 drivers
v0x55555e8ab9b0_0 .net "Sum", 0 0, L_0x55555e989760;  1 drivers
v0x55555e8abac0_0 .net *"_ivl_0", 0 0, L_0x55555e9896f0;  1 drivers
v0x55555e8abba0_0 .net *"_ivl_4", 0 0, L_0x55555e9897d0;  1 drivers
v0x55555e8abc80_0 .net *"_ivl_6", 0 0, L_0x55555e989840;  1 drivers
v0x55555e8abd60_0 .net *"_ivl_8", 0 0, L_0x55555e9898b0;  1 drivers
S_0x55555e8abf70 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e8ab0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e989cd0 .functor XOR 1, L_0x55555e98a140, L_0x55555e98a270, C4<0>, C4<0>;
L_0x55555e989d40 .functor XOR 1, L_0x55555e989cd0, L_0x55555e98a3a0, C4<0>, C4<0>;
L_0x55555e989db0 .functor AND 1, L_0x55555e98a140, L_0x55555e98a270, C4<1>, C4<1>;
L_0x55555e989e70 .functor XOR 1, L_0x55555e98a140, L_0x55555e98a270, C4<0>, C4<0>;
L_0x55555e989ee0 .functor AND 1, L_0x55555e98a3a0, L_0x55555e989e70, C4<1>, C4<1>;
L_0x55555e989ff0 .functor OR 1, L_0x55555e989db0, L_0x55555e989ee0, C4<0>, C4<0>;
v0x55555e8ac1d0_0 .net "A", 0 0, L_0x55555e98a140;  1 drivers
v0x55555e8ac290_0 .net "B", 0 0, L_0x55555e98a270;  1 drivers
v0x55555e8ac350_0 .net "Cin", 0 0, L_0x55555e98a3a0;  1 drivers
v0x55555e8ac420_0 .net "Cout", 0 0, L_0x55555e989ff0;  1 drivers
v0x55555e8ac4e0_0 .net "Sum", 0 0, L_0x55555e989d40;  1 drivers
v0x55555e8ac5f0_0 .net *"_ivl_0", 0 0, L_0x55555e989cd0;  1 drivers
v0x55555e8ac6d0_0 .net *"_ivl_4", 0 0, L_0x55555e989db0;  1 drivers
v0x55555e8ac7b0_0 .net *"_ivl_6", 0 0, L_0x55555e989e70;  1 drivers
v0x55555e8ac890_0 .net *"_ivl_8", 0 0, L_0x55555e989ee0;  1 drivers
S_0x55555e8acaa0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e8ab0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e98a440 .functor XOR 1, L_0x55555e98a950, L_0x55555e98aac0, C4<0>, C4<0>;
L_0x55555e98a4b0 .functor XOR 1, L_0x55555e98a440, L_0x55555e98abf0, C4<0>, C4<0>;
L_0x55555e98a570 .functor AND 1, L_0x55555e98a950, L_0x55555e98aac0, C4<1>, C4<1>;
L_0x55555e98a680 .functor XOR 1, L_0x55555e98a950, L_0x55555e98aac0, C4<0>, C4<0>;
L_0x55555e98a6f0 .functor AND 1, L_0x55555e98abf0, L_0x55555e98a680, C4<1>, C4<1>;
L_0x55555e98a800 .functor OR 1, L_0x55555e98a570, L_0x55555e98a6f0, C4<0>, C4<0>;
v0x55555e8acd10_0 .net "A", 0 0, L_0x55555e98a950;  1 drivers
v0x55555e8acdd0_0 .net "B", 0 0, L_0x55555e98aac0;  1 drivers
v0x55555e8ace90_0 .net "Cin", 0 0, L_0x55555e98abf0;  1 drivers
v0x55555e8acf60_0 .net "Cout", 0 0, L_0x55555e98a800;  1 drivers
v0x55555e8ad020_0 .net "Sum", 0 0, L_0x55555e98a4b0;  1 drivers
v0x55555e8ad130_0 .net *"_ivl_0", 0 0, L_0x55555e98a440;  1 drivers
v0x55555e8ad210_0 .net *"_ivl_4", 0 0, L_0x55555e98a570;  1 drivers
v0x55555e8ad2f0_0 .net *"_ivl_6", 0 0, L_0x55555e98a680;  1 drivers
v0x55555e8ad3d0_0 .net *"_ivl_8", 0 0, L_0x55555e98a6f0;  1 drivers
S_0x55555e8ad5e0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e8ab0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e98ae20 .functor XOR 1, L_0x55555e98b340, L_0x55555e98b500, C4<0>, C4<0>;
L_0x55555e98ae90 .functor XOR 1, L_0x55555e98ae20, L_0x55555e98b6c0, C4<0>, C4<0>;
L_0x55555e98af50 .functor AND 1, L_0x55555e98b340, L_0x55555e98b500, C4<1>, C4<1>;
L_0x55555e98b060 .functor XOR 1, L_0x55555e98b340, L_0x55555e98b500, C4<0>, C4<0>;
L_0x55555e98b0d0 .functor AND 1, L_0x55555e98b6c0, L_0x55555e98b060, C4<1>, C4<1>;
L_0x55555e98b1e0 .functor OR 1, L_0x55555e98af50, L_0x55555e98b0d0, C4<0>, C4<0>;
v0x55555e8ad820_0 .net "A", 0 0, L_0x55555e98b340;  1 drivers
v0x55555e8ad900_0 .net "B", 0 0, L_0x55555e98b500;  1 drivers
v0x55555e8ad9c0_0 .net "Cin", 0 0, L_0x55555e98b6c0;  1 drivers
v0x55555e8ada90_0 .net "Cout", 0 0, L_0x55555e98b1e0;  alias, 1 drivers
v0x55555e8adb50_0 .net "Sum", 0 0, L_0x55555e98ae90;  1 drivers
v0x55555e8adc60_0 .net *"_ivl_0", 0 0, L_0x55555e98ae20;  1 drivers
v0x55555e8add40_0 .net *"_ivl_4", 0 0, L_0x55555e98af50;  1 drivers
v0x55555e8ade20_0 .net *"_ivl_6", 0 0, L_0x55555e98b060;  1 drivers
v0x55555e8adf00_0 .net *"_ivl_8", 0 0, L_0x55555e98b0d0;  1 drivers
S_0x55555e8ae690 .scope module, "fa5" "FA_4bit" 23 62, 23 24 0, S_0x55555e89d860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e8b1690_0 .net "A", 3 0, L_0x55555e98de60;  1 drivers
v0x55555e8b1790_0 .net "B", 3 0, L_0x55555e98e010;  1 drivers
v0x55555e8b1870_0 .net "Cin", 0 0, L_0x55555e98e140;  1 drivers
v0x55555e8b1940_0 .net "Cout", 0 0, L_0x55555e98d740;  1 drivers
v0x55555e8b1a10_0 .net "Sum", 3 0, L_0x55555e98ddc0;  1 drivers
v0x55555e8b1ab0_0 .net "carry", 2 0, L_0x55555e98d240;  1 drivers
L_0x55555e98bfd0 .part L_0x55555e98de60, 0, 1;
L_0x55555e98c100 .part L_0x55555e98e010, 0, 1;
L_0x55555e98c6a0 .part L_0x55555e98de60, 1, 1;
L_0x55555e98c7d0 .part L_0x55555e98e010, 1, 1;
L_0x55555e98c900 .part L_0x55555e98d240, 0, 1;
L_0x55555e98ceb0 .part L_0x55555e98de60, 2, 1;
L_0x55555e98d020 .part L_0x55555e98e010, 2, 1;
L_0x55555e98d150 .part L_0x55555e98d240, 1, 1;
L_0x55555e98d240 .concat8 [ 1 1 1 0], L_0x55555e98be80, L_0x55555e98c550, L_0x55555e98cd60;
L_0x55555e98d8a0 .part L_0x55555e98de60, 3, 1;
L_0x55555e98da60 .part L_0x55555e98e010, 3, 1;
L_0x55555e98dc20 .part L_0x55555e98d240, 2, 1;
L_0x55555e98ddc0 .concat8 [ 1 1 1 1], L_0x55555e98bc70, L_0x55555e98c2a0, L_0x55555e98ca10, L_0x55555e98d3f0;
S_0x55555e8ae920 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e8ae690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e98b9a0 .functor XOR 1, L_0x55555e98bfd0, L_0x55555e98c100, C4<0>, C4<0>;
L_0x55555e98bc70 .functor XOR 1, L_0x55555e98b9a0, L_0x55555e98e140, C4<0>, C4<0>;
L_0x55555e98bce0 .functor AND 1, L_0x55555e98bfd0, L_0x55555e98c100, C4<1>, C4<1>;
L_0x55555e98bd50 .functor XOR 1, L_0x55555e98bfd0, L_0x55555e98c100, C4<0>, C4<0>;
L_0x55555e98bdc0 .functor AND 1, L_0x55555e98e140, L_0x55555e98bd50, C4<1>, C4<1>;
L_0x55555e98be80 .functor OR 1, L_0x55555e98bce0, L_0x55555e98bdc0, C4<0>, C4<0>;
v0x55555e8aec00_0 .net "A", 0 0, L_0x55555e98bfd0;  1 drivers
v0x55555e8aece0_0 .net "B", 0 0, L_0x55555e98c100;  1 drivers
v0x55555e8aeda0_0 .net "Cin", 0 0, L_0x55555e98e140;  alias, 1 drivers
v0x55555e8aee70_0 .net "Cout", 0 0, L_0x55555e98be80;  1 drivers
v0x55555e8aef30_0 .net "Sum", 0 0, L_0x55555e98bc70;  1 drivers
v0x55555e8af040_0 .net *"_ivl_0", 0 0, L_0x55555e98b9a0;  1 drivers
v0x55555e8af120_0 .net *"_ivl_4", 0 0, L_0x55555e98bce0;  1 drivers
v0x55555e8af200_0 .net *"_ivl_6", 0 0, L_0x55555e98bd50;  1 drivers
v0x55555e8af2e0_0 .net *"_ivl_8", 0 0, L_0x55555e98bdc0;  1 drivers
S_0x55555e8af4f0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e8ae690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e98c230 .functor XOR 1, L_0x55555e98c6a0, L_0x55555e98c7d0, C4<0>, C4<0>;
L_0x55555e98c2a0 .functor XOR 1, L_0x55555e98c230, L_0x55555e98c900, C4<0>, C4<0>;
L_0x55555e98c310 .functor AND 1, L_0x55555e98c6a0, L_0x55555e98c7d0, C4<1>, C4<1>;
L_0x55555e98c3d0 .functor XOR 1, L_0x55555e98c6a0, L_0x55555e98c7d0, C4<0>, C4<0>;
L_0x55555e98c440 .functor AND 1, L_0x55555e98c900, L_0x55555e98c3d0, C4<1>, C4<1>;
L_0x55555e98c550 .functor OR 1, L_0x55555e98c310, L_0x55555e98c440, C4<0>, C4<0>;
v0x55555e8af750_0 .net "A", 0 0, L_0x55555e98c6a0;  1 drivers
v0x55555e8af810_0 .net "B", 0 0, L_0x55555e98c7d0;  1 drivers
v0x55555e8af8d0_0 .net "Cin", 0 0, L_0x55555e98c900;  1 drivers
v0x55555e8af9a0_0 .net "Cout", 0 0, L_0x55555e98c550;  1 drivers
v0x55555e8afa60_0 .net "Sum", 0 0, L_0x55555e98c2a0;  1 drivers
v0x55555e8afb70_0 .net *"_ivl_0", 0 0, L_0x55555e98c230;  1 drivers
v0x55555e8afc50_0 .net *"_ivl_4", 0 0, L_0x55555e98c310;  1 drivers
v0x55555e8afd30_0 .net *"_ivl_6", 0 0, L_0x55555e98c3d0;  1 drivers
v0x55555e8afe10_0 .net *"_ivl_8", 0 0, L_0x55555e98c440;  1 drivers
S_0x55555e8b0020 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e8ae690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e98c9a0 .functor XOR 1, L_0x55555e98ceb0, L_0x55555e98d020, C4<0>, C4<0>;
L_0x55555e98ca10 .functor XOR 1, L_0x55555e98c9a0, L_0x55555e98d150, C4<0>, C4<0>;
L_0x55555e98cad0 .functor AND 1, L_0x55555e98ceb0, L_0x55555e98d020, C4<1>, C4<1>;
L_0x55555e98cbe0 .functor XOR 1, L_0x55555e98ceb0, L_0x55555e98d020, C4<0>, C4<0>;
L_0x55555e98cc50 .functor AND 1, L_0x55555e98d150, L_0x55555e98cbe0, C4<1>, C4<1>;
L_0x55555e98cd60 .functor OR 1, L_0x55555e98cad0, L_0x55555e98cc50, C4<0>, C4<0>;
v0x55555e8b0290_0 .net "A", 0 0, L_0x55555e98ceb0;  1 drivers
v0x55555e8b0350_0 .net "B", 0 0, L_0x55555e98d020;  1 drivers
v0x55555e8b0410_0 .net "Cin", 0 0, L_0x55555e98d150;  1 drivers
v0x55555e8b04e0_0 .net "Cout", 0 0, L_0x55555e98cd60;  1 drivers
v0x55555e8b05a0_0 .net "Sum", 0 0, L_0x55555e98ca10;  1 drivers
v0x55555e8b06b0_0 .net *"_ivl_0", 0 0, L_0x55555e98c9a0;  1 drivers
v0x55555e8b0790_0 .net *"_ivl_4", 0 0, L_0x55555e98cad0;  1 drivers
v0x55555e8b0870_0 .net *"_ivl_6", 0 0, L_0x55555e98cbe0;  1 drivers
v0x55555e8b0950_0 .net *"_ivl_8", 0 0, L_0x55555e98cc50;  1 drivers
S_0x55555e8b0b60 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e8ae690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e98d380 .functor XOR 1, L_0x55555e98d8a0, L_0x55555e98da60, C4<0>, C4<0>;
L_0x55555e98d3f0 .functor XOR 1, L_0x55555e98d380, L_0x55555e98dc20, C4<0>, C4<0>;
L_0x55555e98d4b0 .functor AND 1, L_0x55555e98d8a0, L_0x55555e98da60, C4<1>, C4<1>;
L_0x55555e98d5c0 .functor XOR 1, L_0x55555e98d8a0, L_0x55555e98da60, C4<0>, C4<0>;
L_0x55555e98d630 .functor AND 1, L_0x55555e98dc20, L_0x55555e98d5c0, C4<1>, C4<1>;
L_0x55555e98d740 .functor OR 1, L_0x55555e98d4b0, L_0x55555e98d630, C4<0>, C4<0>;
v0x55555e8b0da0_0 .net "A", 0 0, L_0x55555e98d8a0;  1 drivers
v0x55555e8b0e80_0 .net "B", 0 0, L_0x55555e98da60;  1 drivers
v0x55555e8b0f40_0 .net "Cin", 0 0, L_0x55555e98dc20;  1 drivers
v0x55555e8b1010_0 .net "Cout", 0 0, L_0x55555e98d740;  alias, 1 drivers
v0x55555e8b10d0_0 .net "Sum", 0 0, L_0x55555e98d3f0;  1 drivers
v0x55555e8b11e0_0 .net *"_ivl_0", 0 0, L_0x55555e98d380;  1 drivers
v0x55555e8b12c0_0 .net *"_ivl_4", 0 0, L_0x55555e98d4b0;  1 drivers
v0x55555e8b13a0_0 .net *"_ivl_6", 0 0, L_0x55555e98d5c0;  1 drivers
v0x55555e8b1480_0 .net *"_ivl_8", 0 0, L_0x55555e98d630;  1 drivers
S_0x55555e8b1c10 .scope module, "fa6" "FA_4bit" 23 63, 23 24 0, S_0x55555e89d860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e8b4c10_0 .net "A", 3 0, L_0x55555e990420;  1 drivers
v0x55555e8b4d10_0 .net "B", 3 0, L_0x55555e990560;  1 drivers
v0x55555e8b4df0_0 .net "Cin", 0 0, L_0x55555e990600;  1 drivers
v0x55555e8b4ec0_0 .net "Cout", 0 0, L_0x55555e98fd70;  1 drivers
v0x55555e8b4f90_0 .net "Sum", 3 0, L_0x55555e990380;  1 drivers
v0x55555e8b5030_0 .net "carry", 2 0, L_0x55555e98f870;  1 drivers
L_0x55555e98e600 .part L_0x55555e990420, 0, 1;
L_0x55555e98e730 .part L_0x55555e990560, 0, 1;
L_0x55555e98ecd0 .part L_0x55555e990420, 1, 1;
L_0x55555e98ee00 .part L_0x55555e990560, 1, 1;
L_0x55555e98ef30 .part L_0x55555e98f870, 0, 1;
L_0x55555e98f4e0 .part L_0x55555e990420, 2, 1;
L_0x55555e98f650 .part L_0x55555e990560, 2, 1;
L_0x55555e98f780 .part L_0x55555e98f870, 1, 1;
L_0x55555e98f870 .concat8 [ 1 1 1 0], L_0x55555e98e4b0, L_0x55555e98eb80, L_0x55555e98f390;
L_0x55555e98fed0 .part L_0x55555e990420, 3, 1;
L_0x55555e990090 .part L_0x55555e990560, 3, 1;
L_0x55555e990250 .part L_0x55555e98f870, 2, 1;
L_0x55555e990380 .concat8 [ 1 1 1 1], L_0x55555e98e250, L_0x55555e98e8d0, L_0x55555e98f040, L_0x55555e98fa20;
S_0x55555e8b1ea0 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e8b1c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e98e1e0 .functor XOR 1, L_0x55555e98e600, L_0x55555e98e730, C4<0>, C4<0>;
L_0x55555e98e250 .functor XOR 1, L_0x55555e98e1e0, L_0x55555e990600, C4<0>, C4<0>;
L_0x55555e98e2c0 .functor AND 1, L_0x55555e98e600, L_0x55555e98e730, C4<1>, C4<1>;
L_0x55555e98e380 .functor XOR 1, L_0x55555e98e600, L_0x55555e98e730, C4<0>, C4<0>;
L_0x55555e98e3f0 .functor AND 1, L_0x55555e990600, L_0x55555e98e380, C4<1>, C4<1>;
L_0x55555e98e4b0 .functor OR 1, L_0x55555e98e2c0, L_0x55555e98e3f0, C4<0>, C4<0>;
v0x55555e8b2180_0 .net "A", 0 0, L_0x55555e98e600;  1 drivers
v0x55555e8b2260_0 .net "B", 0 0, L_0x55555e98e730;  1 drivers
v0x55555e8b2320_0 .net "Cin", 0 0, L_0x55555e990600;  alias, 1 drivers
v0x55555e8b23f0_0 .net "Cout", 0 0, L_0x55555e98e4b0;  1 drivers
v0x55555e8b24b0_0 .net "Sum", 0 0, L_0x55555e98e250;  1 drivers
v0x55555e8b25c0_0 .net *"_ivl_0", 0 0, L_0x55555e98e1e0;  1 drivers
v0x55555e8b26a0_0 .net *"_ivl_4", 0 0, L_0x55555e98e2c0;  1 drivers
v0x55555e8b2780_0 .net *"_ivl_6", 0 0, L_0x55555e98e380;  1 drivers
v0x55555e8b2860_0 .net *"_ivl_8", 0 0, L_0x55555e98e3f0;  1 drivers
S_0x55555e8b2a70 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e8b1c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e98e860 .functor XOR 1, L_0x55555e98ecd0, L_0x55555e98ee00, C4<0>, C4<0>;
L_0x55555e98e8d0 .functor XOR 1, L_0x55555e98e860, L_0x55555e98ef30, C4<0>, C4<0>;
L_0x55555e98e940 .functor AND 1, L_0x55555e98ecd0, L_0x55555e98ee00, C4<1>, C4<1>;
L_0x55555e98ea00 .functor XOR 1, L_0x55555e98ecd0, L_0x55555e98ee00, C4<0>, C4<0>;
L_0x55555e98ea70 .functor AND 1, L_0x55555e98ef30, L_0x55555e98ea00, C4<1>, C4<1>;
L_0x55555e98eb80 .functor OR 1, L_0x55555e98e940, L_0x55555e98ea70, C4<0>, C4<0>;
v0x55555e8b2cd0_0 .net "A", 0 0, L_0x55555e98ecd0;  1 drivers
v0x55555e8b2d90_0 .net "B", 0 0, L_0x55555e98ee00;  1 drivers
v0x55555e8b2e50_0 .net "Cin", 0 0, L_0x55555e98ef30;  1 drivers
v0x55555e8b2f20_0 .net "Cout", 0 0, L_0x55555e98eb80;  1 drivers
v0x55555e8b2fe0_0 .net "Sum", 0 0, L_0x55555e98e8d0;  1 drivers
v0x55555e8b30f0_0 .net *"_ivl_0", 0 0, L_0x55555e98e860;  1 drivers
v0x55555e8b31d0_0 .net *"_ivl_4", 0 0, L_0x55555e98e940;  1 drivers
v0x55555e8b32b0_0 .net *"_ivl_6", 0 0, L_0x55555e98ea00;  1 drivers
v0x55555e8b3390_0 .net *"_ivl_8", 0 0, L_0x55555e98ea70;  1 drivers
S_0x55555e8b35a0 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e8b1c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e98efd0 .functor XOR 1, L_0x55555e98f4e0, L_0x55555e98f650, C4<0>, C4<0>;
L_0x55555e98f040 .functor XOR 1, L_0x55555e98efd0, L_0x55555e98f780, C4<0>, C4<0>;
L_0x55555e98f100 .functor AND 1, L_0x55555e98f4e0, L_0x55555e98f650, C4<1>, C4<1>;
L_0x55555e98f210 .functor XOR 1, L_0x55555e98f4e0, L_0x55555e98f650, C4<0>, C4<0>;
L_0x55555e98f280 .functor AND 1, L_0x55555e98f780, L_0x55555e98f210, C4<1>, C4<1>;
L_0x55555e98f390 .functor OR 1, L_0x55555e98f100, L_0x55555e98f280, C4<0>, C4<0>;
v0x55555e8b3810_0 .net "A", 0 0, L_0x55555e98f4e0;  1 drivers
v0x55555e8b38d0_0 .net "B", 0 0, L_0x55555e98f650;  1 drivers
v0x55555e8b3990_0 .net "Cin", 0 0, L_0x55555e98f780;  1 drivers
v0x55555e8b3a60_0 .net "Cout", 0 0, L_0x55555e98f390;  1 drivers
v0x55555e8b3b20_0 .net "Sum", 0 0, L_0x55555e98f040;  1 drivers
v0x55555e8b3c30_0 .net *"_ivl_0", 0 0, L_0x55555e98efd0;  1 drivers
v0x55555e8b3d10_0 .net *"_ivl_4", 0 0, L_0x55555e98f100;  1 drivers
v0x55555e8b3df0_0 .net *"_ivl_6", 0 0, L_0x55555e98f210;  1 drivers
v0x55555e8b3ed0_0 .net *"_ivl_8", 0 0, L_0x55555e98f280;  1 drivers
S_0x55555e8b40e0 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e8b1c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e98f9b0 .functor XOR 1, L_0x55555e98fed0, L_0x55555e990090, C4<0>, C4<0>;
L_0x55555e98fa20 .functor XOR 1, L_0x55555e98f9b0, L_0x55555e990250, C4<0>, C4<0>;
L_0x55555e98fae0 .functor AND 1, L_0x55555e98fed0, L_0x55555e990090, C4<1>, C4<1>;
L_0x55555e98fbf0 .functor XOR 1, L_0x55555e98fed0, L_0x55555e990090, C4<0>, C4<0>;
L_0x55555e98fc60 .functor AND 1, L_0x55555e990250, L_0x55555e98fbf0, C4<1>, C4<1>;
L_0x55555e98fd70 .functor OR 1, L_0x55555e98fae0, L_0x55555e98fc60, C4<0>, C4<0>;
v0x55555e8b4320_0 .net "A", 0 0, L_0x55555e98fed0;  1 drivers
v0x55555e8b4400_0 .net "B", 0 0, L_0x55555e990090;  1 drivers
v0x55555e8b44c0_0 .net "Cin", 0 0, L_0x55555e990250;  1 drivers
v0x55555e8b4590_0 .net "Cout", 0 0, L_0x55555e98fd70;  alias, 1 drivers
v0x55555e8b4650_0 .net "Sum", 0 0, L_0x55555e98fa20;  1 drivers
v0x55555e8b4760_0 .net *"_ivl_0", 0 0, L_0x55555e98f9b0;  1 drivers
v0x55555e8b4840_0 .net *"_ivl_4", 0 0, L_0x55555e98fae0;  1 drivers
v0x55555e8b4920_0 .net *"_ivl_6", 0 0, L_0x55555e98fbf0;  1 drivers
v0x55555e8b4a00_0 .net *"_ivl_8", 0 0, L_0x55555e98fc60;  1 drivers
S_0x55555e8b5190 .scope module, "fa7" "FA_4bit" 23 64, 23 24 0, S_0x55555e89d860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x55555e8b8190_0 .net "A", 3 0, L_0x55555e992940;  1 drivers
v0x55555e8b8290_0 .net "B", 3 0, L_0x55555e9906a0;  1 drivers
v0x55555e8b8370_0 .net "Cin", 0 0, L_0x55555e992bb0;  1 drivers
v0x55555e8b8440_0 .net "Cout", 0 0, L_0x55555e992230;  alias, 1 drivers
v0x55555e8b8510_0 .net "Sum", 3 0, L_0x55555e9928a0;  1 drivers
v0x55555e8b85b0_0 .net "carry", 2 0, L_0x55555e991d30;  1 drivers
L_0x55555e990ae0 .part L_0x55555e992940, 0, 1;
L_0x55555e990c10 .part L_0x55555e9906a0, 0, 1;
L_0x55555e991210 .part L_0x55555e992940, 1, 1;
L_0x55555e991340 .part L_0x55555e9906a0, 1, 1;
L_0x55555e991470 .part L_0x55555e991d30, 0, 1;
L_0x55555e9919e0 .part L_0x55555e992940, 2, 1;
L_0x55555e991b10 .part L_0x55555e9906a0, 2, 1;
L_0x55555e991c40 .part L_0x55555e991d30, 1, 1;
L_0x55555e991d30 .concat8 [ 1 1 1 0], L_0x55555e9909d0, L_0x55555e991100, L_0x55555e9918d0;
L_0x55555e992380 .part L_0x55555e992940, 3, 1;
L_0x55555e992540 .part L_0x55555e9906a0, 3, 1;
L_0x55555e992700 .part L_0x55555e991d30, 2, 1;
L_0x55555e9928a0 .concat8 [ 1 1 1 1], L_0x55555e9907c0, L_0x55555e990db0, L_0x55555e991580, L_0x55555e991ee0;
S_0x55555e8b5420 .scope module, "fa0" "FA_1bit" 23 34, 23 6 0, S_0x55555e8b5190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e990750 .functor XOR 1, L_0x55555e990ae0, L_0x55555e990c10, C4<0>, C4<0>;
L_0x55555e9907c0 .functor XOR 1, L_0x55555e990750, L_0x55555e992bb0, C4<0>, C4<0>;
L_0x55555e990830 .functor AND 1, L_0x55555e990ae0, L_0x55555e990c10, C4<1>, C4<1>;
L_0x55555e9908a0 .functor XOR 1, L_0x55555e990ae0, L_0x55555e990c10, C4<0>, C4<0>;
L_0x55555e990910 .functor AND 1, L_0x55555e992bb0, L_0x55555e9908a0, C4<1>, C4<1>;
L_0x55555e9909d0 .functor OR 1, L_0x55555e990830, L_0x55555e990910, C4<0>, C4<0>;
v0x55555e8b5700_0 .net "A", 0 0, L_0x55555e990ae0;  1 drivers
v0x55555e8b57e0_0 .net "B", 0 0, L_0x55555e990c10;  1 drivers
v0x55555e8b58a0_0 .net "Cin", 0 0, L_0x55555e992bb0;  alias, 1 drivers
v0x55555e8b5970_0 .net "Cout", 0 0, L_0x55555e9909d0;  1 drivers
v0x55555e8b5a30_0 .net "Sum", 0 0, L_0x55555e9907c0;  1 drivers
v0x55555e8b5b40_0 .net *"_ivl_0", 0 0, L_0x55555e990750;  1 drivers
v0x55555e8b5c20_0 .net *"_ivl_4", 0 0, L_0x55555e990830;  1 drivers
v0x55555e8b5d00_0 .net *"_ivl_6", 0 0, L_0x55555e9908a0;  1 drivers
v0x55555e8b5de0_0 .net *"_ivl_8", 0 0, L_0x55555e990910;  1 drivers
S_0x55555e8b5ff0 .scope module, "fa1" "FA_1bit" 23 35, 23 6 0, S_0x55555e8b5190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e990d40 .functor XOR 1, L_0x55555e991210, L_0x55555e991340, C4<0>, C4<0>;
L_0x55555e990db0 .functor XOR 1, L_0x55555e990d40, L_0x55555e991470, C4<0>, C4<0>;
L_0x55555e990e70 .functor AND 1, L_0x55555e991210, L_0x55555e991340, C4<1>, C4<1>;
L_0x55555e990f80 .functor XOR 1, L_0x55555e991210, L_0x55555e991340, C4<0>, C4<0>;
L_0x55555e990ff0 .functor AND 1, L_0x55555e991470, L_0x55555e990f80, C4<1>, C4<1>;
L_0x55555e991100 .functor OR 1, L_0x55555e990e70, L_0x55555e990ff0, C4<0>, C4<0>;
v0x55555e8b6250_0 .net "A", 0 0, L_0x55555e991210;  1 drivers
v0x55555e8b6310_0 .net "B", 0 0, L_0x55555e991340;  1 drivers
v0x55555e8b63d0_0 .net "Cin", 0 0, L_0x55555e991470;  1 drivers
v0x55555e8b64a0_0 .net "Cout", 0 0, L_0x55555e991100;  1 drivers
v0x55555e8b6560_0 .net "Sum", 0 0, L_0x55555e990db0;  1 drivers
v0x55555e8b6670_0 .net *"_ivl_0", 0 0, L_0x55555e990d40;  1 drivers
v0x55555e8b6750_0 .net *"_ivl_4", 0 0, L_0x55555e990e70;  1 drivers
v0x55555e8b6830_0 .net *"_ivl_6", 0 0, L_0x55555e990f80;  1 drivers
v0x55555e8b6910_0 .net *"_ivl_8", 0 0, L_0x55555e990ff0;  1 drivers
S_0x55555e8b6b20 .scope module, "fa2" "FA_1bit" 23 36, 23 6 0, S_0x55555e8b5190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e991510 .functor XOR 1, L_0x55555e9919e0, L_0x55555e991b10, C4<0>, C4<0>;
L_0x55555e991580 .functor XOR 1, L_0x55555e991510, L_0x55555e991c40, C4<0>, C4<0>;
L_0x55555e991640 .functor AND 1, L_0x55555e9919e0, L_0x55555e991b10, C4<1>, C4<1>;
L_0x55555e991750 .functor XOR 1, L_0x55555e9919e0, L_0x55555e991b10, C4<0>, C4<0>;
L_0x55555e9917c0 .functor AND 1, L_0x55555e991c40, L_0x55555e991750, C4<1>, C4<1>;
L_0x55555e9918d0 .functor OR 1, L_0x55555e991640, L_0x55555e9917c0, C4<0>, C4<0>;
v0x55555e8b6d90_0 .net "A", 0 0, L_0x55555e9919e0;  1 drivers
v0x55555e8b6e50_0 .net "B", 0 0, L_0x55555e991b10;  1 drivers
v0x55555e8b6f10_0 .net "Cin", 0 0, L_0x55555e991c40;  1 drivers
v0x55555e8b6fe0_0 .net "Cout", 0 0, L_0x55555e9918d0;  1 drivers
v0x55555e8b70a0_0 .net "Sum", 0 0, L_0x55555e991580;  1 drivers
v0x55555e8b71b0_0 .net *"_ivl_0", 0 0, L_0x55555e991510;  1 drivers
v0x55555e8b7290_0 .net *"_ivl_4", 0 0, L_0x55555e991640;  1 drivers
v0x55555e8b7370_0 .net *"_ivl_6", 0 0, L_0x55555e991750;  1 drivers
v0x55555e8b7450_0 .net *"_ivl_8", 0 0, L_0x55555e9917c0;  1 drivers
S_0x55555e8b7660 .scope module, "fa3" "FA_1bit" 23 37, 23 6 0, S_0x55555e8b5190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x55555e991e70 .functor XOR 1, L_0x55555e992380, L_0x55555e992540, C4<0>, C4<0>;
L_0x55555e991ee0 .functor XOR 1, L_0x55555e991e70, L_0x55555e992700, C4<0>, C4<0>;
L_0x55555e991fa0 .functor AND 1, L_0x55555e992380, L_0x55555e992540, C4<1>, C4<1>;
L_0x55555e9920b0 .functor XOR 1, L_0x55555e992380, L_0x55555e992540, C4<0>, C4<0>;
L_0x55555e992120 .functor AND 1, L_0x55555e992700, L_0x55555e9920b0, C4<1>, C4<1>;
L_0x55555e992230 .functor OR 1, L_0x55555e991fa0, L_0x55555e992120, C4<0>, C4<0>;
v0x55555e8b78a0_0 .net "A", 0 0, L_0x55555e992380;  1 drivers
v0x55555e8b7980_0 .net "B", 0 0, L_0x55555e992540;  1 drivers
v0x55555e8b7a40_0 .net "Cin", 0 0, L_0x55555e992700;  1 drivers
v0x55555e8b7b10_0 .net "Cout", 0 0, L_0x55555e992230;  alias, 1 drivers
v0x55555e8b7bd0_0 .net "Sum", 0 0, L_0x55555e991ee0;  1 drivers
v0x55555e8b7ce0_0 .net *"_ivl_0", 0 0, L_0x55555e991e70;  1 drivers
v0x55555e8b7dc0_0 .net *"_ivl_4", 0 0, L_0x55555e991fa0;  1 drivers
v0x55555e8b7ea0_0 .net *"_ivl_6", 0 0, L_0x55555e9920b0;  1 drivers
v0x55555e8b7f80_0 .net *"_ivl_8", 0 0, L_0x55555e992120;  1 drivers
S_0x55555e8bbec0 .scope module, "u_stage_mem" "stage_mem" 13 420, 30 1 0, S_0x55555e59bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_alu_result";
    .port_info 3 /INPUT 32 "i_store_data";
    .port_info 4 /INPUT 1 "i_mem_write";
    .port_info 5 /INPUT 1 "i_mem_read";
    .port_info 6 /INPUT 3 "i_funct3";
    .port_info 7 /INPUT 1 "i_ctrl_kill";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /INPUT 32 "i_io_sw";
    .port_info 11 /OUTPUT 32 "o_io_ledr";
    .port_info 12 /OUTPUT 32 "o_io_ledg";
    .port_info 13 /OUTPUT 7 "o_io_hex0";
    .port_info 14 /OUTPUT 7 "o_io_hex1";
    .port_info 15 /OUTPUT 7 "o_io_hex2";
    .port_info 16 /OUTPUT 7 "o_io_hex3";
    .port_info 17 /OUTPUT 7 "o_io_hex4";
    .port_info 18 /OUTPUT 7 "o_io_hex5";
    .port_info 19 /OUTPUT 7 "o_io_hex6";
    .port_info 20 /OUTPUT 7 "o_io_hex7";
    .port_info 21 /OUTPUT 32 "o_io_lcd";
    .port_info 22 /OUTPUT 32 "o_dmem_rdata";
    .port_info 23 /OUTPUT 32 "o_io_rdata";
L_0x55555ea1beb0 .functor AND 1, v0x55555e58f570_0, L_0x55555ea1be10, C4<1>, C4<1>;
L_0x55555ea1bfc0 .functor AND 1, L_0x55555ea1beb0, L_0x55555ea1bf20, C4<1>, C4<1>;
L_0x55555ea1c0d0 .functor AND 1, L_0x55555ea1bfc0, v0x55555e58fd60_0, C4<1>, C4<1>;
L_0x55555ea1cdd0 .functor BUFZ 32, v0x55555e8bf4c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555ea1ce90 .functor BUFZ 32, v0x55555e8bf3e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555ea1cf50 .functor BUFZ 32, v0x55555e8bf300_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e8c0320_0 .net *"_ivl_1", 0 0, L_0x55555ea1be10;  1 drivers
v0x55555e8c0400_0 .net *"_ivl_3", 0 0, L_0x55555ea1beb0;  1 drivers
v0x55555e8c04c0_0 .net *"_ivl_5", 0 0, L_0x55555ea1bf20;  1 drivers
v0x55555e8c0560_0 .net *"_ivl_7", 0 0, L_0x55555ea1bfc0;  1 drivers
v0x55555e8c0620_0 .net "b_io_hexh", 31 0, v0x55555e8bf160_0;  1 drivers
v0x55555e8c0730_0 .net "b_io_hexl", 31 0, v0x55555e8bf240_0;  1 drivers
v0x55555e8c07d0_0 .net "b_io_lcd", 31 0, v0x55555e8bf300_0;  1 drivers
v0x55555e8c08a0_0 .net "b_io_ledg", 31 0, v0x55555e8bf3e0_0;  1 drivers
v0x55555e8c0970_0 .net "b_io_ledr", 31 0, v0x55555e8bf4c0_0;  1 drivers
v0x55555e8c0a40_0 .net "b_io_sw", 31 0, v0x55555e8bd980_0;  1 drivers
v0x55555e8c0b10_0 .var "dmem_byte_enable", 3 0;
v0x55555e8c0be0_0 .var "dmem_write_data", 31 0;
v0x55555e8c0cb0_0 .net "f_dmem_valid", 0 0, L_0x55555ea1c230;  1 drivers
v0x55555e8c0d80_0 .net "f_dmem_wren", 0 0, L_0x55555ea1c890;  1 drivers
v0x55555e8c0e50_0 .net "f_io_valid", 0 0, L_0x55555ea1c780;  1 drivers
v0x55555e8c0ef0_0 .net "i_alu_result", 31 0, v0x55555e591eb0_0;  alias, 1 drivers
v0x55555e8c0f90_0 .net "i_clk", 0 0, v0x55555e8cb2a0_0;  alias, 1 drivers
v0x55555e8c1140_0 .net "i_ctrl_bubble", 0 0, v0x55555e591f90_0;  alias, 1 drivers
v0x55555e8c11e0_0 .net "i_ctrl_kill", 0 0, v0x55555e5926e0_0;  alias, 1 drivers
v0x55555e8c1280_0 .net "i_ctrl_valid", 0 0, v0x55555e58f570_0;  alias, 1 drivers
v0x55555e8c13b0_0 .net "i_funct3", 2 0, v0x55555e5916c0_0;  alias, 1 drivers
v0x55555e8c1450_0 .net "i_io_sw", 31 0, L_0x55555ea1e6f0;  alias, 1 drivers
v0x55555e8c14f0_0 .net "i_mem_read", 0 0, v0x55555e5927a0_0;  alias, 1 drivers
v0x55555e8c1590_0 .net "i_mem_write", 0 0, v0x55555e58fd60_0;  alias, 1 drivers
v0x55555e8c1630_0 .net "i_reset", 0 0, L_0x55555e97f170;  alias, 1 drivers
v0x55555e8c16d0_0 .net "i_store_data", 31 0, v0x55555e58e330_0;  alias, 1 drivers
v0x55555e8c1770_0 .var "io_rdata_comb", 31 0;
v0x55555e8c1850_0 .net "lsu_store_en", 0 0, L_0x55555ea1c0d0;  1 drivers
v0x55555e8c1910_0 .var "misaligned_access", 0 0;
v0x55555e8c19d0_0 .net "o_dmem_rdata", 31 0, L_0x55555ea1cc20;  alias, 1 drivers
v0x55555e8c1a90_0 .net "o_io_hex0", 6 0, L_0x55555ea1d010;  alias, 1 drivers
v0x55555e8c1b50_0 .net "o_io_hex1", 6 0, L_0x55555ea1d100;  alias, 1 drivers
v0x55555e8c1c30_0 .net "o_io_hex2", 6 0, L_0x55555ea1d1a0;  alias, 1 drivers
v0x55555e8c1f20_0 .net "o_io_hex3", 6 0, L_0x55555ea1d240;  alias, 1 drivers
v0x55555e8c2000_0 .net "o_io_hex4", 6 0, L_0x55555ea1d2e0;  alias, 1 drivers
v0x55555e8c20e0_0 .net "o_io_hex5", 6 0, L_0x55555ea1d3d0;  alias, 1 drivers
v0x55555e8c21c0_0 .net "o_io_hex6", 6 0, L_0x55555ea1d470;  alias, 1 drivers
v0x55555e8c22a0_0 .net "o_io_hex7", 6 0, L_0x55555ea1d5a0;  alias, 1 drivers
v0x55555e8c2380_0 .net "o_io_lcd", 31 0, L_0x55555ea1cf50;  alias, 1 drivers
v0x55555e8c2460_0 .net "o_io_ledg", 31 0, L_0x55555ea1ce90;  alias, 1 drivers
v0x55555e8c2540_0 .net "o_io_ledr", 31 0, L_0x55555ea1cdd0;  alias, 1 drivers
v0x55555e8c2620_0 .var "o_io_rdata", 31 0;
E_0x55555e6be170/0 .event anyedge, v0x55555e8be900_0, v0x55555e591eb0_0, v0x55555e8bd980_0, v0x55555e8bf4c0_0;
E_0x55555e6be170/1 .event anyedge, v0x55555e8bf3e0_0, v0x55555e8bf240_0, v0x55555e8bf160_0, v0x55555e8bf300_0;
E_0x55555e6be170 .event/or E_0x55555e6be170/0, E_0x55555e6be170/1;
E_0x55555e686400/0 .event anyedge, v0x55555e58e330_0, v0x55555e8c1850_0, v0x55555e8be840_0, v0x55555e8c1910_0;
E_0x55555e686400/1 .event anyedge, v0x55555e5916c0_0, v0x55555e591eb0_0;
E_0x55555e686400 .event/or E_0x55555e686400/0, E_0x55555e686400/1;
E_0x55555e8bc410 .event anyedge, v0x55555e5916c0_0, v0x55555e591eb0_0;
L_0x55555ea1be10 .reduce/nor v0x55555e591f90_0;
L_0x55555ea1bf20 .reduce/nor v0x55555e5926e0_0;
L_0x55555ea1cce0 .part v0x55555e591eb0_0, 0, 16;
L_0x55555ea1d010 .part v0x55555e8bf240_0, 0, 7;
L_0x55555ea1d100 .part v0x55555e8bf240_0, 8, 7;
L_0x55555ea1d1a0 .part v0x55555e8bf240_0, 16, 7;
L_0x55555ea1d240 .part v0x55555e8bf240_0, 24, 7;
L_0x55555ea1d2e0 .part v0x55555e8bf160_0, 0, 7;
L_0x55555ea1d3d0 .part v0x55555e8bf160_0, 8, 7;
L_0x55555ea1d470 .part v0x55555e8bf160_0, 16, 7;
L_0x55555ea1d5a0 .part v0x55555e8bf160_0, 24, 7;
S_0x55555e8bc470 .scope module, "dmem_inst" "dmem" 30 114, 5 7 0, S_0x55555e8bbec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 16 "address";
    .port_info 3 /INPUT 32 "data";
    .port_info 4 /INPUT 4 "wren";
    .port_info 5 /OUTPUT 32 "q";
P_0x55555e8bc670 .param/l "DEPTH" 1 5 16, +C4<00000000000000000100000000000000>;
L_0x55555ea1cc20 .functor BUFZ 32, L_0x55555ea1c9f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555e8bcb50_0 .net *"_ivl_2", 31 0, L_0x55555ea1c9f0;  1 drivers
v0x55555e8bcc50_0 .net *"_ivl_4", 15 0, L_0x55555ea1ca90;  1 drivers
L_0x7f39432070c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555e8bcd30_0 .net *"_ivl_7", 1 0, L_0x7f39432070c0;  1 drivers
v0x55555e8bce20_0 .net "address", 15 0, L_0x55555ea1cce0;  1 drivers
v0x55555e8bcf00_0 .net "data", 31 0, v0x55555e8c0be0_0;  1 drivers
v0x55555e8bd030_0 .net "i_clk", 0 0, v0x55555e8cb2a0_0;  alias, 1 drivers
v0x55555e8bd1e0_0 .net "i_reset", 0 0, L_0x55555e97f170;  alias, 1 drivers
v0x55555e8bd280 .array "mem", 16383 0, 31 0;
v0x55555e8bd430_0 .net "q", 31 0, L_0x55555ea1cc20;  alias, 1 drivers
v0x55555e8bd510_0 .net "word_addr", 13 0, L_0x55555ea1c950;  1 drivers
v0x55555e8bd5f0_0 .net "wren", 3 0, v0x55555e8c0b10_0;  1 drivers
L_0x55555ea1c950 .part L_0x55555ea1cce0, 2, 14;
L_0x55555ea1c9f0 .array/port v0x55555e8bd280, L_0x55555ea1ca90;
L_0x55555ea1ca90 .concat [ 14 2 0 0], L_0x55555ea1c950, L_0x7f39432070c0;
S_0x55555e8bc850 .scope begin, "$unm_blk_127" "$unm_blk_127" 5 26, 5 26 0, S_0x55555e8bc470;
 .timescale 0 0;
v0x55555e8bca50_0 .var/i "i", 31 0;
S_0x55555e8bd7d0 .scope module, "u_in_buf" "input_buffer" 30 124, 6 6 0, S_0x55555e8bbec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_io_sw";
    .port_info 3 /OUTPUT 32 "b_io_sw";
v0x55555e8bd980_0 .var "b_io_sw", 31 0;
v0x55555e8bda60_0 .net "i_clk", 0 0, v0x55555e8cb2a0_0;  alias, 1 drivers
v0x55555e8bdb20_0 .net "i_io_sw", 31 0, L_0x55555ea1e6f0;  alias, 1 drivers
v0x55555e8bdbf0_0 .net "i_reset", 0 0, L_0x55555e97f170;  alias, 1 drivers
S_0x55555e8bde50 .scope module, "u_mux" "input_mux" 30 52, 8 6 0, S_0x55555e8bbec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_lsu_addr";
    .port_info 1 /INPUT 1 "i_lsu_wren";
    .port_info 2 /OUTPUT 1 "f_dmem_valid";
    .port_info 3 /OUTPUT 1 "f_io_valid";
    .port_info 4 /OUTPUT 1 "f_dmem_wren";
L_0x55555ea1c780 .functor OR 1, L_0x55555ea1c460, L_0x55555ea1c640, C4<0>, C4<0>;
L_0x55555ea1c890 .functor AND 1, v0x55555e58fd60_0, L_0x55555ea1c230, C4<1>, C4<1>;
v0x55555e8be060_0 .net *"_ivl_1", 16 0, L_0x55555ea1c190;  1 drivers
v0x55555e8be140_0 .net *"_ivl_10", 0 0, L_0x55555ea1c460;  1 drivers
v0x55555e8be200_0 .net *"_ivl_13", 15 0, L_0x55555ea1c5a0;  1 drivers
L_0x7f3943207078 .functor BUFT 1, C4<0001000000000001>, C4<0>, C4<0>, C4<0>;
v0x55555e8be2f0_0 .net/2u *"_ivl_14", 15 0, L_0x7f3943207078;  1 drivers
v0x55555e8be3d0_0 .net *"_ivl_16", 0 0, L_0x55555ea1c640;  1 drivers
L_0x7f3943206fe8 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e8be4e0_0 .net/2u *"_ivl_2", 16 0, L_0x7f3943206fe8;  1 drivers
v0x55555e8be5c0_0 .net *"_ivl_7", 15 0, L_0x55555ea1c3c0;  1 drivers
L_0x7f3943207030 .functor BUFT 1, C4<0001000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555e8be6a0_0 .net/2u *"_ivl_8", 15 0, L_0x7f3943207030;  1 drivers
v0x55555e8be780_0 .net "f_dmem_valid", 0 0, L_0x55555ea1c230;  alias, 1 drivers
v0x55555e8be840_0 .net "f_dmem_wren", 0 0, L_0x55555ea1c890;  alias, 1 drivers
v0x55555e8be900_0 .net "f_io_valid", 0 0, L_0x55555ea1c780;  alias, 1 drivers
v0x55555e8be9c0_0 .net "i_lsu_addr", 31 0, v0x55555e591eb0_0;  alias, 1 drivers
v0x55555e8beb10_0 .net "i_lsu_wren", 0 0, v0x55555e58fd60_0;  alias, 1 drivers
L_0x55555ea1c190 .part v0x55555e591eb0_0, 15, 17;
L_0x55555ea1c230 .cmp/eq 17, L_0x55555ea1c190, L_0x7f3943206fe8;
L_0x55555ea1c3c0 .part v0x55555e591eb0_0, 16, 16;
L_0x55555ea1c460 .cmp/eq 16, L_0x55555ea1c3c0, L_0x7f3943207030;
L_0x55555ea1c5a0 .part v0x55555e591eb0_0, 16, 16;
L_0x55555ea1c640 .cmp/eq 16, L_0x55555ea1c5a0, L_0x7f3943207078;
S_0x55555e8bec60 .scope module, "u_out_buf" "output_buffer" 30 132, 7 7 0, S_0x55555e8bbec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 32 "i_st_data";
    .port_info 3 /INPUT 32 "i_io_addr";
    .port_info 4 /INPUT 3 "i_funct3";
    .port_info 5 /INPUT 1 "i_mem_write";
    .port_info 6 /INPUT 1 "i_io_valid";
    .port_info 7 /INPUT 1 "i_ctrl_kill";
    .port_info 8 /INPUT 1 "i_ctrl_valid";
    .port_info 9 /INPUT 1 "i_ctrl_bubble";
    .port_info 10 /OUTPUT 32 "b_io_ledr";
    .port_info 11 /OUTPUT 32 "b_io_ledg";
    .port_info 12 /OUTPUT 32 "b_io_hexl";
    .port_info 13 /OUTPUT 32 "b_io_hexh";
    .port_info 14 /OUTPUT 32 "b_io_lcd";
v0x55555e8bf060_0 .var "addr_offset_comb", 1 0;
v0x55555e8bf160_0 .var "b_io_hexh", 31 0;
v0x55555e8bf240_0 .var "b_io_hexl", 31 0;
v0x55555e8bf300_0 .var "b_io_lcd", 31 0;
v0x55555e8bf3e0_0 .var "b_io_ledg", 31 0;
v0x55555e8bf4c0_0 .var "b_io_ledr", 31 0;
v0x55555e8bf5a0_0 .net "i_clk", 0 0, v0x55555e8cb2a0_0;  alias, 1 drivers
v0x55555e8bf640_0 .net "i_ctrl_bubble", 0 0, v0x55555e591f90_0;  alias, 1 drivers
v0x55555e8bf6e0_0 .net "i_ctrl_kill", 0 0, v0x55555e5926e0_0;  alias, 1 drivers
v0x55555e8bf810_0 .net "i_ctrl_valid", 0 0, v0x55555e58f570_0;  alias, 1 drivers
v0x55555e8bf8b0_0 .net "i_funct3", 2 0, v0x55555e5916c0_0;  alias, 1 drivers
v0x55555e8bf9c0_0 .net "i_io_addr", 31 0, v0x55555e591eb0_0;  alias, 1 drivers
v0x55555e8bfa80_0 .net "i_io_valid", 0 0, L_0x55555ea1c780;  alias, 1 drivers
v0x55555e8bfb20_0 .net "i_mem_write", 0 0, v0x55555e58fd60_0;  alias, 1 drivers
v0x55555e8bfc10_0 .net "i_reset", 0 0, L_0x55555e97f170;  alias, 1 drivers
v0x55555e8bfcb0_0 .net "i_st_data", 31 0, v0x55555e58e330_0;  alias, 1 drivers
v0x55555e8bfd50_0 .var "io_write_enable_comb", 0 0;
v0x55555e8bff00_0 .var "write_data_comb", 31 0;
v0x55555e8bffe0_0 .var "write_mask_comb", 31 0;
E_0x55555e8bc740/0 .event anyedge, v0x55555e58fd60_0, v0x55555e8be900_0, v0x55555e58f570_0, v0x55555e591f90_0;
E_0x55555e8bc740/1 .event anyedge, v0x55555e5926e0_0, v0x55555e591eb0_0, v0x55555e8bfd50_0, v0x55555e5916c0_0;
E_0x55555e8bc740/2 .event anyedge, v0x55555e8bf060_0, v0x55555e58e330_0;
E_0x55555e8bc740 .event/or E_0x55555e8bc740/0, E_0x55555e8bc740/1, E_0x55555e8bc740/2;
S_0x55555e8cae10 .scope module, "u_clkdiv" "clock_10M" 32 17, 33 7 0, S_0x55555e52fd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk50";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /OUTPUT 1 "o_clk";
v0x55555e8cb040_0 .net "clk50", 0 0, o0x7f3943265ee8;  alias, 0 drivers
v0x55555e8cb120_0 .var "count", 2 0;
v0x55555e8cb200_0 .net "i_reset", 0 0, L_0x55555e97f170;  alias, 1 drivers
v0x55555e8cb2a0_0 .var "o_clk", 0 0;
E_0x55555e8cafc0/0 .event negedge, v0x55555e5944f0_0;
E_0x55555e8cafc0/1 .event posedge, v0x55555e8cb040_0;
E_0x55555e8cafc0 .event/or E_0x55555e8cafc0/0, E_0x55555e8cafc0/1;
    .scope S_0x55555e51f740;
T_0 ;
    %wait E_0x55555dce1ba0;
    %load/vec4 v0x55555e1536e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e14d780_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55555e162ba0_0;
    %assign/vec4 v0x55555e14d780_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55555e500040;
T_1 ;
    %wait E_0x55555e5d3e70;
    %load/vec4 v0x55555e4bef60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e4bddf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55555e4be230_0;
    %assign/vec4 v0x55555e4bddf0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55555e502a50;
T_2 ;
    %wait E_0x55555e5c5f60;
    %load/vec4 v0x55555e824550_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_2.3, 11;
    %load/vec4 v0x55555e8242f0_0;
    %and;
T_2.3;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.2, 10;
    %load/vec4 v0x55555e4c20f0_0;
    %and;
T_2.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.1, 9;
    %load/vec4 v0x55555e541eb0_0;
    %nor/r;
    %and;
T_2.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x55555e4c1900_0;
    %nor/r;
    %and;
T_2.0;
    %store/vec4 v0x55555e80c460_0, 0, 1;
    %load/vec4 v0x55555e5377d0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x55555e4bf1c0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e539e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e805c10_0, 0, 32;
    %load/vec4 v0x55555e80c460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55555e4bca40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e539e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e805c10_0, 0, 32;
    %jmp T_2.10;
T_2.6 ;
    %load/vec4 v0x55555e4bf1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e539e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e805c10_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x55555e539e10_0, 0, 32;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55555e814890_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e805c10_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 65280, 0, 32;
    %store/vec4 v0x55555e539e10_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55555e814890_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x55555e805c10_0, 0, 32;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 16711680, 0, 32;
    %store/vec4 v0x55555e539e10_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55555e814890_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55555e805c10_0, 0, 32;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 4278190080, 0, 32;
    %store/vec4 v0x55555e539e10_0, 0, 32;
    %load/vec4 v0x55555e814890_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55555e805c10_0, 0, 32;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2.10;
T_2.7 ;
    %load/vec4 v0x55555e4bf1c0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.17, 4;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x55555e539e10_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55555e814890_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e805c10_0, 0, 32;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x55555e539e10_0, 0, 32;
    %load/vec4 v0x55555e814890_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55555e805c10_0, 0, 32;
T_2.18 ;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55555e539e10_0, 0, 32;
    %load/vec4 v0x55555e814890_0;
    %store/vec4 v0x55555e805c10_0, 0, 32;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
T_2.4 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55555e502a50;
T_3 ;
    %wait E_0x55555e5d3e70;
    %load/vec4 v0x55555e814670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e55b400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e55b1e0_0, 0;
    %pushi/vec4 2139062143, 0, 32;
    %assign/vec4 v0x55555e4af200_0, 0;
    %pushi/vec4 2139062143, 0, 32;
    %assign/vec4 v0x55555e4aa3d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e4bcf70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55555e80c460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55555e5377d0_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x55555e55b400_0;
    %load/vec4 v0x55555e539e10_0;
    %inv;
    %and;
    %load/vec4 v0x55555e805c10_0;
    %load/vec4 v0x55555e539e10_0;
    %and;
    %or;
    %assign/vec4 v0x55555e55b400_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x55555e55b1e0_0;
    %load/vec4 v0x55555e539e10_0;
    %inv;
    %and;
    %load/vec4 v0x55555e805c10_0;
    %load/vec4 v0x55555e539e10_0;
    %and;
    %or;
    %assign/vec4 v0x55555e55b1e0_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x55555e4af200_0;
    %load/vec4 v0x55555e539e10_0;
    %inv;
    %and;
    %load/vec4 v0x55555e805c10_0;
    %load/vec4 v0x55555e539e10_0;
    %and;
    %or;
    %assign/vec4 v0x55555e4af200_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v0x55555e4aa3d0_0;
    %load/vec4 v0x55555e539e10_0;
    %inv;
    %and;
    %load/vec4 v0x55555e805c10_0;
    %load/vec4 v0x55555e539e10_0;
    %and;
    %or;
    %assign/vec4 v0x55555e4aa3d0_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v0x55555e4bcf70_0;
    %load/vec4 v0x55555e539e10_0;
    %inv;
    %and;
    %load/vec4 v0x55555e805c10_0;
    %load/vec4 v0x55555e539e10_0;
    %and;
    %or;
    %assign/vec4 v0x55555e4bcf70_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55555e800550;
T_4 ;
    %fork t_1, S_0x55555e5196d0;
    %jmp t_0;
    .scope S_0x55555e5196d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e4ef360_0, 0, 32;
T_4.0 ; Top of for-loop
    %load/vec4 v0x55555e4ef360_0;
    %cmpi/s 16384, 0, 32;
	  %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55555e4ef360_0;
    %store/vec4a v0x55555e1d12e0, 4, 0;
T_4.2 ; for-loop step statement
    %load/vec4 v0x55555e4ef360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555e4ef360_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0x55555e800550;
t_0 %join;
    %end;
    .thread T_4;
    .scope S_0x55555e800550;
T_5 ;
    %wait E_0x55555e5d3e70;
    %load/vec4 v0x55555e4af420_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55555e4a1260_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55555e1f5070_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e1d12e0, 0, 4;
T_5.0 ;
    %load/vec4 v0x55555e4af420_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55555e4a1260_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55555e1f5070_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e1d12e0, 4, 5;
T_5.2 ;
    %load/vec4 v0x55555e4af420_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x55555e4a1260_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55555e1f5070_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e1d12e0, 4, 5;
T_5.4 ;
    %load/vec4 v0x55555e4af420_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x55555e4a1260_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55555e1f5070_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e1d12e0, 4, 5;
T_5.6 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55555e50b680;
T_6 ;
    %wait E_0x55555e5a44d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e77ee30_0, 0, 32;
    %load/vec4 v0x55555e627610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55555e50e5d0_0;
    %store/vec4 v0x55555e77ee30_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55555e632c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55555e70df00_0;
    %parti/s 16, 16, 6;
    %cmpi/e 4097, 0, 16;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x55555e61bfd0_0;
    %store/vec4 v0x55555e77ee30_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x55555e70df00_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e77ee30_0, 0, 32;
    %jmp T_6.12;
T_6.6 ;
    %load/vec4 v0x55555e610990_0;
    %store/vec4 v0x55555e77ee30_0, 0, 32;
    %jmp T_6.12;
T_6.7 ;
    %load/vec4 v0x55555e724580_0;
    %store/vec4 v0x55555e77ee30_0, 0, 32;
    %jmp T_6.12;
T_6.8 ;
    %load/vec4 v0x55555e6498d0_0;
    %store/vec4 v0x55555e77ee30_0, 0, 32;
    %jmp T_6.12;
T_6.9 ;
    %load/vec4 v0x55555e525250_0;
    %store/vec4 v0x55555e77ee30_0, 0, 32;
    %jmp T_6.12;
T_6.10 ;
    %load/vec4 v0x55555e719540_0;
    %store/vec4 v0x55555e77ee30_0, 0, 32;
    %jmp T_6.12;
T_6.12 ;
    %pop/vec4 1;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55555e522300;
T_7 ;
    %wait E_0x55555e5d7750;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e448b80_0, 0, 1;
    %load/vec4 v0x55555e3a89a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e448b80_0, 0, 1;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x55555e46ae40_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55555e448b80_0, 0, 1;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x55555e46ae40_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55555e448b80_0, 0, 1;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x55555e46ae40_0;
    %parti/s 2, 0, 2;
    %or/r;
    %store/vec4 v0x55555e448b80_0, 0, 1;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55555e522300;
T_8 ;
    %wait E_0x55555e825a30;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e2b6a70_0, 0, 4;
    %load/vec4 v0x55555e431f00_0;
    %store/vec4 v0x55555e2cd6f0_0, 0, 32;
    %load/vec4 v0x55555e3bf020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x55555e448b80_0;
    %nor/r;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55555e3a89a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e2b6a70_0, 0, 4;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x55555e46ae40_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %jmp T_8.12;
T_8.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55555e2b6a70_0, 0, 4;
    %jmp T_8.12;
T_8.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55555e2b6a70_0, 0, 4;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55555e2b6a70_0, 0, 4;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55555e2b6a70_0, 0, 4;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %load/vec4 v0x55555e431f00_0;
    %parti/s 8, 0, 2;
    %replicate 4;
    %store/vec4 v0x55555e2cd6f0_0, 0, 32;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x55555e46ae40_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %load/vec4 v0x55555e46ae40_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %jmp T_8.17;
T_8.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55555e2b6a70_0, 0, 4;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55555e2b6a70_0, 0, 4;
    %jmp T_8.17;
T_8.17 ;
    %pop/vec4 1;
    %load/vec4 v0x55555e431f00_0;
    %parti/s 16, 0, 2;
    %replicate 2;
    %store/vec4 v0x55555e2cd6f0_0, 0, 32;
T_8.13 ;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x55555e46ae40_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.18, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55555e2b6a70_0, 0, 4;
    %load/vec4 v0x55555e431f00_0;
    %store/vec4 v0x55555e2cd6f0_0, 0, 32;
T_8.18 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55555e522300;
T_9 ;
    %wait E_0x55555dc98a00;
    %load/vec4 v0x55555e46ae40_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x55555e2c20b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55555dd64d20_0, 0, 8;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x55555e2c20b0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55555dd64d20_0, 0, 8;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x55555e2c20b0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55555dd64d20_0, 0, 8;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x55555e2c20b0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55555dd64d20_0, 0, 8;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55555e522300;
T_10 ;
    %wait E_0x55555dc98a00;
    %load/vec4 v0x55555e46ae40_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0x55555e2c20b0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55555dd74f20_0, 0, 16;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0x55555e2c20b0_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x55555dd74f20_0, 0, 16;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55555e522300;
T_11 ;
    %wait E_0x55555dce1be0;
    %load/vec4 v0x55555e448b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555dd63170_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55555e3a89a0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555dd63170_0, 0, 32;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v0x55555e2d8d30_0;
    %store/vec4 v0x55555dd63170_0, 0, 32;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v0x55555e2e4370_0;
    %store/vec4 v0x55555dd63170_0, 0, 32;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0x55555e2c20b0_0;
    %store/vec4 v0x55555dd63170_0, 0, 32;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55555e4e0960;
T_12 ;
    %wait E_0x55555e5887b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e548de0_0, 0, 1;
    %load/vec4 v0x55555e4a7430_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0x55555e1d7ac0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55555e552af0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0x55555e551c10_0;
    %load/vec4 v0x55555e1d7ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/1 T_12.5, 8;
    %load/vec4 v0x55555e553260_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.7, 10;
    %load/vec4 v0x55555e552380_0;
    %load/vec4 v0x55555e1d7ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.5;
    %jmp/0xz  T_12.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555e548de0_0, 0, 1;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55555e4e0960;
T_13 ;
    %wait E_0x55555e576e00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e5487c0_0, 0, 1;
    %load/vec4 v0x55555e6cac30_0;
    %flag_set/vec4 8;
    %jmp/1 T_13.2, 8;
    %load/vec4 v0x55555e5d9330_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.2;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55555e2f0020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.5, 9;
    %load/vec4 v0x55555e16f870_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.3, 8;
    %load/vec4 v0x55555e552af0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.9, 9;
    %load/vec4 v0x55555e551c10_0;
    %load/vec4 v0x55555e16f870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.9;
    %flag_set/vec4 8;
    %jmp/1 T_13.8, 8;
    %load/vec4 v0x55555e553260_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.10, 10;
    %load/vec4 v0x55555e552380_0;
    %load/vec4 v0x55555e16f870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555e5487c0_0, 0, 1;
T_13.6 ;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55555e4e0960;
T_14 ;
    %wait E_0x55555e57a6e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e5481a0_0, 0, 1;
    %load/vec4 v0x55555e6cac30_0;
    %flag_set/vec4 8;
    %jmp/1 T_14.2, 8;
    %load/vec4 v0x55555e5d9330_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.2;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55555e4a7430_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.6, 10;
    %load/vec4 v0x55555df63270_0;
    %and;
T_14.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.5, 9;
    %load/vec4 v0x55555e1d7ac0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.3, 8;
    %load/vec4 v0x55555e552af0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.10, 9;
    %load/vec4 v0x55555e551c10_0;
    %load/vec4 v0x55555e1d7ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.10;
    %flag_set/vec4 8;
    %jmp/1 T_14.9, 8;
    %load/vec4 v0x55555e553260_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.11, 10;
    %load/vec4 v0x55555e552380_0;
    %load/vec4 v0x55555e1d7ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.9;
    %jmp/0xz  T_14.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555e5481a0_0, 0, 1;
T_14.7 ;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55555e4fd480;
T_15 ;
    %wait E_0x55555e5d5c30;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555e1e9350_0, 0, 2;
    %load/vec4 v0x55555e1e2430_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x55555e1e3cb0_0;
    %load/vec4 v0x55555e1e57d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55555e1e9350_0, 0, 2;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55555e1e2a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.5, 9;
    %load/vec4 v0x55555e1e7d00_0;
    %load/vec4 v0x55555e1e57d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55555e1e9350_0, 0, 2;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55555e4fd480;
T_16 ;
    %wait E_0x55555e5d5ae0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555e1e9ac0_0, 0, 2;
    %load/vec4 v0x55555e1e2430_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0x55555e1e3cb0_0;
    %load/vec4 v0x55555e1e5f40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55555e1e9ac0_0, 0, 2;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55555e1e2a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.5, 9;
    %load/vec4 v0x55555e1e7d00_0;
    %load/vec4 v0x55555e1e5f40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55555e1e9ac0_0, 0, 2;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55555e4fd480;
T_17 ;
    %wait E_0x55555e5b7e90;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555e1ea230_0, 0, 2;
    %load/vec4 v0x55555e1e2430_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0x55555e1e3cb0_0;
    %load/vec4 v0x55555e1e66b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55555e1ea230_0, 0, 2;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55555e1e2a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.5, 9;
    %load/vec4 v0x55555e1e7d00_0;
    %load/vec4 v0x55555e1e66b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55555e1ea230_0, 0, 2;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55555e4fd480;
T_18 ;
    %wait E_0x55555e5b6220;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555e1ea9a0_0, 0, 2;
    %load/vec4 v0x55555e1e2430_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0x55555e1e3cb0_0;
    %load/vec4 v0x55555e1e6e20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55555e1ea9a0_0, 0, 2;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55555e1e2a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.5, 9;
    %load/vec4 v0x55555e1e7d00_0;
    %load/vec4 v0x55555e1e6e20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55555e1ea9a0_0, 0, 2;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55555e391180;
T_19 ;
    %wait E_0x55555de37020;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e637650_0, 0, 1;
    %load/vec4 v0x55555e636620_0;
    %store/vec4 v0x55555e6375b0_0, 0, 32;
    %load/vec4 v0x55555e641bc0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55555e642cb0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0x55555e641bc0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55555e641ca0, 4;
    %load/vec4 v0x55555e633d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555e637650_0, 0, 1;
    %load/vec4 v0x55555e641bc0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55555e642bf0, 4;
    %store/vec4 v0x55555e6375b0_0, 0, 32;
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55555e391180;
T_20 ;
    %wait E_0x55555e5c02b0;
    %load/vec4 v0x55555e63bd00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %fork t_3, S_0x55555e385b40;
    %jmp t_2;
    .scope S_0x55555e385b40;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e37a500_0, 0, 32;
T_20.2 ; Top of for-loop
    %load/vec4 v0x55555e37a500_0;
    %cmpi/s 64, 0, 32;
	  %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x55555e37a500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e642cb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55555e37a500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e641ca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55555e37a500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e642bf0, 0, 4;
T_20.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55555e37a500_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55555e37a500_0, 0, 32;
    %jmp T_20.2;
T_20.3 ; for-loop exit label
    %end;
    .scope S_0x55555e391180;
t_2 %join;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55555e63f410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.5, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55555e633e20_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e642cb0, 0, 4;
    %load/vec4 v0x55555e6403a0_0;
    %load/vec4 v0x55555e633e20_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e641ca0, 0, 4;
    %load/vec4 v0x55555e640460_0;
    %load/vec4 v0x55555e633e20_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e642bf0, 0, 4;
T_20.5 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55555e391180;
T_21 ;
    %wait E_0x55555e61b960;
    %load/vec4 v0x55555e63bc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x55555e638b70_0;
    %store/vec4 v0x55555e636580_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55555e637650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x55555e6375b0_0;
    %store/vec4 v0x55555e636580_0, 0, 32;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x55555e636620_0;
    %store/vec4 v0x55555e636580_0, 0, 32;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55555e391180;
T_22 ;
    %wait E_0x55555e5c02b0;
    %load/vec4 v0x55555e63bd00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e633d30_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55555e63cb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x55555e636580_0;
    %assign/vec4 v0x55555e633d30_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55555e4ebdd0;
T_23 ;
    %fork t_5, S_0x55555e4f1e40;
    %jmp t_4;
    .scope S_0x55555e4f1e40;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e51a100_0, 0, 32;
T_23.0 ; Top of for-loop
    %load/vec4 v0x55555e51a100_0;
    %cmpi/s 16384, 0, 32;
	  %jmp/0xz T_23.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x55555e51a100_0;
    %store/vec4a v0x55555e50e900, 4, 0;
T_23.2 ; for-loop step statement
    %load/vec4 v0x55555e51a100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555e51a100_0, 0, 32;
    %jmp T_23.0;
T_23.1 ; for-loop exit label
    %vpi_call/w 19 29 "$readmemh", "../02_test/isa_4b.hex", v0x55555e50e900 {0 0 0};
    %end;
    .scope S_0x55555e4ebdd0;
t_4 %join;
    %end;
    .thread T_23;
    .scope S_0x55555e4e93c0;
T_24 ;
    %wait E_0x55555e5c02b0;
    %load/vec4 v0x55555e525800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e5253b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e4e17a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e51a6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e51a600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e4e1700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e525310_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55555e5305c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e5253b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e4e17a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e51a6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e51a600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555e4e1700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e525310_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x55555e5254e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x55555e525c40_0;
    %assign/vec4 v0x55555e5253b0_0, 0;
    %load/vec4 v0x55555e530350_0;
    %assign/vec4 v0x55555e4e17a0_0, 0;
    %load/vec4 v0x55555e5255a0_0;
    %assign/vec4 v0x55555e51a6a0_0, 0;
    %load/vec4 v0x55555e525740_0;
    %assign/vec4 v0x55555e51a600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e4e1700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e525310_0, 0;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55555e4dd8f0;
T_25 ;
    %wait E_0x55555e5c02b0;
    %load/vec4 v0x55555e65c2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55555e65c1f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.4, 9;
    %load/vec4 v0x55555e65c5d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_25.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x55555e65c670_0;
    %load/vec4 v0x55555e65c5d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e6604d0, 0, 4;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55555e4dd8f0;
T_26 ;
    %wait E_0x55555e5c02b0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55555e4dd8f0;
T_27 ;
    %wait E_0x55555e5c02b0;
    %vpi_func 28 62 "$time" 64 {0 0 0};
    %cmpi/u 100, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_27.2, 5;
    %vpi_func 28 62 "$time" 64 {0 0 0};
    %cmpi/u 2000, 0, 64;
    %flag_get/vec4 5;
    %and;
T_27.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55555e2d5de0;
T_28 ;
    %wait E_0x55555e3e5d20;
    %load/vec4 v0x55555e419390_0;
    %store/vec4 v0x55555e40b9e0_0, 0, 1;
    %load/vec4 v0x55555e416a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x55555e40b940_0;
    %store/vec4 v0x55555e408d80_0, 0, 1;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55555e413dc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55555e413e60_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_28.2, 4;
    %load/vec4 v0x55555e413dc0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55555e408d80_0, 0, 1;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x55555e40b940_0;
    %store/vec4 v0x55555e408d80_0, 0, 1;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x55555e3f2100;
T_29 ;
    %wait E_0x55555e7dab20;
    %load/vec4 v0x55555e348970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x55555e34b560_0;
    %parti/s 2, 1, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55555e34b490_0, 0, 1;
    %load/vec4 v0x55555e34b560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e331d20_0, 0, 1;
    %jmp T_29.9;
T_29.2 ;
    %load/vec4 v0x55555e34dea0_0;
    %store/vec4 v0x55555e331d20_0, 0, 1;
    %jmp T_29.9;
T_29.3 ;
    %load/vec4 v0x55555e34dea0_0;
    %inv;
    %store/vec4 v0x55555e331d20_0, 0, 1;
    %jmp T_29.9;
T_29.4 ;
    %load/vec4 v0x55555e34df40_0;
    %store/vec4 v0x55555e331d20_0, 0, 1;
    %jmp T_29.9;
T_29.5 ;
    %load/vec4 v0x55555e34df40_0;
    %inv;
    %store/vec4 v0x55555e331d20_0, 0, 1;
    %jmp T_29.9;
T_29.6 ;
    %load/vec4 v0x55555e34df40_0;
    %store/vec4 v0x55555e331d20_0, 0, 1;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x55555e34df40_0;
    %inv;
    %store/vec4 v0x55555e331d20_0, 0, 1;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55555e342900_0;
    %load/vec4 v0x55555e33fe50_0;
    %or;
    %store/vec4 v0x55555e331d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e34b490_0, 0, 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x55555e3ec090;
T_30 ;
    %wait E_0x55555e3e3660;
    %load/vec4 v0x55555e3e0b20_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.10;
T_30.0 ;
    %load/vec4 v0x55555e3e6bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.20;
T_30.11 ;
    %load/vec4 v0x55555e3e0a50_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_30.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_30.22, 8;
T_30.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_30.22, 8;
 ; End of false expr.
    %blend;
T_30.22;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.20;
T_30.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.20;
T_30.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.20;
T_30.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.20;
T_30.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.20;
T_30.16 ;
    %load/vec4 v0x55555e3e0a50_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_30.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_30.24, 8;
T_30.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_30.24, 8;
 ; End of false expr.
    %blend;
T_30.24;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.20;
T_30.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.20;
T_30.18 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.20;
T_30.20 ;
    %pop/vec4 1;
    %jmp T_30.10;
T_30.1 ;
    %load/vec4 v0x55555e3e6bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.32, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.34;
T_30.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.34;
T_30.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.34;
T_30.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.34;
T_30.28 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.34;
T_30.29 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.34;
T_30.30 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.34;
T_30.31 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.34;
T_30.32 ;
    %load/vec4 v0x55555e3e0a50_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_30.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_30.36, 8;
T_30.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_30.36, 8;
 ; End of false expr.
    %blend;
T_30.36;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.34;
T_30.34 ;
    %pop/vec4 1;
    %jmp T_30.10;
T_30.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.10;
T_30.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.10;
T_30.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.10;
T_30.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.10;
T_30.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.10;
T_30.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.10;
T_30.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e3e6ac0_0, 0, 4;
    %jmp T_30.10;
T_30.10 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x55555e3f4cc0;
T_31 ;
    %wait E_0x55555dd9c4f0;
    %load/vec4 v0x55555e4e3640_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e4d8330_0, 0, 32;
    %jmp T_31.9;
T_31.0 ;
    %load/vec4 v0x55555e4e8e20_0;
    %store/vec4 v0x55555e4d8330_0, 0, 32;
    %jmp T_31.9;
T_31.1 ;
    %load/vec4 v0x55555e4e8e20_0;
    %store/vec4 v0x55555e4d8330_0, 0, 32;
    %jmp T_31.9;
T_31.2 ;
    %load/vec4 v0x55555e4e8e20_0;
    %store/vec4 v0x55555e4d8330_0, 0, 32;
    %jmp T_31.9;
T_31.3 ;
    %load/vec4 v0x55555e4e6270_0;
    %store/vec4 v0x55555e4d8330_0, 0, 32;
    %jmp T_31.9;
T_31.4 ;
    %load/vec4 v0x55555e4e8d60_0;
    %store/vec4 v0x55555e4d8330_0, 0, 32;
    %jmp T_31.9;
T_31.5 ;
    %load/vec4 v0x55555e4d83f0_0;
    %store/vec4 v0x55555e4d8330_0, 0, 32;
    %jmp T_31.9;
T_31.6 ;
    %load/vec4 v0x55555e4d83f0_0;
    %store/vec4 v0x55555e4d8330_0, 0, 32;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x55555e4e61a0_0;
    %store/vec4 v0x55555e4d8330_0, 0, 32;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x55555e2eee70;
T_32 ;
    %wait E_0x55555e3f3f20;
    %load/vec4 v0x55555e242cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %load/vec4 v0x55555e3be520_0;
    %store/vec4 v0x55555e3be480_0, 0, 32;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v0x55555e3be520_0;
    %store/vec4 v0x55555e3be480_0, 0, 32;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v0x55555e23af40_0;
    %store/vec4 v0x55555e3be480_0, 0, 32;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0x55555e254bc0_0;
    %store/vec4 v0x55555e3be480_0, 0, 32;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %load/vec4 v0x55555e242d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %load/vec4 v0x55555e3a7e00_0;
    %store/vec4 v0x55555e3b34e0_0, 0, 32;
    %jmp T_32.9;
T_32.5 ;
    %load/vec4 v0x55555e3a7e00_0;
    %store/vec4 v0x55555e3b34e0_0, 0, 32;
    %jmp T_32.9;
T_32.6 ;
    %load/vec4 v0x55555e23af40_0;
    %store/vec4 v0x55555e3b34e0_0, 0, 32;
    %jmp T_32.9;
T_32.7 ;
    %load/vec4 v0x55555e254bc0_0;
    %store/vec4 v0x55555e3b34e0_0, 0, 32;
    %jmp T_32.9;
T_32.9 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x55555e2eee70;
T_33 ;
    %wait E_0x55555e788a10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e20d930_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e236ee0_0, 0, 1;
    %load/vec4 v0x55555e244e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e236ee0_0, 0, 1;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x55555e23d0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x55555e24b040_0;
    %load/vec4 v0x55555e260b30_0;
    %cmp/ne;
    %jmp/0xz  T_33.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555e236ee0_0, 0, 1;
    %load/vec4 v0x55555e260b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %load/vec4 v0x55555e258c40_0;
    %store/vec4 v0x55555e20d930_0, 0, 32;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x55555e248fa0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55555e20d930_0, 0, 32;
T_33.7 ;
T_33.4 ;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x55555e1f9680_0;
    %cmpi/e 111, 0, 7;
    %jmp/1 T_33.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55555e1f9680_0;
    %cmpi/e 103, 0, 7;
    %flag_or 4, 8;
T_33.10;
    %jmp/0xz  T_33.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e236ee0_0, 0, 1;
    %load/vec4 v0x55555e258c40_0;
    %store/vec4 v0x55555e20d930_0, 0, 32;
T_33.8 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x55555e4e6800;
T_34 ;
    %wait E_0x55555e5c02b0;
    %load/vec4 v0x55555e655580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e80f170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e80e790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e80e300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e80f0b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e80ecc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e80e850_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e80ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e80f540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e05cfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e817c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e05cf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e7fdb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e817cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e66eff0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555e1cac10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e80f5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e66f090_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555e7fdaf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555e542d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e542df0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x55555e54f6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e80f540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555e05cfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e817c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e05cf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e7fdb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e817cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e66eff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e80f5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e66f090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e80f170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e80e790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e80e300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e80f0b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e80ecc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e80e850_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e80ec20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555e1cac10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555e7fdaf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555e542d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e542df0_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x55555e1cab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %jmp T_34.5;
T_34.4 ;
    %load/vec4 v0x55555e5505c0_0;
    %assign/vec4 v0x55555e80f170_0, 0;
    %load/vec4 v0x55555e54a660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.6, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e80e790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e80e300_0, 0;
    %jmp T_34.7;
T_34.6 ;
    %load/vec4 v0x55555e80c8a0_0;
    %assign/vec4 v0x55555e80e790_0, 0;
    %load/vec4 v0x55555e531240_0;
    %assign/vec4 v0x55555e80e300_0, 0;
T_34.7 ;
    %load/vec4 v0x55555e54fe50_0;
    %assign/vec4 v0x55555e80f0b0_0, 0;
    %load/vec4 v0x55555e4d5f60_0;
    %assign/vec4 v0x55555e80ecc0_0, 0;
    %load/vec4 v0x55555e53dfb0_0;
    %assign/vec4 v0x55555e80e850_0, 0;
    %load/vec4 v0x55555e5514a0_0;
    %assign/vec4 v0x55555e80ec20_0, 0;
    %load/vec4 v0x55555e54e800_0;
    %assign/vec4 v0x55555e80f540_0, 0;
    %load/vec4 v0x55555e54a660_0;
    %assign/vec4 v0x55555e05cfe0_0, 0;
    %load/vec4 v0x55555e54bb60_0;
    %assign/vec4 v0x55555e817c30_0, 0;
    %load/vec4 v0x55555e54a040_0;
    %assign/vec4 v0x55555e05cf20_0, 0;
    %load/vec4 v0x55555e54b3f0_0;
    %assign/vec4 v0x55555e7fdb90_0, 0;
    %load/vec4 v0x55555e54c2d0_0;
    %assign/vec4 v0x55555e817cd0_0, 0;
    %load/vec4 v0x55555e54ca40_0;
    %assign/vec4 v0x55555e66eff0_0, 0;
    %load/vec4 v0x55555e549a20_0;
    %assign/vec4 v0x55555e1cac10_0, 0;
    %load/vec4 v0x55555e54ef70_0;
    %assign/vec4 v0x55555e80f5e0_0, 0;
    %load/vec4 v0x55555e54d1b0_0;
    %assign/vec4 v0x55555e66f090_0, 0;
    %load/vec4 v0x55555e54ac80_0;
    %assign/vec4 v0x55555e7fdaf0_0, 0;
    %load/vec4 v0x55555e54d920_0;
    %assign/vec4 v0x55555e542d50_0, 0;
    %load/vec4 v0x55555e54e090_0;
    %assign/vec4 v0x55555e542df0_0, 0;
T_34.5 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55555e4ddf50;
T_35 ;
    %wait E_0x55555e790bc0;
    %load/vec4 v0x55555e4724e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_35.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e4701d0_0, 0, 32;
    %jmp T_35.11;
T_35.0 ;
    %load/vec4 v0x55555e46d5a0_0;
    %store/vec4 v0x55555e4701d0_0, 0, 32;
    %jmp T_35.11;
T_35.1 ;
    %load/vec4 v0x55555e4674a0_0;
    %store/vec4 v0x55555e4701d0_0, 0, 32;
    %jmp T_35.11;
T_35.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55555e462b20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e4701d0_0, 0, 32;
    %jmp T_35.11;
T_35.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55555e469fa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e4701d0_0, 0, 32;
    %jmp T_35.11;
T_35.4 ;
    %load/vec4 v0x55555e467570_0;
    %store/vec4 v0x55555e4701d0_0, 0, 32;
    %jmp T_35.11;
T_35.5 ;
    %load/vec4 v0x55555e4648e0_0;
    %store/vec4 v0x55555e4701d0_0, 0, 32;
    %jmp T_35.11;
T_35.6 ;
    %load/vec4 v0x55555e472cd0_0;
    %store/vec4 v0x55555e4701d0_0, 0, 32;
    %jmp T_35.11;
T_35.7 ;
    %load/vec4 v0x55555e4649a0_0;
    %store/vec4 v0x55555e4701d0_0, 0, 32;
    %jmp T_35.11;
T_35.8 ;
    %load/vec4 v0x55555e467d50_0;
    %store/vec4 v0x55555e4701d0_0, 0, 32;
    %jmp T_35.11;
T_35.9 ;
    %load/vec4 v0x55555e467c90_0;
    %store/vec4 v0x55555e4701d0_0, 0, 32;
    %jmp T_35.11;
T_35.11 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x55555e4f7410;
T_36 ;
    %wait E_0x55555e79edc0;
    %load/vec4 v0x55555e45e8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %load/vec4 v0x55555e459a90_0;
    %store/vec4 v0x55555e451010_0, 0, 32;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0x55555e459a90_0;
    %store/vec4 v0x55555e451010_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0x55555e44dc60_0;
    %store/vec4 v0x55555e451010_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0x55555e45f100_0;
    %store/vec4 v0x55555e451010_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %load/vec4 v0x55555e45e980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %load/vec4 v0x55555e459b30_0;
    %store/vec4 v0x55555e450820_0, 0, 32;
    %jmp T_36.9;
T_36.5 ;
    %load/vec4 v0x55555e459b30_0;
    %store/vec4 v0x55555e450820_0, 0, 32;
    %jmp T_36.9;
T_36.6 ;
    %load/vec4 v0x55555e44dc60_0;
    %store/vec4 v0x55555e450820_0, 0, 32;
    %jmp T_36.9;
T_36.7 ;
    %load/vec4 v0x55555e45f100_0;
    %store/vec4 v0x55555e450820_0, 0, 32;
    %jmp T_36.9;
T_36.9 ;
    %pop/vec4 1;
    %vpi_func 21 47 "$isunknown" 1, v0x55555e450820_0 {0 0 0};
    %flag_set/vec4 8;
    %jmp/0xz  T_36.10, 8;
T_36.10 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x55555e4f7410;
T_37 ;
    %wait E_0x55555e7d0a70;
    %load/vec4 v0x55555e45c650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %load/vec4 v0x55555e451010_0;
    %store/vec4 v0x55555e44bea0_0, 0, 32;
    %jmp T_37.4;
T_37.0 ;
    %load/vec4 v0x55555e451010_0;
    %store/vec4 v0x55555e44bea0_0, 0, 32;
    %jmp T_37.4;
T_37.1 ;
    %load/vec4 v0x55555e45be60_0;
    %store/vec4 v0x55555e44bea0_0, 0, 32;
    %jmp T_37.4;
T_37.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e44bea0_0, 0, 32;
    %jmp T_37.4;
T_37.4 ;
    %pop/vec4 1;
    %load/vec4 v0x55555e45c720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %jmp T_37.7;
T_37.5 ;
    %load/vec4 v0x55555e450820_0;
    %store/vec4 v0x55555e44b7a0_0, 0, 32;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0x55555e456de0_0;
    %store/vec4 v0x55555e44b7a0_0, 0, 32;
    %jmp T_37.7;
T_37.7 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x55555e516cc0;
T_38 ;
    %wait E_0x55555e5c02b0;
    %load/vec4 v0x55555dcc3d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e66e860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555de35340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e309300_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e4b2350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e8176e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555de33200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555dd89960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555dd8dbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555dd879e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e7fd2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e8066d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555de2da50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555de3fc70_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x55555de404b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e8176e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555de33200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555dd89960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555dd8dbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555dd879e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e7fd2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e8066d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555de2da50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555de3fc70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e66e860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555de35340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e309300_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e4b2350_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x55555de3c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0x55555dd047f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e8176e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555de33200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555dd89960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555dd8dbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555dd879e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e7fd2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e8066d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555de2da50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555de3fc70_0, 0;
    %load/vec4 v0x55555dcdae80_0;
    %assign/vec4 v0x55555e66e860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555de35340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e309300_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e4b2350_0, 0;
    %jmp T_38.7;
T_38.6 ;
    %load/vec4 v0x55555dcdae80_0;
    %assign/vec4 v0x55555e66e860_0, 0;
    %load/vec4 v0x55555de2a220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.8, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555de35340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e309300_0, 0;
    %jmp T_38.9;
T_38.8 ;
    %load/vec4 v0x55555dd355f0_0;
    %assign/vec4 v0x55555de35340_0, 0;
    %load/vec4 v0x55555de38a50_0;
    %assign/vec4 v0x55555e309300_0, 0;
    %vpi_func 14 108 "$time" 64 {0 0 0};
    %cmpi/u 190, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_38.13, 5;
    %vpi_func 14 108 "$time" 64 {0 0 0};
    %cmpi/u 320, 0, 64;
    %flag_get/vec4 5;
    %and;
T_38.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.12, 9;
    %vpi_func 14 108 "$isunknown" 1, v0x55555de38a50_0 {0 0 0};
    %and;
T_38.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.10, 8;
T_38.10 ;
T_38.9 ;
    %load/vec4 v0x55555e154c10_0;
    %assign/vec4 v0x55555e4b2350_0, 0;
    %load/vec4 v0x55555dcfc550_0;
    %assign/vec4 v0x55555e8176e0_0, 0;
    %load/vec4 v0x55555de2a220_0;
    %assign/vec4 v0x55555de33200_0, 0;
    %load/vec4 v0x55555dd047f0_0;
    %assign/vec4 v0x55555dd89960_0, 0;
    %load/vec4 v0x55555dd0cb00_0;
    %assign/vec4 v0x55555dd8dbe0_0, 0;
    %load/vec4 v0x55555dd087d0_0;
    %assign/vec4 v0x55555dd879e0_0, 0;
    %load/vec4 v0x55555dd84ad0_0;
    %assign/vec4 v0x55555e7fd2c0_0, 0;
    %load/vec4 v0x55555dcfc6d0_0;
    %assign/vec4 v0x55555e8066d0_0, 0;
    %load/vec4 v0x55555de35b80_0;
    %assign/vec4 v0x55555de2da50_0, 0;
    %load/vec4 v0x55555dcb1980_0;
    %assign/vec4 v0x55555de3fc70_0, 0;
T_38.7 ;
T_38.5 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55555e516cc0;
T_39 ;
    %wait E_0x55555e5c02b0;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55555dd032b0;
T_40 ;
    %fork t_7, S_0x55555e62d470;
    %jmp t_6;
    .scope S_0x55555e62d470;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e630100_0, 0, 32;
T_40.0 ; Top of for-loop
    %load/vec4 v0x55555e630100_0;
    %cmpi/s 16384, 0, 32;
	  %jmp/0xz T_40.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55555e630100_0;
    %store/vec4a v0x55555e62af40, 4, 0;
T_40.2 ; for-loop step statement
    %load/vec4 v0x55555e630100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555e630100_0, 0, 32;
    %jmp T_40.0;
T_40.1 ; for-loop exit label
    %end;
    .scope S_0x55555dd032b0;
t_6 %join;
    %end;
    .thread T_40;
    .scope S_0x55555dd032b0;
T_41 ;
    %wait E_0x55555e5c02b0;
    %load/vec4 v0x55555e6286f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x55555e62db00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55555e62c050_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e62af40, 0, 4;
T_41.0 ;
    %load/vec4 v0x55555e6286f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x55555e62db00_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55555e62c050_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e62af40, 4, 5;
T_41.2 ;
    %load/vec4 v0x55555e6286f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %load/vec4 v0x55555e62db00_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55555e62c050_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e62af40, 4, 5;
T_41.4 ;
    %load/vec4 v0x55555e6286f0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %load/vec4 v0x55555e62db00_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55555e62c050_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e62af40, 4, 5;
T_41.6 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x55555e629720;
T_42 ;
    %wait E_0x55555e5c02b0;
    %load/vec4 v0x55555e621ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e6249f0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x55555e621e30_0;
    %assign/vec4 v0x55555e6249f0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x55555e6193b0;
T_43 ;
    %wait E_0x55555e4e7330;
    %load/vec4 v0x55555e611a70_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_43.3, 11;
    %load/vec4 v0x55555e6153b0_0;
    %and;
T_43.3;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_43.2, 10;
    %load/vec4 v0x55555e6142c0_0;
    %and;
T_43.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.1, 9;
    %load/vec4 v0x55555e617eb0_0;
    %nor/r;
    %and;
T_43.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_43.0, 8;
    %load/vec4 v0x55555e617f50_0;
    %nor/r;
    %and;
T_43.0;
    %store/vec4 v0x55555e612b40_0, 0, 1;
    %load/vec4 v0x55555e6152f0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x55555e6167f0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e60b1b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e60de80_0, 0, 32;
    %load/vec4 v0x55555e612b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0x55555e614360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e60b1b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e60de80_0, 0, 32;
    %jmp T_43.10;
T_43.6 ;
    %load/vec4 v0x55555e6167f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_43.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e60b1b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e60de80_0, 0, 32;
    %jmp T_43.16;
T_43.11 ;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x55555e60b1b0_0, 0, 32;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55555e612aa0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e60de80_0, 0, 32;
    %jmp T_43.16;
T_43.12 ;
    %pushi/vec4 65280, 0, 32;
    %store/vec4 v0x55555e60b1b0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55555e612aa0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x55555e60de80_0, 0, 32;
    %jmp T_43.16;
T_43.13 ;
    %pushi/vec4 16711680, 0, 32;
    %store/vec4 v0x55555e60b1b0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55555e612aa0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55555e60de80_0, 0, 32;
    %jmp T_43.16;
T_43.14 ;
    %pushi/vec4 4278190080, 0, 32;
    %store/vec4 v0x55555e60b1b0_0, 0, 32;
    %load/vec4 v0x55555e612aa0_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55555e60de80_0, 0, 32;
    %jmp T_43.16;
T_43.16 ;
    %pop/vec4 1;
    %jmp T_43.10;
T_43.7 ;
    %load/vec4 v0x55555e6167f0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_43.17, 4;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x55555e60b1b0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55555e612aa0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e60de80_0, 0, 32;
    %jmp T_43.18;
T_43.17 ;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x55555e60b1b0_0, 0, 32;
    %load/vec4 v0x55555e612aa0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55555e60de80_0, 0, 32;
T_43.18 ;
    %jmp T_43.10;
T_43.8 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55555e60b1b0_0, 0, 32;
    %load/vec4 v0x55555e612aa0_0;
    %store/vec4 v0x55555e60de80_0, 0, 32;
    %jmp T_43.10;
T_43.10 ;
    %pop/vec4 1;
T_43.4 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x55555e6193b0;
T_44 ;
    %wait E_0x55555e5c02b0;
    %load/vec4 v0x55555e611b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e616e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e61a890_0, 0;
    %pushi/vec4 2139062143, 0, 32;
    %assign/vec4 v0x55555e6199a0_0, 0;
    %pushi/vec4 2139062143, 0, 32;
    %assign/vec4 v0x55555e6168f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e619a60_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x55555e612b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x55555e6152f0_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_44.8, 6;
    %jmp T_44.10;
T_44.4 ;
    %load/vec4 v0x55555e616e80_0;
    %load/vec4 v0x55555e60b1b0_0;
    %inv;
    %and;
    %load/vec4 v0x55555e60de80_0;
    %load/vec4 v0x55555e60b1b0_0;
    %and;
    %or;
    %assign/vec4 v0x55555e616e80_0, 0;
    %jmp T_44.10;
T_44.5 ;
    %load/vec4 v0x55555e61a890_0;
    %load/vec4 v0x55555e60b1b0_0;
    %inv;
    %and;
    %load/vec4 v0x55555e60de80_0;
    %load/vec4 v0x55555e60b1b0_0;
    %and;
    %or;
    %assign/vec4 v0x55555e61a890_0, 0;
    %jmp T_44.10;
T_44.6 ;
    %load/vec4 v0x55555e6199a0_0;
    %load/vec4 v0x55555e60b1b0_0;
    %inv;
    %and;
    %load/vec4 v0x55555e60de80_0;
    %load/vec4 v0x55555e60b1b0_0;
    %and;
    %or;
    %assign/vec4 v0x55555e6199a0_0, 0;
    %jmp T_44.10;
T_44.7 ;
    %load/vec4 v0x55555e6168f0_0;
    %load/vec4 v0x55555e60b1b0_0;
    %inv;
    %and;
    %load/vec4 v0x55555e60de80_0;
    %load/vec4 v0x55555e60b1b0_0;
    %and;
    %or;
    %assign/vec4 v0x55555e6168f0_0, 0;
    %jmp T_44.10;
T_44.8 ;
    %load/vec4 v0x55555e619a60_0;
    %load/vec4 v0x55555e60b1b0_0;
    %inv;
    %and;
    %load/vec4 v0x55555e60de80_0;
    %load/vec4 v0x55555e60b1b0_0;
    %and;
    %or;
    %assign/vec4 v0x55555e619a60_0, 0;
    %jmp T_44.10;
T_44.10 ;
    %pop/vec4 1;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x55555e634d60;
T_45 ;
    %wait E_0x55555e5c02b0;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55555e634d60;
T_46 ;
    %wait E_0x55555e35e630;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e5fd8d0_0, 0, 1;
    %load/vec4 v0x55555e602f90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e5fd8d0_0, 0, 1;
    %jmp T_46.4;
T_46.0 ;
    %load/vec4 v0x55555e607500_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55555e5fd8d0_0, 0, 1;
    %jmp T_46.4;
T_46.1 ;
    %load/vec4 v0x55555e607500_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55555e5fd8d0_0, 0, 1;
    %jmp T_46.4;
T_46.2 ;
    %load/vec4 v0x55555e607500_0;
    %parti/s 2, 0, 2;
    %or/r;
    %store/vec4 v0x55555e5fd8d0_0, 0, 1;
    %jmp T_46.4;
T_46.4 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x55555e634d60;
T_47 ;
    %wait E_0x55555e2fb0d0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e609cb0_0, 0, 4;
    %load/vec4 v0x55555e601400_0;
    %store/vec4 v0x55555e609d80_0, 0, 32;
    %load/vec4 v0x55555e5fd810_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_47.3, 10;
    %load/vec4 v0x55555e606500_0;
    %and;
T_47.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_47.2, 9;
    %load/vec4 v0x55555e5fd8d0_0;
    %nor/r;
    %and;
T_47.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x55555e602f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e609cb0_0, 0, 4;
    %jmp T_47.8;
T_47.4 ;
    %load/vec4 v0x55555e607500_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_47.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_47.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_47.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_47.12, 6;
    %jmp T_47.13;
T_47.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55555e609cb0_0, 0, 4;
    %jmp T_47.13;
T_47.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55555e609cb0_0, 0, 4;
    %jmp T_47.13;
T_47.11 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55555e609cb0_0, 0, 4;
    %jmp T_47.13;
T_47.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55555e609cb0_0, 0, 4;
    %jmp T_47.13;
T_47.13 ;
    %pop/vec4 1;
    %load/vec4 v0x55555e601400_0;
    %parti/s 8, 0, 2;
    %replicate 4;
    %store/vec4 v0x55555e609d80_0, 0, 32;
    %jmp T_47.8;
T_47.5 ;
    %load/vec4 v0x55555e607500_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.14, 8;
    %load/vec4 v0x55555e607500_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_47.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_47.17, 6;
    %jmp T_47.18;
T_47.16 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55555e609cb0_0, 0, 4;
    %jmp T_47.18;
T_47.17 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55555e609cb0_0, 0, 4;
    %jmp T_47.18;
T_47.18 ;
    %pop/vec4 1;
    %load/vec4 v0x55555e601400_0;
    %parti/s 16, 0, 2;
    %replicate 2;
    %store/vec4 v0x55555e609d80_0, 0, 32;
T_47.14 ;
    %jmp T_47.8;
T_47.6 ;
    %load/vec4 v0x55555e607500_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_47.19, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55555e609cb0_0, 0, 4;
    %load/vec4 v0x55555e601400_0;
    %store/vec4 v0x55555e609d80_0, 0, 32;
T_47.19 ;
    %jmp T_47.8;
T_47.8 ;
    %pop/vec4 1;
T_47.0 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x55555e634d60;
T_48 ;
    %wait E_0x55555e3806d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e6014c0_0, 0, 32;
    %load/vec4 v0x55555e607460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x55555e607500_0;
    %parti/s 16, 16, 6;
    %cmpi/e 4097, 0, 16;
    %jmp/0xz  T_48.2, 4;
    %load/vec4 v0x55555e608d20_0;
    %store/vec4 v0x55555e6014c0_0, 0, 32;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x55555e607500_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_48.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_48.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_48.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_48.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_48.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e6014c0_0, 0, 32;
    %jmp T_48.10;
T_48.4 ;
    %load/vec4 v0x55555e608c80_0;
    %store/vec4 v0x55555e6014c0_0, 0, 32;
    %jmp T_48.10;
T_48.5 ;
    %load/vec4 v0x55555e60c910_0;
    %store/vec4 v0x55555e6014c0_0, 0, 32;
    %jmp T_48.10;
T_48.6 ;
    %load/vec4 v0x55555e60b950_0;
    %store/vec4 v0x55555e6014c0_0, 0, 32;
    %jmp T_48.10;
T_48.7 ;
    %load/vec4 v0x55555e60b840_0;
    %store/vec4 v0x55555e6014c0_0, 0, 32;
    %jmp T_48.10;
T_48.8 ;
    %load/vec4 v0x55555e60c870_0;
    %store/vec4 v0x55555e6014c0_0, 0, 32;
    %jmp T_48.10;
T_48.10 ;
    %pop/vec4 1;
T_48.3 ;
T_48.0 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x55555e634d60;
T_49 ;
    %wait E_0x55555e5c02b0;
    %load/vec4 v0x55555e600470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e54a340_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x55555e6014c0_0;
    %assign/vec4 v0x55555e54a340_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x55555e634d60;
T_50 ;
    %wait E_0x55555e5c02b0;
    %jmp T_50;
    .thread T_50;
    .scope S_0x55555e4f4a00;
T_51 ;
    %wait E_0x55555e5c02b0;
    %load/vec4 v0x55555e4f83e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e4ec8a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e4f7f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e4ec660_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e4ec5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e4ecdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e4f7be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e4ec800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e4f7ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e4ecd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e4f7a10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555e4f7c80_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x55555e4e11d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e4ecdc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555e4f7be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e4ec800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e4f7ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e4ecd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e4f7a10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555e4f7c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e4ec8a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e4f7f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e4ec660_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e4ec5a0_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x55555e4f7e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %jmp T_51.5;
T_51.4 ;
    %load/vec4 v0x55555e503050_0;
    %assign/vec4 v0x55555e4ec8a0_0, 0;
    %load/vec4 v0x55555dd88cf0_0;
    %assign/vec4 v0x55555e4f7f00_0, 0;
    %load/vec4 v0x55555e4f8340_0;
    %assign/vec4 v0x55555e4ec660_0, 0;
    %load/vec4 v0x55555e5030f0_0;
    %assign/vec4 v0x55555e4ec5a0_0, 0;
    %load/vec4 v0x55555e5032c0_0;
    %assign/vec4 v0x55555e4ecdc0_0, 0;
    %load/vec4 v0x55555e503980_0;
    %assign/vec4 v0x55555e4f7be0_0, 0;
    %load/vec4 v0x55555e4e1130_0;
    %assign/vec4 v0x55555e4ec800_0, 0;
    %load/vec4 v0x55555e503520_0;
    %assign/vec4 v0x55555e4f7ad0_0, 0;
    %load/vec4 v0x55555e503220_0;
    %assign/vec4 v0x55555e4ecd00_0, 0;
    %load/vec4 v0x55555e503480_0;
    %assign/vec4 v0x55555e4f7a10_0, 0;
    %load/vec4 v0x55555e503a20_0;
    %assign/vec4 v0x55555e4f7c80_0, 0;
T_51.5 ;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x55555e514100;
T_52 ;
    %wait E_0x55555e598480;
    %load/vec4 v0x55555e5459b0_0;
    %parti/s 16, 16, 6;
    %cmpi/e 4097, 0, 16;
    %jmp/0xz  T_52.0, 4;
    %load/vec4 v0x55555e5bedb0_0;
    %store/vec4 v0x55555e5bfce0_0, 0, 32;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x55555e5becc0_0;
    %store/vec4 v0x55555e5bfce0_0, 0, 32;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x55555e514100;
T_53 ;
    %wait E_0x55555e598330;
    %load/vec4 v0x55555e5bbd10_0;
    %store/vec4 v0x55555e5b21b0_0, 0, 32;
    %load/vec4 v0x55555e5bdb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %load/vec4 v0x55555e5bbd10_0;
    %store/vec4 v0x55555e5b21b0_0, 0, 32;
    %jmp T_53.6;
T_53.0 ;
    %load/vec4 v0x55555e547840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_53.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_53.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_53.10, 6;
    %jmp T_53.11;
T_53.7 ;
    %load/vec4 v0x55555e5bbd10_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x55555e5bbd10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e5b21b0_0, 0, 32;
    %jmp T_53.11;
T_53.8 ;
    %load/vec4 v0x55555e5bbd10_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x55555e5bbd10_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e5b21b0_0, 0, 32;
    %jmp T_53.11;
T_53.9 ;
    %load/vec4 v0x55555e5bbd10_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x55555e5bbd10_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e5b21b0_0, 0, 32;
    %jmp T_53.11;
T_53.10 ;
    %load/vec4 v0x55555e5bbd10_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x55555e5bbd10_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e5b21b0_0, 0, 32;
    %jmp T_53.11;
T_53.11 ;
    %pop/vec4 1;
    %jmp T_53.6;
T_53.1 ;
    %load/vec4 v0x55555e547840_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_53.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_53.13, 6;
    %jmp T_53.14;
T_53.12 ;
    %load/vec4 v0x55555e5bbd10_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55555e5bbd10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e5b21b0_0, 0, 32;
    %jmp T_53.14;
T_53.13 ;
    %load/vec4 v0x55555e5bbd10_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0x55555e5bbd10_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e5b21b0_0, 0, 32;
    %jmp T_53.14;
T_53.14 ;
    %pop/vec4 1;
    %jmp T_53.6;
T_53.2 ;
    %load/vec4 v0x55555e5bbd10_0;
    %store/vec4 v0x55555e5b21b0_0, 0, 32;
    %jmp T_53.6;
T_53.3 ;
    %load/vec4 v0x55555e547840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_53.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_53.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_53.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_53.18, 6;
    %jmp T_53.19;
T_53.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55555e5bbd10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e5b21b0_0, 0, 32;
    %jmp T_53.19;
T_53.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55555e5bbd10_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e5b21b0_0, 0, 32;
    %jmp T_53.19;
T_53.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55555e5bbd10_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e5b21b0_0, 0, 32;
    %jmp T_53.19;
T_53.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55555e5bbd10_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e5b21b0_0, 0, 32;
    %jmp T_53.19;
T_53.19 ;
    %pop/vec4 1;
    %jmp T_53.6;
T_53.4 ;
    %load/vec4 v0x55555e547840_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_53.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_53.21, 6;
    %jmp T_53.22;
T_53.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55555e5bbd10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e5b21b0_0, 0, 32;
    %jmp T_53.22;
T_53.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55555e5bbd10_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e5b21b0_0, 0, 32;
    %jmp T_53.22;
T_53.22 ;
    %pop/vec4 1;
    %jmp T_53.6;
T_53.6 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x55555e514100;
T_54 ;
    %wait E_0x55555e5c02b0;
    %load/vec4 v0x55555e5d7310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e5b1190_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x55555e5b1190_0;
    %nor/r;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_54.8, 13;
    %load/vec4 v0x55555e5bb4e0_0;
    %and;
T_54.8;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_54.7, 12;
    %load/vec4 v0x55555e5bda80_0;
    %nor/r;
    %and;
T_54.7;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_54.6, 11;
    %load/vec4 v0x55555e5bac50_0;
    %nor/r;
    %and;
T_54.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_54.5, 10;
    %load/vec4 v0x55555e5bd2f0_0;
    %nor/r;
    %and;
T_54.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_54.4, 9;
    %load/vec4 v0x55555e5bfd80_0;
    %pushi/vec4 4294967292, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_54.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555e5b1190_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x55555e514100;
T_55 ;
    %wait E_0x55555e5c02b0;
    %load/vec4 v0x55555e5d7310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e5b20f0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x55555e5b1190_0;
    %assign/vec4 v0x55555e5b20f0_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x55555e514100;
T_56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e546fa0_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x55555e514100;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e547080_0, 0, 32;
    %end;
    .thread T_57;
    .scope S_0x55555e514100;
T_58 ;
    %wait E_0x55555e5c02b0;
    %load/vec4 v0x55555e5d7310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e546fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e547080_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x55555e547080_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55555e547080_0, 0;
    %load/vec4 v0x55555e5b8b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x55555e546fa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55555e546fa0_0, 0;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x55555e514100;
T_59 ;
    %wait E_0x55555e5c02b0;
    %jmp T_59;
    .thread T_59;
    .scope S_0x55555e514100;
T_60 ;
    %wait E_0x55555e5c02b0;
    %jmp T_60;
    .thread T_60;
    .scope S_0x55555e514100;
T_61 ;
    %wait E_0x55555e5c02b0;
    %load/vec4 v0x55555e5d7310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e5b1980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e5b18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e5b10d0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x55555e5b10d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
T_61.2 ;
    %load/vec4 v0x55555e5c7440_0;
    %assign/vec4 v0x55555e5b1980_0, 0;
    %load/vec4 v0x55555e5d1510_0;
    %assign/vec4 v0x55555e5b18c0_0, 0;
    %load/vec4 v0x55555dd074c0_0;
    %assign/vec4 v0x55555e5b10d0_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x55555e514100;
T_62 ;
    %wait E_0x55555e5c02b0;
    %jmp T_62;
    .thread T_62;
    .scope S_0x55555e514100;
T_63 ;
    %wait E_0x55555e5c02b0;
    %jmp T_63;
    .thread T_63;
    .scope S_0x55555e5affa0;
T_64 ;
    %vpi_call/w 31 35 "$display", "\012PIPELINE - ISA tests\012" {0 0 0};
    %end;
    .thread T_64;
    .scope S_0x55555e5affa0;
T_65 ;
    %wait E_0x55555e63a2e0;
    %fork t_9, S_0x55555de2cc80;
    %jmp t_8;
    .scope S_0x55555de2cc80;
t_9 ;
    %load/vec4 v0x55555e5aaf10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/real 0, 4065; load=0.00000
    %assign/wr v0x55555e5abf30_0, 0;
    %pushi/real 0, 4065; load=0.00000
    %assign/wr v0x55555e5aafb0_0, 0;
    %pushi/real 0, 4065; load=0.00000
    %assign/wr v0x55555e5abfd0_0, 0;
    %pushi/real 0, 4065; load=0.00000
    %assign/wr v0x55555e5a95b0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/real v0x55555e5abf30_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %assign/wr v0x55555e5abf30_0, 0;
    %load/vec4 v0x55555e5a9670_0;
    %flag_set/vec4 8;
    %jmp/1  T_65.2, 8;
    %load/real v0x55555e5aafb0_0;
    %jmp/0  T_65.3, 8; End of false expr.
    %load/real v0x55555e5aafb0_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %blend/wr;
    %jmp  T_65.3; End of blend
T_65.2 ;
    %load/real v0x55555e5aafb0_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
T_65.3 ;
    %assign/wr v0x55555e5aafb0_0, 0;
    %load/vec4 v0x55555e5a8dc0_0;
    %flag_set/vec4 8;
    %jmp/1  T_65.4, 8;
    %load/real v0x55555e5abfd0_0;
    %jmp/0  T_65.5, 8; End of false expr.
    %load/real v0x55555e5abfd0_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %blend/wr;
    %jmp  T_65.5; End of blend
T_65.4 ;
    %load/real v0x55555e5abfd0_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
T_65.5 ;
    %assign/wr v0x55555e5abfd0_0, 0;
    %load/vec4 v0x55555e5a3860_0;
    %flag_set/vec4 8;
    %jmp/1  T_65.6, 8;
    %load/real v0x55555e5a95b0_0;
    %jmp/0  T_65.7, 8; End of false expr.
    %load/real v0x55555e5a95b0_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %blend/wr;
    %jmp  T_65.7; End of blend
T_65.6 ;
    %load/real v0x55555e5a95b0_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
T_65.7 ;
    %assign/wr v0x55555e5a95b0_0, 0;
T_65.1 ;
    %end;
    .scope S_0x55555e5affa0;
t_8 %join;
    %jmp T_65;
    .thread T_65;
    .scope S_0x55555e5affa0;
T_66 ;
    %wait E_0x55555e63a2e0;
    %fork t_11, S_0x55555e5ad510;
    %jmp t_10;
    .scope S_0x55555e5ad510;
t_11 ;
    %load/vec4 v0x55555e5a8dc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.2, 9;
    %load/vec4 v0x55555e5a3900_0;
    %pushi/vec4 24, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %vpi_call/w 31 57 "$write", "%s", &PV<v0x55555e5a5760_0, 0, 8> {0 0 0};
T_66.0 ;
    %end;
    .scope S_0x55555e5affa0;
t_10 %join;
    %jmp T_66;
    .thread T_66;
    .scope S_0x55555e5affa0;
T_67 ;
    %wait E_0x55555e63a2e0;
    %fork t_13, S_0x55555e5ab700;
    %jmp t_12;
    .scope S_0x55555e5ab700;
t_13 ;
    %load/vec4 v0x55555e5a8dc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.2, 9;
    %load/vec4 v0x55555e5a3900_0;
    %cmpi/e 28, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_67.3, 4;
    %load/vec4 v0x55555e5a3900_0;
    %pushi/vec4 32, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_67.3;
    %and;
T_67.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %vpi_call/w 31 64 "$display", "\012=================== Result ===================" {0 0 0};
    %load/real v0x55555e5abf30_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %vpi_call/w 31 65 "$display", "Total Clock Cycles Executed = %1.0f", v0x55555e5abf30_0 {0 0 0};
    %jmp T_67.5;
T_67.4 ;
    %vpi_call/w 31 66 "$display", "Total Clock Cycles Executed = N/A" {0 0 0};
T_67.5 ;
    %load/real v0x55555e5abfd0_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %vpi_call/w 31 68 "$display", "Total Instructions Executed = %1.0f", v0x55555e5abfd0_0 {0 0 0};
    %jmp T_67.7;
T_67.6 ;
    %vpi_call/w 31 69 "$display", "Total Instructions Executed = N/A" {0 0 0};
T_67.7 ;
    %load/real v0x55555e5abf30_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.8, 8;
    %vpi_call/w 31 71 "$display", "Total Branch Instructions   = %1.0f", v0x55555e5aafb0_0 {0 0 0};
    %jmp T_67.9;
T_67.8 ;
    %vpi_call/w 31 72 "$display", "Total Branch Instructions   = N/A" {0 0 0};
T_67.9 ;
    %load/real v0x55555e5abf30_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.10, 8;
    %vpi_call/w 31 74 "$display", "Total Branch Mispredictions = %1.0f", v0x55555e5a95b0_0 {0 0 0};
    %jmp T_67.11;
T_67.10 ;
    %vpi_call/w 31 75 "$display", "Total Branch Mispredictions = N/A" {0 0 0};
T_67.11 ;
    %vpi_call/w 31 77 "$display", "\012----------------------------------------------" {0 0 0};
    %load/real v0x55555e5abf30_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.12, 8;
    %load/real v0x55555e5abfd0_0;
    %load/real v0x55555e5abf30_0;
    %div/wr;
    %vpi_call/w 31 78 "$display", "Instruction Per Cycle (IPC) = %1.2f", W<0,r> {0 1 0};
    %jmp T_67.13;
T_67.12 ;
    %vpi_call/w 31 79 "$display", "Instruction Per Cycle (IPC) = N/A" {0 0 0};
T_67.13 ;
    %load/real v0x55555e5aafb0_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.14, 8;
    %load/real v0x55555e5a95b0_0;
    %load/real v0x55555e5aafb0_0;
    %div/wr;
    %pushi/vec4 100, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %vpi_call/w 31 81 "$display", "Branch Misprediction Rate   = %2.2f %%", W<0,r> {0 1 0};
    %jmp T_67.15;
T_67.14 ;
    %vpi_call/w 31 82 "$display", "Branch Misprediction Rate   = N/A" {0 0 0};
T_67.15 ;
    %vpi_call/w 31 84 "$display", "\012END of ISA tests\012" {0 0 0};
    %vpi_call/w 31 85 "$finish" {0 0 0};
T_67.0 ;
    %end;
    .scope S_0x55555e5affa0;
t_12 %join;
    %jmp T_67;
    .thread T_67;
    .scope S_0x55555e52d340;
T_68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e5add40_0, 0, 1;
T_68.0 ;
    %delay 2, 0;
    %load/vec4 v0x55555e5add40_0;
    %nor/r;
    %store/vec4 v0x55555e5add40_0, 0, 1;
    %jmp T_68.0;
T_68.1 ;
    %end;
    .thread T_68;
    .scope S_0x55555e52d340;
T_69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e59ad60_0, 0, 1;
    %delay 51, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555e59ad60_0, 0, 1;
    %end;
    .thread T_69;
    .scope S_0x55555e52d340;
T_70 ;
    %delay 10000000, 0;
    %vpi_call/w 11 27 "$display", "\012Timeout...\012" {0 0 0};
    %vpi_call/w 11 28 "$finish" {0 0 0};
    %end;
    .thread T_70;
    .scope S_0x55555e52d340;
T_71 ;
    %fork t_15, S_0x55555e5aef80;
    %jmp t_14;
    .scope S_0x55555e5aef80;
t_15 ;
    %vpi_call/w 11 33 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 11 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55555e514100 {0 0 0};
    %end;
    .scope S_0x55555e52d340;
t_14 %join;
    %end;
    .thread T_71;
    .scope S_0x55555e8cae10;
T_72 ;
    %wait E_0x55555e8cafc0;
    %load/vec4 v0x55555e8cb200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e8cb2a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555e8cb120_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x55555e8cb120_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_72.2, 4;
    %load/vec4 v0x55555e8cb2a0_0;
    %inv;
    %assign/vec4 v0x55555e8cb2a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555e8cb120_0, 0;
    %jmp T_72.3;
T_72.2 ;
    %load/vec4 v0x55555e8cb120_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55555e8cb120_0, 0;
T_72.3 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x55555e5802d0;
T_73 ;
    %wait E_0x55555e5b8c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e577cb0_0, 0, 1;
    %load/vec4 v0x55555e57dd30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.2, 9;
    %load/vec4 v0x55555e57d4a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_73.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %load/vec4 v0x55555e57b350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x55555e57bb40_0;
    %load/vec4 v0x55555e57d4a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %jmp/1 T_73.5, 8;
    %load/vec4 v0x55555e57b3f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x55555e57bbe0_0;
    %load/vec4 v0x55555e57d4a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_73.5;
    %jmp/0xz  T_73.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555e577cb0_0, 0, 1;
T_73.3 ;
T_73.0 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x55555e5802d0;
T_74 ;
    %wait E_0x55555e5bbdb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e5785a0_0, 0, 1;
    %load/vec4 v0x55555e57e4c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_74.2, 8;
    %load/vec4 v0x55555e57e560_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_74.2;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x55555e57fb40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_74.5, 9;
    %load/vec4 v0x55555e57dc90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_74.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.3, 8;
    %load/vec4 v0x55555e57b350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_74.9, 9;
    %load/vec4 v0x55555e57bb40_0;
    %load/vec4 v0x55555e57dc90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.9;
    %flag_set/vec4 8;
    %jmp/1 T_74.8, 8;
    %load/vec4 v0x55555e57b3f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_74.10, 10;
    %load/vec4 v0x55555e57bbe0_0;
    %load/vec4 v0x55555e57dc90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_74.8;
    %jmp/0xz  T_74.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555e5785a0_0, 0, 1;
T_74.6 ;
T_74.3 ;
T_74.0 ;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x55555e5802d0;
T_75 ;
    %wait E_0x55555e5bb5a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e5784e0_0, 0, 1;
    %load/vec4 v0x55555e57e4c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_75.2, 8;
    %load/vec4 v0x55555e57e560_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_75.2;
    %jmp/0xz  T_75.0, 8;
    %load/vec4 v0x55555e57dd30_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_75.6, 10;
    %load/vec4 v0x55555e57d590_0;
    %and;
T_75.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.5, 9;
    %load/vec4 v0x55555e57d4a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_75.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.3, 8;
    %load/vec4 v0x55555e57b350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.10, 9;
    %load/vec4 v0x55555e57bb40_0;
    %load/vec4 v0x55555e57d4a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_75.10;
    %flag_set/vec4 8;
    %jmp/1 T_75.9, 8;
    %load/vec4 v0x55555e57b3f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_75.11, 10;
    %load/vec4 v0x55555e57bbe0_0;
    %load/vec4 v0x55555e57d4a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_75.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_75.9;
    %jmp/0xz  T_75.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555e5784e0_0, 0, 1;
T_75.7 ;
T_75.3 ;
T_75.0 ;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x55555e58bcf0;
T_76 ;
    %wait E_0x55555de32930;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555e581dc0_0, 0, 2;
    %load/vec4 v0x55555e58a490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_76.2, 9;
    %load/vec4 v0x55555e587a90_0;
    %load/vec4 v0x55555e585d00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55555e581dc0_0, 0, 2;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x55555e588220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_76.5, 9;
    %load/vec4 v0x55555e584680_0;
    %load/vec4 v0x55555e585d00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55555e581dc0_0, 0, 2;
T_76.3 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x55555e58bcf0;
T_77 ;
    %wait E_0x55555de328f0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555e581510_0, 0, 2;
    %load/vec4 v0x55555e58a490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x55555e587a90_0;
    %load/vec4 v0x55555e583e50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55555e581510_0, 0, 2;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x55555e588220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.5, 9;
    %load/vec4 v0x55555e584680_0;
    %load/vec4 v0x55555e583e50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_77.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55555e581510_0, 0, 2;
T_77.3 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x55555e58bcf0;
T_78 ;
    %wait E_0x55555de328b0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555e5815f0_0, 0, 2;
    %load/vec4 v0x55555e58a490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_78.2, 9;
    %load/vec4 v0x55555e587a90_0;
    %load/vec4 v0x55555e583f30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_78.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55555e5815f0_0, 0, 2;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x55555e588220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_78.5, 9;
    %load/vec4 v0x55555e584680_0;
    %load/vec4 v0x55555e583f30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_78.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55555e5815f0_0, 0, 2;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x55555e58bcf0;
T_79 ;
    %wait E_0x55555e594930;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555e582530_0, 0, 2;
    %load/vec4 v0x55555e58a490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.2, 9;
    %load/vec4 v0x55555e587a90_0;
    %load/vec4 v0x55555e583660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_79.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55555e582530_0, 0, 2;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x55555e588220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.5, 9;
    %load/vec4 v0x55555e584680_0;
    %load/vec4 v0x55555e583660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_79.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55555e582530_0, 0, 2;
T_79.3 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x55555e89c9b0;
T_80 ;
    %wait E_0x55555e70c930;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e8bba90_0, 0, 1;
    %load/vec4 v0x55555e8bb8e0_0;
    %store/vec4 v0x55555e8bb9d0_0, 0, 32;
    %load/vec4 v0x55555e8b8d60_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55555e8ba1d0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_80.2, 9;
    %load/vec4 v0x55555e8b8d60_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55555e8b8e60, 4;
    %load/vec4 v0x55555e8bbb50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_80.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555e8bba90_0, 0, 1;
    %load/vec4 v0x55555e8b8d60_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55555e8b9720, 4;
    %store/vec4 v0x55555e8bb9d0_0, 0, 32;
T_80.0 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x55555e89c9b0;
T_81 ;
    %wait E_0x55555e594ba0;
    %load/vec4 v0x55555e8bb390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %fork t_17, S_0x55555e89d560;
    %jmp t_16;
    .scope S_0x55555e89d560;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e89d760_0, 0, 32;
T_81.2 ; Top of for-loop
    %load/vec4 v0x55555e89d760_0;
    %cmpi/s 64, 0, 32;
	  %jmp/0xz T_81.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x55555e89d760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e8ba1d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55555e89d760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e8b8e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55555e89d760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e8b9720, 0, 4;
T_81.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55555e89d760_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55555e89d760_0, 0, 32;
    %jmp T_81.2;
T_81.3 ; for-loop exit label
    %end;
    .scope S_0x55555e89c9b0;
t_16 %join;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x55555e8bad70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.5, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55555e8bbc40_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e8ba1d0, 0, 4;
    %load/vec4 v0x55555e8bae30_0;
    %load/vec4 v0x55555e8bbc40_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e8b8e60, 0, 4;
    %load/vec4 v0x55555e8baef0_0;
    %load/vec4 v0x55555e8bbc40_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e8b9720, 0, 4;
T_81.5 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x55555e89c9b0;
T_82 ;
    %wait E_0x55555e6add00;
    %load/vec4 v0x55555e8bb2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %load/vec4 v0x55555e8bb220_0;
    %store/vec4 v0x55555e8bb840_0, 0, 32;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x55555e8bba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0x55555e8bb9d0_0;
    %store/vec4 v0x55555e8bb840_0, 0, 32;
    %jmp T_82.3;
T_82.2 ;
    %load/vec4 v0x55555e8bb8e0_0;
    %store/vec4 v0x55555e8bb840_0, 0, 32;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x55555e89c9b0;
T_83 ;
    %wait E_0x55555e594ba0;
    %load/vec4 v0x55555e8bb390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e8bbb50_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x55555e8bb430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %jmp T_83.3;
T_83.2 ;
    %load/vec4 v0x55555e8bb840_0;
    %assign/vec4 v0x55555e8bbb50_0, 0;
T_83.3 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x55555e55d4a0;
T_84 ;
    %fork t_19, S_0x55555e55e420;
    %jmp t_18;
    .scope S_0x55555e55e420;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e7f5f70_0, 0, 32;
T_84.0 ; Top of for-loop
    %load/vec4 v0x55555e7f5f70_0;
    %cmpi/s 16384, 0, 32;
	  %jmp/0xz T_84.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x55555e7f5f70_0;
    %store/vec4a v0x55555e7dc6d0, 4, 0;
T_84.2 ; for-loop step statement
    %load/vec4 v0x55555e7f5f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555e7f5f70_0, 0, 32;
    %jmp T_84.0;
T_84.1 ; for-loop exit label
    %vpi_call/w 19 29 "$readmemh", "../02_test/isa_4b.hex", v0x55555e7dc6d0 {0 0 0};
    %end;
    .scope S_0x55555e55d4a0;
t_18 %join;
    %end;
    .thread T_84;
    .scope S_0x55555e563770;
T_85 ;
    %wait E_0x55555e594ba0;
    %load/vec4 v0x55555e561dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e5607e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e55f7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e55dcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e55dbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e55f700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e560720_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x55555e564880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e5607e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e55f7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e55dcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e55dbf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555e55f700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e560720_0, 0;
    %jmp T_85.3;
T_85.2 ;
    %load/vec4 v0x55555e55fef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.4, 8;
    %jmp T_85.5;
T_85.4 ;
    %load/vec4 v0x55555e5625d0_0;
    %assign/vec4 v0x55555e5607e0_0, 0;
    %load/vec4 v0x55555e562530_0;
    %assign/vec4 v0x55555e55f7c0_0, 0;
    %load/vec4 v0x55555e55ffb0_0;
    %assign/vec4 v0x55555e55dcb0_0, 0;
    %load/vec4 v0x55555e561d00_0;
    %assign/vec4 v0x55555e55dbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e55f700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e560720_0, 0;
T_85.5 ;
T_85.3 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x55555e8778d0;
T_86 ;
    %wait E_0x55555e594ba0;
    %load/vec4 v0x55555e8788b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x55555e8787c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_86.4, 9;
    %load/vec4 v0x55555e878640_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_86.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x55555e878700_0;
    %load/vec4 v0x55555e878640_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e878dc0, 0, 4;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x55555e8778d0;
T_87 ;
    %wait E_0x55555e594ba0;
    %jmp T_87;
    .thread T_87;
    .scope S_0x55555e8778d0;
T_88 ;
    %wait E_0x55555e594ba0;
    %vpi_func 28 62 "$time" 64 {0 0 0};
    %cmpi/u 100, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_88.2, 5;
    %vpi_func 28 62 "$time" 64 {0 0 0};
    %cmpi/u 2000, 0, 64;
    %flag_get/vec4 5;
    %and;
T_88.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
T_88.0 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x55555e7a3240;
T_89 ;
    %wait E_0x55555e328170;
    %load/vec4 v0x55555e86d9b0_0;
    %store/vec4 v0x55555e86e070_0, 0, 1;
    %load/vec4 v0x55555e86dbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %load/vec4 v0x55555e86dfd0_0;
    %store/vec4 v0x55555e86e110_0, 0, 1;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x55555e86dc60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55555e86dd00_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_89.2, 4;
    %load/vec4 v0x55555e86dc60_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55555e86e110_0, 0, 1;
    %jmp T_89.3;
T_89.2 ;
    %load/vec4 v0x55555e86dfd0_0;
    %store/vec4 v0x55555e86e110_0, 0, 1;
T_89.3 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x55555e86ed40;
T_90 ;
    %wait E_0x55555e19cec0;
    %load/vec4 v0x55555e870b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0x55555e870990_0;
    %parti/s 2, 1, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55555e8708c0_0, 0, 1;
    %load/vec4 v0x55555e870990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_90.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_90.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_90.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_90.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_90.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_90.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e8715e0_0, 0, 1;
    %jmp T_90.9;
T_90.2 ;
    %load/vec4 v0x55555e870750_0;
    %store/vec4 v0x55555e8715e0_0, 0, 1;
    %jmp T_90.9;
T_90.3 ;
    %load/vec4 v0x55555e870750_0;
    %inv;
    %store/vec4 v0x55555e8715e0_0, 0, 1;
    %jmp T_90.9;
T_90.4 ;
    %load/vec4 v0x55555e8707f0_0;
    %store/vec4 v0x55555e8715e0_0, 0, 1;
    %jmp T_90.9;
T_90.5 ;
    %load/vec4 v0x55555e8707f0_0;
    %inv;
    %store/vec4 v0x55555e8715e0_0, 0, 1;
    %jmp T_90.9;
T_90.6 ;
    %load/vec4 v0x55555e8707f0_0;
    %store/vec4 v0x55555e8715e0_0, 0, 1;
    %jmp T_90.9;
T_90.7 ;
    %load/vec4 v0x55555e8707f0_0;
    %inv;
    %store/vec4 v0x55555e8715e0_0, 0, 1;
    %jmp T_90.9;
T_90.9 ;
    %pop/vec4 1;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x55555e870c40_0;
    %load/vec4 v0x55555e870f10_0;
    %or;
    %store/vec4 v0x55555e8715e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e8708c0_0, 0, 1;
T_90.1 ;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0x55555e86e650;
T_91 ;
    %wait E_0x55555e33ddc0;
    %load/vec4 v0x55555e86ebb0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_91.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_91.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_91.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_91.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_91.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_91.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_91.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_91.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_91.8, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.10;
T_91.0 ;
    %load/vec4 v0x55555e86ea00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_91.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_91.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_91.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_91.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_91.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_91.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_91.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_91.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.20;
T_91.11 ;
    %load/vec4 v0x55555e86eac0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_91.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_91.22, 8;
T_91.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_91.22, 8;
 ; End of false expr.
    %blend;
T_91.22;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.20;
T_91.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.20;
T_91.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.20;
T_91.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.20;
T_91.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.20;
T_91.16 ;
    %load/vec4 v0x55555e86eac0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_91.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_91.24, 8;
T_91.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_91.24, 8;
 ; End of false expr.
    %blend;
T_91.24;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.20;
T_91.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.20;
T_91.18 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.20;
T_91.20 ;
    %pop/vec4 1;
    %jmp T_91.10;
T_91.1 ;
    %load/vec4 v0x55555e86ea00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_91.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_91.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_91.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_91.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_91.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_91.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_91.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_91.32, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.34;
T_91.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.34;
T_91.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.34;
T_91.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.34;
T_91.28 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.34;
T_91.29 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.34;
T_91.30 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.34;
T_91.31 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.34;
T_91.32 ;
    %load/vec4 v0x55555e86eac0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_91.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_91.36, 8;
T_91.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_91.36, 8;
 ; End of false expr.
    %blend;
T_91.36;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.34;
T_91.34 ;
    %pop/vec4 1;
    %jmp T_91.10;
T_91.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.10;
T_91.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.10;
T_91.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.10;
T_91.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.10;
T_91.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.10;
T_91.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.10;
T_91.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e86e920_0, 0, 4;
    %jmp T_91.10;
T_91.10 ;
    %pop/vec4 1;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0x55555e874570;
T_92 ;
    %wait E_0x55555e6fe910;
    %load/vec4 v0x55555e877310_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_92.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_92.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_92.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_92.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_92.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_92.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_92.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_92.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e8776d0_0, 0, 32;
    %jmp T_92.9;
T_92.0 ;
    %load/vec4 v0x55555e877490_0;
    %store/vec4 v0x55555e8776d0_0, 0, 32;
    %jmp T_92.9;
T_92.1 ;
    %load/vec4 v0x55555e877490_0;
    %store/vec4 v0x55555e8776d0_0, 0, 32;
    %jmp T_92.9;
T_92.2 ;
    %load/vec4 v0x55555e877490_0;
    %store/vec4 v0x55555e8776d0_0, 0, 32;
    %jmp T_92.9;
T_92.3 ;
    %load/vec4 v0x55555e877600_0;
    %store/vec4 v0x55555e8776d0_0, 0, 32;
    %jmp T_92.9;
T_92.4 ;
    %load/vec4 v0x55555e8773d0_0;
    %store/vec4 v0x55555e8776d0_0, 0, 32;
    %jmp T_92.9;
T_92.5 ;
    %load/vec4 v0x55555e877790_0;
    %store/vec4 v0x55555e8776d0_0, 0, 32;
    %jmp T_92.9;
T_92.6 ;
    %load/vec4 v0x55555e877790_0;
    %store/vec4 v0x55555e8776d0_0, 0, 32;
    %jmp T_92.9;
T_92.7 ;
    %load/vec4 v0x55555e877530_0;
    %store/vec4 v0x55555e8776d0_0, 0, 32;
    %jmp T_92.9;
T_92.9 ;
    %pop/vec4 1;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x55555e7ae880;
T_93 ;
    %wait E_0x55555e3132c0;
    %load/vec4 v0x55555e899b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_93.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_93.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_93.2, 6;
    %load/vec4 v0x55555e89bd90_0;
    %store/vec4 v0x55555e89bcc0_0, 0, 32;
    %jmp T_93.4;
T_93.0 ;
    %load/vec4 v0x55555e89bd90_0;
    %store/vec4 v0x55555e89bcc0_0, 0, 32;
    %jmp T_93.4;
T_93.1 ;
    %load/vec4 v0x55555e89a140_0;
    %store/vec4 v0x55555e89bcc0_0, 0, 32;
    %jmp T_93.4;
T_93.2 ;
    %load/vec4 v0x55555e899990_0;
    %store/vec4 v0x55555e89bcc0_0, 0, 32;
    %jmp T_93.4;
T_93.4 ;
    %pop/vec4 1;
    %load/vec4 v0x55555e899c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_93.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_93.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_93.7, 6;
    %load/vec4 v0x55555e89c000_0;
    %store/vec4 v0x55555e89bf30_0, 0, 32;
    %jmp T_93.9;
T_93.5 ;
    %load/vec4 v0x55555e89c000_0;
    %store/vec4 v0x55555e89bf30_0, 0, 32;
    %jmp T_93.9;
T_93.6 ;
    %load/vec4 v0x55555e89a140_0;
    %store/vec4 v0x55555e89bf30_0, 0, 32;
    %jmp T_93.9;
T_93.7 ;
    %load/vec4 v0x55555e899990_0;
    %store/vec4 v0x55555e89bf30_0, 0, 32;
    %jmp T_93.9;
T_93.9 ;
    %pop/vec4 1;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x55555e7ae880;
T_94 ;
    %wait E_0x55555e191620;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e89b4c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e89a4e0_0, 0, 1;
    %load/vec4 v0x55555e899f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e89a4e0_0, 0, 1;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x55555e89a340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x55555e899e20_0;
    %load/vec4 v0x55555e899160_0;
    %cmp/ne;
    %jmp/0xz  T_94.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555e89a4e0_0, 0, 1;
    %load/vec4 v0x55555e899160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.6, 8;
    %load/vec4 v0x55555e899650_0;
    %store/vec4 v0x55555e89b4c0_0, 0, 32;
    %jmp T_94.7;
T_94.6 ;
    %load/vec4 v0x55555e899d60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55555e89b4c0_0, 0, 32;
T_94.7 ;
T_94.4 ;
    %jmp T_94.3;
T_94.2 ;
    %load/vec4 v0x55555e89ba50_0;
    %cmpi/e 111, 0, 7;
    %jmp/1 T_94.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55555e89ba50_0;
    %cmpi/e 103, 0, 7;
    %flag_or 4, 8;
T_94.10;
    %jmp/0xz  T_94.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e89a4e0_0, 0, 1;
    %load/vec4 v0x55555e899650_0;
    %store/vec4 v0x55555e89b4c0_0, 0, 32;
T_94.8 ;
T_94.3 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x55555e576750;
T_95 ;
    %wait E_0x55555e594ba0;
    %load/vec4 v0x55555e56e030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e566170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e5668e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e563f60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e5660b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e5659b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e5669a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e5658c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e567ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e56b6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e56a480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e56b610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e56c6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e56a520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e569c50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555e56bec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e567f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e569cf0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555e56c630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555e5686f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e568790_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x55555e570590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e567ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555e56b6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e56a480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e56b610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e56c6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e56a520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e569c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e567f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e569cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e566170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e5668e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e563f60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e5660b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e5659b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e5669a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e5658c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555e56bec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555e56c630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555e5686f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e568790_0, 0;
    %jmp T_95.3;
T_95.2 ;
    %load/vec4 v0x55555e56be00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.4, 8;
    %jmp T_95.5;
T_95.4 ;
    %load/vec4 v0x55555e56fd60_0;
    %assign/vec4 v0x55555e566170_0, 0;
    %load/vec4 v0x55555e5741e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.6, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e5668e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e563f60_0, 0;
    %jmp T_95.7;
T_95.6 ;
    %load/vec4 v0x55555e56d800_0;
    %assign/vec4 v0x55555e5668e0_0, 0;
    %load/vec4 v0x55555e56e840_0;
    %assign/vec4 v0x55555e563f60_0, 0;
T_95.7 ;
    %load/vec4 v0x55555e570630_0;
    %assign/vec4 v0x55555e5660b0_0, 0;
    %load/vec4 v0x55555e56d760_0;
    %assign/vec4 v0x55555e5659b0_0, 0;
    %load/vec4 v0x55555e56e780_0;
    %assign/vec4 v0x55555e5669a0_0, 0;
    %load/vec4 v0x55555e56df50_0;
    %assign/vec4 v0x55555e5658c0_0, 0;
    %load/vec4 v0x55555e5727f0_0;
    %assign/vec4 v0x55555e567ec0_0, 0;
    %load/vec4 v0x55555e5741e0_0;
    %assign/vec4 v0x55555e56b6d0_0, 0;
    %load/vec4 v0x55555e574940_0;
    %assign/vec4 v0x55555e56a480_0, 0;
    %load/vec4 v0x55555e574110_0;
    %assign/vec4 v0x55555e56b610_0, 0;
    %load/vec4 v0x55555e5739e0_0;
    %assign/vec4 v0x55555e56c6d0_0, 0;
    %load/vec4 v0x55555e574a00_0;
    %assign/vec4 v0x55555e56a520_0, 0;
    %load/vec4 v0x55555e571fc0_0;
    %assign/vec4 v0x55555e569c50_0, 0;
    %load/vec4 v0x55555e575fc0_0;
    %assign/vec4 v0x55555e56bec0_0, 0;
    %load/vec4 v0x55555e5728b0_0;
    %assign/vec4 v0x55555e567f60_0, 0;
    %load/vec4 v0x55555e572080_0;
    %assign/vec4 v0x55555e569cf0_0, 0;
    %load/vec4 v0x55555e573920_0;
    %assign/vec4 v0x55555e56c630_0, 0;
    %load/vec4 v0x55555e5717d0_0;
    %assign/vec4 v0x55555e5686f0_0, 0;
    %load/vec4 v0x55555e5718b0_0;
    %assign/vec4 v0x55555e568790_0, 0;
T_95.5 ;
T_95.3 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x55555e716f10;
T_96 ;
    %wait E_0x55555e6921a0;
    %load/vec4 v0x55555e664fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_96.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_96.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_96.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_96.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_96.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_96.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_96.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_96.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_96.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_96.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e6600d0_0, 0, 32;
    %jmp T_96.11;
T_96.0 ;
    %load/vec4 v0x55555e666bf0_0;
    %store/vec4 v0x55555e6600d0_0, 0, 32;
    %jmp T_96.11;
T_96.1 ;
    %load/vec4 v0x55555e611120_0;
    %store/vec4 v0x55555e6600d0_0, 0, 32;
    %jmp T_96.11;
T_96.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55555e63ea20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e6600d0_0, 0, 32;
    %jmp T_96.11;
T_96.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55555e627eb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e6600d0_0, 0, 32;
    %jmp T_96.11;
T_96.4 ;
    %load/vec4 v0x55555e6111e0_0;
    %store/vec4 v0x55555e6600d0_0, 0, 32;
    %jmp T_96.11;
T_96.5 ;
    %load/vec4 v0x55555e660190_0;
    %store/vec4 v0x55555e6600d0_0, 0, 32;
    %jmp T_96.11;
T_96.6 ;
    %load/vec4 v0x55555e666d00_0;
    %store/vec4 v0x55555e6600d0_0, 0, 32;
    %jmp T_96.11;
T_96.7 ;
    %load/vec4 v0x55555e64a060_0;
    %store/vec4 v0x55555e6600d0_0, 0, 32;
    %jmp T_96.11;
T_96.8 ;
    %load/vec4 v0x55555e61c820_0;
    %store/vec4 v0x55555e6600d0_0, 0, 32;
    %jmp T_96.11;
T_96.9 ;
    %load/vec4 v0x55555e61c760_0;
    %store/vec4 v0x55555e6600d0_0, 0, 32;
    %jmp T_96.11;
T_96.11 ;
    %pop/vec4 1;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x55555e713d60;
T_97 ;
    %wait E_0x55555e72c2d0;
    %load/vec4 v0x55555e724e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_97.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_97.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_97.2, 6;
    %load/vec4 v0x55555e6f7a10_0;
    %store/vec4 v0x55555e7d0c00_0, 0, 32;
    %jmp T_97.4;
T_97.0 ;
    %load/vec4 v0x55555e6f7a10_0;
    %store/vec4 v0x55555e7d0c00_0, 0, 32;
    %jmp T_97.4;
T_97.1 ;
    %load/vec4 v0x55555e6ec3d0_0;
    %store/vec4 v0x55555e7d0c00_0, 0, 32;
    %jmp T_97.4;
T_97.2 ;
    %load/vec4 v0x55555e724d10_0;
    %store/vec4 v0x55555e7d0c00_0, 0, 32;
    %jmp T_97.4;
T_97.4 ;
    %pop/vec4 1;
    %load/vec4 v0x55555e719cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_97.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_97.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_97.7, 6;
    %load/vec4 v0x55555e6f7ab0_0;
    %store/vec4 v0x55555e7b9ec0_0, 0, 32;
    %jmp T_97.9;
T_97.5 ;
    %load/vec4 v0x55555e6f7ab0_0;
    %store/vec4 v0x55555e7b9ec0_0, 0, 32;
    %jmp T_97.9;
T_97.6 ;
    %load/vec4 v0x55555e6ec3d0_0;
    %store/vec4 v0x55555e7b9ec0_0, 0, 32;
    %jmp T_97.9;
T_97.7 ;
    %load/vec4 v0x55555e724d10_0;
    %store/vec4 v0x55555e7b9ec0_0, 0, 32;
    %jmp T_97.9;
T_97.9 ;
    %pop/vec4 1;
    %vpi_func 21 47 "$isunknown" 1, v0x55555e7b9ec0_0 {0 0 0};
    %flag_set/vec4 8;
    %jmp/0xz  T_97.10, 8;
T_97.10 ;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x55555e713d60;
T_98 ;
    %wait E_0x55555e727910;
    %load/vec4 v0x55555e70e730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_98.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_98.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_98.2, 6;
    %load/vec4 v0x55555e7d0c00_0;
    %store/vec4 v0x55555e7d0b40_0, 0, 32;
    %jmp T_98.4;
T_98.0 ;
    %load/vec4 v0x55555e7d0c00_0;
    %store/vec4 v0x55555e7d0b40_0, 0, 32;
    %jmp T_98.4;
T_98.1 ;
    %load/vec4 v0x55555e703120_0;
    %store/vec4 v0x55555e7d0b40_0, 0, 32;
    %jmp T_98.4;
T_98.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e7d0b40_0, 0, 32;
    %jmp T_98.4;
T_98.4 ;
    %pop/vec4 1;
    %load/vec4 v0x55555e703050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_98.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_98.6, 6;
    %jmp T_98.7;
T_98.5 ;
    %load/vec4 v0x55555e7b9ec0_0;
    %store/vec4 v0x55555e7c5610_0, 0, 32;
    %jmp T_98.7;
T_98.6 ;
    %load/vec4 v0x55555e719d70_0;
    %store/vec4 v0x55555e7c5610_0, 0, 32;
    %jmp T_98.7;
T_98.7 ;
    %pop/vec4 1;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x55555dd84400;
T_99 ;
    %wait E_0x55555e594ba0;
    %load/vec4 v0x55555e5944f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e590590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e591eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e58e330_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e590670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e58f570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e591f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e5926e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e5927a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e58fd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e58f630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e58fe20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e5917a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555e5916c0_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x55555e596340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e58f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555e591f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e5926e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e5927a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e58fd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e58f630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e58fe20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e5917a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555e5916c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e590590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e591eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e58e330_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e590670_0, 0;
    %jmp T_99.3;
T_99.2 ;
    %load/vec4 v0x55555e5945b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %jmp T_99.5;
T_99.4 ;
    %load/vec4 v0x55555e599440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e58f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555e591f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e5926e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e5927a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e58fd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e58f630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e58fe20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e5917a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555e5916c0_0, 0;
    %load/vec4 v0x55555e595a50_0;
    %assign/vec4 v0x55555e590590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e591eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e58e330_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e590670_0, 0;
    %jmp T_99.7;
T_99.6 ;
    %load/vec4 v0x55555e595a50_0;
    %assign/vec4 v0x55555e590590_0, 0;
    %load/vec4 v0x55555e599b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.8, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e591eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e58e330_0, 0;
    %jmp T_99.9;
T_99.8 ;
    %load/vec4 v0x55555de3f080_0;
    %assign/vec4 v0x55555e591eb0_0, 0;
    %load/vec4 v0x55555e593cc0_0;
    %assign/vec4 v0x55555e58e330_0, 0;
    %vpi_func 14 108 "$time" 64 {0 0 0};
    %cmpi/u 190, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_99.13, 5;
    %vpi_func 14 108 "$time" 64 {0 0 0};
    %cmpi/u 320, 0, 64;
    %flag_get/vec4 5;
    %and;
T_99.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_99.12, 9;
    %vpi_func 14 108 "$isunknown" 1, v0x55555e593cc0_0 {0 0 0};
    %and;
T_99.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.10, 8;
T_99.10 ;
T_99.9 ;
    %load/vec4 v0x55555e595b30_0;
    %assign/vec4 v0x55555e590670_0, 0;
    %load/vec4 v0x55555e597780_0;
    %assign/vec4 v0x55555e58f570_0, 0;
    %load/vec4 v0x55555e599b60_0;
    %assign/vec4 v0x55555e591f90_0, 0;
    %load/vec4 v0x55555e599440_0;
    %assign/vec4 v0x55555e5926e0_0, 0;
    %load/vec4 v0x55555e597ef0_0;
    %assign/vec4 v0x55555e5927a0_0, 0;
    %load/vec4 v0x55555e597fb0_0;
    %assign/vec4 v0x55555e58fd60_0, 0;
    %load/vec4 v0x55555e596280_0;
    %assign/vec4 v0x55555e58f630_0, 0;
    %load/vec4 v0x55555e5976c0_0;
    %assign/vec4 v0x55555e58fe20_0, 0;
    %load/vec4 v0x55555e599330_0;
    %assign/vec4 v0x55555e5917a0_0, 0;
    %load/vec4 v0x55555e599c00_0;
    %assign/vec4 v0x55555e5916c0_0, 0;
T_99.7 ;
T_99.5 ;
T_99.3 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x55555dd84400;
T_100 ;
    %wait E_0x55555e594ba0;
    %jmp T_100;
    .thread T_100;
    .scope S_0x55555e8bc470;
T_101 ;
    %fork t_21, S_0x55555e8bc850;
    %jmp t_20;
    .scope S_0x55555e8bc850;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e8bca50_0, 0, 32;
T_101.0 ; Top of for-loop
    %load/vec4 v0x55555e8bca50_0;
    %cmpi/s 16384, 0, 32;
	  %jmp/0xz T_101.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55555e8bca50_0;
    %store/vec4a v0x55555e8bd280, 4, 0;
T_101.2 ; for-loop step statement
    %load/vec4 v0x55555e8bca50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555e8bca50_0, 0, 32;
    %jmp T_101.0;
T_101.1 ; for-loop exit label
    %end;
    .scope S_0x55555e8bc470;
t_20 %join;
    %end;
    .thread T_101;
    .scope S_0x55555e8bc470;
T_102 ;
    %wait E_0x55555e594ba0;
    %load/vec4 v0x55555e8bd5f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x55555e8bcf00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55555e8bd510_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e8bd280, 0, 4;
T_102.0 ;
    %load/vec4 v0x55555e8bd5f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v0x55555e8bcf00_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55555e8bd510_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e8bd280, 4, 5;
T_102.2 ;
    %load/vec4 v0x55555e8bd5f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.4, 8;
    %load/vec4 v0x55555e8bcf00_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55555e8bd510_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e8bd280, 4, 5;
T_102.4 ;
    %load/vec4 v0x55555e8bd5f0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.6, 8;
    %load/vec4 v0x55555e8bcf00_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55555e8bd510_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555e8bd280, 4, 5;
T_102.6 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x55555e8bd7d0;
T_103 ;
    %wait E_0x55555e594ba0;
    %load/vec4 v0x55555e8bdbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e8bd980_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x55555e8bdb20_0;
    %assign/vec4 v0x55555e8bd980_0, 0;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x55555e8bec60;
T_104 ;
    %wait E_0x55555e8bc740;
    %load/vec4 v0x55555e8bfb20_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_104.3, 11;
    %load/vec4 v0x55555e8bfa80_0;
    %and;
T_104.3;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_104.2, 10;
    %load/vec4 v0x55555e8bf810_0;
    %and;
T_104.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_104.1, 9;
    %load/vec4 v0x55555e8bf640_0;
    %nor/r;
    %and;
T_104.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_104.0, 8;
    %load/vec4 v0x55555e8bf6e0_0;
    %nor/r;
    %and;
T_104.0;
    %store/vec4 v0x55555e8bfd50_0, 0, 1;
    %load/vec4 v0x55555e8bf9c0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x55555e8bf060_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e8bffe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e8bff00_0, 0, 32;
    %load/vec4 v0x55555e8bfd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.4, 8;
    %load/vec4 v0x55555e8bf8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_104.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_104.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_104.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e8bffe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e8bff00_0, 0, 32;
    %jmp T_104.10;
T_104.6 ;
    %load/vec4 v0x55555e8bf060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_104.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_104.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_104.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_104.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e8bffe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e8bff00_0, 0, 32;
    %jmp T_104.16;
T_104.11 ;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x55555e8bffe0_0, 0, 32;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55555e8bfcb0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e8bff00_0, 0, 32;
    %jmp T_104.16;
T_104.12 ;
    %pushi/vec4 65280, 0, 32;
    %store/vec4 v0x55555e8bffe0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55555e8bfcb0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x55555e8bff00_0, 0, 32;
    %jmp T_104.16;
T_104.13 ;
    %pushi/vec4 16711680, 0, 32;
    %store/vec4 v0x55555e8bffe0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55555e8bfcb0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55555e8bff00_0, 0, 32;
    %jmp T_104.16;
T_104.14 ;
    %pushi/vec4 4278190080, 0, 32;
    %store/vec4 v0x55555e8bffe0_0, 0, 32;
    %load/vec4 v0x55555e8bfcb0_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55555e8bff00_0, 0, 32;
    %jmp T_104.16;
T_104.16 ;
    %pop/vec4 1;
    %jmp T_104.10;
T_104.7 ;
    %load/vec4 v0x55555e8bf060_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_104.17, 4;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x55555e8bffe0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55555e8bfcb0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e8bff00_0, 0, 32;
    %jmp T_104.18;
T_104.17 ;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x55555e8bffe0_0, 0, 32;
    %load/vec4 v0x55555e8bfcb0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55555e8bff00_0, 0, 32;
T_104.18 ;
    %jmp T_104.10;
T_104.8 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55555e8bffe0_0, 0, 32;
    %load/vec4 v0x55555e8bfcb0_0;
    %store/vec4 v0x55555e8bff00_0, 0, 32;
    %jmp T_104.10;
T_104.10 ;
    %pop/vec4 1;
T_104.4 ;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0x55555e8bec60;
T_105 ;
    %wait E_0x55555e594ba0;
    %load/vec4 v0x55555e8bfc10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e8bf4c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e8bf3e0_0, 0;
    %pushi/vec4 2139062143, 0, 32;
    %assign/vec4 v0x55555e8bf240_0, 0;
    %pushi/vec4 2139062143, 0, 32;
    %assign/vec4 v0x55555e8bf160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e8bf300_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x55555e8bfd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x55555e8bf9c0_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_105.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_105.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_105.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_105.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_105.8, 6;
    %jmp T_105.10;
T_105.4 ;
    %load/vec4 v0x55555e8bf4c0_0;
    %load/vec4 v0x55555e8bffe0_0;
    %inv;
    %and;
    %load/vec4 v0x55555e8bff00_0;
    %load/vec4 v0x55555e8bffe0_0;
    %and;
    %or;
    %assign/vec4 v0x55555e8bf4c0_0, 0;
    %jmp T_105.10;
T_105.5 ;
    %load/vec4 v0x55555e8bf3e0_0;
    %load/vec4 v0x55555e8bffe0_0;
    %inv;
    %and;
    %load/vec4 v0x55555e8bff00_0;
    %load/vec4 v0x55555e8bffe0_0;
    %and;
    %or;
    %assign/vec4 v0x55555e8bf3e0_0, 0;
    %jmp T_105.10;
T_105.6 ;
    %load/vec4 v0x55555e8bf240_0;
    %load/vec4 v0x55555e8bffe0_0;
    %inv;
    %and;
    %load/vec4 v0x55555e8bff00_0;
    %load/vec4 v0x55555e8bffe0_0;
    %and;
    %or;
    %assign/vec4 v0x55555e8bf240_0, 0;
    %jmp T_105.10;
T_105.7 ;
    %load/vec4 v0x55555e8bf160_0;
    %load/vec4 v0x55555e8bffe0_0;
    %inv;
    %and;
    %load/vec4 v0x55555e8bff00_0;
    %load/vec4 v0x55555e8bffe0_0;
    %and;
    %or;
    %assign/vec4 v0x55555e8bf160_0, 0;
    %jmp T_105.10;
T_105.8 ;
    %load/vec4 v0x55555e8bf300_0;
    %load/vec4 v0x55555e8bffe0_0;
    %inv;
    %and;
    %load/vec4 v0x55555e8bff00_0;
    %load/vec4 v0x55555e8bffe0_0;
    %and;
    %or;
    %assign/vec4 v0x55555e8bf300_0, 0;
    %jmp T_105.10;
T_105.10 ;
    %pop/vec4 1;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x55555e8bbec0;
T_106 ;
    %wait E_0x55555e594ba0;
    %jmp T_106;
    .thread T_106;
    .scope S_0x55555e8bbec0;
T_107 ;
    %wait E_0x55555e8bc410;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e8c1910_0, 0, 1;
    %load/vec4 v0x55555e8c13b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_107.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_107.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_107.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555e8c1910_0, 0, 1;
    %jmp T_107.4;
T_107.0 ;
    %load/vec4 v0x55555e8c0ef0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55555e8c1910_0, 0, 1;
    %jmp T_107.4;
T_107.1 ;
    %load/vec4 v0x55555e8c0ef0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55555e8c1910_0, 0, 1;
    %jmp T_107.4;
T_107.2 ;
    %load/vec4 v0x55555e8c0ef0_0;
    %parti/s 2, 0, 2;
    %or/r;
    %store/vec4 v0x55555e8c1910_0, 0, 1;
    %jmp T_107.4;
T_107.4 ;
    %pop/vec4 1;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_0x55555e8bbec0;
T_108 ;
    %wait E_0x55555e686400;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e8c0b10_0, 0, 4;
    %load/vec4 v0x55555e8c16d0_0;
    %store/vec4 v0x55555e8c0be0_0, 0, 32;
    %load/vec4 v0x55555e8c1850_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_108.3, 10;
    %load/vec4 v0x55555e8c0d80_0;
    %and;
T_108.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_108.2, 9;
    %load/vec4 v0x55555e8c1910_0;
    %nor/r;
    %and;
T_108.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %load/vec4 v0x55555e8c13b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_108.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_108.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_108.6, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55555e8c0b10_0, 0, 4;
    %jmp T_108.8;
T_108.4 ;
    %load/vec4 v0x55555e8c0ef0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_108.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_108.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_108.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_108.12, 6;
    %jmp T_108.13;
T_108.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55555e8c0b10_0, 0, 4;
    %jmp T_108.13;
T_108.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55555e8c0b10_0, 0, 4;
    %jmp T_108.13;
T_108.11 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55555e8c0b10_0, 0, 4;
    %jmp T_108.13;
T_108.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55555e8c0b10_0, 0, 4;
    %jmp T_108.13;
T_108.13 ;
    %pop/vec4 1;
    %load/vec4 v0x55555e8c16d0_0;
    %parti/s 8, 0, 2;
    %replicate 4;
    %store/vec4 v0x55555e8c0be0_0, 0, 32;
    %jmp T_108.8;
T_108.5 ;
    %load/vec4 v0x55555e8c0ef0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.14, 8;
    %load/vec4 v0x55555e8c0ef0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_108.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_108.17, 6;
    %jmp T_108.18;
T_108.16 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55555e8c0b10_0, 0, 4;
    %jmp T_108.18;
T_108.17 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55555e8c0b10_0, 0, 4;
    %jmp T_108.18;
T_108.18 ;
    %pop/vec4 1;
    %load/vec4 v0x55555e8c16d0_0;
    %parti/s 16, 0, 2;
    %replicate 2;
    %store/vec4 v0x55555e8c0be0_0, 0, 32;
T_108.14 ;
    %jmp T_108.8;
T_108.6 ;
    %load/vec4 v0x55555e8c0ef0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_108.19, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55555e8c0b10_0, 0, 4;
    %load/vec4 v0x55555e8c16d0_0;
    %store/vec4 v0x55555e8c0be0_0, 0, 32;
T_108.19 ;
    %jmp T_108.8;
T_108.8 ;
    %pop/vec4 1;
T_108.0 ;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_0x55555e8bbec0;
T_109 ;
    %wait E_0x55555e6be170;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e8c1770_0, 0, 32;
    %load/vec4 v0x55555e8c0e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %load/vec4 v0x55555e8c0ef0_0;
    %parti/s 16, 16, 6;
    %cmpi/e 4097, 0, 16;
    %jmp/0xz  T_109.2, 4;
    %load/vec4 v0x55555e8c0a40_0;
    %store/vec4 v0x55555e8c1770_0, 0, 32;
    %jmp T_109.3;
T_109.2 ;
    %load/vec4 v0x55555e8c0ef0_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_109.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_109.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_109.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_109.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_109.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e8c1770_0, 0, 32;
    %jmp T_109.10;
T_109.4 ;
    %load/vec4 v0x55555e8c0970_0;
    %store/vec4 v0x55555e8c1770_0, 0, 32;
    %jmp T_109.10;
T_109.5 ;
    %load/vec4 v0x55555e8c08a0_0;
    %store/vec4 v0x55555e8c1770_0, 0, 32;
    %jmp T_109.10;
T_109.6 ;
    %load/vec4 v0x55555e8c0730_0;
    %store/vec4 v0x55555e8c1770_0, 0, 32;
    %jmp T_109.10;
T_109.7 ;
    %load/vec4 v0x55555e8c0620_0;
    %store/vec4 v0x55555e8c1770_0, 0, 32;
    %jmp T_109.10;
T_109.8 ;
    %load/vec4 v0x55555e8c07d0_0;
    %store/vec4 v0x55555e8c1770_0, 0, 32;
    %jmp T_109.10;
T_109.10 ;
    %pop/vec4 1;
T_109.3 ;
T_109.0 ;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x55555e8bbec0;
T_110 ;
    %wait E_0x55555e594ba0;
    %load/vec4 v0x55555e8c1630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e8c2620_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x55555e8c1770_0;
    %assign/vec4 v0x55555e8c2620_0, 0;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x55555e8bbec0;
T_111 ;
    %wait E_0x55555e594ba0;
    %jmp T_111;
    .thread T_111;
    .scope S_0x55555e7803e0;
T_112 ;
    %wait E_0x55555e594ba0;
    %load/vec4 v0x55555e722ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e71a620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e71f4d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e71b3f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e71b330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e71da00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e720460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e71a580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e71c9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e71d940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e71c910_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555e720500_0, 0;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x55555e71ee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e71da00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555e720460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e71a580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e71c9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e71d940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e71c910_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555e720500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e71a620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e71f4d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e71b3f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555e71b330_0, 0;
    %jmp T_112.3;
T_112.2 ;
    %load/vec4 v0x55555e71f430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.4, 8;
    %jmp T_112.5;
T_112.4 ;
    %load/vec4 v0x55555e721f50_0;
    %assign/vec4 v0x55555e71a620_0, 0;
    %load/vec4 v0x55555de34660_0;
    %assign/vec4 v0x55555e71f4d0_0, 0;
    %load/vec4 v0x55555e722e40_0;
    %assign/vec4 v0x55555e71b3f0_0, 0;
    %load/vec4 v0x55555e721ff0_0;
    %assign/vec4 v0x55555e71b330_0, 0;
    %load/vec4 v0x55555e721a00_0;
    %assign/vec4 v0x55555e71da00_0, 0;
    %load/vec4 v0x55555e6d5360_0;
    %assign/vec4 v0x55555e720460_0, 0;
    %load/vec4 v0x55555e71eda0_0;
    %assign/vec4 v0x55555e71a580_0, 0;
    %load/vec4 v0x55555e71c050_0;
    %assign/vec4 v0x55555e71c9d0_0, 0;
    %load/vec4 v0x55555e721960_0;
    %assign/vec4 v0x55555e71d940_0, 0;
    %load/vec4 v0x55555e71bf60_0;
    %assign/vec4 v0x55555e71c910_0, 0;
    %load/vec4 v0x55555e6d5400_0;
    %assign/vec4 v0x55555e720500_0, 0;
T_112.5 ;
T_112.3 ;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x55555e59bd80;
T_113 ;
    %wait E_0x55555e588660;
    %load/vec4 v0x55555e8c3730_0;
    %parti/s 16, 16, 6;
    %cmpi/e 4097, 0, 16;
    %jmp/0xz  T_113.0, 4;
    %load/vec4 v0x55555e8c87f0_0;
    %store/vec4 v0x55555e8c88b0_0, 0, 32;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x55555e8c86e0_0;
    %store/vec4 v0x55555e8c88b0_0, 0, 32;
T_113.1 ;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x55555e59bd80;
T_114 ;
    %wait E_0x55555e3fcf90;
    %load/vec4 v0x55555e8c9150_0;
    %store/vec4 v0x55555e8ca920_0, 0, 32;
    %load/vec4 v0x55555e8c8ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_114.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_114.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_114.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_114.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_114.4, 6;
    %load/vec4 v0x55555e8c9150_0;
    %store/vec4 v0x55555e8ca920_0, 0, 32;
    %jmp T_114.6;
T_114.0 ;
    %load/vec4 v0x55555e8c33d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_114.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_114.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_114.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_114.10, 6;
    %jmp T_114.11;
T_114.7 ;
    %load/vec4 v0x55555e8c9150_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x55555e8c9150_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e8ca920_0, 0, 32;
    %jmp T_114.11;
T_114.8 ;
    %load/vec4 v0x55555e8c9150_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x55555e8c9150_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e8ca920_0, 0, 32;
    %jmp T_114.11;
T_114.9 ;
    %load/vec4 v0x55555e8c9150_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x55555e8c9150_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e8ca920_0, 0, 32;
    %jmp T_114.11;
T_114.10 ;
    %load/vec4 v0x55555e8c9150_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x55555e8c9150_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e8ca920_0, 0, 32;
    %jmp T_114.11;
T_114.11 ;
    %pop/vec4 1;
    %jmp T_114.6;
T_114.1 ;
    %load/vec4 v0x55555e8c33d0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_114.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_114.13, 6;
    %jmp T_114.14;
T_114.12 ;
    %load/vec4 v0x55555e8c9150_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55555e8c9150_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e8ca920_0, 0, 32;
    %jmp T_114.14;
T_114.13 ;
    %load/vec4 v0x55555e8c9150_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0x55555e8c9150_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e8ca920_0, 0, 32;
    %jmp T_114.14;
T_114.14 ;
    %pop/vec4 1;
    %jmp T_114.6;
T_114.2 ;
    %load/vec4 v0x55555e8c9150_0;
    %store/vec4 v0x55555e8ca920_0, 0, 32;
    %jmp T_114.6;
T_114.3 ;
    %load/vec4 v0x55555e8c33d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_114.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_114.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_114.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_114.18, 6;
    %jmp T_114.19;
T_114.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55555e8c9150_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e8ca920_0, 0, 32;
    %jmp T_114.19;
T_114.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55555e8c9150_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e8ca920_0, 0, 32;
    %jmp T_114.19;
T_114.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55555e8c9150_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e8ca920_0, 0, 32;
    %jmp T_114.19;
T_114.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55555e8c9150_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e8ca920_0, 0, 32;
    %jmp T_114.19;
T_114.19 ;
    %pop/vec4 1;
    %jmp T_114.6;
T_114.4 ;
    %load/vec4 v0x55555e8c33d0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_114.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_114.21, 6;
    %jmp T_114.22;
T_114.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55555e8c9150_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e8ca920_0, 0, 32;
    %jmp T_114.22;
T_114.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55555e8c9150_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555e8ca920_0, 0, 32;
    %jmp T_114.22;
T_114.22 ;
    %pop/vec4 1;
    %jmp T_114.6;
T_114.6 ;
    %pop/vec4 1;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_0x55555e59bd80;
T_115 ;
    %wait E_0x55555e594ba0;
    %load/vec4 v0x55555e8c4d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e8ca7a0_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x55555e8ca7a0_0;
    %nor/r;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_115.8, 13;
    %load/vec4 v0x55555e8c8d60_0;
    %and;
T_115.8;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_115.7, 12;
    %load/vec4 v0x55555e8c89f0_0;
    %nor/r;
    %and;
T_115.7;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_115.6, 11;
    %load/vec4 v0x55555e8c8e50_0;
    %nor/r;
    %and;
T_115.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_115.5, 10;
    %load/vec4 v0x55555e8c8c20_0;
    %nor/r;
    %and;
T_115.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_115.4, 9;
    %load/vec4 v0x55555e8c8950_0;
    %pushi/vec4 4294967292, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_115.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555e8ca7a0_0, 0;
T_115.2 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x55555e59bd80;
T_116 ;
    %wait E_0x55555e594ba0;
    %load/vec4 v0x55555e8c4d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e8ca860_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x55555e8ca7a0_0;
    %assign/vec4 v0x55555e8ca860_0, 0;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x55555e59bd80;
T_117 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e8c34b0_0, 0, 32;
    %end;
    .thread T_117;
    .scope S_0x55555e59bd80;
T_118 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555e8c3590_0, 0, 32;
    %end;
    .thread T_118;
    .scope S_0x55555e59bd80;
T_119 ;
    %wait E_0x55555e594ba0;
    %load/vec4 v0x55555e8c4d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e8c34b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e8c3590_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v0x55555e8c3590_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55555e8c3590_0, 0;
    %load/vec4 v0x55555e8c9330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.2, 8;
    %load/vec4 v0x55555e8c34b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55555e8c34b0_0, 0;
T_119.2 ;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x55555e59bd80;
T_120 ;
    %wait E_0x55555e594ba0;
    %jmp T_120;
    .thread T_120;
    .scope S_0x55555e59bd80;
T_121 ;
    %wait E_0x55555e594ba0;
    %jmp T_121;
    .thread T_121;
    .scope S_0x55555e59bd80;
T_122 ;
    %wait E_0x55555e594ba0;
    %load/vec4 v0x55555e8c4d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555e8ca600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e8ca560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555e8ca6e0_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x55555e8ca6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.2, 8;
T_122.2 ;
    %load/vec4 v0x55555e8c7440_0;
    %assign/vec4 v0x55555e8ca600_0, 0;
    %load/vec4 v0x55555e8c5b80_0;
    %assign/vec4 v0x55555e8ca560_0, 0;
    %load/vec4 v0x55555e8c4a30_0;
    %assign/vec4 v0x55555e8ca6e0_0, 0;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x55555e59bd80;
T_123 ;
    %wait E_0x55555e594ba0;
    %jmp T_123;
    .thread T_123;
    .scope S_0x55555e59bd80;
T_124 ;
    %wait E_0x55555e594ba0;
    %jmp T_124;
    .thread T_124;
    .scope S_0x55555e52fd50;
T_125 ;
    %wait E_0x55555e3ff560;
    %load/vec4 v0x55555e8cc260_0;
    %parti/s 9, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55555e8cbb40_0, 4, 9;
    %load/vec4 v0x55555e8cc1c0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55555e8cbb40_0, 4, 1;
    %jmp T_125;
    .thread T_125, $push;
# The file index is used to find the file name in the following table.
:file_names 34;
    "N/A";
    "<interactive>";
    "-";
    "./../00_src/PC.sv";
    "./../00_src/lsu.sv";
    "./../00_src/dmem.sv";
    "./../00_src/input_buffer.sv";
    "./../00_src/output_buffer.sv";
    "./../00_src/input_mux.sv";
    "./../00_src/output_mux.sv";
    "./../00_src/mux2_1.sv";
    "./../01_bench/tbench.sv";
    "./../01_bench/driver.sv";
    "./../00_src/pipelined.sv";
    "./../00_src/ex_mem_reg.sv";
    "./../00_src/forwarding_unit.sv";
    "./../00_src/hazard_unit.sv";
    "./../00_src/id_ex_reg.sv";
    "./../00_src/if_id_reg.sv";
    "./../00_src/i_mem.sv";
    "./../00_src/mem_wb_reg.sv";
    "./../00_src/stage_ex.sv";
    "./../00_src/alu.sv";
    "./../00_src/FA_32bit.sv";
    "./../00_src/stage_id.sv";
    "./../00_src/brc.sv";
    "./../00_src/control_unit.sv";
    "./../00_src/imm_gen.sv";
    "./../00_src/regfile.sv";
    "./../00_src/stage_if.sv";
    "./../00_src/stage_mem.sv";
    "./../01_bench/scoreboard.sv";
    "./../00_src/wrapper.sv";
    "./../00_src/clock_10M.sv";
