<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>no-OS: drivers/axi_core/jesd204/xilinx_transceiver.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">no-OS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_b149ab1ccab96ed12cd84b06194c8551.html">axi_core</a></li><li class="navelem"><a class="el" href="dir_f060a0c703bb28a4bf7cfe3f07cf4cf9.html">jesd204</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">xilinx_transceiver.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="xilinx__transceiver_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/***************************************************************************/</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef XILINX_TRANSCEIVER_H_</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define XILINX_TRANSCEIVER_H_</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/***************************** Include Files **********************************/</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/************************ Macros and Types Declarations ***********************/</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a6ca593056177a0e17d513365b25e324e">   52</a></span>&#160;<span class="preprocessor">#define AXI_PCORE_VER(major, minor, letter) ((major &lt;&lt; 16) | (minor &lt;&lt; 8) | letter)</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#ae94029aa53705d95c822204cfc084f9b">   53</a></span>&#160;<span class="preprocessor">#define AXI_PCORE_VER_MAJOR(version)    (version &gt;&gt; 16)</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a0c396a5b332b4d65e86e3f6b7bb46758">   54</a></span>&#160;<span class="preprocessor">#define AXI_PCORE_VER_MINOR(version)    ((version &gt;&gt; 8) &amp; 0xff)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a24fb1f04301fa3f6c3abffed2e3cabf2">   55</a></span>&#160;<span class="preprocessor">#define AXI_PCORE_VER_LETTER(version)   (version &amp; 0xff)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#adcc5f6a654c86a5dd7fe1b3d580fd8d4">   57</a></span>&#160;<span class="preprocessor">#define AXI_REG_VERSION         0x0000</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#afe64c15cdd77b1a3a933d86b2f56640b">   58</a></span>&#160;<span class="preprocessor">#define AXI_VERSION(x)          (((x) &amp; 0xffffffff) &lt;&lt; 0)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a42e015b80a66cf31b9c19074483ce3a1">   59</a></span>&#160;<span class="preprocessor">#define AXI_VERSION_IS(x, y, z)     ((x) &lt;&lt; 16 | (y) &lt;&lt; 8 | (z))</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#aa7c1684a3ac09794e54a92401390d39f">   60</a></span>&#160;<span class="preprocessor">#define AXI_VERSION_MAJOR(x)        ((x) &gt;&gt; 16)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a989f2f00281a35a69f0082b1cd81889a">   62</a></span>&#160;<span class="preprocessor">#define AXI_REG_FPGA_INFO       0x001C</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a73e227487a3028b121024ddc60a6e64a">   63</a></span>&#160;<span class="preprocessor">#define AXI_REG_FPGA_VOLTAGE        0x0140</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#aad43b30917fce3df6e66e58837a5e04d">   65</a></span>&#160;<span class="preprocessor">#define AXI_INFO_FPGA_TECH(info)        ((info) &gt;&gt; 24)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#afa4e78d84b3c3d6609246dc2b2e29f53">   66</a></span>&#160;<span class="preprocessor">#define AXI_INFO_FPGA_FAMILY(info)      (((info) &gt;&gt; 16) &amp; 0xff)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a5bd184041bc9dcf6882af985883fa698">   67</a></span>&#160;<span class="preprocessor">#define AXI_INFO_FPGA_SPEED_GRADE(info) (((info) &gt;&gt; 8) &amp; 0xff)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#ac70bfa573f2e8823fcf6f36b975286e9">   68</a></span>&#160;<span class="preprocessor">#define AXI_INFO_FPGA_DEV_PACKAGE(info) ((info) &amp; 0xff)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#abc2af438940b59ecf45110e78d0fad0b">   69</a></span>&#160;<span class="preprocessor">#define AXI_INFO_FPGA_VOLTAGE(val)      ((val) &amp; 0xffff)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911c">   71</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911c">xilinx_xcvr_type</a> {</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911ca84fe07db1ec84b4c3454340fcf5ee5fc">   72</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911ca84fe07db1ec84b4c3454340fcf5ee5fc">XILINX_XCVR_TYPE_S7_GTX2</a> = 2,</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911ca6fc645ad3c88f60fd4921c3880eeaf1e">   73</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911ca6fc645ad3c88f60fd4921c3880eeaf1e">XILINX_XCVR_TYPE_US_GTH3</a> = 5,</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911cac51601b300141c872235794ea5879b41">   74</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911cac51601b300141c872235794ea5879b41">XILINX_XCVR_TYPE_US_GTH4</a> = 8,</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911cab21cfaf55f9b19ccd0b32ab29b5d361d">   75</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911cab21cfaf55f9b19ccd0b32ab29b5d361d">XILINX_XCVR_TYPE_US_GTY4</a> = 9,</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;};</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9">   78</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9">xilinx_xcvr_legacy_type</a> {</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9ac49ac530c07987187042490770eb4a9a">   79</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9ac49ac530c07987187042490770eb4a9a">XILINX_XCVR_LEGACY_TYPE_S7_GTX2</a>,</div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9a1317a478469bff685f94d111cd87efc7">   80</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9a1317a478469bff685f94d111cd87efc7">XILINX_XCVR_LEGACY_TYPE_US_GTH3</a>,</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9a03e43c80e04dbc02b6bf951a83689f3c">   81</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9a03e43c80e04dbc02b6bf951a83689f3c">XILINX_XCVR_LEGACY_TYPE_US_GTH4</a>,</div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9aaaf9e1f1ba7bd1623c8dc857d62f698f">   82</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9aaaf9e1f1ba7bd1623c8dc857d62f698f">XILINX_XCVR_LEGACY_TYPE_US_GTY4</a> = 4,</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;};</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a43ba7573e2a886445166e4f16cab7f86">   85</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="xilinx__transceiver_8h.html#a43ba7573e2a886445166e4f16cab7f86">xilinx_xcvr_refclk_ppm</a> {</div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a43ba7573e2a886445166e4f16cab7f86a3a3b231c092709d1e4eb8e685af25a95">   86</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a43ba7573e2a886445166e4f16cab7f86a3a3b231c092709d1e4eb8e685af25a95">PM_200</a>,</div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a43ba7573e2a886445166e4f16cab7f86ad7129d7c7154669bc765a0db9e2a0b47">   87</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a43ba7573e2a886445166e4f16cab7f86ad7129d7c7154669bc765a0db9e2a0b47">PM_700</a>,</div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a43ba7573e2a886445166e4f16cab7f86ac1ccf50e1e5abc9f724e3372a345e101">   88</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a43ba7573e2a886445166e4f16cab7f86ac1ccf50e1e5abc9f724e3372a345e101">PM_1250</a>,</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;};</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269">   91</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269">axi_fgpa_technology</a> {</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269a11091bacb8da7ff69410d973f1162306">   92</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269a11091bacb8da7ff69410d973f1162306">AXI_FPGA_TECH_UNKNOWN</a> = 0,</div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269af0a0fd11c904b7941738559f3cd99c06">   93</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269af0a0fd11c904b7941738559f3cd99c06">AXI_FPGA_TECH_SERIES7</a>,</div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269ab5b5d612eac3ef21f33d3d02c18a8935">   94</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269ab5b5d612eac3ef21f33d3d02c18a8935">AXI_FPGA_TECH_ULTRASCALE</a>,</div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269a3721a065ed9479cec59c8e43cf8d6d2f">   95</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269a3721a065ed9479cec59c8e43cf8d6d2f">AXI_FPGA_TECH_ULTRASCALE_PLUS</a>,</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;};</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebce">   98</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebce">axi_fpga_family</a> {</div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebcea8c345a5cd69c5337845aa35611bdea59">   99</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebcea8c345a5cd69c5337845aa35611bdea59">AXI_FPGA_FAMILY_UNKNOWN</a> = 0,</div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebcea9c7e05882ac441466e701c869e586fcf">  100</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebcea9c7e05882ac441466e701c869e586fcf">AXI_FPGA_FAMILY_ARTIX</a>,</div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebceadda1ca71ffd7b17839a715fe1226a2ac">  101</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebceadda1ca71ffd7b17839a715fe1226a2ac">AXI_FPGA_FAMILY_KINTEX</a>,</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebcea807642414a02d4f3bbebff9b3a0c4da3">  102</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebcea807642414a02d4f3bbebff9b3a0c4da3">AXI_FPGA_FAMILY_VIRTEX</a>,</div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebcea9367a62ee2299f7ef60e8ba0ce564e64">  103</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebcea9367a62ee2299f7ef60e8ba0ce564e64">AXI_FPGA_FAMILY_ZYNQ</a>,</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;};</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240">  106</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240">axi_fpga_speed_grade</a> {</div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a683209cfc5301c9ff49ddd6efb4deb0c">  107</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a683209cfc5301c9ff49ddd6efb4deb0c">AXI_FPGA_SPEED_UNKNOWN</a>  = 0,</div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240aed9ad644b98d80fd2e23ab53ba7baaaf">  108</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240aed9ad644b98d80fd2e23ab53ba7baaaf">AXI_FPGA_SPEED_1</a>    = 10,</div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a9b574210f5979a3054f9d4ae0d88736c">  109</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a9b574210f5979a3054f9d4ae0d88736c">AXI_FPGA_SPEED_1L</a>   = 11,</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a1bc60b743055f5d3b4157206c16db4aa">  110</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a1bc60b743055f5d3b4157206c16db4aa">AXI_FPGA_SPEED_1H</a>   = 12,</div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a0ec7bdee45af71176470383d2e184b46">  111</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a0ec7bdee45af71176470383d2e184b46">AXI_FPGA_SPEED_1HV</a>  = 13,</div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac23ca5efe0b519180dc8dbea6f192314">  112</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac23ca5efe0b519180dc8dbea6f192314">AXI_FPGA_SPEED_1LV</a>  = 14,</div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a9ee6cb12a2c36833c45d79ed55ab226b">  113</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a9ee6cb12a2c36833c45d79ed55ab226b">AXI_FPGA_SPEED_2</a>    = 20,</div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240aa21630e90a7ec50efb6bd091bee76f25">  114</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240aa21630e90a7ec50efb6bd091bee76f25">AXI_FPGA_SPEED_2L</a>   = 21,</div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac61f99ad79aed8ff019e18efb44bf236">  115</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac61f99ad79aed8ff019e18efb44bf236">AXI_FPGA_SPEED_2LV</a>  = 22,</div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac18bb3dae41b9a24fd9836da4b0cd125">  116</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac18bb3dae41b9a24fd9836da4b0cd125">AXI_FPGA_SPEED_3</a>    = 30,</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;};</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97de">  119</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97de">axi_fpga_dev_pack</a> {</div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea60d4bce533edba00e005039fc8d581cd">  120</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea60d4bce533edba00e005039fc8d581cd">AXI_FPGA_DEV_UNKNOWN</a> = 0,</div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deae49e7353cbd3d4f88264079878596b4f">  121</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deae49e7353cbd3d4f88264079878596b4f">AXI_FPGA_DEV_RF</a>,</div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deaf45305056db4c82ef0cf90378567a318">  122</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deaf45305056db4c82ef0cf90378567a318">AXI_FPGA_DEV_FL</a>,</div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea05ad94eb0be13c8d7bf4aa868c0ecab2">  123</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea05ad94eb0be13c8d7bf4aa868c0ecab2">AXI_FPGA_DEV_FF</a>,</div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea574d20dfc8fb159558800193f9efb9d8">  124</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea574d20dfc8fb159558800193f9efb9d8">AXI_FPGA_DEV_FB</a>,</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea13c680af711b174b5f4d0c631cc56a15">  125</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea13c680af711b174b5f4d0c631cc56a15">AXI_FPGA_DEV_HC</a>,</div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea10b7d1f301c1008dc61f051854d23f4f">  126</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea10b7d1f301c1008dc61f051854d23f4f">AXI_FPGA_DEV_FH</a>,</div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea250334f8c9dc38690a3975c032d650e5">  127</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea250334f8c9dc38690a3975c032d650e5">AXI_FPGA_DEV_CS</a>,</div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea51736819f58f4f99c55a6e9fc59f8b58">  128</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea51736819f58f4f99c55a6e9fc59f8b58">AXI_FPGA_DEV_CP</a>,</div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea6cbc4c0f616dd69e8d74657b08c80596">  129</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea6cbc4c0f616dd69e8d74657b08c80596">AXI_FPGA_DEV_FT</a>,</div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deafdd587a52568975bc0e3eaae265bcbca">  130</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deafdd587a52568975bc0e3eaae265bcbca">AXI_FPGA_DEV_FG</a>,</div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deab2ad4aea9dd191997e3c03639001e8b0">  131</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deab2ad4aea9dd191997e3c03639001e8b0">AXI_FPGA_DEV_SB</a>,</div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea3aa18a38fd6083897ae8133703049a0f">  132</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea3aa18a38fd6083897ae8133703049a0f">AXI_FPGA_DEV_RB</a>,</div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea76e9b04c042af78c4c65b76a794f053a">  133</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea76e9b04c042af78c4c65b76a794f053a">AXI_FPGA_DEV_RS</a>,</div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deae00994fc13aa249564650a8484824417">  134</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deae00994fc13aa249564650a8484824417">AXI_FPGA_DEV_CL</a>,</div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea074ee1cbadfa80d32b3efa3ea7064997">  135</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea074ee1cbadfa80d32b3efa3ea7064997">AXI_FPGA_DEV_SF</a>,</div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deaddc91829db4205a3d800c1a1208d5d8a">  136</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deaddc91829db4205a3d800c1a1208d5d8a">AXI_FPGA_DEV_BA</a>,</div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deac451c31e560b1e6df128fc255a864fbd">  137</a></span>&#160;    <a class="code" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deac451c31e560b1e6df128fc255a864fbd">AXI_FPGA_DEV_FA</a>,</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;};</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="structxilinx__xcvr.html">  140</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structxilinx__xcvr.html">xilinx_xcvr</a> {</div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="structxilinx__xcvr.html#a69aaec2fa735db5ac93fe09b723e95b0">  141</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911c">xilinx_xcvr_type</a> <a class="code" href="structxilinx__xcvr.html#a69aaec2fa735db5ac93fe09b723e95b0">type</a>;</div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structxilinx__xcvr.html#abde300c87a023633f283ccb018c6fa3c">  142</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="xilinx__transceiver_8h.html#a43ba7573e2a886445166e4f16cab7f86">xilinx_xcvr_refclk_ppm</a> <a class="code" href="structxilinx__xcvr.html#abde300c87a023633f283ccb018c6fa3c">refclk_ppm</a>;</div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structxilinx__xcvr.html#a376e061675feb98daea81803cf11f45b">  143</a></span>&#160;    uint32_t <a class="code" href="structxilinx__xcvr.html#a376e061675feb98daea81803cf11f45b">encoding</a>;</div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structxilinx__xcvr.html#a78252d313ff70bcf5f9a43746aef2053">  144</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structadxcvr.html">adxcvr</a> *<a class="code" href="structxilinx__xcvr.html#a78252d313ff70bcf5f9a43746aef2053">ad_xcvr</a>;</div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structxilinx__xcvr.html#a3fd8a9f8462aee9cf8fb9379bc9232a1">  145</a></span>&#160;    uint32_t <a class="code" href="structxilinx__xcvr.html#a3fd8a9f8462aee9cf8fb9379bc9232a1">version</a>;</div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="structxilinx__xcvr.html#aa4619700280980a3bb0ccbf667b78cad">  146</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269">axi_fgpa_technology</a> <a class="code" href="structxilinx__xcvr.html#aa4619700280980a3bb0ccbf667b78cad">tech</a>;</div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="structxilinx__xcvr.html#a09381817dce93346307d503ef6a1274e">  147</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebce">axi_fpga_family</a> <a class="code" href="structxilinx__xcvr.html#a09381817dce93346307d503ef6a1274e">family</a>;</div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="structxilinx__xcvr.html#a5f26f032d936526f79e33152790c50d8">  148</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240">axi_fpga_speed_grade</a> <a class="code" href="structxilinx__xcvr.html#a5f26f032d936526f79e33152790c50d8">speed_grade</a>;</div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="structxilinx__xcvr.html#ac629f730047707ab93531c81e369a313">  149</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97de">axi_fpga_dev_pack</a> <a class="code" href="structxilinx__xcvr.html#ac629f730047707ab93531c81e369a313">dev_package</a>;</div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="structxilinx__xcvr.html#aea45de3d0efe52a9bee20a7608d5d626">  150</a></span>&#160;    uint32_t <a class="code" href="structxilinx__xcvr.html#aea45de3d0efe52a9bee20a7608d5d626">voltage</a>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;};</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160; </div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="structxilinx__xcvr__cpll__config.html">  153</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> {</div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="structxilinx__xcvr__cpll__config.html#ab343bcb9f4b7e4931be32373a6485cf9">  154</a></span>&#160;    uint32_t <a class="code" href="structxilinx__xcvr__cpll__config.html#ab343bcb9f4b7e4931be32373a6485cf9">refclk_div</a>;</div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="structxilinx__xcvr__cpll__config.html#afdc25ffc9fda33dac25d58116c7b8ced">  155</a></span>&#160;    uint32_t <a class="code" href="structxilinx__xcvr__cpll__config.html#afdc25ffc9fda33dac25d58116c7b8ced">fb_div_N1</a>;</div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="structxilinx__xcvr__cpll__config.html#aac18a715075e3a429fe0fe86c33e307f">  156</a></span>&#160;    uint32_t <a class="code" href="structxilinx__xcvr__cpll__config.html#aac18a715075e3a429fe0fe86c33e307f">fb_div_N2</a>;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;};</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; </div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="structxilinx__xcvr__qpll__config.html">  159</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> {</div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="structxilinx__xcvr__qpll__config.html#a0ffacd0026aa2016bb79ed927da50dad">  160</a></span>&#160;    uint32_t <a class="code" href="structxilinx__xcvr__qpll__config.html#a0ffacd0026aa2016bb79ed927da50dad">refclk_div</a>;</div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="structxilinx__xcvr__qpll__config.html#ab56773b31b603277faa6c1167b26cc72">  161</a></span>&#160;    uint32_t <a class="code" href="structxilinx__xcvr__qpll__config.html#ab56773b31b603277faa6c1167b26cc72">fb_div</a>;</div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="structxilinx__xcvr__qpll__config.html#a5ae65fa8902ea837e966e145ae46fe58">  162</a></span>&#160;    uint32_t <a class="code" href="structxilinx__xcvr__qpll__config.html#a5ae65fa8902ea837e966e145ae46fe58">band</a>;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;};</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="xilinx__transceiver_8h.html#ac69cd27ece6fe8c26318d027e3d5cb8f">  165</a></span>&#160;<span class="preprocessor">#define ENC_8B10B       810</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/************************ Functions Declarations ******************************/</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;int32_t <a class="code" href="xilinx__transceiver_8h.html#a9a5d62ebbe8546527169880c6262352a">xilinx_xcvr_configure_cdr</a>(<span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr,</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                  uint32_t drp_port, uint32_t lane_rate, uint32_t out_div,</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                  <span class="keywordtype">bool</span> lpm_enable);</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;int32_t <a class="code" href="xilinx__transceiver_8h.html#a50ec6cb8f33b09d5ef90bdf91849e3fc">xilinx_xcvr_configure_lpm_dfe_mode</a>(<span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr,</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        uint32_t drp_port, <span class="keywordtype">bool</span> lpm);</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;int32_t <a class="code" href="xilinx__transceiver_8h.html#a770bf68344844b03a7fcee81799786ca">xilinx_xcvr_calc_cpll_config</a>(<span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr,</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                     uint32_t refclk_hz, uint32_t lane_rate_khz,</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                     <span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> *conf, uint32_t *out_div);</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;int32_t <a class="code" href="xilinx__transceiver_8h.html#ad33a09e089ee3ac7ff6587a3334c99d8">xilinx_xcvr_cpll_read_config</a>(<span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr,</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                     uint32_t drp_port, <span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> *conf);</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;int32_t <a class="code" href="xilinx__transceiver_8h.html#a4f683fe90cc55bb699b295dc29b94b0b">xilinx_xcvr_cpll_write_config</a>(<span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr,</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                      uint32_t drp_port, <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> *conf);</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;int32_t <a class="code" href="xilinx__transceiver_8h.html#a673a2f3946ce33ac1bc3d7e007081e09">xilinx_xcvr_cpll_calc_lane_rate</a>(<span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr,</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                    uint32_t refclk_khz, <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> *conf,</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                    uint32_t out_div);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;int32_t <a class="code" href="xilinx__transceiver_8h.html#a0b755df35721698bd54acb2ddab7fd0a">xilinx_xcvr_calc_qpll_config</a>(<span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr,</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                     uint32_t refclk_khz, uint32_t lane_rate_khz,</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                     <span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> *conf, uint32_t *out_div);</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;int32_t <a class="code" href="xilinx__transceiver_8h.html#a2b1d8da92d1066394fa839f71d351a50">xilinx_xcvr_qpll_read_config</a>(<span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr,</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                     uint32_t drp_port, <span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> *conf);</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;int32_t <a class="code" href="xilinx__transceiver_8h.html#ab915c53bdeadcde498f5cbea6769e404">xilinx_xcvr_qpll_write_config</a>(<span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr,</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                      uint32_t drp_port, <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> *conf);</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;int32_t <a class="code" href="xilinx__transceiver_8h.html#a3b5f43b9b7efa421a73d40f5044c26ff">xilinx_xcvr_qpll_calc_lane_rate</a>(<span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr,</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                    uint32_t refclk_hz, <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> *conf,</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                    uint32_t out_div);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;int32_t <a class="code" href="xilinx__transceiver_8h.html#af358f498a3af4840dc8ddfd5ea42b34d">xilinx_xcvr_read_out_div</a>(<span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port,</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                 uint32_t *rx_out_div, uint32_t *tx_out_div);</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;int32_t <a class="code" href="xilinx__transceiver_8h.html#a61d904b042059857b4242ae0e87c7361">xilinx_xcvr_write_out_div</a>(<span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port,</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                  int32_t rx_out_div, int32_t tx_out_div);</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;int32_t <a class="code" href="xilinx__transceiver_8h.html#a3acecd1b0bbf61ad3815cff76c028c7a">xilinx_xcvr_write_rx_clk25_div</a>(<span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr,</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                       uint32_t drp_port, uint32_t div);</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;int32_t <a class="code" href="xilinx__transceiver_8h.html#ad0fb968d2fc2c25694d8fbbab5a7779e">xilinx_xcvr_write_tx_clk25_div</a>(<span class="keyword">struct</span> <a class="code" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr,</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                       uint32_t drp_port, uint32_t div);</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="axilinx__transceiver_8c_html_a61d904b042059857b4242ae0e87c7361"><div class="ttname"><a href="xilinx__transceiver_8c.html#a61d904b042059857b4242ae0e87c7361">xilinx_xcvr_write_out_div</a></div><div class="ttdeci">int32_t xilinx_xcvr_write_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_out_div, int32_t tx_out_div)</div><div class="ttdoc">xilinx_xcvr_write_out_div</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1240</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_abf9d9f038327aa7ed5e65bbc10fe8167"><div class="ttname"><a href="xilinx__transceiver_8c.html#abf9d9f038327aa7ed5e65bbc10fe8167">QPLL_CFG0_LOWBAND_MASK</a></div><div class="ttdeci">#define QPLL_CFG0_LOWBAND_MASK</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:78</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a6c083e0c5f460c34abcbbb3edb04fc6a"><div class="ttname"><a href="xilinx__transceiver_8c.html#a6c083e0c5f460c34abcbbb3edb04fc6a">xilinx_xcvr_gtx2_write_out_div</a></div><div class="ttdeci">int32_t xilinx_xcvr_gtx2_write_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_out_div, int32_t tx_out_div)</div><div class="ttdoc">xilinx_xcvr_gtx2_write_out_div</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1219</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a0adbb66eaa7ec8897e3236615bec97deae00994fc13aa249564650a8484824417"><div class="ttname"><a href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deae00994fc13aa249564650a8484824417">AXI_FPGA_DEV_CL</a></div><div class="ttdeci">@ AXI_FPGA_DEV_CL</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:134</div></div>
<div class="ttc" id="astructxilinx__xcvr_html_a5f26f032d936526f79e33152790c50d8"><div class="ttname"><a href="structxilinx__xcvr.html#a5f26f032d936526f79e33152790c50d8">xilinx_xcvr::speed_grade</a></div><div class="ttdeci">enum axi_fpga_speed_grade speed_grade</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:148</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_acbda9330b85a289ff3a40f5b6ebca3ad"><div class="ttname"><a href="xilinx__transceiver_8c.html#acbda9330b85a289ff3a40f5b6ebca3ad">xilinx_xcvr_gth34_cpll_read_config</a></div><div class="ttdeci">int32_t xilinx_xcvr_gth34_cpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_cpll_config *conf)</div><div class="ttdoc">xilinx_xcvr_gth34_cpll_read_config</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:541</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a2b1d8da92d1066394fa839f71d351a50"><div class="ttname"><a href="xilinx__transceiver_8c.html#a2b1d8da92d1066394fa839f71d351a50">xilinx_xcvr_qpll_read_config</a></div><div class="ttdeci">int32_t xilinx_xcvr_qpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_qpll_config *conf)</div><div class="ttdoc">xilinx_xcvr_qpll_read_config</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:928</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a782b3946d84395faa6ee842029d49a5c"><div class="ttname"><a href="xilinx__transceiver_8c.html#a782b3946d84395faa6ee842029d49a5c">CPLL_REFCLK_DIV_M_ADDR</a></div><div class="ttdeci">#define CPLL_REFCLK_DIV_M_ADDR</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:97</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_af358f498a3af4840dc8ddfd5ea42b34d"><div class="ttname"><a href="xilinx__transceiver_8c.html#af358f498a3af4840dc8ddfd5ea42b34d">xilinx_xcvr_read_out_div</a></div><div class="ttdeci">int32_t xilinx_xcvr_read_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t *rx_out_div, uint32_t *tx_out_div)</div><div class="ttdoc">xilinx_xcvr_read_out_div</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1156</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a3f0f526cd9be7ad5d66171dcc7b1b240aa21630e90a7ec50efb6bd091bee76f25"><div class="ttname"><a href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240aa21630e90a7ec50efb6bd091bee76f25">AXI_FPGA_SPEED_2L</a></div><div class="ttdeci">@ AXI_FPGA_SPEED_2L</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:114</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a8b8e410b06c9cc330d09bd2910e08276"><div class="ttname"><a href="xilinx__transceiver_8c.html#a8b8e410b06c9cc330d09bd2910e08276">QPLL_REFCLK_DIV_M</a></div><div class="ttdeci">#define QPLL_REFCLK_DIV_M(x)</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:83</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_af5054928e423061b0003e5f3042d5e87"><div class="ttname"><a href="xilinx__transceiver_8c.html#af5054928e423061b0003e5f3042d5e87">QPLL_FBDIV</a></div><div class="ttdeci">#define QPLL_FBDIV(x)</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a6298d518c42500679df2564f27779052"><div class="ttname"><a href="xilinx__transceiver_8c.html#a6298d518c42500679df2564f27779052">xilinx_xcvr_gth34_read_out_div</a></div><div class="ttdeci">int32_t xilinx_xcvr_gth34_read_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t *rx_out_div, uint32_t *tx_out_div)</div><div class="ttdoc">xilinx_xcvr_gth34_read_out_div</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1107</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html"><div class="ttname"><a href="xilinx__transceiver_8h.html">xilinx_transceiver.h</a></div><div class="ttdoc">Driver for the Xilinx High-speed transceiver dynamic reconfiguration.</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a0adbb66eaa7ec8897e3236615bec97dea10b7d1f301c1008dc61f051854d23f4f"><div class="ttname"><a href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea10b7d1f301c1008dc61f051854d23f4f">AXI_FPGA_DEV_FH</a></div><div class="ttdeci">@ AXI_FPGA_DEV_FH</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:126</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a0adbb66eaa7ec8897e3236615bec97dea6cbc4c0f616dd69e8d74657b08c80596"><div class="ttname"><a href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea6cbc4c0f616dd69e8d74657b08c80596">AXI_FPGA_DEV_FT</a></div><div class="ttdeci">@ AXI_FPGA_DEV_FT</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:129</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a0adbb66eaa7ec8897e3236615bec97dea13c680af711b174b5f4d0c631cc56a15"><div class="ttname"><a href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea13c680af711b174b5f4d0c631cc56a15">AXI_FPGA_DEV_HC</a></div><div class="ttdeci">@ AXI_FPGA_DEV_HC</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:125</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a41f7025fa2f58e2805d642f13cb47e66"><div class="ttname"><a href="xilinx__transceiver_8c.html#a41f7025fa2f58e2805d642f13cb47e66">QPLL_REFCLK_DIV</a></div><div class="ttdeci">#define QPLL_REFCLK_DIV(x)</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_aa2a0f62a4dfa008fab34301f7bb4442d"><div class="ttname"><a href="xilinx__transceiver_8c.html#aa2a0f62a4dfa008fab34301f7bb4442d">xilinx_xcvr_gtx2_read_out_div</a></div><div class="ttdeci">int32_t xilinx_xcvr_gtx2_read_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t *rx_out_div, uint32_t *tx_out_div)</div><div class="ttdoc">xilinx_xcvr_gtx2_read_out_div</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1135</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a3b5f43b9b7efa421a73d40f5044c26ff"><div class="ttname"><a href="xilinx__transceiver_8h.html#a3b5f43b9b7efa421a73d40f5044c26ff">xilinx_xcvr_qpll_calc_lane_rate</a></div><div class="ttdeci">int32_t xilinx_xcvr_qpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_hz, const struct xilinx_xcvr_qpll_config *conf, uint32_t out_div)</div><div class="ttdoc">xilinx_xcvr_qpll_calc_lane_rate</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1093</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a3acecd1b0bbf61ad3815cff76c028c7a"><div class="ttname"><a href="xilinx__transceiver_8h.html#a3acecd1b0bbf61ad3815cff76c028c7a">xilinx_xcvr_write_rx_clk25_div</a></div><div class="ttdeci">int32_t xilinx_xcvr_write_rx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div)</div><div class="ttdoc">xilinx_xcvr_write_rx_clk25_div</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1260</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a3f0f526cd9be7ad5d66171dcc7b1b240ac18bb3dae41b9a24fd9836da4b0cd125"><div class="ttname"><a href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac18bb3dae41b9a24fd9836da4b0cd125">AXI_FPGA_SPEED_3</a></div><div class="ttdeci">@ AXI_FPGA_SPEED_3</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:116</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a31ae35e91a6eaf9849253343edfa5722"><div class="ttname"><a href="xilinx__transceiver_8c.html#a31ae35e91a6eaf9849253343edfa5722">xilinx_xcvr_gtx2_qpll_write_config</a></div><div class="ttdeci">int32_t xilinx_xcvr_gtx2_qpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_qpll_config *conf)</div><div class="ttdoc">xilinx_xcvr_gtx2_qpll_write_config</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:985</div></div>
<div class="ttc" id="astructxilinx__xcvr__cpll__config_html_afdc25ffc9fda33dac25d58116c7b8ced"><div class="ttname"><a href="structxilinx__xcvr__cpll__config.html#afdc25ffc9fda33dac25d58116c7b8ced">xilinx_xcvr_cpll_config::fb_div_N1</a></div><div class="ttdeci">uint32_t fb_div_N1</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:155</div></div>
<div class="ttc" id="astructxilinx__xcvr_html_a09381817dce93346307d503ef6a1274e"><div class="ttname"><a href="structxilinx__xcvr.html#a09381817dce93346307d503ef6a1274e">xilinx_xcvr::family</a></div><div class="ttdeci">enum axi_fpga_family family</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:147</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_ac71f4b14af0243dc36bb78cf2ee1fef6"><div class="ttname"><a href="xilinx__transceiver_8c.html#ac71f4b14af0243dc36bb78cf2ee1fef6">TX_CLK25_DIV</a></div><div class="ttdeci">#define TX_CLK25_DIV</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:106</div></div>
<div class="ttc" id="astructadxcvr_html"><div class="ttname"><a href="structadxcvr.html">adxcvr</a></div><div class="ttdef"><b>Definition:</b> altera_adxcvr.h:95</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_ad33a09e089ee3ac7ff6587a3334c99d8"><div class="ttname"><a href="xilinx__transceiver_8h.html#ad33a09e089ee3ac7ff6587a3334c99d8">xilinx_xcvr_cpll_read_config</a></div><div class="ttdeci">int32_t xilinx_xcvr_cpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_cpll_config *conf)</div><div class="ttdoc">xilinx_xcvr_cpll_read_config</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:637</div></div>
<div class="ttc" id="astructxilinx__xcvr__cpll__config_html_ab343bcb9f4b7e4931be32373a6485cf9"><div class="ttname"><a href="structxilinx__xcvr__cpll__config.html#ab343bcb9f4b7e4931be32373a6485cf9">xilinx_xcvr_cpll_config::refclk_div</a></div><div class="ttdeci">uint32_t refclk_div</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:154</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a50ec6cb8f33b09d5ef90bdf91849e3fc"><div class="ttname"><a href="xilinx__transceiver_8h.html#a50ec6cb8f33b09d5ef90bdf91849e3fc">xilinx_xcvr_configure_lpm_dfe_mode</a></div><div class="ttdeci">int32_t xilinx_xcvr_configure_lpm_dfe_mode(struct xilinx_xcvr *xcvr, uint32_t drp_port, bool lpm)</div><div class="ttdoc">xilinx_xcvr_configure_lpm_dfe_mode</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:326</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a9b2496da15c12a882d7c1deab09a0f25"><div class="ttname"><a href="xilinx__transceiver_8c.html#a9b2496da15c12a882d7c1deab09a0f25">xilinx_xcvr_gtx2_configure_cdr</a></div><div class="ttdeci">int32_t xilinx_xcvr_gtx2_configure_cdr(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t lane_rate, uint32_t out_div, bool lpm_enable)</div><div class="ttdoc">xilinx_xcvr_gtx2_configure_cdr</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:207</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a911d3d746d28d7ff1cd2c08e23ad238e"><div class="ttname"><a href="xilinx__transceiver_8c.html#a911d3d746d28d7ff1cd2c08e23ad238e">QPLL_CFG0_ADDR</a></div><div class="ttdeci">#define QPLL_CFG0_ADDR</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:77</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a9dbd565733d7be094b39fb53e7725085"><div class="ttname"><a href="xilinx__transceiver_8c.html#a9dbd565733d7be094b39fb53e7725085">xilinx_xcvr_drp_update</a></div><div class="ttdeci">int32_t xilinx_xcvr_drp_update(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t reg, uint32_t mask, uint32_t val)</div><div class="ttdoc">xilinx_xcvr_drp_update</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:175</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a43ba7573e2a886445166e4f16cab7f86ac1ccf50e1e5abc9f724e3372a345e101"><div class="ttname"><a href="xilinx__transceiver_8h.html#a43ba7573e2a886445166e4f16cab7f86ac1ccf50e1e5abc9f724e3372a345e101">PM_1250</a></div><div class="ttdeci">@ PM_1250</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:88</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a98b5bcfd4d381755e03e0cea23c6efe5"><div class="ttname"><a href="xilinx__transceiver_8c.html#a98b5bcfd4d381755e03e0cea23c6efe5">xilinx_xcvr_gtx2_cpll_write_config</a></div><div class="ttdeci">int32_t xilinx_xcvr_gtx2_cpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_cpll_config *conf)</div><div class="ttdoc">xilinx_xcvr_gtx2_cpll_write_config</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:718</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a0adbb66eaa7ec8897e3236615bec97deaddc91829db4205a3d800c1a1208d5d8a"><div class="ttname"><a href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deaddc91829db4205a3d800c1a1208d5d8a">AXI_FPGA_DEV_BA</a></div><div class="ttdeci">@ AXI_FPGA_DEV_BA</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:136</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a4bdc53398ea2ebfbf08ebb18bcac0ed0"><div class="ttname"><a href="xilinx__transceiver_8c.html#a4bdc53398ea2ebfbf08ebb18bcac0ed0">RXCDR_CFG1_ADDR</a></div><div class="ttdeci">#define RXCDR_CFG1_ADDR</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:62</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a230be4da00f58b9969990a69f98c32a9ac49ac530c07987187042490770eb4a9a"><div class="ttname"><a href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9ac49ac530c07987187042490770eb4a9a">XILINX_XCVR_LEGACY_TYPE_S7_GTX2</a></div><div class="ttdeci">@ XILINX_XCVR_LEGACY_TYPE_S7_GTX2</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:79</div></div>
<div class="ttc" id="astructxilinx__xcvr_html_a69aaec2fa735db5ac93fe09b723e95b0"><div class="ttname"><a href="structxilinx__xcvr.html#a69aaec2fa735db5ac93fe09b723e95b0">xilinx_xcvr::type</a></div><div class="ttdeci">enum xilinx_xcvr_type type</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:141</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_ab46b0a2748168775a7450792397d3269"><div class="ttname"><a href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269">axi_fgpa_technology</a></div><div class="ttdeci">axi_fgpa_technology</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:129</div></div>
<div class="ttc" id="astructxilinx__xcvr_html_a78252d313ff70bcf5f9a43746aef2053"><div class="ttname"><a href="structxilinx__xcvr.html#a78252d313ff70bcf5f9a43746aef2053">xilinx_xcvr::ad_xcvr</a></div><div class="ttdeci">struct adxcvr * ad_xcvr</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:144</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a390cadd7bbfddf55b173d52b5c08cc22"><div class="ttname"><a href="xilinx__transceiver_8c.html#a390cadd7bbfddf55b173d52b5c08cc22">CPLL_REFCLK_DIV_M_MASK</a></div><div class="ttdeci">#define CPLL_REFCLK_DIV_M_MASK</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:98</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a0adbb66eaa7ec8897e3236615bec97dea51736819f58f4f99c55a6e9fc59f8b58"><div class="ttname"><a href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea51736819f58f4f99c55a6e9fc59f8b58">AXI_FPGA_DEV_CP</a></div><div class="ttdeci">@ AXI_FPGA_DEV_CP</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:128</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a82f18758019cd7b06aad5c239c09b702"><div class="ttname"><a href="xilinx__transceiver_8c.html#a82f18758019cd7b06aad5c239c09b702">xilinx_xcvr_drp_read</a></div><div class="ttdeci">int32_t xilinx_xcvr_drp_read(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t reg, uint32_t *val)</div><div class="ttdoc">xilinx_xcvr_drp_read</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:130</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a3f0f526cd9be7ad5d66171dcc7b1b240aed9ad644b98d80fd2e23ab53ba7baaaf"><div class="ttname"><a href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240aed9ad644b98d80fd2e23ab53ba7baaaf">AXI_FPGA_SPEED_1</a></div><div class="ttdeci">@ AXI_FPGA_SPEED_1</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:108</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a95309b8474019633688429a05739911cab21cfaf55f9b19ccd0b32ab29b5d361d"><div class="ttname"><a href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911cab21cfaf55f9b19ccd0b32ab29b5d361d">XILINX_XCVR_TYPE_US_GTY4</a></div><div class="ttdeci">@ XILINX_XCVR_TYPE_US_GTY4</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:75</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a43ba7573e2a886445166e4f16cab7f86a3a3b231c092709d1e4eb8e685af25a95"><div class="ttname"><a href="xilinx__transceiver_8h.html#a43ba7573e2a886445166e4f16cab7f86a3a3b231c092709d1e4eb8e685af25a95">PM_200</a></div><div class="ttdeci">@ PM_200</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:86</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a2b1d8da92d1066394fa839f71d351a50"><div class="ttname"><a href="xilinx__transceiver_8h.html#a2b1d8da92d1066394fa839f71d351a50">xilinx_xcvr_qpll_read_config</a></div><div class="ttdeci">int32_t xilinx_xcvr_qpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_qpll_config *conf)</div><div class="ttdoc">xilinx_xcvr_qpll_read_config</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:928</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a06004bdc5ee79c0eec3a7f05bc94a324"><div class="ttname"><a href="xilinx__transceiver_8c.html#a06004bdc5ee79c0eec3a7f05bc94a324">QPLL_FBDIV_RATIO_ADDR</a></div><div class="ttdeci">#define QPLL_FBDIV_RATIO_ADDR</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:88</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_ab94a0a99c23d18e3ff2c11f69c714baf"><div class="ttname"><a href="xilinx__transceiver_8c.html#ab94a0a99c23d18e3ff2c11f69c714baf">OUT_DIV_TX_OFFSET</a></div><div class="ttdeci">#define OUT_DIV_TX_OFFSET</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:56</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_af358f498a3af4840dc8ddfd5ea42b34d"><div class="ttname"><a href="xilinx__transceiver_8h.html#af358f498a3af4840dc8ddfd5ea42b34d">xilinx_xcvr_read_out_div</a></div><div class="ttdeci">int32_t xilinx_xcvr_read_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t *rx_out_div, uint32_t *tx_out_div)</div><div class="ttdoc">xilinx_xcvr_read_out_div</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1156</div></div>
<div class="ttc" id="astructxilinx__xcvr_html_a3fd8a9f8462aee9cf8fb9379bc9232a1"><div class="ttname"><a href="structxilinx__xcvr.html#a3fd8a9f8462aee9cf8fb9379bc9232a1">xilinx_xcvr::version</a></div><div class="ttdeci">uint32_t version</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:145</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a3e9699de315526d48f40ab15d2b72ce5"><div class="ttname"><a href="xilinx__transceiver_8c.html#a3e9699de315526d48f40ab15d2b72ce5">RXCDR_CFG4_ADDR</a></div><div class="ttdeci">#define RXCDR_CFG4_ADDR</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:71</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a95309b8474019633688429a05739911c"><div class="ttname"><a href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911c">xilinx_xcvr_type</a></div><div class="ttdeci">xilinx_xcvr_type</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:71</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a3e0611f53e4893426928c8293eb703d0"><div class="ttname"><a href="xilinx__transceiver_8c.html#a3e0611f53e4893426928c8293eb703d0">RXCDR_CFG4_MASK</a></div><div class="ttdeci">#define RXCDR_CFG4_MASK</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:72</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_ad33a09e089ee3ac7ff6587a3334c99d8"><div class="ttname"><a href="xilinx__transceiver_8c.html#ad33a09e089ee3ac7ff6587a3334c99d8">xilinx_xcvr_cpll_read_config</a></div><div class="ttdeci">int32_t xilinx_xcvr_cpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_cpll_config *conf)</div><div class="ttdoc">xilinx_xcvr_cpll_read_config</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:637</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a0adbb66eaa7ec8897e3236615bec97de"><div class="ttname"><a href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97de">axi_fpga_dev_pack</a></div><div class="ttdeci">axi_fpga_dev_pack</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:119</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a17640239e55ab0d3358e0af69e4a665a"><div class="ttname"><a href="xilinx__transceiver_8c.html#a17640239e55ab0d3358e0af69e4a665a">RX_CLK25_DIV_MASK</a></div><div class="ttdeci">#define RX_CLK25_DIV_MASK</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:104</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a23a8cacf506f90be970191768e2e0033"><div class="ttname"><a href="xilinx__transceiver_8c.html#a23a8cacf506f90be970191768e2e0033">QPLL_CFG1_ADDR</a></div><div class="ttdeci">#define QPLL_CFG1_ADDR</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:80</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a3f0f526cd9be7ad5d66171dcc7b1b240ac23ca5efe0b519180dc8dbea6f192314"><div class="ttname"><a href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac23ca5efe0b519180dc8dbea6f192314">AXI_FPGA_SPEED_1LV</a></div><div class="ttdeci">@ AXI_FPGA_SPEED_1LV</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:112</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a0adbb66eaa7ec8897e3236615bec97dea60d4bce533edba00e005039fc8d581cd"><div class="ttname"><a href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea60d4bce533edba00e005039fc8d581cd">AXI_FPGA_DEV_UNKNOWN</a></div><div class="ttdeci">@ AXI_FPGA_DEV_UNKNOWN</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:120</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a230be4da00f58b9969990a69f98c32a9"><div class="ttname"><a href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9">xilinx_xcvr_legacy_type</a></div><div class="ttdeci">xilinx_xcvr_legacy_type</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:78</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a452c42176344ffaf19e08eb2e420e093"><div class="ttname"><a href="xilinx__transceiver_8c.html#a452c42176344ffaf19e08eb2e420e093">QPLL_FBDIV_RATIO_MASK</a></div><div class="ttdeci">#define QPLL_FBDIV_RATIO_MASK</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:89</div></div>
<div class="ttc" id="astructxilinx__xcvr_html_abde300c87a023633f283ccb018c6fa3c"><div class="ttname"><a href="structxilinx__xcvr.html#abde300c87a023633f283ccb018c6fa3c">xilinx_xcvr::refclk_ppm</a></div><div class="ttdeci">enum xilinx_xcvr_refclk_ppm refclk_ppm</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:142</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a9a5d62ebbe8546527169880c6262352a"><div class="ttname"><a href="xilinx__transceiver_8c.html#a9a5d62ebbe8546527169880c6262352a">xilinx_xcvr_configure_cdr</a></div><div class="ttdeci">int32_t xilinx_xcvr_configure_cdr(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t lane_rate, uint32_t out_div, bool lpm_enable)</div><div class="ttdoc">xilinx_xcvr_configure_cdr</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:306</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a72c709f4f3aef280bdb0991dddb2664f"><div class="ttname"><a href="xilinx__transceiver_8c.html#a72c709f4f3aef280bdb0991dddb2664f">RX_CLK25_DIV_OFFSET</a></div><div class="ttdeci">#define RX_CLK25_DIV_OFFSET</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:103</div></div>
<div class="ttc" id="astructxilinx__xcvr_html_aa4619700280980a3bb0ccbf667b78cad"><div class="ttname"><a href="structxilinx__xcvr.html#aa4619700280980a3bb0ccbf667b78cad">xilinx_xcvr::tech</a></div><div class="ttdeci">enum axi_fgpa_technology tech</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:146</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a2da51f91204f0cae9d9eccac7373cf3d"><div class="ttname"><a href="xilinx__transceiver_8c.html#a2da51f91204f0cae9d9eccac7373cf3d">OUT_DIV_RX_OFFSET</a></div><div class="ttdeci">#define OUT_DIV_RX_OFFSET</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:57</div></div>
<div class="ttc" id="aaxi__adxcvr_8h_html"><div class="ttname"><a href="axi__adxcvr_8h.html">axi_adxcvr.h</a></div><div class="ttdoc">Driver for the ADI AXI-ADXCVR Module.</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a43ba7573e2a886445166e4f16cab7f86ad7129d7c7154669bc765a0db9e2a0b47"><div class="ttname"><a href="xilinx__transceiver_8h.html#a43ba7573e2a886445166e4f16cab7f86ad7129d7c7154669bc765a0db9e2a0b47">PM_700</a></div><div class="ttdeci">@ PM_700</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:87</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a0adbb66eaa7ec8897e3236615bec97dea250334f8c9dc38690a3975c032d650e5"><div class="ttname"><a href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea250334f8c9dc38690a3975c032d650e5">AXI_FPGA_DEV_CS</a></div><div class="ttdeci">@ AXI_FPGA_DEV_CS</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:127</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a3f0f526cd9be7ad5d66171dcc7b1b240ac61f99ad79aed8ff019e18efb44bf236"><div class="ttname"><a href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac61f99ad79aed8ff019e18efb44bf236">AXI_FPGA_SPEED_2LV</a></div><div class="ttdeci">@ AXI_FPGA_SPEED_2LV</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:115</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_ac5ce552546dd1226e27d97bd5501d409"><div class="ttname"><a href="xilinx__transceiver_8c.html#ac5ce552546dd1226e27d97bd5501d409">xilinx_xcvr_out_div_to_val</a></div><div class="ttdeci">uint32_t xilinx_xcvr_out_div_to_val(uint32_t out_div)</div><div class="ttdoc">xilinx_xcvr_out_div_to_val</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1176</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a3ee76c94f5021bf6744242c83c3b20f6"><div class="ttname"><a href="xilinx__transceiver_8c.html#a3ee76c94f5021bf6744242c83c3b20f6">QPLL_REFCLK_DIV_M_OFFSET</a></div><div class="ttdeci">#define QPLL_REFCLK_DIV_M_OFFSET</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:82</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a3928fe6bcbfc269af74af8573a4e07de"><div class="ttname"><a href="axi__adxcvr_8c.html#a3928fe6bcbfc269af74af8573a4e07de">adxcvr_drp_write</a></div><div class="ttdeci">int32_t adxcvr_drp_write(struct adxcvr *xcvr, uint32_t drp_port, uint32_t reg, uint32_t val)</div><div class="ttdoc">adxcvr_drp_write</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:168</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a5d8ad393d5ce8e1f3b9b36ac9ccd947b"><div class="ttname"><a href="xilinx__transceiver_8c.html#a5d8ad393d5ce8e1f3b9b36ac9ccd947b">RXCDR_CFG0_ADDR</a></div><div class="ttdeci">#define RXCDR_CFG0_ADDR</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:59</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a285fabea223e97dddb68530630e48b0d"><div class="ttname"><a href="xilinx__transceiver_8c.html#a285fabea223e97dddb68530630e48b0d">xilinx_xcvr_write</a></div><div class="ttdeci">int32_t xilinx_xcvr_write(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t reg_addr, uint32_t reg_val)</div><div class="ttdoc">xilinx_xcvr_write</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:112</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a61d904b042059857b4242ae0e87c7361"><div class="ttname"><a href="xilinx__transceiver_8h.html#a61d904b042059857b4242ae0e87c7361">xilinx_xcvr_write_out_div</a></div><div class="ttdeci">int32_t xilinx_xcvr_write_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_out_div, int32_t tx_out_div)</div><div class="ttdoc">xilinx_xcvr_write_out_div</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1240</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a4f683fe90cc55bb699b295dc29b94b0b"><div class="ttname"><a href="xilinx__transceiver_8c.html#a4f683fe90cc55bb699b295dc29b94b0b">xilinx_xcvr_cpll_write_config</a></div><div class="ttdeci">int32_t xilinx_xcvr_cpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_cpll_config *conf)</div><div class="ttdoc">xilinx_xcvr_cpll_write_config</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:770</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a673a2f3946ce33ac1bc3d7e007081e09"><div class="ttname"><a href="xilinx__transceiver_8h.html#a673a2f3946ce33ac1bc3d7e007081e09">xilinx_xcvr_cpll_calc_lane_rate</a></div><div class="ttdeci">int32_t xilinx_xcvr_cpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, const struct xilinx_xcvr_cpll_config *conf, uint32_t out_div)</div><div class="ttdoc">xilinx_xcvr_cpll_calc_lane_rate</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:788</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a230be4da00f58b9969990a69f98c32a9a1317a478469bff685f94d111cd87efc7"><div class="ttname"><a href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9a1317a478469bff685f94d111cd87efc7">XILINX_XCVR_LEGACY_TYPE_US_GTH3</a></div><div class="ttdeci">@ XILINX_XCVR_LEGACY_TYPE_US_GTH3</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:80</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_ae73a78120bcc4fd027b20088260b722b"><div class="ttname"><a href="xilinx__transceiver_8c.html#ae73a78120bcc4fd027b20088260b722b">xilinx_xcvr_gtx2_cpll_read_config</a></div><div class="ttdeci">int32_t xilinx_xcvr_gtx2_cpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_cpll_config *conf)</div><div class="ttdoc">xilinx_xcvr_gtx2_cpll_read_config</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:593</div></div>
<div class="ttc" id="aad9144_8h_html_a721df7169cd8d86af9655aea814e9cce"><div class="ttname"><a href="ad9144_8h.html#a721df7169cd8d86af9655aea814e9cce">N</a></div><div class="ttdeci">#define N(x)</div><div class="ttdef"><b>Definition:</b> ad9144.h:1277</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a5a1d360fd4db36eb4e6a1379c2ea20ee"><div class="ttname"><a href="xilinx__transceiver_8c.html#a5a1d360fd4db36eb4e6a1379c2ea20ee">TX_CLK25_DIV_MASK</a></div><div class="ttdeci">#define TX_CLK25_DIV_MASK</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:107</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a3f0f526cd9be7ad5d66171dcc7b1b240a1bc60b743055f5d3b4157206c16db4aa"><div class="ttname"><a href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a1bc60b743055f5d3b4157206c16db4aa">AXI_FPGA_SPEED_1H</a></div><div class="ttdeci">@ AXI_FPGA_SPEED_1H</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:110</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a9fe59212c2e3fd952e0720594cf5ebcea9c7e05882ac441466e701c869e586fcf"><div class="ttname"><a href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebcea9c7e05882ac441466e701c869e586fcf">AXI_FPGA_FAMILY_ARTIX</a></div><div class="ttdeci">@ AXI_FPGA_FAMILY_ARTIX</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:100</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a3acecd1b0bbf61ad3815cff76c028c7a"><div class="ttname"><a href="xilinx__transceiver_8c.html#a3acecd1b0bbf61ad3815cff76c028c7a">xilinx_xcvr_write_rx_clk25_div</a></div><div class="ttdeci">int32_t xilinx_xcvr_write_rx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div)</div><div class="ttdoc">xilinx_xcvr_write_rx_clk25_div</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1260</div></div>
<div class="ttc" id="aerror_8h_html"><div class="ttname"><a href="error_8h.html">error.h</a></div><div class="ttdoc">Error codes definition.</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a0adbb66eaa7ec8897e3236615bec97dea074ee1cbadfa80d32b3efa3ea7064997"><div class="ttname"><a href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea074ee1cbadfa80d32b3efa3ea7064997">AXI_FPGA_DEV_SF</a></div><div class="ttdeci">@ AXI_FPGA_DEV_SF</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:135</div></div>
<div class="ttc" id="astructxilinx__xcvr_html_ac629f730047707ab93531c81e369a313"><div class="ttname"><a href="structxilinx__xcvr.html#ac629f730047707ab93531c81e369a313">xilinx_xcvr::dev_package</a></div><div class="ttdeci">enum axi_fpga_dev_pack dev_package</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:149</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a402694d3a2198a875bb5dd0c22297381"><div class="ttname"><a href="xilinx__transceiver_8c.html#a402694d3a2198a875bb5dd0c22297381">xilinx_xcvr_gth34_qpll_read_config</a></div><div class="ttdeci">int32_t xilinx_xcvr_gth34_qpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_qpll_config *conf)</div><div class="ttdoc">xilinx_xcvr_gth34_qpll_read_config</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:803</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a9fe59212c2e3fd952e0720594cf5ebceadda1ca71ffd7b17839a715fe1226a2ac"><div class="ttname"><a href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebceadda1ca71ffd7b17839a715fe1226a2ac">AXI_FPGA_FAMILY_KINTEX</a></div><div class="ttdeci">@ AXI_FPGA_FAMILY_KINTEX</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:101</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_ad0fb968d2fc2c25694d8fbbab5a7779e"><div class="ttname"><a href="xilinx__transceiver_8h.html#ad0fb968d2fc2c25694d8fbbab5a7779e">xilinx_xcvr_write_tx_clk25_div</a></div><div class="ttdeci">int32_t xilinx_xcvr_write_tx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div)</div><div class="ttdoc">xilinx_xcvr_write_tx_clk25_div</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1293</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_ab46b0a2748168775a7450792397d3269a3721a065ed9479cec59c8e43cf8d6d2f"><div class="ttname"><a href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269a3721a065ed9479cec59c8e43cf8d6d2f">AXI_FPGA_TECH_ULTRASCALE_PLUS</a></div><div class="ttdeci">@ AXI_FPGA_TECH_ULTRASCALE_PLUS</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:95</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a94988165f2eb3f60b621674ae7efe1cc"><div class="ttname"><a href="xilinx__transceiver_8c.html#a94988165f2eb3f60b621674ae7efe1cc">RXCDR_CFG3_ADDR</a></div><div class="ttdeci">#define RXCDR_CFG3_ADDR</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:68</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a0adbb66eaa7ec8897e3236615bec97dea05ad94eb0be13c8d7bf4aa868c0ecab2"><div class="ttname"><a href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea05ad94eb0be13c8d7bf4aa868c0ecab2">AXI_FPGA_DEV_FF</a></div><div class="ttdeci">@ AXI_FPGA_DEV_FF</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:123</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a4f683fe90cc55bb699b295dc29b94b0b"><div class="ttname"><a href="xilinx__transceiver_8h.html#a4f683fe90cc55bb699b295dc29b94b0b">xilinx_xcvr_cpll_write_config</a></div><div class="ttdeci">int32_t xilinx_xcvr_cpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_cpll_config *conf)</div><div class="ttdoc">xilinx_xcvr_cpll_write_config</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:770</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a0adbb66eaa7ec8897e3236615bec97deab2ad4aea9dd191997e3c03639001e8b0"><div class="ttname"><a href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deab2ad4aea9dd191997e3c03639001e8b0">AXI_FPGA_DEV_SB</a></div><div class="ttdeci">@ AXI_FPGA_DEV_SB</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:131</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a0adbb66eaa7ec8897e3236615bec97dea574d20dfc8fb159558800193f9efb9d8"><div class="ttname"><a href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea574d20dfc8fb159558800193f9efb9d8">AXI_FPGA_DEV_FB</a></div><div class="ttdeci">@ AXI_FPGA_DEV_FB</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:124</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a2d104fd7b195790f3b7ef5bc1ff72595"><div class="ttname"><a href="xilinx__transceiver_8c.html#a2d104fd7b195790f3b7ef5bc1ff72595">CPLL_FBDIV_N2_MASK</a></div><div class="ttdeci">#define CPLL_FBDIV_N2_MASK</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:100</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_ab915c53bdeadcde498f5cbea6769e404"><div class="ttname"><a href="xilinx__transceiver_8c.html#ab915c53bdeadcde498f5cbea6769e404">xilinx_xcvr_qpll_write_config</a></div><div class="ttdeci">int32_t xilinx_xcvr_qpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_qpll_config *conf)</div><div class="ttdoc">xilinx_xcvr_qpll_write_config</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1075</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a0adbb66eaa7ec8897e3236615bec97deae49e7353cbd3d4f88264079878596b4f"><div class="ttname"><a href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deae49e7353cbd3d4f88264079878596b4f">AXI_FPGA_DEV_RF</a></div><div class="ttdeci">@ AXI_FPGA_DEV_RF</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:121</div></div>
<div class="ttc" id="astructxilinx__xcvr_html_a376e061675feb98daea81803cf11f45b"><div class="ttname"><a href="structxilinx__xcvr.html#a376e061675feb98daea81803cf11f45b">xilinx_xcvr::encoding</a></div><div class="ttdeci">uint32_t encoding</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:143</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a43ba7573e2a886445166e4f16cab7f86"><div class="ttname"><a href="xilinx__transceiver_8h.html#a43ba7573e2a886445166e4f16cab7f86">xilinx_xcvr_refclk_ppm</a></div><div class="ttdeci">xilinx_xcvr_refclk_ppm</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:85</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a770bf68344844b03a7fcee81799786ca"><div class="ttname"><a href="xilinx__transceiver_8h.html#a770bf68344844b03a7fcee81799786ca">xilinx_xcvr_calc_cpll_config</a></div><div class="ttdeci">int32_t xilinx_xcvr_calc_cpll_config(struct xilinx_xcvr *xcvr, uint32_t refclk_hz, uint32_t lane_rate_khz, struct xilinx_xcvr_cpll_config *conf, uint32_t *out_div)</div><div class="ttdoc">xilinx_xcvr_calc_cpll_config</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:399</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a673a2f3946ce33ac1bc3d7e007081e09"><div class="ttname"><a href="xilinx__transceiver_8c.html#a673a2f3946ce33ac1bc3d7e007081e09">xilinx_xcvr_cpll_calc_lane_rate</a></div><div class="ttdeci">int32_t xilinx_xcvr_cpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, const struct xilinx_xcvr_cpll_config *conf, uint32_t out_div)</div><div class="ttdoc">xilinx_xcvr_cpll_calc_lane_rate</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:788</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a95309b8474019633688429a05739911ca6fc645ad3c88f60fd4921c3880eeaf1e"><div class="ttname"><a href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911ca6fc645ad3c88f60fd4921c3880eeaf1e">XILINX_XCVR_TYPE_US_GTH3</a></div><div class="ttdeci">@ XILINX_XCVR_TYPE_US_GTH3</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:73</div></div>
<div class="ttc" id="astructxilinx__xcvr__cpll__config_html"><div class="ttname"><a href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a></div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:153</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a36219da7f336451c952c9c720c6974ca"><div class="ttname"><a href="xilinx__transceiver_8c.html#a36219da7f336451c952c9c720c6974ca">xilinx_xcvr_gth34_write_out_div</a></div><div class="ttdeci">int32_t xilinx_xcvr_gth34_write_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_out_div, int32_t tx_out_div)</div><div class="ttdoc">xilinx_xcvr_gth34_write_out_div</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1195</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a0adbb66eaa7ec8897e3236615bec97deafdd587a52568975bc0e3eaae265bcbca"><div class="ttname"><a href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deafdd587a52568975bc0e3eaae265bcbca">AXI_FPGA_DEV_FG</a></div><div class="ttdeci">@ AXI_FPGA_DEV_FG</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:130</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_ad0fb968d2fc2c25694d8fbbab5a7779e"><div class="ttname"><a href="xilinx__transceiver_8c.html#ad0fb968d2fc2c25694d8fbbab5a7779e">xilinx_xcvr_write_tx_clk25_div</a></div><div class="ttdeci">int32_t xilinx_xcvr_write_tx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div)</div><div class="ttdoc">xilinx_xcvr_write_tx_clk25_div</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1293</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_ab46b0a2748168775a7450792397d3269af0a0fd11c904b7941738559f3cd99c06"><div class="ttname"><a href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269af0a0fd11c904b7941738559f3cd99c06">AXI_FPGA_TECH_SERIES7</a></div><div class="ttdeci">@ AXI_FPGA_TECH_SERIES7</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:93</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_ae45741cb20417381bfa5cd96852644d4"><div class="ttname"><a href="xilinx__transceiver_8c.html#ae45741cb20417381bfa5cd96852644d4">xilinx_xcvr_gth3_configure_cdr</a></div><div class="ttdeci">int32_t xilinx_xcvr_gth3_configure_cdr(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t out_div)</div><div class="ttdoc">xilinx_xcvr_gth3_configure_cdr</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:193</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_aeaf50da47cfe823bbf1d0c5264a27d05"><div class="ttname"><a href="xilinx__transceiver_8c.html#aeaf50da47cfe823bbf1d0c5264a27d05">xilinx_xcvr_qpll_calc_lane_rate</a></div><div class="ttdeci">int32_t xilinx_xcvr_qpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, const struct xilinx_xcvr_qpll_config *conf, uint32_t out_div)</div><div class="ttdoc">xilinx_xcvr_qpll_calc_lane_rate</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1093</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a7b6684578d1988652e0fb40bda15d2e7"><div class="ttname"><a href="xilinx__transceiver_8c.html#a7b6684578d1988652e0fb40bda15d2e7">xilinx_xcvr_gtx2_qpll_read_config</a></div><div class="ttdeci">int32_t xilinx_xcvr_gtx2_qpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_qpll_config *conf)</div><div class="ttdoc">xilinx_xcvr_gtx2_qpll_read_config</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:857</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a0adbb66eaa7ec8897e3236615bec97dea3aa18a38fd6083897ae8133703049a0f"><div class="ttname"><a href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea3aa18a38fd6083897ae8133703049a0f">AXI_FPGA_DEV_RB</a></div><div class="ttdeci">@ AXI_FPGA_DEV_RB</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:132</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a0adbb66eaa7ec8897e3236615bec97deaf45305056db4c82ef0cf90378567a318"><div class="ttname"><a href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deaf45305056db4c82ef0cf90378567a318">AXI_FPGA_DEV_FL</a></div><div class="ttdeci">@ AXI_FPGA_DEV_FL</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:122</div></div>
<div class="ttc" id="astructxilinx__xcvr_html_aea45de3d0efe52a9bee20a7608d5d626"><div class="ttname"><a href="structxilinx__xcvr.html#aea45de3d0efe52a9bee20a7608d5d626">xilinx_xcvr::voltage</a></div><div class="ttdeci">uint32_t voltage</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:150</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a3f0f526cd9be7ad5d66171dcc7b1b240a9ee6cb12a2c36833c45d79ed55ab226b"><div class="ttname"><a href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a9ee6cb12a2c36833c45d79ed55ab226b">AXI_FPGA_SPEED_2</a></div><div class="ttdeci">@ AXI_FPGA_SPEED_2</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:113</div></div>
<div class="ttc" id="astructxilinx__xcvr__cpll__config_html_aac18a715075e3a429fe0fe86c33e307f"><div class="ttname"><a href="structxilinx__xcvr__cpll__config.html#aac18a715075e3a429fe0fe86c33e307f">xilinx_xcvr_cpll_config::fb_div_N2</a></div><div class="ttdeci">uint32_t fb_div_N2</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:156</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a50ec6cb8f33b09d5ef90bdf91849e3fc"><div class="ttname"><a href="xilinx__transceiver_8c.html#a50ec6cb8f33b09d5ef90bdf91849e3fc">xilinx_xcvr_configure_lpm_dfe_mode</a></div><div class="ttdeci">int32_t xilinx_xcvr_configure_lpm_dfe_mode(struct xilinx_xcvr *xcvr, uint32_t drp_port, bool lpm)</div><div class="ttdoc">xilinx_xcvr_configure_lpm_dfe_mode</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:326</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a9fe59212c2e3fd952e0720594cf5ebcea9367a62ee2299f7ef60e8ba0ce564e64"><div class="ttname"><a href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebcea9367a62ee2299f7ef60e8ba0ce564e64">AXI_FPGA_FAMILY_ZYNQ</a></div><div class="ttdeci">@ AXI_FPGA_FAMILY_ZYNQ</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:103</div></div>
<div class="ttc" id="aerror_8h_html_aa90cac659d18e8ef6294c7ae337f6b58"><div class="ttname"><a href="error_8h.html#aa90cac659d18e8ef6294c7ae337f6b58">SUCCESS</a></div><div class="ttdeci">#define SUCCESS</div><div class="ttdef"><b>Definition:</b> error.h:52</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a01248cb44114bcefc221bef453d8be94"><div class="ttname"><a href="xilinx__transceiver_8c.html#a01248cb44114bcefc221bef453d8be94">xilinx_xcvr_read</a></div><div class="ttdeci">int32_t xilinx_xcvr_read(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t reg_addr, uint32_t *reg_val)</div><div class="ttdoc">xilinx_xcvr_read</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:121</div></div>
<div class="ttc" id="autil_8h_html_ab5a13f1801038fba82bb989d184111ab"><div class="ttname"><a href="util_8h.html#ab5a13f1801038fba82bb989d184111ab">DIV_ROUND_CLOSEST_ULL</a></div><div class="ttdeci">#define DIV_ROUND_CLOSEST_ULL(x, y)</div><div class="ttdef"><b>Definition:</b> util.h:60</div></div>
<div class="ttc" id="astructxilinx__xcvr_html"><div class="ttname"><a href="structxilinx__xcvr.html">xilinx_xcvr</a></div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:140</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_aa0a307b9a0cfae190486d439b44c2ca8"><div class="ttname"><a href="axi__adxcvr_8c.html#aa0a307b9a0cfae190486d439b44c2ca8">adxcvr_drp_read</a></div><div class="ttdeci">int32_t adxcvr_drp_read(struct adxcvr *xcvr, uint32_t drp_port, uint32_t reg, uint32_t *val)</div><div class="ttdoc">adxcvr_drp_read</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:138</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_ae94029aa53705d95c822204cfc084f9b"><div class="ttname"><a href="clk__axi__clkgen_8c.html#ae94029aa53705d95c822204cfc084f9b">AXI_PCORE_VER_MAJOR</a></div><div class="ttdeci">#define AXI_PCORE_VER_MAJOR(version)</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:57</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a4f9534c8d642c07cf1729c7e8e5ee5ec"><div class="ttname"><a href="xilinx__transceiver_8c.html#a4f9534c8d642c07cf1729c7e8e5ee5ec">QPLL_REFCLK_DIV_M_MASK</a></div><div class="ttdeci">#define QPLL_REFCLK_DIV_M_MASK</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:81</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a12bdb5665f613a26de1b52592747bcbd"><div class="ttname"><a href="xilinx__transceiver_8c.html#a12bdb5665f613a26de1b52592747bcbd">QPLL_FBDIV_N_ADDR</a></div><div class="ttdeci">#define QPLL_FBDIV_N_ADDR</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:85</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_ab915c53bdeadcde498f5cbea6769e404"><div class="ttname"><a href="xilinx__transceiver_8h.html#ab915c53bdeadcde498f5cbea6769e404">xilinx_xcvr_qpll_write_config</a></div><div class="ttdeci">int32_t xilinx_xcvr_qpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_qpll_config *conf)</div><div class="ttdoc">xilinx_xcvr_qpll_write_config</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1075</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a3528e15331ad94cc7eef42df6337d133"><div class="ttname"><a href="xilinx__transceiver_8c.html#a3528e15331ad94cc7eef42df6337d133">CPLL_FB_DIV_45_N1_MASK</a></div><div class="ttdeci">#define CPLL_FB_DIV_45_N1_MASK</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:99</div></div>
<div class="ttc" id="astructxilinx__xcvr__qpll__config_html"><div class="ttname"><a href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a></div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:159</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a4c40ba4dfc484002aeefc5182408d4a3"><div class="ttname"><a href="xilinx__transceiver_8c.html#a4c40ba4dfc484002aeefc5182408d4a3">xilinx_xcvr_gth34_cpll_write_config</a></div><div class="ttdeci">int32_t xilinx_xcvr_gth34_cpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_cpll_config *conf)</div><div class="ttdoc">xilinx_xcvr_gth34_cpll_write_config</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:655</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a3f0f526cd9be7ad5d66171dcc7b1b240"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240">axi_fpga_speed_grade</a></div><div class="ttdeci">axi_fpga_speed_grade</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:144</div></div>
<div class="ttc" id="astructxilinx__xcvr__qpll__config_html_ab56773b31b603277faa6c1167b26cc72"><div class="ttname"><a href="structxilinx__xcvr__qpll__config.html#ab56773b31b603277faa6c1167b26cc72">xilinx_xcvr_qpll_config::fb_div</a></div><div class="ttdeci">uint32_t fb_div</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:161</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a0adbb66eaa7ec8897e3236615bec97dea76e9b04c042af78c4c65b76a794f053a"><div class="ttname"><a href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea76e9b04c042af78c4c65b76a794f053a">AXI_FPGA_DEV_RS</a></div><div class="ttdeci">@ AXI_FPGA_DEV_RS</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:133</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_aa2841c40ec60c8130ba7862f2dde96cc"><div class="ttname"><a href="xilinx__transceiver_8c.html#aa2841c40ec60c8130ba7862f2dde96cc">xilinx_xcvr_gth34_qpll_write_config</a></div><div class="ttdeci">int32_t xilinx_xcvr_gth34_qpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_qpll_config *conf)</div><div class="ttdoc">xilinx_xcvr_gth34_qpll_write_config</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:946</div></div>
<div class="ttc" id="astructxilinx__xcvr__qpll__config_html_a0ffacd0026aa2016bb79ed927da50dad"><div class="ttname"><a href="structxilinx__xcvr__qpll__config.html#a0ffacd0026aa2016bb79ed927da50dad">xilinx_xcvr_qpll_config::refclk_div</a></div><div class="ttdeci">uint32_t refclk_div</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:160</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a49d5ffe92a73ac53ba02240a8b8386dd"><div class="ttname"><a href="xilinx__transceiver_8c.html#a49d5ffe92a73ac53ba02240a8b8386dd">RX_CLK25_DIV</a></div><div class="ttdeci">#define RX_CLK25_DIV</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:102</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a89de18685207a6159804dd7079dd5a99"><div class="ttname"><a href="xilinx__transceiver_8c.html#a89de18685207a6159804dd7079dd5a99">QPLL_FBDIV_N_MASK</a></div><div class="ttdeci">#define QPLL_FBDIV_N_MASK</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:86</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a3f0f526cd9be7ad5d66171dcc7b1b240a0ec7bdee45af71176470383d2e184b46"><div class="ttname"><a href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a0ec7bdee45af71176470383d2e184b46">AXI_FPGA_SPEED_1HV</a></div><div class="ttdeci">@ AXI_FPGA_SPEED_1HV</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:111</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a230be4da00f58b9969990a69f98c32a9aaaf9e1f1ba7bd1623c8dc857d62f698f"><div class="ttname"><a href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9aaaf9e1f1ba7bd1623c8dc857d62f698f">XILINX_XCVR_LEGACY_TYPE_US_GTY4</a></div><div class="ttdeci">@ XILINX_XCVR_LEGACY_TYPE_US_GTY4</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:82</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_ada354b42e36d0d66e2f5bd8e93661052"><div class="ttname"><a href="xilinx__transceiver_8c.html#ada354b42e36d0d66e2f5bd8e93661052">RXCDR_CFG2_ADDR</a></div><div class="ttdeci">#define RXCDR_CFG2_ADDR</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:65</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_aed8b3fbd43c5f9200d529a4a24966157"><div class="ttname"><a href="xilinx__transceiver_8c.html#aed8b3fbd43c5f9200d529a4a24966157">xilinx_xcvr_calc_cpll_config</a></div><div class="ttdeci">int32_t xilinx_xcvr_calc_cpll_config(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, uint32_t lane_rate_khz, struct xilinx_xcvr_cpll_config *conf, uint32_t *out_div)</div><div class="ttdoc">xilinx_xcvr_calc_cpll_config</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:399</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a95309b8474019633688429a05739911cac51601b300141c872235794ea5879b41"><div class="ttname"><a href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911cac51601b300141c872235794ea5879b41">XILINX_XCVR_TYPE_US_GTH4</a></div><div class="ttdeci">@ XILINX_XCVR_TYPE_US_GTH4</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:74</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a230be4da00f58b9969990a69f98c32a9a03e43c80e04dbc02b6bf951a83689f3c"><div class="ttname"><a href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9a03e43c80e04dbc02b6bf951a83689f3c">XILINX_XCVR_LEGACY_TYPE_US_GTH4</a></div><div class="ttdeci">@ XILINX_XCVR_LEGACY_TYPE_US_GTH4</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:81</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_ab46b0a2748168775a7450792397d3269ab5b5d612eac3ef21f33d3d02c18a8935"><div class="ttname"><a href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269ab5b5d612eac3ef21f33d3d02c18a8935">AXI_FPGA_TECH_ULTRASCALE</a></div><div class="ttdeci">@ AXI_FPGA_TECH_ULTRASCALE</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:94</div></div>
<div class="ttc" id="autil_8h_html"><div class="ttname"><a href="util_8h.html">util.h</a></div><div class="ttdoc">Implementation of utility functions.</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a6eab1e8073c5ec4d79871b79da02a7dc"><div class="ttname"><a href="xilinx__transceiver_8c.html#a6eab1e8073c5ec4d79871b79da02a7dc">xilinx_xcvr_drp_write</a></div><div class="ttdeci">int32_t xilinx_xcvr_drp_write(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t reg, uint32_t val)</div><div class="ttdoc">xilinx_xcvr_drp_write</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:150</div></div>
<div class="ttc" id="aerror_8h_html_a6d58f9ac447476b4e084d7ca383f5183"><div class="ttname"><a href="error_8h.html#a6d58f9ac447476b4e084d7ca383f5183">FAILURE</a></div><div class="ttdeci">#define FAILURE</div><div class="ttdef"><b>Definition:</b> error.h:56</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a9fe59212c2e3fd952e0720594cf5ebce"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebce">axi_fpga_family</a></div><div class="ttdeci">axi_fpga_family</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:136</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_ac69cd27ece6fe8c26318d027e3d5cb8f"><div class="ttname"><a href="xilinx__transceiver_8h.html#ac69cd27ece6fe8c26318d027e3d5cb8f">ENC_8B10B</a></div><div class="ttdeci">#define ENC_8B10B</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:165</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a0b755df35721698bd54acb2ddab7fd0a"><div class="ttname"><a href="xilinx__transceiver_8c.html#a0b755df35721698bd54acb2ddab7fd0a">xilinx_xcvr_calc_qpll_config</a></div><div class="ttdeci">int32_t xilinx_xcvr_calc_qpll_config(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, uint32_t lane_rate_khz, struct xilinx_xcvr_qpll_config *conf, uint32_t *out_div)</div><div class="ttdoc">xilinx_xcvr_calc_qpll_config</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:458</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a9a5d62ebbe8546527169880c6262352a"><div class="ttname"><a href="xilinx__transceiver_8h.html#a9a5d62ebbe8546527169880c6262352a">xilinx_xcvr_configure_cdr</a></div><div class="ttdeci">int32_t xilinx_xcvr_configure_cdr(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t lane_rate, uint32_t out_div, bool lpm_enable)</div><div class="ttdoc">xilinx_xcvr_configure_cdr</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:306</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a3f0f526cd9be7ad5d66171dcc7b1b240a683209cfc5301c9ff49ddd6efb4deb0c"><div class="ttname"><a href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a683209cfc5301c9ff49ddd6efb4deb0c">AXI_FPGA_SPEED_UNKNOWN</a></div><div class="ttdeci">@ AXI_FPGA_SPEED_UNKNOWN</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:107</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a3f0f526cd9be7ad5d66171dcc7b1b240a9b574210f5979a3054f9d4ae0d88736c"><div class="ttname"><a href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a9b574210f5979a3054f9d4ae0d88736c">AXI_FPGA_SPEED_1L</a></div><div class="ttdeci">@ AXI_FPGA_SPEED_1L</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:109</div></div>
<div class="ttc" id="astructxilinx__xcvr__qpll__config_html_a5ae65fa8902ea837e966e145ae46fe58"><div class="ttname"><a href="structxilinx__xcvr__qpll__config.html#a5ae65fa8902ea837e966e145ae46fe58">xilinx_xcvr_qpll_config::band</a></div><div class="ttdeci">uint32_t band</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:162</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_afec9f730a7cfebfcc4d22892e9cbdd0c"><div class="ttname"><a href="xilinx__transceiver_8c.html#afec9f730a7cfebfcc4d22892e9cbdd0c">OUT_DIV_ADDR</a></div><div class="ttdeci">#define OUT_DIV_ADDR</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:55</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a9fe59212c2e3fd952e0720594cf5ebcea8c345a5cd69c5337845aa35611bdea59"><div class="ttname"><a href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebcea8c345a5cd69c5337845aa35611bdea59">AXI_FPGA_FAMILY_UNKNOWN</a></div><div class="ttdeci">@ AXI_FPGA_FAMILY_UNKNOWN</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:99</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_ab46b0a2748168775a7450792397d3269a11091bacb8da7ff69410d973f1162306"><div class="ttname"><a href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269a11091bacb8da7ff69410d973f1162306">AXI_FPGA_TECH_UNKNOWN</a></div><div class="ttdeci">@ AXI_FPGA_TECH_UNKNOWN</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:92</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a0b755df35721698bd54acb2ddab7fd0a"><div class="ttname"><a href="xilinx__transceiver_8h.html#a0b755df35721698bd54acb2ddab7fd0a">xilinx_xcvr_calc_qpll_config</a></div><div class="ttdeci">int32_t xilinx_xcvr_calc_qpll_config(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, uint32_t lane_rate_khz, struct xilinx_xcvr_qpll_config *conf, uint32_t *out_div)</div><div class="ttdoc">xilinx_xcvr_calc_qpll_config</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:458</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a0adbb66eaa7ec8897e3236615bec97deac451c31e560b1e6df128fc255a864fbd"><div class="ttname"><a href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deac451c31e560b1e6df128fc255a864fbd">AXI_FPGA_DEV_FA</a></div><div class="ttdeci">@ AXI_FPGA_DEV_FA</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:137</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a9fe59212c2e3fd952e0720594cf5ebcea807642414a02d4f3bbebff9b3a0c4da3"><div class="ttname"><a href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebcea807642414a02d4f3bbebff9b3a0c4da3">AXI_FPGA_FAMILY_VIRTEX</a></div><div class="ttdeci">@ AXI_FPGA_FAMILY_VIRTEX</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:102</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a95309b8474019633688429a05739911ca84fe07db1ec84b4c3454340fcf5ee5fc"><div class="ttname"><a href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911ca84fe07db1ec84b4c3454340fcf5ee5fc">XILINX_XCVR_TYPE_S7_GTX2</a></div><div class="ttdeci">@ XILINX_XCVR_TYPE_S7_GTX2</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:72</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
