
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034897                       # Number of seconds simulated
sim_ticks                                 34897276755                       # Number of ticks simulated
final_tick                               562945737426                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158432                       # Simulator instruction rate (inst/s)
host_op_rate                                   200079                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2513526                       # Simulator tick rate (ticks/s)
host_mem_usage                               16898636                       # Number of bytes of host memory used
host_seconds                                 13883.79                       # Real time elapsed on the host
sim_insts                                  2199631139                       # Number of instructions simulated
sim_ops                                    2777853852                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       268416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       349440                       # Number of bytes read from this memory
system.physmem.bytes_read::total               621312                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       542464                       # Number of bytes written to this memory
system.physmem.bytes_written::total            542464                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2097                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2730                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4854                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4238                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4238                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7691603                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10013389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                17804025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51351                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              99034                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15544594                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15544594                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15544594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7691603                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10013389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               33348619                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83686516                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31095195                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25348219                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075740                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13069030                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12150574                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3351072                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91815                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31109686                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170868871                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31095195                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15501646                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37951930                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11035882                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5053920                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15354659                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1003732                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83050111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.549672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45098181     54.30%     54.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2512214      3.02%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4696779      5.66%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4662581      5.61%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2905605      3.50%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2305181      2.78%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1443101      1.74%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1361656      1.64%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18064813     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83050111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.371568                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.041773                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32435655                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4996472                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36459110                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224580                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8934286                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5263529                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          255                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205013698                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1384                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8934286                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34788827                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         974178                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       795553                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34285281                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3271978                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197713936                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1361379                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1000914                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277598414                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922430203                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922430203                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105893845                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35210                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9104992                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18292864                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9348190                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117640                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3379147                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186368804                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148457753                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       291432                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63004142                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192775360                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83050111                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.787568                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.896745                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28235501     34.00%     34.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18075396     21.76%     55.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12059635     14.52%     70.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7835563      9.43%     79.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8247990      9.93%     89.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3995180      4.81%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3150484      3.79%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717262      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       733100      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83050111                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925754     72.53%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176714     13.85%     86.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       173847     13.62%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124188992     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994654      1.34%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14359717      9.67%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7897484      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148457753                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.773975                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276315                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008597                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381533364                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249407107                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145056940                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149734068                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       463165                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7099429                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1946                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          349                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2257148                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8934286                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         499162                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        89134                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186402621                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       369681                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18292864                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9348190                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         70181                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          349                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1297649                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1154026                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2451675                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146482204                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13697601                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1975549                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21410775                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20772074                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7713174                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.750368                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145097983                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145056940                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92466191                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265391122                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.733337                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348415                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63273668                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2100859                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74115825                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.661311                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.150753                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     27911658     37.66%     37.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20852130     28.13%     65.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8661695     11.69%     77.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4323115      5.83%     83.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4316207      5.82%     89.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1746943      2.36%     91.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1754923      2.37%     93.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       937762      1.27%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3611392      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74115825                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3611392                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256907517                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381746275                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30675                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 636405                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.836865                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.836865                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.194936                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.194936                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658015945                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201509168                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188313142                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83686516                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30882933                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25120729                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2059506                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12956673                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12168366                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3159011                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90753                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34115031                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168646287                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30882933                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15327377                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35417629                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10591777                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4924256                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16668676                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       815442                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82954253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.504916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.303759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47536624     57.30%     57.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1887219      2.28%     59.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2480151      2.99%     62.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3742915      4.51%     67.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3660155      4.41%     71.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2782604      3.35%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1639255      1.98%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2474641      2.98%     79.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16750689     20.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82954253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369031                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.015215                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35254054                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4810927                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34124266                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       267936                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8497069                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5237126                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          286                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     201714554                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8497069                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37111089                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         987818                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1098269                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32491337                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2768665                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     195860650                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          769                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1195788                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       869196                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           42                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    272798829                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    912161497                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    912161497                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169679159                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       103119632                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41511                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23419                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7840371                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18166301                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9629806                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       187105                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3106608                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         182102528                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39454                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146655626                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       265118                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59278165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    180246901                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6326                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82954253                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767910                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898673                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28512495     34.37%     34.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18333130     22.10%     56.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11822167     14.25%     70.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8077847      9.74%     80.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7569070      9.12%     89.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4042289      4.87%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2964288      3.57%     98.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       892568      1.08%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       740399      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82954253                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         715776     68.81%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        151304     14.55%     83.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173150     16.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122043080     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2072196      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16564      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14459420      9.86%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8064366      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146655626                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.752440                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1040236                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007093                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    377570857                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    241420975                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142530325                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147695862                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       499772                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6969071                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2229                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          863                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2452691                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           92                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8497069                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         567845                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        96342                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    182141985                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1173030                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18166301                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9629806                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22890                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73087                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          863                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1255739                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1168632                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2424371                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143830930                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13616571                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2824694                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21495226                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20146134                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7878655                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.718687                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142567607                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142530325                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91575748                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        257189197                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.703146                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356064                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99373366                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122134104                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60008115                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33128                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2093529                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74457184                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.640327                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.156257                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28400700     38.14%     38.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21535461     28.92%     67.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7931375     10.65%     77.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4542320      6.10%     83.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3793373      5.09%     88.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1859285      2.50%     91.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1861423      2.50%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       795498      1.07%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3737749      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74457184                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99373366                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122134104                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18374342                       # Number of memory references committed
system.switch_cpus1.commit.loads             11197230                       # Number of loads committed
system.switch_cpus1.commit.membars              16564                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17516751                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110087480                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2492064                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3737749                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           252861654                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          372785970                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30321                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 732263                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99373366                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122134104                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99373366                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842142                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842142                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187448                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187448                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       647226289                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196821432                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      186348169                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33128                       # number of misc regfile writes
system.l2.replacements                           4854                       # number of replacements
system.l2.tagsinuse                      65535.992154                       # Cycle average of tags in use
system.l2.total_refs                          1208025                       # Total number of references to valid blocks.
system.l2.sampled_refs                          70390                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.161884                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         19417.334935                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.996366                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1069.675301                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.996430                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1382.247625                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             42.111917                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          20315.306675                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             30.825198                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          23251.497706                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.296285                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000214                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.016322                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.021091                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000643                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.309987                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000470                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.354790                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        36754                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        49168                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   85922                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            38542                       # number of Writeback hits
system.l2.Writeback_hits::total                 38542                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        36754                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        49168                       # number of demand (read+write) hits
system.l2.demand_hits::total                    85922                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        36754                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        49168                       # number of overall hits
system.l2.overall_hits::total                   85922                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2097                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2729                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4853                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2097                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2730                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4854                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2097                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2730                       # number of overall misses
system.l2.overall_misses::total                  4854                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       619788                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    113912193                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       602492                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    144131844                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       259266317                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        46885                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         46885                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       619788                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    113912193                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       602492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    144178729                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        259313202                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       619788                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    113912193                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       602492                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    144178729                       # number of overall miss cycles
system.l2.overall_miss_latency::total       259313202                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38851                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        51897                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               90775                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        38542                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             38542                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38851                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        51898                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                90776                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38851                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        51898                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               90776                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.053975                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.052585                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.053462                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.053975                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.052603                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.053472                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.053975                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.052603                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.053472                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44270.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54321.503577                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46345.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52814.893368                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53423.926849                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        46885                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        46885                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44270.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54321.503577                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46345.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52812.721245                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53422.579728                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44270.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54321.503577                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46345.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52812.721245                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53422.579728                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4238                       # number of writebacks
system.l2.writebacks::total                      4238                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2097                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2729                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4853                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2730                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4854                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2730                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4854                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       538399                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    101835296                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       528997                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    128288327                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    231191019                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        41118                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        41118                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       538399                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    101835296                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       528997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    128329445                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    231232137                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       538399                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    101835296                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       528997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    128329445                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    231232137                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.053975                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.052585                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.053462                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.053975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.052603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.053472                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.053975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.052603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.053472                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38457.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48562.372914                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40692.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47009.280689                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47638.784051                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        41118                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        41118                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38457.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48562.372914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40692.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47007.122711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47637.440667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38457.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48562.372914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40692.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47007.122711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47637.440667                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996363                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015362292                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193007.110151                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996363                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15354643                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15354643                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15354643                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15354643                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15354643                       # number of overall hits
system.cpu0.icache.overall_hits::total       15354643                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       753543                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       753543                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       753543                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       753543                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       753543                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       753543                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15354659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15354659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15354659                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15354659                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15354659                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15354659                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47096.437500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47096.437500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47096.437500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47096.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47096.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47096.437500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       634458                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       634458                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       634458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       634458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       634458                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       634458                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45318.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45318.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45318.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45318.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45318.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45318.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38851                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169192324                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39107                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.394865                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.595185                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.404815                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904669                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095331                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10450448                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10450448                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17508225                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17508225                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17508225                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17508225                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100804                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100804                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100804                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100804                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100804                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100804                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2655140233                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2655140233                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2655140233                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2655140233                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2655140233                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2655140233                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10551252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10551252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17609029                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17609029                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17609029                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17609029                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009554                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009554                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005725                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005725                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005725                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005725                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26339.631691                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26339.631691                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26339.631691                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26339.631691                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26339.631691                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26339.631691                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11695                       # number of writebacks
system.cpu0.dcache.writebacks::total            11695                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61953                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61953                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61953                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61953                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61953                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61953                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38851                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38851                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38851                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38851                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38851                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38851                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    378055793                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    378055793                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    378055793                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    378055793                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    378055793                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    378055793                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data  9730.915369                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  9730.915369                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data  9730.915369                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  9730.915369                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data  9730.915369                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  9730.915369                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996428                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016934043                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050270.247984                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996428                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16668656                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16668656                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16668656                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16668656                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16668656                       # number of overall hits
system.cpu1.icache.overall_hits::total       16668656                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1004936                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1004936                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1004936                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1004936                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1004936                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1004936                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16668676                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16668676                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16668676                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16668676                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16668676                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16668676                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50246.800000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50246.800000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50246.800000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50246.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50246.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50246.800000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       616832                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       616832                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       616832                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       616832                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       616832                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       616832                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47448.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47448.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47448.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47448.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47448.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47448.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51898                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173542447                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52154                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3327.500230                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.304241                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.695759                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911345                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088655                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10355582                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10355582                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7139918                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7139918                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17494                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17494                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16564                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16564                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17495500                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17495500                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17495500                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17495500                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       131327                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       131327                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3063                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3063                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       134390                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        134390                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       134390                       # number of overall misses
system.cpu1.dcache.overall_misses::total       134390                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3234997264                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3234997264                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    159080733                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    159080733                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3394077997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3394077997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3394077997                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3394077997                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10486909                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10486909                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7142981                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7142981                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16564                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16564                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17629890                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17629890                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17629890                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17629890                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012523                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012523                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000429                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000429                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007623                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007623                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007623                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007623                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24633.146756                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24633.146756                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 51936.249755                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 51936.249755                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 25255.435650                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25255.435650                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 25255.435650                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25255.435650                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       350902                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 31900.181818                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26847                       # number of writebacks
system.cpu1.dcache.writebacks::total            26847                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79430                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79430                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3062                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3062                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82492                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82492                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82492                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82492                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51897                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51897                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51898                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51898                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51898                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51898                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    564643454                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    564643454                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data        47885                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total        47885                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    564691339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    564691339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    564691339                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    564691339                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002944                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002944                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10880.078887                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10880.078887                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        47885                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        47885                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10880.791919                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10880.791919                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10880.791919                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10880.791919                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
