
../repos/coreutils/gnulib-tests/bench-sha512:     file format elf32-littlearm


Disassembly of section .init:

0001043c <.init>:
   1043c:	push	{r3, lr}
   10440:	bl	1052c <abort@plt+0x4c>
   10444:	pop	{r3, pc}

Disassembly of section .plt:

00010448 <strtol@plt-0x14>:
   10448:	push	{lr}		; (str lr, [sp, #-4]!)
   1044c:	ldr	lr, [pc, #4]	; 10458 <strtol@plt-0x4>
   10450:	add	lr, pc, lr
   10454:	ldr	pc, [lr, #8]!
   10458:	andeq	r0, r2, r8, lsr #23

0001045c <strtol@plt>:
   1045c:	add	ip, pc, #0, 12
   10460:	add	ip, ip, #32, 20	; 0x20000
   10464:	ldr	pc, [ip, #2984]!	; 0xba8

00010468 <memcpy@plt>:
   10468:	add	ip, pc, #0, 12
   1046c:	add	ip, ip, #32, 20	; 0x20000
   10470:	ldr	pc, [ip, #2976]!	; 0xba0

00010474 <gettimeofday@plt>:
   10474:	add	ip, pc, #0, 12
   10478:	add	ip, ip, #32, 20	; 0x20000
   1047c:	ldr	pc, [ip, #2968]!	; 0xb98

00010480 <malloc@plt>:
   10480:	add	ip, pc, #0, 12
   10484:	add	ip, ip, #32, 20	; 0x20000
   10488:	ldr	pc, [ip, #2960]!	; 0xb90

0001048c <__libc_start_main@plt>:
   1048c:	add	ip, pc, #0, 12
   10490:	add	ip, ip, #32, 20	; 0x20000
   10494:	ldr	pc, [ip, #2952]!	; 0xb88

00010498 <__gmon_start__@plt>:
   10498:	add	ip, pc, #0, 12
   1049c:	add	ip, ip, #32, 20	; 0x20000
   104a0:	ldr	pc, [ip, #2944]!	; 0xb80

000104a4 <exit@plt>:
   104a4:	add	ip, pc, #0, 12
   104a8:	add	ip, ip, #32, 20	; 0x20000
   104ac:	ldr	pc, [ip, #2936]!	; 0xb78

000104b0 <__errno_location@plt>:
   104b0:	add	ip, pc, #0, 12
   104b4:	add	ip, ip, #32, 20	; 0x20000
   104b8:	ldr	pc, [ip, #2928]!	; 0xb70

000104bc <__printf_chk@plt>:
   104bc:	add	ip, pc, #0, 12
   104c0:	add	ip, ip, #32, 20	; 0x20000
   104c4:	ldr	pc, [ip, #2920]!	; 0xb68

000104c8 <__fprintf_chk@plt>:
   104c8:	add	ip, pc, #0, 12
   104cc:	add	ip, ip, #32, 20	; 0x20000
   104d0:	ldr	pc, [ip, #2912]!	; 0xb60

000104d4 <getrusage@plt>:
   104d4:	add	ip, pc, #0, 12
   104d8:	add	ip, ip, #32, 20	; 0x20000
   104dc:	ldr	pc, [ip, #2904]!	; 0xb58

000104e0 <abort@plt>:
   104e0:	add	ip, pc, #0, 12
   104e4:	add	ip, ip, #32, 20	; 0x20000
   104e8:	ldr	pc, [ip, #2896]!	; 0xb50

Disassembly of section .text:

000104f0 <.text>:
   104f0:	mov	fp, #0
   104f4:	mov	lr, #0
   104f8:	pop	{r1}		; (ldr r1, [sp], #4)
   104fc:	mov	r2, sp
   10500:	push	{r2}		; (str r2, [sp, #-4]!)
   10504:	push	{r0}		; (str r0, [sp, #-4]!)
   10508:	ldr	ip, [pc, #16]	; 10520 <abort@plt+0x40>
   1050c:	push	{ip}		; (str ip, [sp, #-4]!)
   10510:	ldr	r0, [pc, #12]	; 10524 <abort@plt+0x44>
   10514:	ldr	r3, [pc, #12]	; 10528 <abort@plt+0x48>
   10518:	bl	1048c <__libc_start_main@plt>
   1051c:	bl	104e0 <abort@plt>
   10520:	andeq	r0, r2, ip, ror #25
   10524:	andeq	r0, r1, r8, lsl r6
   10528:	andeq	r0, r2, ip, lsl #25
   1052c:	ldr	r3, [pc, #20]	; 10548 <abort@plt+0x68>
   10530:	ldr	r2, [pc, #20]	; 1054c <abort@plt+0x6c>
   10534:	add	r3, pc, r3
   10538:	ldr	r2, [r3, r2]
   1053c:	cmp	r2, #0
   10540:	bxeq	lr
   10544:	b	10498 <__gmon_start__@plt>
   10548:	andeq	r0, r2, r4, asr #21
   1054c:	andeq	r0, r0, ip, lsr r0
   10550:	ldr	r3, [pc, #28]	; 10574 <abort@plt+0x94>
   10554:	ldr	r0, [pc, #28]	; 10578 <abort@plt+0x98>
   10558:	sub	r3, r3, r0
   1055c:	cmp	r3, #6
   10560:	bxls	lr
   10564:	ldr	r3, [pc, #16]	; 1057c <abort@plt+0x9c>
   10568:	cmp	r3, #0
   1056c:	bxeq	lr
   10570:	bx	r3
   10574:	andeq	r1, r3, fp, asr #32
   10578:	andeq	r1, r3, r8, asr #32
   1057c:	andeq	r0, r0, r0
   10580:	ldr	r1, [pc, #36]	; 105ac <abort@plt+0xcc>
   10584:	ldr	r0, [pc, #36]	; 105b0 <abort@plt+0xd0>
   10588:	sub	r1, r1, r0
   1058c:	asr	r1, r1, #2
   10590:	add	r1, r1, r1, lsr #31
   10594:	asrs	r1, r1, #1
   10598:	bxeq	lr
   1059c:	ldr	r3, [pc, #16]	; 105b4 <abort@plt+0xd4>
   105a0:	cmp	r3, #0
   105a4:	bxeq	lr
   105a8:	bx	r3
   105ac:	andeq	r1, r3, r8, asr #32
   105b0:	andeq	r1, r3, r8, asr #32
   105b4:	andeq	r0, r0, r0
   105b8:	push	{r4, lr}
   105bc:	ldr	r4, [pc, #24]	; 105dc <abort@plt+0xfc>
   105c0:	ldrb	r3, [r4]
   105c4:	cmp	r3, #0
   105c8:	popne	{r4, pc}
   105cc:	bl	10550 <abort@plt+0x70>
   105d0:	mov	r3, #1
   105d4:	strb	r3, [r4]
   105d8:	pop	{r4, pc}
   105dc:	andeq	r1, r3, ip, asr #32
   105e0:	ldr	r0, [pc, #40]	; 10610 <abort@plt+0x130>
   105e4:	ldr	r3, [r0]
   105e8:	cmp	r3, #0
   105ec:	bne	105f4 <abort@plt+0x114>
   105f0:	b	10580 <abort@plt+0xa0>
   105f4:	ldr	r3, [pc, #24]	; 10614 <abort@plt+0x134>
   105f8:	cmp	r3, #0
   105fc:	beq	105f0 <abort@plt+0x110>
   10600:	push	{r4, lr}
   10604:	blx	r3
   10608:	pop	{r4, lr}
   1060c:	b	10580 <abort@plt+0xa0>
   10610:	andeq	r0, r3, r4, lsl pc
   10614:	andeq	r0, r0, r0
   10618:	push	{r4, r5, r6, r7, r8, r9, lr}
   1061c:	vpush	{d8}
   10620:	sub	sp, sp, #124	; 0x7c
   10624:	mov	r7, r1
   10628:	cmp	r0, #3
   1062c:	bne	1081c <abort@plt+0x33c>
   10630:	mov	r2, #10
   10634:	mov	r1, #0
   10638:	ldr	r0, [r7, #4]
   1063c:	bl	1045c <strtol@plt>
   10640:	mov	r4, r0
   10644:	mov	r2, #10
   10648:	mov	r1, #0
   1064c:	ldr	r0, [r7, #8]
   10650:	bl	1045c <strtol@plt>
   10654:	mov	r5, r0
   10658:	mov	r0, r4
   1065c:	bl	20c5c <abort@plt+0x1077c>
   10660:	subs	r6, r0, #0
   10664:	beq	1083c <abort@plt+0x35c>
   10668:	cmp	r4, #0
   1066c:	beq	106d8 <abort@plt+0x1f8>
   10670:	mov	r1, r6
   10674:	mov	r2, #0
   10678:	ldr	lr, [pc, #488]	; 10868 <abort@plt+0x388>
   1067c:	ldr	ip, [pc, #488]	; 1086c <abort@plt+0x38c>
   10680:	mov	r0, #101	; 0x65
   10684:	sub	r7, r2, #1
   10688:	sub	r3, r2, #5
   1068c:	mul	r3, r3, r7
   10690:	mul	r7, r2, r3
   10694:	umull	r8, r3, lr, r2
   10698:	lsr	r3, r3, #6
   1069c:	rsb	r8, r3, r3, lsl #5
   106a0:	add	r8, r3, r8, lsl #3
   106a4:	add	r8, r3, r8, lsl #1
   106a8:	umull	r9, r3, ip, r2
   106ac:	sub	r9, r2, r3
   106b0:	add	r3, r3, r9, lsr #1
   106b4:	lsr	r3, r3, #6
   106b8:	mul	r3, r0, r3
   106bc:	rsb	r8, r8, r2, lsl #1
   106c0:	sub	r3, r8, r3
   106c4:	add	r3, r3, r7, lsr #6
   106c8:	strb	r3, [r1], #1
   106cc:	add	r2, r2, #1
   106d0:	cmp	r4, r2
   106d4:	bne	10684 <abort@plt+0x1a4>
   106d8:	add	r7, sp, #12
   106dc:	mov	r1, r7
   106e0:	mov	r0, #0
   106e4:	bl	104d4 <getrusage@plt>
   106e8:	add	r3, sp, #92	; 0x5c
   106ec:	ldm	r7, {r0, r1}
   106f0:	stm	r3, {r0, r1}
   106f4:	add	r3, sp, #100	; 0x64
   106f8:	add	r2, sp, #20
   106fc:	ldm	r2, {r0, r1}
   10700:	stm	r3, {r0, r1}
   10704:	mov	r1, #0
   10708:	add	r0, sp, #84	; 0x54
   1070c:	bl	10474 <gettimeofday@plt>
   10710:	cmp	r5, #0
   10714:	ble	10738 <abort@plt+0x258>
   10718:	mov	r7, #0
   1071c:	add	r2, sp, #12
   10720:	mov	r1, r4
   10724:	mov	r0, r6
   10728:	bl	20bdc <abort@plt+0x106fc>
   1072c:	add	r7, r7, #1
   10730:	cmp	r7, r5
   10734:	bne	1071c <abort@plt+0x23c>
   10738:	mov	r1, #0
   1073c:	add	r0, sp, #4
   10740:	bl	10474 <gettimeofday@plt>
   10744:	add	r1, sp, #12
   10748:	mov	r0, #0
   1074c:	bl	104d4 <getrusage@plt>
   10750:	ldr	r2, [sp, #84]	; 0x54
   10754:	ldr	r3, [sp, #4]
   10758:	sub	r3, r3, r2
   1075c:	ldr	r0, [pc, #268]	; 10870 <abort@plt+0x390>
   10760:	ldr	r2, [sp, #8]
   10764:	mla	r3, r0, r3, r2
   10768:	ldr	r2, [sp, #88]	; 0x58
   1076c:	sub	r3, r3, r2
   10770:	str	r3, [sp, #108]	; 0x6c
   10774:	ldr	r2, [sp, #92]	; 0x5c
   10778:	ldr	r1, [sp, #12]
   1077c:	sub	r1, r1, r2
   10780:	ldr	r2, [sp, #16]
   10784:	mla	r1, r0, r1, r2
   10788:	ldr	r2, [sp, #96]	; 0x60
   1078c:	sub	r1, r1, r2
   10790:	str	r1, [sp, #112]	; 0x70
   10794:	ldr	r1, [sp, #100]	; 0x64
   10798:	ldr	r2, [sp, #20]
   1079c:	sub	r2, r2, r1
   107a0:	ldr	r1, [sp, #24]
   107a4:	mla	r2, r0, r2, r1
   107a8:	ldr	r1, [sp, #104]	; 0x68
   107ac:	sub	r2, r2, r1
   107b0:	str	r2, [sp, #116]	; 0x74
   107b4:	vmov	s15, r3
   107b8:	vcvt.f64.s32	d7, s15
   107bc:	vldr	d8, [pc, #156]	; 10860 <abort@plt+0x380>
   107c0:	vdiv.f64	d6, d7, d8
   107c4:	vmov	r2, r3, d6
   107c8:	ldr	r1, [pc, #164]	; 10874 <abort@plt+0x394>
   107cc:	mov	r0, #1
   107d0:	bl	104bc <__printf_chk@plt>
   107d4:	vldr	s15, [sp, #112]	; 0x70
   107d8:	vcvt.f64.s32	d7, s15
   107dc:	vdiv.f64	d6, d7, d8
   107e0:	vmov	r2, r3, d6
   107e4:	ldr	r1, [pc, #140]	; 10878 <abort@plt+0x398>
   107e8:	mov	r0, #1
   107ec:	bl	104bc <__printf_chk@plt>
   107f0:	vldr	s15, [sp, #116]	; 0x74
   107f4:	vcvt.f64.s32	d7, s15
   107f8:	vdiv.f64	d6, d7, d8
   107fc:	vmov	r2, r3, d6
   10800:	ldr	r1, [pc, #116]	; 1087c <abort@plt+0x39c>
   10804:	mov	r0, #1
   10808:	bl	104bc <__printf_chk@plt>
   1080c:	mov	r0, #0
   10810:	add	sp, sp, #124	; 0x7c
   10814:	vpop	{d8}
   10818:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1081c:	ldr	r3, [r1]
   10820:	ldr	r2, [pc, #88]	; 10880 <abort@plt+0x3a0>
   10824:	mov	r1, #1
   10828:	ldr	r0, [pc, #84]	; 10884 <abort@plt+0x3a4>
   1082c:	ldr	r0, [r0]
   10830:	bl	104c8 <__fprintf_chk@plt>
   10834:	mov	r0, #1
   10838:	bl	104a4 <exit@plt>
   1083c:	ldr	r3, [r7]
   10840:	ldr	r2, [pc, #64]	; 10888 <abort@plt+0x3a8>
   10844:	mov	r1, #1
   10848:	ldr	r0, [pc, #52]	; 10884 <abort@plt+0x3a4>
   1084c:	ldr	r0, [r0]
   10850:	bl	104c8 <__fprintf_chk@plt>
   10854:	mov	r0, #1
   10858:	b	10810 <abort@plt+0x330>
   1085c:	nop			; (mov r0, r0)
   10860:	andeq	r0, r0, r0
   10864:	smlawbmi	lr, r0, r4, r8
   10868:	sbcscs	r6, r5, r9, lsr fp
   1086c:	strbtmi	r8, [pc], #-1623	; 10874 <abort@plt+0x394>
   10870:	andeq	r4, pc, r0, asr #4
   10874:	andeq	r0, r2, r0, lsr sp
   10878:	andeq	r0, r2, r0, asr #26
   1087c:	andeq	r0, r2, ip, asr #26
   10880:	strdeq	r0, [r2], -ip
   10884:	andeq	r1, r3, r8, asr #32
   10888:	andeq	r0, r2, r8, lsl sp
   1088c:	andeq	r0, r0, r0
   10890:	add	r3, pc, #120	; 0x78
   10894:	ldrd	r2, [r3]
   10898:	strd	r2, [r0]
   1089c:	add	r3, pc, #116	; 0x74
   108a0:	ldrd	r2, [r3]
   108a4:	strd	r2, [r0, #8]
   108a8:	add	r3, pc, #112	; 0x70
   108ac:	ldrd	r2, [r3]
   108b0:	strd	r2, [r0, #16]
   108b4:	add	r3, pc, #108	; 0x6c
   108b8:	ldrd	r2, [r3]
   108bc:	strd	r2, [r0, #24]
   108c0:	add	r3, pc, #104	; 0x68
   108c4:	ldrd	r2, [r3]
   108c8:	strd	r2, [r0, #32]
   108cc:	add	r3, pc, #100	; 0x64
   108d0:	ldrd	r2, [r3]
   108d4:	strd	r2, [r0, #40]	; 0x28
   108d8:	add	r3, pc, #96	; 0x60
   108dc:	ldrd	r2, [r3]
   108e0:	strd	r2, [r0, #48]	; 0x30
   108e4:	add	r3, pc, #92	; 0x5c
   108e8:	ldrd	r2, [r3]
   108ec:	strd	r2, [r0, #56]	; 0x38
   108f0:	mov	r2, #0
   108f4:	mov	r3, #0
   108f8:	strd	r2, [r0, #72]	; 0x48
   108fc:	strd	r2, [r0, #64]	; 0x40
   10900:	mov	r3, #0
   10904:	str	r3, [r0, #80]	; 0x50
   10908:	bx	lr
   1090c:	nop			; (mov r0, r0)
   10910:	vtbl.8	d12, {d12-d13}, d8
   10914:	bvs	28a2b8 <stderr@@GLIBC_2.4+0x259270>
   10918:	strbhi	sl, [sl], #1851	; 0x73b
   1091c:	bllt	19fc338 <stderr@@GLIBC_2.4+0x19cb2f0>
   10920:	vcmla.f32	d15, d4, d27[0], #90
   10924:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   10928:	svcpl	0x001d36f1
   1092c:	strbge	pc, [pc, #-1338]	; 103fa <strtol@plt-0x62>	; <UNPREDICTABLE>
   10930:	sfmge	f0, 3, [r6, #836]!	; 0x344
   10934:	tstpl	lr, pc, ror r2
   10938:	blcs	fab9bc <stderr@@GLIBC_2.4+0xf7a974>
   1093c:	blls	16ab74 <stderr@@GLIBC_2.4+0x139b2c>
   10940:	blx	107fef6 <stderr@@GLIBC_2.4+0x104eeae>
   10944:	svcne	0x0083d9ab
   10948:	cmnne	lr, #1073741854	; 0x4000001e
   1094c:	blpl	ff843db8 <stderr@@GLIBC_2.4+0xff812d70>
   10950:	add	r3, pc, #120	; 0x78
   10954:	ldrd	r2, [r3]
   10958:	strd	r2, [r0]
   1095c:	add	r3, pc, #116	; 0x74
   10960:	ldrd	r2, [r3]
   10964:	strd	r2, [r0, #8]
   10968:	add	r3, pc, #112	; 0x70
   1096c:	ldrd	r2, [r3]
   10970:	strd	r2, [r0, #16]
   10974:	add	r3, pc, #108	; 0x6c
   10978:	ldrd	r2, [r3]
   1097c:	strd	r2, [r0, #24]
   10980:	add	r3, pc, #104	; 0x68
   10984:	ldrd	r2, [r3]
   10988:	strd	r2, [r0, #32]
   1098c:	add	r3, pc, #100	; 0x64
   10990:	ldrd	r2, [r3]
   10994:	strd	r2, [r0, #40]	; 0x28
   10998:	add	r3, pc, #96	; 0x60
   1099c:	ldrd	r2, [r3]
   109a0:	strd	r2, [r0, #48]	; 0x30
   109a4:	add	r3, pc, #92	; 0x5c
   109a8:	ldrd	r2, [r3]
   109ac:	strd	r2, [r0, #56]	; 0x38
   109b0:	mov	r2, #0
   109b4:	mov	r3, #0
   109b8:	strd	r2, [r0, #72]	; 0x48
   109bc:	strd	r2, [r0, #64]	; 0x40
   109c0:	mov	r3, #0
   109c4:	str	r3, [r0, #80]	; 0x50
   109c8:	bx	lr
   109cc:	nop			; (mov r0, r0)
   109d0:	ldrdgt	r9, [r5, -r8]
   109d4:	blgt	feef7f50 <stderr@@GLIBC_2.4+0xfeec6f08>
   109d8:	ldrbtcc	sp, [ip], -r7, lsl #10
   109dc:	addsvs	r2, sl, #688128	; 0xa8000
   109e0:	rsbscc	sp, r0, r7, lsl sp
   109e4:	cmpls	r9, sl, asr r1
   109e8:			; <UNDEFINED> instruction: 0xf70e5939
   109ec:	strne	lr, [pc, #-3288]!	; fd1c <strtol@plt-0x740>
   109f0:			; <UNDEFINED> instruction: 0xffc00b31
   109f4:	ldrvs	r2, [r3, -r7, ror #12]!
   109f8:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   109fc:			; <UNDEFINED> instruction: 0x8eb44a87
   10a00:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   10a04:	blle	31c240 <stderr@@GLIBC_2.4+0x2eb1f8>
   10a08:	cdplt	15, 15, cr4, cr10, cr4, {5}
   10a0c:			; <UNDEFINED> instruction: 0x47b5481d
   10a10:	push	{r4, lr}
   10a14:	sub	sp, sp, #8
   10a18:	mov	r4, r1
   10a1c:	sub	ip, r0, #8
   10a20:	mov	r2, r1
   10a24:	add	lr, r0, #56	; 0x38
   10a28:	ldr	r3, [ip, #8]!
   10a2c:	rev	r3, r3
   10a30:	ldr	r1, [ip, #4]
   10a34:	rev	r1, r1
   10a38:	str	r1, [sp]
   10a3c:	str	r3, [sp, #4]
   10a40:	mov	r3, sp
   10a44:	ldm	r3!, {r0, r1}
   10a48:	str	r0, [r2]
   10a4c:	str	r1, [r2, #4]
   10a50:	add	r2, r2, #8
   10a54:	cmp	ip, lr
   10a58:	bne	10a28 <abort@plt+0x548>
   10a5c:	mov	r0, r4
   10a60:	add	sp, sp, #8
   10a64:	pop	{r4, pc}
   10a68:	push	{r4, lr}
   10a6c:	sub	sp, sp, #8
   10a70:	mov	r4, r1
   10a74:	sub	ip, r0, #8
   10a78:	mov	r2, r1
   10a7c:	add	lr, r0, #40	; 0x28
   10a80:	ldr	r3, [ip, #8]!
   10a84:	rev	r3, r3
   10a88:	ldr	r1, [ip, #4]
   10a8c:	rev	r1, r1
   10a90:	str	r1, [sp]
   10a94:	str	r3, [sp, #4]
   10a98:	mov	r3, sp
   10a9c:	ldm	r3!, {r0, r1}
   10aa0:	str	r0, [r2]
   10aa4:	str	r1, [r2, #4]
   10aa8:	add	r2, r2, #8
   10aac:	cmp	ip, lr
   10ab0:	bne	10a80 <abort@plt+0x5a0>
   10ab4:	mov	r0, r4
   10ab8:	add	sp, sp, #8
   10abc:	pop	{r4, pc}
   10ac0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10ac4:	sub	sp, sp, #7232	; 0x1c40
   10ac8:	sub	sp, sp, #20
   10acc:	mov	lr, r2
   10ad0:	bic	r3, r1, #7
   10ad4:	add	r3, r0, r3
   10ad8:	mov	ip, r3
   10adc:	add	r3, sp, #7104	; 0x1bc0
   10ae0:	add	r3, r3, #12
   10ae4:	str	ip, [r3]
   10ae8:	ldrd	r2, [r2]
   10aec:	strd	r2, [sp, #8]
   10af0:	ldrd	r2, [lr, #8]
   10af4:	strd	r2, [sp, #48]	; 0x30
   10af8:	ldrd	r2, [lr, #16]
   10afc:	strd	r2, [sp, #16]
   10b00:	ldrd	r2, [lr, #24]
   10b04:	strd	r2, [sp]
   10b08:	ldrd	sl, [lr, #32]
   10b0c:	ldrd	r2, [lr, #40]	; 0x28
   10b10:	strd	r2, [sp, #40]	; 0x28
   10b14:	ldrd	r8, [lr, #48]	; 0x30
   10b18:	ldrd	r6, [lr, #56]	; 0x38
   10b1c:	mov	r5, #0
   10b20:	ldrd	r2, [lr, #64]	; 0x40
   10b24:	adds	r2, r2, r1
   10b28:	adc	r3, r3, r5
   10b2c:	strd	r2, [lr, #64]	; 0x40
   10b30:	cmp	r5, r3
   10b34:	cmpeq	r1, r2
   10b38:	movhi	r1, #1
   10b3c:	movls	r1, #0
   10b40:	ldrd	r2, [lr, #72]	; 0x48
   10b44:	adds	r2, r2, r1
   10b48:	adc	r3, r3, #0
   10b4c:	strd	r2, [lr, #72]	; 0x48
   10b50:	cmp	r0, ip
   10b54:	bcs	20908 <abort@plt+0x10428>
   10b58:	add	r3, sp, #7104	; 0x1bc0
   10b5c:	add	r3, r3, #8
   10b60:	str	r0, [r3]
   10b64:	ldrd	r4, [sp, #8]
   10b68:	add	r3, sp, #7104	; 0x1bc0
   10b6c:	add	r3, r3, #8
   10b70:	ldr	r1, [r3]
   10b74:	sub	r2, r1, #8
   10b78:	add	r3, sp, #7104	; 0x1bc0
   10b7c:	add	r3, r3, #16
   10b80:	add	ip, r1, #120	; 0x78
   10b84:	ldr	r1, [r2, #8]!
   10b88:	rev	r1, r1
   10b8c:	ldr	r0, [r2, #4]
   10b90:	rev	r0, r0
   10b94:	str	r0, [r3]
   10b98:	str	r1, [r3, #4]
   10b9c:	add	r3, r3, #8
   10ba0:	cmp	r2, ip
   10ba4:	bne	10b84 <abort@plt+0x6a4>
   10ba8:	add	r3, sp, #7104	; 0x1bc0
   10bac:	add	r3, r3, #8
   10bb0:	ldr	r3, [r3]
   10bb4:	add	r3, r3, #128	; 0x80
   10bb8:	add	r2, sp, #7104	; 0x1bc0
   10bbc:	add	r2, r2, #8
   10bc0:	str	r3, [r2]
   10bc4:	lsr	r3, sl, #14
   10bc8:	orr	r2, r3, fp, lsl #18
   10bcc:	str	r2, [sp, #1224]	; 0x4c8
   10bd0:	lsr	r3, fp, #14
   10bd4:	orr	r2, r3, sl, lsl #18
   10bd8:	str	r2, [sp, #1228]	; 0x4cc
   10bdc:	lsr	r3, sl, #18
   10be0:	orr	r2, r3, fp, lsl #14
   10be4:	str	r2, [sp, #1232]	; 0x4d0
   10be8:	lsr	r3, fp, #18
   10bec:	orr	r2, r3, sl, lsl #14
   10bf0:	str	r2, [sp, #1236]	; 0x4d4
   10bf4:	add	r3, sp, #1216	; 0x4c0
   10bf8:	add	r3, r3, #8
   10bfc:	ldrd	r2, [r3]
   10c00:	add	r1, sp, #1232	; 0x4d0
   10c04:	ldrd	r0, [r1]
   10c08:	eor	r2, r2, r0
   10c0c:	eor	r3, r3, r1
   10c10:	lsl	r1, fp, #23
   10c14:	orr	r1, r1, sl, lsr #9
   10c18:	str	r1, [sp, #1244]	; 0x4dc
   10c1c:	lsl	r1, sl, #23
   10c20:	orr	r1, r1, fp, lsr #9
   10c24:	str	r1, [sp, #1240]	; 0x4d8
   10c28:	add	r1, sp, #1232	; 0x4d0
   10c2c:	add	r1, r1, #8
   10c30:	ldrd	r0, [r1]
   10c34:	eor	r0, r0, r2
   10c38:	eor	r1, r1, r3
   10c3c:	strd	r0, [sp, #8]
   10c40:	add	r3, sp, #7104	; 0x1bc0
   10c44:	add	r3, r3, #16
   10c48:	ldrd	r0, [r3]
   10c4c:	add	r3, pc, #868	; 0x364
   10c50:	ldrd	r2, [r3]
   10c54:	adds	r0, r0, r2
   10c58:	adc	r1, r1, r3
   10c5c:	adds	r0, r0, r6
   10c60:	adc	r1, r1, r7
   10c64:	ldrd	r2, [sp, #8]
   10c68:	adds	r2, r2, r0
   10c6c:	adc	r3, r3, r1
   10c70:	ldrd	r0, [sp, #40]	; 0x28
   10c74:	eor	r0, r0, r8
   10c78:	eor	r1, r1, r9
   10c7c:	and	r0, r0, sl
   10c80:	and	r1, r1, fp
   10c84:	eor	r0, r0, r8
   10c88:	eor	r1, r1, r9
   10c8c:	adds	r6, r2, r0
   10c90:	adc	r7, r3, r1
   10c94:	ldrd	r2, [sp]
   10c98:	strd	r6, [sp, #8]
   10c9c:	adds	r0, r6, r2
   10ca0:	adc	r1, r7, r3
   10ca4:	mov	r2, r0
   10ca8:	mov	r3, r1
   10cac:	strd	r2, [sp]
   10cb0:	lsr	r3, r4, #28
   10cb4:	orr	r1, r3, r5, lsl #4
   10cb8:	str	r1, [sp, #1248]	; 0x4e0
   10cbc:	lsr	r3, r5, #28
   10cc0:	orr	r1, r3, r4, lsl #4
   10cc4:	str	r1, [sp, #1252]	; 0x4e4
   10cc8:	lsl	r3, r5, #30
   10ccc:	orr	r1, r3, r4, lsr #2
   10cd0:	str	r1, [sp, #1260]	; 0x4ec
   10cd4:	lsl	r3, r4, #30
   10cd8:	orr	r1, r3, r5, lsr #2
   10cdc:	str	r1, [sp, #1256]	; 0x4e8
   10ce0:	add	r3, sp, #1248	; 0x4e0
   10ce4:	ldrd	r2, [r3]
   10ce8:	add	r1, sp, #1248	; 0x4e0
   10cec:	add	r1, r1, #8
   10cf0:	ldrd	r6, [r1]
   10cf4:	eor	r2, r2, r6
   10cf8:	eor	r3, r3, r7
   10cfc:	lsl	r1, r5, #25
   10d00:	orr	r1, r1, r4, lsr #7
   10d04:	str	r1, [sp, #1268]	; 0x4f4
   10d08:	lsl	r1, r4, #25
   10d0c:	orr	r1, r1, r5, lsr #7
   10d10:	str	r1, [sp, #1264]	; 0x4f0
   10d14:	add	r1, sp, #1264	; 0x4f0
   10d18:	ldrd	r6, [r1]
   10d1c:	eor	r6, r6, r2
   10d20:	eor	r7, r7, r3
   10d24:	strd	r6, [sp, #24]
   10d28:	ldrd	r2, [sp, #48]	; 0x30
   10d2c:	orr	r0, r2, r4
   10d30:	orr	r1, r3, r5
   10d34:	ldrd	r6, [sp, #16]
   10d38:	and	r6, r6, r0
   10d3c:	and	r7, r7, r1
   10d40:	and	r2, r2, r4
   10d44:	and	r3, r3, r5
   10d48:	orr	r2, r2, r6
   10d4c:	orr	r3, r3, r7
   10d50:	ldrd	r6, [sp, #24]
   10d54:	adds	r6, r6, r2
   10d58:	adc	r7, r7, r3
   10d5c:	ldrd	r2, [sp, #8]
   10d60:	adds	r2, r2, r6
   10d64:	adc	r3, r3, r7
   10d68:	strd	r2, [sp, #8]
   10d6c:	ldrd	r0, [sp, #40]	; 0x28
   10d70:	eor	r0, r0, sl
   10d74:	eor	r1, r1, fp
   10d78:	ldrd	r6, [sp]
   10d7c:	and	r6, r6, r0
   10d80:	and	r7, r7, r1
   10d84:	ldrd	r0, [sp, #40]	; 0x28
   10d88:	eor	r0, r0, r6
   10d8c:	eor	r1, r1, r7
   10d90:	mov	r2, r0
   10d94:	mov	r3, r1
   10d98:	add	r1, sp, #7104	; 0x1bc0
   10d9c:	add	r1, r1, #24
   10da0:	ldrd	r0, [r1]
   10da4:	add	r7, pc, #532	; 0x214
   10da8:	ldrd	r6, [r7]
   10dac:	adds	r0, r0, r6
   10db0:	adc	r1, r1, r7
   10db4:	adds	r0, r0, r8
   10db8:	adc	r1, r1, r9
   10dbc:	adds	r2, r2, r0
   10dc0:	adc	r3, r3, r1
   10dc4:	ldrd	r6, [sp]
   10dc8:	lsr	r1, r6, #14
   10dcc:	orr	r1, r1, r7, lsl #18
   10dd0:	str	r1, [sp, #1272]	; 0x4f8
   10dd4:	lsr	r1, r7, #14
   10dd8:	orr	r1, r1, r6, lsl #18
   10ddc:	str	r1, [sp, #1276]	; 0x4fc
   10de0:	lsr	r1, r6, #18
   10de4:	orr	r1, r1, r7, lsl #14
   10de8:	str	r1, [sp, #1280]	; 0x500
   10dec:	lsr	r1, r7, #18
   10df0:	orr	r1, r1, r6, lsl #14
   10df4:	str	r1, [sp, #1284]	; 0x504
   10df8:	add	r1, sp, #1264	; 0x4f0
   10dfc:	add	r1, r1, #8
   10e00:	ldrd	r8, [r1]
   10e04:	add	r1, sp, #1280	; 0x500
   10e08:	ldrd	r0, [r1]
   10e0c:	eor	r8, r8, r0
   10e10:	eor	r9, r9, r1
   10e14:	lsl	r1, r7, #23
   10e18:	orr	r1, r1, r6, lsr #9
   10e1c:	str	r1, [sp, #1292]	; 0x50c
   10e20:	lsl	r1, r6, #23
   10e24:	orr	r1, r1, r7, lsr #9
   10e28:	str	r1, [sp, #1288]	; 0x508
   10e2c:	add	r1, sp, #1280	; 0x500
   10e30:	add	r1, r1, #8
   10e34:	ldrd	r0, [r1]
   10e38:	eor	r0, r0, r8
   10e3c:	eor	r1, r1, r9
   10e40:	adds	r8, r0, r2
   10e44:	adc	r9, r1, r3
   10e48:	ldrd	r6, [sp, #16]
   10e4c:	adds	r6, r6, r8
   10e50:	adc	r7, r7, r9
   10e54:	strd	r6, [sp, #16]
   10e58:	ldrd	r6, [sp, #8]
   10e5c:	lsr	r3, r6, #28
   10e60:	orr	r1, r3, r7, lsl #4
   10e64:	str	r1, [sp, #1296]	; 0x510
   10e68:	lsr	r3, r7, #28
   10e6c:	orr	r1, r3, r6, lsl #4
   10e70:	str	r1, [sp, #1300]	; 0x514
   10e74:	lsl	r3, r7, #30
   10e78:	orr	r1, r3, r6, lsr #2
   10e7c:	str	r1, [sp, #1308]	; 0x51c
   10e80:	lsl	r3, r6, #30
   10e84:	orr	r1, r3, r7, lsr #2
   10e88:	str	r1, [sp, #1304]	; 0x518
   10e8c:	add	r3, sp, #1296	; 0x510
   10e90:	ldrd	r2, [r3]
   10e94:	add	r1, sp, #1296	; 0x510
   10e98:	add	r1, r1, #8
   10e9c:	ldrd	r0, [r1]
   10ea0:	eor	r2, r2, r0
   10ea4:	eor	r3, r3, r1
   10ea8:	lsl	r1, r7, #25
   10eac:	orr	r1, r1, r6, lsr #7
   10eb0:	str	r1, [sp, #1316]	; 0x524
   10eb4:	lsl	r1, r6, #25
   10eb8:	orr	r1, r1, r7, lsr #7
   10ebc:	str	r1, [sp, #1312]	; 0x520
   10ec0:	add	r1, sp, #1312	; 0x520
   10ec4:	ldrd	r0, [r1]
   10ec8:	eor	r0, r0, r2
   10ecc:	eor	r1, r1, r3
   10ed0:	mov	r2, r0
   10ed4:	mov	r3, r1
   10ed8:	orr	r0, r6, r4
   10edc:	orr	r1, r7, r5
   10ee0:	ldrd	r6, [sp, #48]	; 0x30
   10ee4:	and	r6, r6, r0
   10ee8:	and	r7, r7, r1
   10eec:	mov	r0, r6
   10ef0:	mov	r1, r7
   10ef4:	ldrd	r6, [sp, #8]
   10ef8:	and	r6, r6, r4
   10efc:	and	r7, r7, r5
   10f00:	orr	r6, r6, r0
   10f04:	orr	r7, r7, r1
   10f08:	adds	r0, r6, r2
   10f0c:	adc	r1, r7, r3
   10f10:	adds	r2, r8, r0
   10f14:	adc	r3, r9, r1
   10f18:	strd	r2, [sp, #24]
   10f1c:	ldrd	r0, [sp]
   10f20:	eor	r0, r0, sl
   10f24:	eor	r1, r1, fp
   10f28:	ldrd	r6, [sp, #16]
   10f2c:	mov	r8, r6
   10f30:	mov	r9, r7
   10f34:	and	r8, r8, r0
   10f38:	and	r9, r9, r1
   10f3c:	eor	r0, r8, sl
   10f40:	eor	r1, r9, fp
   10f44:	add	r3, pc, #124	; 0x7c
   10f48:	ldrd	r2, [r3]
   10f4c:	add	ip, sp, #7104	; 0x1bc0
   10f50:	add	ip, ip, #32
   10f54:	ldrd	r8, [ip]
   10f58:	adds	r8, r8, r2
   10f5c:	adc	r9, r9, r3
   10f60:	mov	r2, r8
   10f64:	mov	r3, r9
   10f68:	ldrd	r8, [sp, #40]	; 0x28
   10f6c:	adds	r8, r8, r2
   10f70:	adc	r9, r9, r3
   10f74:	adds	r2, r8, r0
   10f78:	adc	r3, r9, r1
   10f7c:	lsr	r1, r6, #14
   10f80:	mov	r8, r6
   10f84:	mov	r9, r7
   10f88:	orr	r1, r1, r7, lsl #18
   10f8c:	str	r1, [sp, #1320]	; 0x528
   10f90:	lsr	r1, r7, #14
   10f94:	orr	r1, r1, r6, lsl #18
   10f98:	str	r1, [sp, #1324]	; 0x52c
   10f9c:	lsr	r1, r6, #18
   10fa0:	orr	r1, r1, r7, lsl #14
   10fa4:	str	r1, [sp, #1328]	; 0x530
   10fa8:	lsr	r1, r7, #18
   10fac:	orr	r1, r1, r6, lsl #14
   10fb0:	str	r1, [sp, #1332]	; 0x534
   10fb4:	b	10fe0 <abort@plt+0xb00>
   10fb8:	strle	sl, [r8, -r2, lsr #28]!
   10fbc:	addmi	r2, sl, #152, 30	; 0x260
   10fc0:	mvncs	r6, #859832320	; 0x33400000
   10fc4:	teqvc	r7, r1	; <illegal shifter operand>
   10fc8:	mcrr	11, 2, r3, sp, cr15
   10fcc:	strblt	pc, [r0, #3023]	; 0xbcf	; <UNPREDICTABLE>
   10fd0:			; <UNDEFINED> instruction: 0x8189dbbc
   10fd4:	ldmib	r5!, {r0, r2, r5, r7, r8, r9, fp, ip, lr, pc}
   10fd8:	vqrshl.u8	d27, d24, d8
   10fdc:	ldmdbcc	r6, {r0, r1, r3, r4, r6, r9, lr, pc}^
   10fe0:	add	r1, sp, #1312	; 0x520
   10fe4:	add	r1, r1, #8
   10fe8:	ldrd	r0, [r1]
   10fec:	add	ip, sp, #1328	; 0x530
   10ff0:	ldrd	r6, [ip]
   10ff4:	eor	r0, r0, r6
   10ff8:	eor	r1, r1, r7
   10ffc:	lsl	ip, r9, #23
   11000:	orr	ip, ip, r8, lsr #9
   11004:	str	ip, [sp, #1340]	; 0x53c
   11008:	lsl	ip, r8, #23
   1100c:	orr	ip, ip, r9, lsr #9
   11010:	str	ip, [sp, #1336]	; 0x538
   11014:	add	ip, sp, #1328	; 0x530
   11018:	add	ip, ip, #8
   1101c:	ldrd	r6, [ip]
   11020:	eor	r6, r6, r0
   11024:	eor	r7, r7, r1
   11028:	adds	r6, r2, r6
   1102c:	adc	r7, r3, r7
   11030:	ldrd	r2, [sp, #48]	; 0x30
   11034:	adds	r2, r2, r6
   11038:	adc	r3, r3, r7
   1103c:	strd	r2, [sp, #40]	; 0x28
   11040:	ldrd	r8, [sp, #24]
   11044:	lsr	r3, r8, #28
   11048:	orr	r1, r3, r9, lsl #4
   1104c:	str	r1, [sp, #1344]	; 0x540
   11050:	lsr	r3, r9, #28
   11054:	orr	r1, r3, r8, lsl #4
   11058:	str	r1, [sp, #1348]	; 0x544
   1105c:	lsl	r3, r9, #30
   11060:	orr	r1, r3, r8, lsr #2
   11064:	str	r1, [sp, #1356]	; 0x54c
   11068:	lsl	r3, r8, #30
   1106c:	orr	r1, r3, r9, lsr #2
   11070:	str	r1, [sp, #1352]	; 0x548
   11074:	add	r3, sp, #1344	; 0x540
   11078:	ldrd	r2, [r3]
   1107c:	add	r1, sp, #1344	; 0x540
   11080:	add	r1, r1, #8
   11084:	ldrd	r0, [r1]
   11088:	eor	r2, r2, r0
   1108c:	eor	r3, r3, r1
   11090:	lsl	r1, r9, #25
   11094:	orr	r1, r1, r8, lsr #7
   11098:	str	r1, [sp, #1364]	; 0x554
   1109c:	lsl	r1, r8, #25
   110a0:	orr	r1, r1, r9, lsr #7
   110a4:	str	r1, [sp, #1360]	; 0x550
   110a8:	add	r1, sp, #1360	; 0x550
   110ac:	ldrd	r0, [r1]
   110b0:	eor	r0, r0, r2
   110b4:	eor	r1, r1, r3
   110b8:	strd	r0, [sp, #32]
   110bc:	ldrd	r2, [sp, #8]
   110c0:	orr	r0, r2, r8
   110c4:	orr	r1, r3, r9
   110c8:	and	r0, r0, r4
   110cc:	and	r1, r1, r5
   110d0:	and	r2, r2, r8
   110d4:	and	r3, r3, r9
   110d8:	orr	r2, r2, r0
   110dc:	orr	r3, r3, r1
   110e0:	mov	r0, r2
   110e4:	mov	r1, r3
   110e8:	ldrd	r2, [sp, #32]
   110ec:	adds	r2, r2, r0
   110f0:	adc	r3, r3, r1
   110f4:	adds	r6, r6, r2
   110f8:	adc	r7, r7, r3
   110fc:	ldrd	r2, [sp]
   11100:	ldrd	r0, [sp, #16]
   11104:	eor	r2, r2, r0
   11108:	eor	r3, r3, r1
   1110c:	ldrd	r8, [sp, #40]	; 0x28
   11110:	mov	r0, r8
   11114:	mov	r1, r9
   11118:	and	r0, r0, r2
   1111c:	and	r1, r1, r3
   11120:	mov	r2, r0
   11124:	mov	r3, r1
   11128:	ldrd	r0, [sp]
   1112c:	eor	r0, r0, r2
   11130:	eor	r1, r1, r3
   11134:	strd	r0, [sp, #32]
   11138:	add	r3, sp, #7104	; 0x1bc0
   1113c:	add	r3, r3, #40	; 0x28
   11140:	ldrd	r0, [r3]
   11144:	sub	r3, pc, #380	; 0x17c
   11148:	ldrd	r2, [r3]
   1114c:	adds	r0, r0, r2
   11150:	adc	r1, r1, r3
   11154:	adds	sl, sl, r0
   11158:	adc	fp, fp, r1
   1115c:	ldrd	r0, [sp, #32]
   11160:	adds	r0, r0, sl
   11164:	adc	r1, r1, fp
   11168:	mov	sl, r0
   1116c:	mov	fp, r1
   11170:	lsr	r3, r8, #14
   11174:	orr	r1, r3, r9, lsl #18
   11178:	str	r1, [sp, #1368]	; 0x558
   1117c:	lsr	r3, r9, #14
   11180:	orr	r1, r3, r8, lsl #18
   11184:	str	r1, [sp, #1372]	; 0x55c
   11188:	lsr	r3, r8, #18
   1118c:	orr	r1, r3, r9, lsl #14
   11190:	str	r1, [sp, #1376]	; 0x560
   11194:	lsr	r3, r9, #18
   11198:	orr	r1, r3, r8, lsl #14
   1119c:	str	r1, [sp, #1380]	; 0x564
   111a0:	add	r3, sp, #1360	; 0x550
   111a4:	add	r3, r3, #8
   111a8:	ldrd	r2, [r3]
   111ac:	add	r1, sp, #1376	; 0x560
   111b0:	ldrd	r0, [r1]
   111b4:	eor	r2, r2, r0
   111b8:	eor	r3, r3, r1
   111bc:	lsl	r1, r9, #23
   111c0:	orr	r1, r1, r8, lsr #9
   111c4:	str	r1, [sp, #1388]	; 0x56c
   111c8:	lsl	r1, r8, #23
   111cc:	orr	r1, r1, r9, lsr #9
   111d0:	str	r1, [sp, #1384]	; 0x568
   111d4:	add	r1, sp, #1376	; 0x560
   111d8:	add	r1, r1, #8
   111dc:	ldrd	r0, [r1]
   111e0:	eor	r0, r0, r2
   111e4:	eor	r1, r1, r3
   111e8:	adds	sl, sl, r0
   111ec:	adc	fp, fp, r1
   111f0:	adds	r2, sl, r4
   111f4:	adc	r3, fp, r5
   111f8:	strd	r2, [sp, #32]
   111fc:	lsr	r3, r6, #28
   11200:	orr	r1, r3, r7, lsl #4
   11204:	str	r1, [sp, #1392]	; 0x570
   11208:	lsr	r3, r7, #28
   1120c:	orr	r1, r3, r6, lsl #4
   11210:	str	r1, [sp, #1396]	; 0x574
   11214:	lsl	r3, r7, #30
   11218:	orr	r1, r3, r6, lsr #2
   1121c:	str	r1, [sp, #1404]	; 0x57c
   11220:	lsl	r3, r6, #30
   11224:	orr	r1, r3, r7, lsr #2
   11228:	str	r1, [sp, #1400]	; 0x578
   1122c:	add	r3, sp, #1392	; 0x570
   11230:	ldrd	r2, [r3]
   11234:	add	r1, sp, #1392	; 0x570
   11238:	add	r1, r1, #8
   1123c:	ldrd	r4, [r1]
   11240:	eor	r2, r2, r4
   11244:	eor	r3, r3, r5
   11248:	lsl	r1, r7, #25
   1124c:	orr	r1, r1, r6, lsr #7
   11250:	str	r1, [sp, #1412]	; 0x584
   11254:	lsl	r1, r6, #25
   11258:	mov	ip, r7
   1125c:	orr	r1, r1, r7, lsr #7
   11260:	str	r1, [sp, #1408]	; 0x580
   11264:	add	r1, sp, #1408	; 0x580
   11268:	ldrd	r4, [r1]
   1126c:	eor	r4, r4, r2
   11270:	eor	r5, r5, r3
   11274:	mov	r2, r4
   11278:	mov	r3, r5
   1127c:	ldrd	r4, [sp, #24]
   11280:	orr	r4, r4, r6
   11284:	orr	r5, r5, r7
   11288:	mov	r0, r4
   1128c:	mov	r1, r5
   11290:	ldrd	r4, [sp, #8]
   11294:	and	r4, r4, r0
   11298:	and	r5, r5, r1
   1129c:	mov	r0, r4
   112a0:	mov	r1, r5
   112a4:	strd	r6, [sp, #40]	; 0x28
   112a8:	mov	r4, r6
   112ac:	ldrd	r6, [sp, #24]
   112b0:	and	r6, r6, r4
   112b4:	and	r7, r7, ip
   112b8:	orr	r0, r0, r6
   112bc:	orr	r1, r1, r7
   112c0:	adds	r0, r0, r2
   112c4:	adc	r1, r1, r3
   112c8:	adds	sl, sl, r0
   112cc:	adc	fp, fp, r1
   112d0:	strd	r8, [sp, #48]	; 0x30
   112d4:	mov	r2, r8
   112d8:	mov	r3, r9
   112dc:	ldrd	r8, [sp, #16]
   112e0:	eor	r2, r2, r8
   112e4:	eor	r3, r3, r9
   112e8:	ldrd	r6, [sp, #32]
   112ec:	mov	r4, r6
   112f0:	mov	r5, r7
   112f4:	and	r4, r4, r2
   112f8:	and	r5, r5, r3
   112fc:	eor	r8, r8, r4
   11300:	eor	r9, r9, r5
   11304:	mov	r2, r8
   11308:	mov	r3, r9
   1130c:	add	r1, sp, #7104	; 0x1bc0
   11310:	add	r1, r1, #48	; 0x30
   11314:	ldrd	r0, [r1]
   11318:	sub	r9, pc, #840	; 0x348
   1131c:	ldrd	r8, [r9]
   11320:	adds	r0, r0, r8
   11324:	adc	r1, r1, r9
   11328:	mov	r4, r0
   1132c:	mov	r5, r1
   11330:	ldrd	r0, [sp]
   11334:	adds	r0, r0, r4
   11338:	adc	r1, r1, r5
   1133c:	adds	r2, r2, r0
   11340:	adc	r3, r3, r1
   11344:	lsr	r1, r6, #14
   11348:	orr	r1, r1, r7, lsl #18
   1134c:	str	r1, [sp, #1416]	; 0x588
   11350:	lsr	r1, r7, #14
   11354:	orr	r1, r1, r6, lsl #18
   11358:	str	r1, [sp, #1420]	; 0x58c
   1135c:	lsr	r1, r6, #18
   11360:	orr	r1, r1, r7, lsl #14
   11364:	str	r1, [sp, #1424]	; 0x590
   11368:	lsr	r1, r7, #18
   1136c:	orr	r1, r1, r6, lsl #14
   11370:	str	r1, [sp, #1428]	; 0x594
   11374:	add	r1, sp, #1408	; 0x580
   11378:	add	r1, r1, #8
   1137c:	ldrd	r0, [r1]
   11380:	add	ip, sp, #1424	; 0x590
   11384:	ldrd	r8, [ip]
   11388:	eor	r0, r0, r8
   1138c:	eor	r1, r1, r9
   11390:	lsl	ip, r7, #23
   11394:	orr	ip, ip, r6, lsr #9
   11398:	str	ip, [sp, #1436]	; 0x59c
   1139c:	lsl	ip, r6, #23
   113a0:	orr	ip, ip, r7, lsr #9
   113a4:	str	ip, [sp, #1432]	; 0x598
   113a8:	add	ip, sp, #1424	; 0x590
   113ac:	add	ip, ip, #8
   113b0:	ldrd	r8, [ip]
   113b4:	eor	r8, r8, r0
   113b8:	eor	r9, r9, r1
   113bc:	adds	r8, r2, r8
   113c0:	adc	r9, r3, r9
   113c4:	mov	r4, r8
   113c8:	mov	r5, r9
   113cc:	ldrd	r2, [sp, #8]
   113d0:	adds	r2, r2, r8
   113d4:	adc	r3, r3, r9
   113d8:	mov	r0, r2
   113dc:	mov	r1, r3
   113e0:	strd	r0, [sp, #8]
   113e4:	lsr	r3, sl, #28
   113e8:	orr	r1, r3, fp, lsl #4
   113ec:	str	r1, [sp, #1440]	; 0x5a0
   113f0:	lsr	r3, fp, #28
   113f4:	orr	r1, r3, sl, lsl #4
   113f8:	str	r1, [sp, #1444]	; 0x5a4
   113fc:	lsl	r3, fp, #30
   11400:	orr	r1, r3, sl, lsr #2
   11404:	str	r1, [sp, #1452]	; 0x5ac
   11408:	lsl	r3, sl, #30
   1140c:	orr	r1, r3, fp, lsr #2
   11410:	str	r1, [sp, #1448]	; 0x5a8
   11414:	add	r3, sp, #1440	; 0x5a0
   11418:	ldrd	r2, [r3]
   1141c:	add	r1, sp, #1440	; 0x5a0
   11420:	add	r1, r1, #8
   11424:	ldrd	r0, [r1]
   11428:	eor	r2, r2, r0
   1142c:	eor	r3, r3, r1
   11430:	lsl	r1, fp, #25
   11434:	orr	r1, r1, sl, lsr #7
   11438:	str	r1, [sp, #1460]	; 0x5b4
   1143c:	lsl	r1, sl, #25
   11440:	orr	r1, r1, fp, lsr #7
   11444:	str	r1, [sp, #1456]	; 0x5b0
   11448:	add	r1, sp, #1456	; 0x5b0
   1144c:	ldrd	r0, [r1]
   11450:	eor	r0, r0, r2
   11454:	eor	r1, r1, r3
   11458:	mov	r2, r0
   1145c:	mov	r3, r1
   11460:	ldrd	r6, [sp, #40]	; 0x28
   11464:	orr	r0, r6, sl
   11468:	orr	r1, r7, fp
   1146c:	ldrd	r8, [sp, #24]
   11470:	and	r8, r8, r0
   11474:	and	r9, r9, r1
   11478:	mov	r0, r8
   1147c:	mov	r1, r9
   11480:	mov	r8, r6
   11484:	mov	r9, r7
   11488:	and	r6, r6, sl
   1148c:	and	r7, r7, fp
   11490:	orr	r0, r0, r6
   11494:	orr	r1, r1, r7
   11498:	adds	r0, r0, r2
   1149c:	adc	r1, r1, r3
   114a0:	adds	r6, r4, r0
   114a4:	adc	r7, r5, r1
   114a8:	strd	r6, [sp, #40]	; 0x28
   114ac:	ldrd	r4, [sp, #48]	; 0x30
   114b0:	mov	r2, r4
   114b4:	mov	r3, r5
   114b8:	ldrd	r0, [sp, #32]
   114bc:	eor	r2, r2, r0
   114c0:	eor	r3, r3, r1
   114c4:	ldrd	r6, [sp, #8]
   114c8:	and	r6, r6, r2
   114cc:	and	r7, r7, r3
   114d0:	strd	r4, [sp]
   114d4:	mov	r0, r4
   114d8:	mov	r1, r5
   114dc:	eor	r0, r0, r6
   114e0:	eor	r1, r1, r7
   114e4:	add	r3, pc, #892	; 0x37c
   114e8:	ldrd	r2, [r3]
   114ec:	add	ip, sp, #7104	; 0x1bc0
   114f0:	add	ip, ip, #56	; 0x38
   114f4:	ldrd	r6, [ip]
   114f8:	adds	r6, r6, r2
   114fc:	adc	r7, r7, r3
   11500:	mov	r2, r6
   11504:	mov	r3, r7
   11508:	ldrd	r6, [sp, #16]
   1150c:	adds	r6, r6, r2
   11510:	adc	r7, r7, r3
   11514:	adds	r2, r6, r0
   11518:	adc	r3, r7, r1
   1151c:	ldrd	r6, [sp, #8]
   11520:	lsr	r1, r6, #14
   11524:	orr	r1, r1, r7, lsl #18
   11528:	str	r1, [sp, #1464]	; 0x5b8
   1152c:	lsr	r1, r7, #14
   11530:	orr	r1, r1, r6, lsl #18
   11534:	str	r1, [sp, #1468]	; 0x5bc
   11538:	lsr	r1, r6, #18
   1153c:	orr	r1, r1, r7, lsl #14
   11540:	str	r1, [sp, #1472]	; 0x5c0
   11544:	lsr	r1, r7, #18
   11548:	mov	r4, r6
   1154c:	mov	r5, r7
   11550:	orr	r1, r1, r6, lsl #14
   11554:	str	r1, [sp, #1476]	; 0x5c4
   11558:	add	r1, sp, #1456	; 0x5b0
   1155c:	add	r1, r1, #8
   11560:	ldrd	r6, [r1]
   11564:	add	r1, sp, #1472	; 0x5c0
   11568:	ldrd	r0, [r1]
   1156c:	eor	r6, r6, r0
   11570:	eor	r7, r7, r1
   11574:	mov	r0, r6
   11578:	mov	r1, r7
   1157c:	lsl	ip, r5, #23
   11580:	orr	ip, ip, r4, lsr #9
   11584:	str	ip, [sp, #1484]	; 0x5cc
   11588:	lsl	ip, r4, #23
   1158c:	orr	ip, ip, r5, lsr #9
   11590:	str	ip, [sp, #1480]	; 0x5c8
   11594:	add	ip, sp, #1472	; 0x5c0
   11598:	add	ip, ip, #8
   1159c:	ldrd	r6, [ip]
   115a0:	eor	r6, r6, r0
   115a4:	eor	r7, r7, r1
   115a8:	adds	r6, r2, r6
   115ac:	adc	r7, r3, r7
   115b0:	ldrd	r0, [sp, #24]
   115b4:	adds	r0, r0, r6
   115b8:	adc	r1, r1, r7
   115bc:	mov	r2, r0
   115c0:	mov	r3, r1
   115c4:	strd	r2, [sp, #16]
   115c8:	ldrd	r0, [sp, #40]	; 0x28
   115cc:	lsr	r3, r0, #28
   115d0:	mov	r4, r0
   115d4:	mov	r5, r1
   115d8:	orr	r1, r3, r1, lsl #4
   115dc:	str	r1, [sp, #1488]	; 0x5d0
   115e0:	lsr	r3, r5, #28
   115e4:	orr	r1, r3, r4, lsl #4
   115e8:	str	r1, [sp, #1492]	; 0x5d4
   115ec:	lsl	r3, r5, #30
   115f0:	orr	r1, r3, r4, lsr #2
   115f4:	str	r1, [sp, #1500]	; 0x5dc
   115f8:	lsl	r3, r4, #30
   115fc:	orr	r1, r3, r5, lsr #2
   11600:	str	r1, [sp, #1496]	; 0x5d8
   11604:	add	r3, sp, #1488	; 0x5d0
   11608:	ldrd	r2, [r3]
   1160c:	add	r1, sp, #1488	; 0x5d0
   11610:	add	r1, r1, #8
   11614:	ldrd	r0, [r1]
   11618:	eor	r2, r2, r0
   1161c:	eor	r3, r3, r1
   11620:	lsl	r1, r5, #25
   11624:	orr	r1, r1, r4, lsr #7
   11628:	str	r1, [sp, #1508]	; 0x5e4
   1162c:	lsl	r1, r4, #25
   11630:	orr	r1, r1, r5, lsr #7
   11634:	str	r1, [sp, #1504]	; 0x5e0
   11638:	add	r1, sp, #1504	; 0x5e0
   1163c:	ldrd	r0, [r1]
   11640:	eor	r0, r0, r2
   11644:	eor	r1, r1, r3
   11648:	mov	r2, r0
   1164c:	mov	r3, r1
   11650:	orr	r0, r4, sl
   11654:	orr	r1, r5, fp
   11658:	strd	r8, [sp, #24]
   1165c:	and	r8, r8, r0
   11660:	and	r9, r9, r1
   11664:	mov	r0, r8
   11668:	mov	r1, r9
   1166c:	mov	r8, r4
   11670:	mov	r9, r5
   11674:	and	r8, r8, sl
   11678:	and	r9, r9, fp
   1167c:	orr	r0, r0, r8
   11680:	orr	r1, r1, r9
   11684:	adds	r0, r0, r2
   11688:	adc	r1, r1, r3
   1168c:	adds	r6, r6, r0
   11690:	adc	r7, r7, r1
   11694:	mov	r8, r6
   11698:	mov	r9, r7
   1169c:	ldrd	r6, [sp, #32]
   116a0:	ldrd	r2, [sp, #8]
   116a4:	eor	r2, r2, r6
   116a8:	eor	r3, r3, r7
   116ac:	ldrd	r0, [sp, #16]
   116b0:	and	r0, r0, r2
   116b4:	and	r1, r1, r3
   116b8:	mov	r2, r0
   116bc:	mov	r3, r1
   116c0:	mov	r0, r6
   116c4:	mov	r1, r7
   116c8:	eor	r0, r0, r2
   116cc:	eor	r1, r1, r3
   116d0:	mov	r2, r0
   116d4:	mov	r3, r1
   116d8:	add	r1, sp, #7168	; 0x1c00
   116dc:	ldrd	r0, [r1]
   116e0:	add	r7, pc, #392	; 0x188
   116e4:	ldrd	r6, [r7]
   116e8:	adds	r0, r0, r6
   116ec:	adc	r1, r1, r7
   116f0:	ldrd	r4, [sp]
   116f4:	adds	r4, r4, r0
   116f8:	adc	r5, r5, r1
   116fc:	adds	r2, r2, r4
   11700:	adc	r3, r3, r5
   11704:	ldrd	r4, [sp, #16]
   11708:	lsr	r1, r4, #14
   1170c:	orr	r1, r1, r5, lsl #18
   11710:	str	r1, [sp, #1512]	; 0x5e8
   11714:	lsr	r1, r5, #14
   11718:	orr	r1, r1, r4, lsl #18
   1171c:	str	r1, [sp, #1516]	; 0x5ec
   11720:	lsr	r1, r4, #18
   11724:	orr	r1, r1, r5, lsl #14
   11728:	str	r1, [sp, #1520]	; 0x5f0
   1172c:	lsr	r1, r5, #18
   11730:	orr	r1, r1, r4, lsl #14
   11734:	str	r1, [sp, #1524]	; 0x5f4
   11738:	add	r1, sp, #1504	; 0x5e0
   1173c:	add	r1, r1, #8
   11740:	ldrd	r6, [r1]
   11744:	add	r1, sp, #1520	; 0x5f0
   11748:	ldrd	r0, [r1]
   1174c:	eor	r6, r6, r0
   11750:	eor	r7, r7, r1
   11754:	mov	r0, r6
   11758:	mov	r1, r7
   1175c:	lsl	ip, r5, #23
   11760:	orr	ip, ip, r4, lsr #9
   11764:	str	ip, [sp, #1532]	; 0x5fc
   11768:	lsl	ip, r4, #23
   1176c:	orr	ip, ip, r5, lsr #9
   11770:	str	ip, [sp, #1528]	; 0x5f8
   11774:	add	ip, sp, #1520	; 0x5f0
   11778:	add	ip, ip, #8
   1177c:	ldrd	r6, [ip]
   11780:	eor	r6, r6, r0
   11784:	eor	r7, r7, r1
   11788:	adds	r4, r2, r6
   1178c:	adc	r5, r3, r7
   11790:	ldrd	r2, [sp, #24]
   11794:	adds	r2, r2, r4
   11798:	adc	r3, r3, r5
   1179c:	strd	r2, [sp]
   117a0:	lsr	r3, r8, #28
   117a4:	orr	r1, r3, r9, lsl #4
   117a8:	str	r1, [sp, #1536]	; 0x600
   117ac:	lsr	r3, r9, #28
   117b0:	orr	r1, r3, r8, lsl #4
   117b4:	str	r1, [sp, #1540]	; 0x604
   117b8:	lsl	r3, r9, #30
   117bc:	orr	r1, r3, r8, lsr #2
   117c0:	str	r1, [sp, #1548]	; 0x60c
   117c4:	lsl	r3, r8, #30
   117c8:	orr	r1, r3, r9, lsr #2
   117cc:	str	r1, [sp, #1544]	; 0x608
   117d0:	add	r3, sp, #1536	; 0x600
   117d4:	ldrd	r6, [r3]
   117d8:	add	r3, sp, #1536	; 0x600
   117dc:	add	r3, r3, #8
   117e0:	ldrd	r2, [r3]
   117e4:	eor	r6, r6, r2
   117e8:	eor	r7, r7, r3
   117ec:	mov	r2, r6
   117f0:	mov	r3, r7
   117f4:	lsl	r1, r9, #25
   117f8:	orr	r1, r1, r8, lsr #7
   117fc:	str	r1, [sp, #1556]	; 0x614
   11800:	lsl	r1, r8, #25
   11804:	orr	r1, r1, r9, lsr #7
   11808:	str	r1, [sp, #1552]	; 0x610
   1180c:	add	r1, sp, #1552	; 0x610
   11810:	ldrd	r6, [r1]
   11814:	eor	r6, r6, r2
   11818:	eor	r7, r7, r3
   1181c:	mov	r2, r6
   11820:	mov	r3, r7
   11824:	ldrd	r6, [sp, #40]	; 0x28
   11828:	orr	r0, r6, r8
   1182c:	orr	r1, r7, r9
   11830:	and	r0, r0, sl
   11834:	and	r1, r1, fp
   11838:	and	r6, r6, r8
   1183c:	and	r7, r7, r9
   11840:	orr	r6, r6, r0
   11844:	orr	r7, r7, r1
   11848:	adds	r0, r6, r2
   1184c:	adc	r1, r7, r3
   11850:	adds	r4, r4, r0
   11854:	adc	r5, r5, r1
   11858:	mov	r6, r4
   1185c:	mov	r7, r5
   11860:	ldrd	r2, [sp, #16]
   11864:	b	11888 <abort@plt+0x13a8>
   11868:			; <UNDEFINED> instruction: 0xb605d019
   1186c:	ldmibpl	r1!, {r0, r4, r5, r6, r7, r8, ip}^
   11870:	svcge	0x00194f9b
   11874:	eorsls	r8, pc, #164, 4	; 0x4000000a
   11878:	ble	1b71ce0 <stderr@@GLIBC_2.4+0x1b40c98>
   1187c:	blge	7293d8 <stderr@@GLIBC_2.4+0x6f8390>
   11880:	movwge	r0, #12866	; 0x3242
   11884:	stmdale	r7, {r3, r4, r7, r9, fp, sp, pc}
   11888:	ldrd	r4, [sp, #8]
   1188c:	eor	r4, r4, r2
   11890:	eor	r5, r5, r3
   11894:	ldrd	r0, [sp]
   11898:	and	r0, r0, r4
   1189c:	and	r1, r1, r5
   118a0:	ldrd	r4, [sp, #8]
   118a4:	eor	r4, r4, r0
   118a8:	eor	r5, r5, r1
   118ac:	mov	r2, r4
   118b0:	mov	r3, r5
   118b4:	add	r1, sp, #7168	; 0x1c00
   118b8:	add	r1, r1, #8
   118bc:	ldrd	r0, [r1]
   118c0:	sub	r5, pc, #80	; 0x50
   118c4:	ldrd	r4, [r5]
   118c8:	adds	r0, r0, r4
   118cc:	adc	r1, r1, r5
   118d0:	ldrd	r4, [sp, #32]
   118d4:	adds	r4, r4, r0
   118d8:	adc	r5, r5, r1
   118dc:	adds	r2, r2, r4
   118e0:	adc	r3, r3, r5
   118e4:	ldrd	r4, [sp]
   118e8:	lsr	r1, r4, #14
   118ec:	orr	r1, r1, r5, lsl #18
   118f0:	str	r1, [sp, #1560]	; 0x618
   118f4:	lsr	r1, r5, #14
   118f8:	orr	r1, r1, r4, lsl #18
   118fc:	str	r1, [sp, #1564]	; 0x61c
   11900:	lsr	r1, r4, #18
   11904:	orr	r1, r1, r5, lsl #14
   11908:	str	r1, [sp, #1568]	; 0x620
   1190c:	lsr	r1, r5, #18
   11910:	orr	r1, r1, r4, lsl #14
   11914:	str	r1, [sp, #1572]	; 0x624
   11918:	add	r1, sp, #1552	; 0x610
   1191c:	add	r1, r1, #8
   11920:	ldrd	r0, [r1]
   11924:	add	ip, sp, #1568	; 0x620
   11928:	ldrd	r4, [ip]
   1192c:	eor	r0, r0, r4
   11930:	eor	r1, r1, r5
   11934:	ldrd	r4, [sp]
   11938:	lsl	ip, r5, #23
   1193c:	orr	ip, ip, r4, lsr #9
   11940:	str	ip, [sp, #1580]	; 0x62c
   11944:	ldrd	r4, [sp]
   11948:	lsl	ip, r4, #23
   1194c:	orr	ip, ip, r5, lsr #9
   11950:	str	ip, [sp, #1576]	; 0x628
   11954:	add	ip, sp, #1568	; 0x620
   11958:	add	ip, ip, #8
   1195c:	ldrd	r4, [ip]
   11960:	eor	r4, r4, r0
   11964:	eor	r5, r5, r1
   11968:	adds	r4, r2, r4
   1196c:	adc	r5, r3, r5
   11970:	strd	r4, [sp, #24]
   11974:	adds	r0, r4, sl
   11978:	adc	r1, r5, fp
   1197c:	strd	r0, [sp, #56]	; 0x38
   11980:	lsr	r3, r6, #28
   11984:	orr	r1, r3, r7, lsl #4
   11988:	str	r1, [sp, #1584]	; 0x630
   1198c:	lsr	r3, r7, #28
   11990:	orr	r1, r3, r6, lsl #4
   11994:	str	r1, [sp, #1588]	; 0x634
   11998:	lsl	r3, r7, #30
   1199c:	orr	r1, r3, r6, lsr #2
   119a0:	str	r1, [sp, #1596]	; 0x63c
   119a4:	lsl	r3, r6, #30
   119a8:	orr	r1, r3, r7, lsr #2
   119ac:	str	r1, [sp, #1592]	; 0x638
   119b0:	add	r3, sp, #1584	; 0x630
   119b4:	ldrd	r2, [r3]
   119b8:	add	r1, sp, #1584	; 0x630
   119bc:	add	r1, r1, #8
   119c0:	ldrd	sl, [r1]
   119c4:	eor	r2, r2, sl
   119c8:	eor	r3, r3, fp
   119cc:	lsl	r1, r7, #25
   119d0:	orr	r1, r1, r6, lsr #7
   119d4:	str	r1, [sp, #1604]	; 0x644
   119d8:	lsl	r1, r6, #25
   119dc:	orr	r1, r1, r7, lsr #7
   119e0:	str	r1, [sp, #1600]	; 0x640
   119e4:	add	r1, sp, #1600	; 0x640
   119e8:	ldrd	sl, [r1]
   119ec:	eor	sl, sl, r2
   119f0:	eor	fp, fp, r3
   119f4:	mov	r2, sl
   119f8:	mov	r3, fp
   119fc:	orr	r4, r6, r8
   11a00:	orr	r5, r7, r9
   11a04:	mov	r0, r4
   11a08:	mov	r1, r5
   11a0c:	ldrd	r4, [sp, #40]	; 0x28
   11a10:	and	r4, r4, r0
   11a14:	and	r5, r5, r1
   11a18:	strd	r6, [sp, #48]	; 0x30
   11a1c:	and	r6, r6, r8
   11a20:	and	r7, r7, r9
   11a24:	orr	r0, r4, r6
   11a28:	orr	r1, r5, r7
   11a2c:	adds	r0, r0, r2
   11a30:	adc	r1, r1, r3
   11a34:	ldrd	sl, [sp, #24]
   11a38:	adds	sl, sl, r0
   11a3c:	adc	fp, fp, r1
   11a40:	ldrd	r4, [sp, #16]
   11a44:	mov	r2, r4
   11a48:	mov	r3, r5
   11a4c:	ldrd	r0, [sp]
   11a50:	eor	r2, r2, r0
   11a54:	eor	r3, r3, r1
   11a58:	ldrd	r6, [sp, #56]	; 0x38
   11a5c:	mov	r0, r6
   11a60:	mov	r1, r7
   11a64:	and	r0, r0, r2
   11a68:	and	r1, r1, r3
   11a6c:	mov	r2, r0
   11a70:	mov	r3, r1
   11a74:	mov	r0, r4
   11a78:	mov	r1, r5
   11a7c:	eor	r0, r0, r2
   11a80:	eor	r1, r1, r3
   11a84:	mov	r2, r0
   11a88:	mov	r3, r1
   11a8c:	add	r1, sp, #7168	; 0x1c00
   11a90:	add	r1, r1, #16
   11a94:	ldrd	r0, [r1]
   11a98:	sub	r5, pc, #544	; 0x220
   11a9c:	ldrd	r4, [r5]
   11aa0:	adds	r0, r0, r4
   11aa4:	adc	r1, r1, r5
   11aa8:	ldrd	r4, [sp, #8]
   11aac:	adds	r4, r4, r0
   11ab0:	adc	r5, r5, r1
   11ab4:	adds	r2, r2, r4
   11ab8:	adc	r3, r3, r5
   11abc:	lsr	r1, r6, #14
   11ac0:	mov	r4, r6
   11ac4:	mov	r5, r7
   11ac8:	orr	r1, r1, r7, lsl #18
   11acc:	str	r1, [sp, #1608]	; 0x648
   11ad0:	lsr	r1, r7, #14
   11ad4:	orr	r1, r1, r6, lsl #18
   11ad8:	str	r1, [sp, #1612]	; 0x64c
   11adc:	lsr	r1, r6, #18
   11ae0:	orr	r1, r1, r7, lsl #14
   11ae4:	str	r1, [sp, #1616]	; 0x650
   11ae8:	lsr	r1, r7, #18
   11aec:	orr	r1, r1, r6, lsl #14
   11af0:	str	r1, [sp, #1620]	; 0x654
   11af4:	add	r1, sp, #1600	; 0x640
   11af8:	add	r1, r1, #8
   11afc:	ldrd	r0, [r1]
   11b00:	add	ip, sp, #1616	; 0x650
   11b04:	ldrd	r6, [ip]
   11b08:	eor	r0, r0, r6
   11b0c:	eor	r1, r1, r7
   11b10:	lsl	ip, r5, #23
   11b14:	orr	ip, ip, r4, lsr #9
   11b18:	str	ip, [sp, #1628]	; 0x65c
   11b1c:	lsl	ip, r4, #23
   11b20:	orr	ip, ip, r5, lsr #9
   11b24:	str	ip, [sp, #1624]	; 0x658
   11b28:	add	ip, sp, #1616	; 0x650
   11b2c:	add	ip, ip, #8
   11b30:	ldrd	r6, [ip]
   11b34:	eor	r6, r6, r0
   11b38:	eor	r7, r7, r1
   11b3c:	adds	r6, r2, r6
   11b40:	adc	r7, r3, r7
   11b44:	mov	r2, r6
   11b48:	mov	r3, r7
   11b4c:	strd	r2, [sp, #24]
   11b50:	ldrd	r0, [sp, #40]	; 0x28
   11b54:	adds	r0, r0, r6
   11b58:	adc	r1, r1, r7
   11b5c:	mov	r2, r0
   11b60:	mov	r3, r1
   11b64:	strd	r2, [sp, #8]
   11b68:	lsr	r3, sl, #28
   11b6c:	orr	r1, r3, fp, lsl #4
   11b70:	str	r1, [sp, #1632]	; 0x660
   11b74:	lsr	r3, fp, #28
   11b78:	orr	r1, r3, sl, lsl #4
   11b7c:	str	r1, [sp, #1636]	; 0x664
   11b80:	lsl	r3, fp, #30
   11b84:	orr	r1, r3, sl, lsr #2
   11b88:	str	r1, [sp, #1644]	; 0x66c
   11b8c:	lsl	r3, sl, #30
   11b90:	orr	r1, r3, fp, lsr #2
   11b94:	str	r1, [sp, #1640]	; 0x668
   11b98:	add	r3, sp, #1632	; 0x660
   11b9c:	ldrd	r0, [r3]
   11ba0:	add	r3, sp, #1632	; 0x660
   11ba4:	add	r3, r3, #8
   11ba8:	ldrd	r2, [r3]
   11bac:	eor	r0, r0, r2
   11bb0:	eor	r1, r1, r3
   11bb4:	mov	r2, r0
   11bb8:	mov	r3, r1
   11bbc:	lsl	r1, fp, #25
   11bc0:	orr	r1, r1, sl, lsr #7
   11bc4:	str	r1, [sp, #1652]	; 0x674
   11bc8:	lsl	r1, sl, #25
   11bcc:	orr	r1, r1, fp, lsr #7
   11bd0:	str	r1, [sp, #1648]	; 0x670
   11bd4:	add	r1, sp, #1648	; 0x670
   11bd8:	ldrd	r0, [r1]
   11bdc:	eor	r0, r0, r2
   11be0:	eor	r1, r1, r3
   11be4:	mov	r2, r0
   11be8:	mov	r3, r1
   11bec:	ldrd	r6, [sp, #48]	; 0x30
   11bf0:	strd	sl, [sp, #32]
   11bf4:	orr	sl, sl, r6
   11bf8:	orr	fp, fp, r7
   11bfc:	mov	r0, sl
   11c00:	mov	r1, fp
   11c04:	and	r0, r0, r8
   11c08:	and	r1, r1, r9
   11c0c:	ldrd	sl, [sp, #32]
   11c10:	and	sl, sl, r6
   11c14:	and	fp, fp, r7
   11c18:	orr	r0, r0, sl
   11c1c:	orr	r1, r1, fp
   11c20:	adds	r0, r0, r2
   11c24:	adc	r1, r1, r3
   11c28:	ldrd	r2, [sp, #24]
   11c2c:	adds	r2, r2, r0
   11c30:	adc	r3, r3, r1
   11c34:	strd	r2, [sp, #24]
   11c38:	strd	r4, [sp, #40]	; 0x28
   11c3c:	mov	r2, r4
   11c40:	mov	r3, r5
   11c44:	ldrd	sl, [sp]
   11c48:	eor	r2, r2, sl
   11c4c:	eor	r3, r3, fp
   11c50:	ldrd	r4, [sp, #8]
   11c54:	mov	r6, r4
   11c58:	mov	r7, r5
   11c5c:	and	r6, r6, r2
   11c60:	and	r7, r7, r3
   11c64:	eor	sl, sl, r6
   11c68:	eor	fp, fp, r7
   11c6c:	mov	r2, sl
   11c70:	mov	r3, fp
   11c74:	add	r1, sp, #7168	; 0x1c00
   11c78:	add	r1, r1, #24
   11c7c:	ldrd	r0, [r1]
   11c80:	add	r7, pc, #888	; 0x378
   11c84:	ldrd	r6, [r7]
   11c88:	adds	r0, r0, r6
   11c8c:	adc	r1, r1, r7
   11c90:	ldrd	sl, [sp, #16]
   11c94:	adds	sl, sl, r0
   11c98:	adc	fp, fp, r1
   11c9c:	adds	r2, r2, sl
   11ca0:	adc	r3, r3, fp
   11ca4:	lsr	r1, r4, #14
   11ca8:	mov	r6, r4
   11cac:	mov	r7, r5
   11cb0:	orr	r1, r1, r5, lsl #18
   11cb4:	str	r1, [sp, #1656]	; 0x678
   11cb8:	lsr	r1, r5, #14
   11cbc:	orr	r1, r1, r4, lsl #18
   11cc0:	str	r1, [sp, #1660]	; 0x67c
   11cc4:	lsr	r1, r4, #18
   11cc8:	orr	r1, r1, r5, lsl #14
   11ccc:	str	r1, [sp, #1664]	; 0x680
   11cd0:	lsr	r1, r5, #18
   11cd4:	orr	r1, r1, r4, lsl #14
   11cd8:	str	r1, [sp, #1668]	; 0x684
   11cdc:	add	r1, sp, #1648	; 0x670
   11ce0:	add	r1, r1, #8
   11ce4:	ldrd	r0, [r1]
   11ce8:	add	ip, sp, #1664	; 0x680
   11cec:	ldrd	sl, [ip]
   11cf0:	eor	r0, r0, sl
   11cf4:	eor	r1, r1, fp
   11cf8:	lsl	ip, r5, #23
   11cfc:	orr	ip, ip, r4, lsr #9
   11d00:	str	ip, [sp, #1676]	; 0x68c
   11d04:	lsl	ip, r6, #23
   11d08:	orr	ip, ip, r7, lsr #9
   11d0c:	str	ip, [sp, #1672]	; 0x688
   11d10:	add	ip, sp, #1664	; 0x680
   11d14:	add	ip, ip, #8
   11d18:	ldrd	sl, [ip]
   11d1c:	eor	sl, sl, r0
   11d20:	eor	fp, fp, r1
   11d24:	adds	sl, r2, sl
   11d28:	adc	fp, r3, fp
   11d2c:	mov	r6, sl
   11d30:	mov	r7, fp
   11d34:	strd	r6, [sp, #16]
   11d38:	adds	r2, sl, r8
   11d3c:	adc	r3, fp, r9
   11d40:	mov	sl, r2
   11d44:	mov	fp, r3
   11d48:	ldrd	r4, [sp, #24]
   11d4c:	lsr	r3, r4, #28
   11d50:	orr	r2, r3, r5, lsl #4
   11d54:	str	r2, [sp, #1680]	; 0x690
   11d58:	lsr	r3, r5, #28
   11d5c:	orr	r2, r3, r4, lsl #4
   11d60:	str	r2, [sp, #1684]	; 0x694
   11d64:	lsl	r3, r5, #30
   11d68:	orr	r2, r3, r4, lsr #2
   11d6c:	str	r2, [sp, #1692]	; 0x69c
   11d70:	lsl	r3, r4, #30
   11d74:	orr	r2, r3, r5, lsr #2
   11d78:	str	r2, [sp, #1688]	; 0x698
   11d7c:	add	r3, sp, #1680	; 0x690
   11d80:	ldrd	r2, [r3]
   11d84:	add	r1, sp, #1680	; 0x690
   11d88:	add	r1, r1, #8
   11d8c:	ldrd	r8, [r1]
   11d90:	eor	r2, r2, r8
   11d94:	eor	r3, r3, r9
   11d98:	lsl	r1, r5, #25
   11d9c:	orr	r1, r1, r4, lsr #7
   11da0:	str	r1, [sp, #1700]	; 0x6a4
   11da4:	lsl	r1, r4, #25
   11da8:	orr	r1, r1, r5, lsr #7
   11dac:	str	r1, [sp, #1696]	; 0x6a0
   11db0:	add	r1, sp, #1696	; 0x6a0
   11db4:	ldrd	r8, [r1]
   11db8:	eor	r8, r8, r2
   11dbc:	eor	r9, r9, r3
   11dc0:	mov	r2, r8
   11dc4:	mov	r3, r9
   11dc8:	ldrd	r6, [sp, #32]
   11dcc:	orr	r0, r6, r4
   11dd0:	orr	r1, r7, r5
   11dd4:	ldrd	r8, [sp, #48]	; 0x30
   11dd8:	and	r8, r8, r0
   11ddc:	and	r9, r9, r1
   11de0:	mov	r0, r8
   11de4:	mov	r1, r9
   11de8:	mov	r8, r6
   11dec:	mov	r9, r7
   11df0:	and	r8, r8, r4
   11df4:	and	r9, r9, r5
   11df8:	orr	r0, r0, r8
   11dfc:	orr	r1, r1, r9
   11e00:	adds	r0, r0, r2
   11e04:	adc	r1, r1, r3
   11e08:	ldrd	r6, [sp, #16]
   11e0c:	adds	r6, r6, r0
   11e10:	adc	r7, r7, r1
   11e14:	mov	r8, r6
   11e18:	mov	r9, r7
   11e1c:	ldrd	r4, [sp, #40]	; 0x28
   11e20:	ldrd	r6, [sp, #8]
   11e24:	eor	r6, r6, r4
   11e28:	eor	r7, r7, r5
   11e2c:	mov	r2, r6
   11e30:	mov	r3, r7
   11e34:	strd	sl, [sp, #40]	; 0x28
   11e38:	mov	r6, sl
   11e3c:	mov	r7, fp
   11e40:	and	r6, r6, r2
   11e44:	and	r7, r7, r3
   11e48:	mov	r0, r4
   11e4c:	mov	r1, r5
   11e50:	eor	r0, r0, r6
   11e54:	eor	r1, r1, r7
   11e58:	mov	r2, r0
   11e5c:	mov	r3, r1
   11e60:	add	r1, sp, #7168	; 0x1c00
   11e64:	add	r1, r1, #32
   11e68:	ldrd	r0, [r1]
   11e6c:	add	r5, pc, #404	; 0x194
   11e70:	ldrd	r4, [r5]
   11e74:	adds	r0, r0, r4
   11e78:	adc	r1, r1, r5
   11e7c:	ldrd	sl, [sp]
   11e80:	adds	sl, sl, r0
   11e84:	adc	fp, fp, r1
   11e88:	adds	r2, r2, sl
   11e8c:	adc	r3, r3, fp
   11e90:	ldrd	r6, [sp, #40]	; 0x28
   11e94:	lsr	r1, r6, #14
   11e98:	orr	r1, r1, r7, lsl #18
   11e9c:	str	r1, [sp, #1704]	; 0x6a8
   11ea0:	lsr	r1, r7, #14
   11ea4:	orr	r1, r1, r6, lsl #18
   11ea8:	str	r1, [sp, #1708]	; 0x6ac
   11eac:	lsr	r1, r6, #18
   11eb0:	orr	r1, r1, r7, lsl #14
   11eb4:	str	r1, [sp, #1712]	; 0x6b0
   11eb8:	lsr	r1, r7, #18
   11ebc:	orr	r1, r1, r6, lsl #14
   11ec0:	str	r1, [sp, #1716]	; 0x6b4
   11ec4:	add	r1, sp, #1696	; 0x6a0
   11ec8:	add	r1, r1, #8
   11ecc:	ldrd	r0, [r1]
   11ed0:	add	ip, sp, #1712	; 0x6b0
   11ed4:	ldrd	sl, [ip]
   11ed8:	eor	r0, r0, sl
   11edc:	eor	r1, r1, fp
   11ee0:	lsl	ip, r7, #23
   11ee4:	orr	ip, ip, r6, lsr #9
   11ee8:	str	ip, [sp, #1724]	; 0x6bc
   11eec:	lsl	ip, r6, #23
   11ef0:	orr	ip, ip, r7, lsr #9
   11ef4:	str	ip, [sp, #1720]	; 0x6b8
   11ef8:	add	ip, sp, #1712	; 0x6b0
   11efc:	add	ip, ip, #8
   11f00:	ldrd	sl, [ip]
   11f04:	eor	sl, sl, r0
   11f08:	eor	fp, fp, r1
   11f0c:	adds	sl, r2, sl
   11f10:	adc	fp, r3, fp
   11f14:	ldrd	r2, [sp, #48]	; 0x30
   11f18:	adds	r2, r2, sl
   11f1c:	adc	r3, r3, fp
   11f20:	strd	r2, [sp, #16]
   11f24:	lsr	r3, r8, #28
   11f28:	orr	r1, r3, r9, lsl #4
   11f2c:	str	r1, [sp, #1728]	; 0x6c0
   11f30:	lsr	r3, r9, #28
   11f34:	orr	r1, r3, r8, lsl #4
   11f38:	str	r1, [sp, #1732]	; 0x6c4
   11f3c:	lsl	r3, r9, #30
   11f40:	orr	r1, r3, r8, lsr #2
   11f44:	str	r1, [sp, #1740]	; 0x6cc
   11f48:	lsl	r3, r8, #30
   11f4c:	orr	r1, r3, r9, lsr #2
   11f50:	str	r1, [sp, #1736]	; 0x6c8
   11f54:	add	r3, sp, #1728	; 0x6c0
   11f58:	ldrd	r2, [r3]
   11f5c:	add	r1, sp, #1728	; 0x6c0
   11f60:	add	r1, r1, #8
   11f64:	ldrd	r4, [r1]
   11f68:	eor	r2, r2, r4
   11f6c:	eor	r3, r3, r5
   11f70:	lsl	r1, r9, #25
   11f74:	orr	r1, r1, r8, lsr #7
   11f78:	str	r1, [sp, #1748]	; 0x6d4
   11f7c:	lsl	r1, r8, #25
   11f80:	orr	r1, r1, r9, lsr #7
   11f84:	str	r1, [sp, #1744]	; 0x6d0
   11f88:	add	r1, sp, #1744	; 0x6d0
   11f8c:	ldrd	r0, [r1]
   11f90:	eor	r0, r0, r2
   11f94:	eor	r1, r1, r3
   11f98:	mov	r2, r0
   11f9c:	mov	r3, r1
   11fa0:	ldrd	r0, [sp, #24]
   11fa4:	orr	r0, r0, r8
   11fa8:	orr	r1, r1, r9
   11fac:	ldrd	r4, [sp, #32]
   11fb0:	and	r4, r4, r0
   11fb4:	and	r5, r5, r1
   11fb8:	ldrd	r0, [sp, #24]
   11fbc:	and	r0, r0, r8
   11fc0:	and	r1, r1, r9
   11fc4:	orr	r0, r0, r4
   11fc8:	orr	r1, r1, r5
   11fcc:	adds	r0, r0, r2
   11fd0:	adc	r1, r1, r3
   11fd4:	adds	sl, sl, r0
   11fd8:	adc	fp, fp, r1
   11fdc:	mov	r2, r6
   11fe0:	mov	r3, r7
   11fe4:	ldrd	r4, [sp, #8]
   11fe8:	mov	r6, r4
   11fec:	mov	r7, r5
   11ff0:	eor	r6, r6, r2
   11ff4:	eor	r7, r7, r3
   11ff8:	mov	r2, r6
   11ffc:	b	12020 <abort@plt+0x1b40>
   12000:	ldrbmi	r6, [r0, #-4030]!	; 0xfffff042
   12004:	addne	r5, r3, #1024	; 0x400
   12008:	cdpmi	2, 14, cr11, cr4, cr12, {4}
   1200c:	ldrtcs	r8, [r1], #-1470	; 0xfffffa42
   12010:	ldrble	fp, [pc, #1250]!	; 124fa <abort@plt+0x201a>
   12014:	strpl	r7, [ip, #-3523]	; 0xfffff23d
   12018:	vmla.i<illegal width 64>	q12, <illegal reg q5.5>, <illegal reg q15.5>
   1201c:	adcsvc	r5, lr, #116, 26	; 0x1d00
   12020:	mov	r3, r7
   12024:	ldrd	r6, [sp, #16]
   12028:	mov	r0, r6
   1202c:	mov	r1, r7
   12030:	and	r0, r0, r2
   12034:	and	r1, r1, r3
   12038:	mov	r2, r0
   1203c:	mov	r3, r1
   12040:	mov	r0, r4
   12044:	mov	r1, r5
   12048:	eor	r0, r0, r2
   1204c:	eor	r1, r1, r3
   12050:	sub	r3, pc, #72	; 0x48
   12054:	ldrd	r2, [r3]
   12058:	add	ip, sp, #7168	; 0x1c00
   1205c:	add	ip, ip, #40	; 0x28
   12060:	ldrd	r4, [ip]
   12064:	adds	r4, r4, r2
   12068:	adc	r5, r5, r3
   1206c:	mov	r2, r4
   12070:	mov	r3, r5
   12074:	ldrd	r4, [sp, #56]	; 0x38
   12078:	adds	r4, r4, r2
   1207c:	adc	r5, r5, r3
   12080:	adds	r2, r4, r0
   12084:	adc	r3, r5, r1
   12088:	lsr	r1, r6, #14
   1208c:	orr	r1, r1, r7, lsl #18
   12090:	str	r1, [sp, #1752]	; 0x6d8
   12094:	lsr	r1, r7, #14
   12098:	orr	r1, r1, r6, lsl #18
   1209c:	str	r1, [sp, #1756]	; 0x6dc
   120a0:	lsr	r1, r6, #18
   120a4:	orr	r1, r1, r7, lsl #14
   120a8:	str	r1, [sp, #1760]	; 0x6e0
   120ac:	lsr	r1, r7, #18
   120b0:	orr	r1, r1, r6, lsl #14
   120b4:	str	r1, [sp, #1764]	; 0x6e4
   120b8:	add	r1, sp, #1744	; 0x6d0
   120bc:	add	r1, r1, #8
   120c0:	ldrd	r0, [r1]
   120c4:	add	ip, sp, #1760	; 0x6e0
   120c8:	ldrd	r4, [ip]
   120cc:	eor	r0, r0, r4
   120d0:	eor	r1, r1, r5
   120d4:	lsl	ip, r7, #23
   120d8:	orr	ip, ip, r6, lsr #9
   120dc:	str	ip, [sp, #1772]	; 0x6ec
   120e0:	lsl	ip, r6, #23
   120e4:	orr	ip, ip, r7, lsr #9
   120e8:	str	ip, [sp, #1768]	; 0x6e8
   120ec:	add	ip, sp, #1760	; 0x6e0
   120f0:	add	ip, ip, #8
   120f4:	ldrd	r4, [ip]
   120f8:	eor	r4, r4, r0
   120fc:	eor	r5, r5, r1
   12100:	adds	r4, r2, r4
   12104:	adc	r5, r3, r5
   12108:	mov	r6, r4
   1210c:	mov	r7, r5
   12110:	ldrd	r2, [sp, #32]
   12114:	adds	r2, r2, r4
   12118:	adc	r3, r3, r5
   1211c:	mov	r4, r2
   12120:	mov	r5, r3
   12124:	strd	r4, [sp]
   12128:	lsr	r3, sl, #28
   1212c:	orr	r1, r3, fp, lsl #4
   12130:	str	r1, [sp, #1776]	; 0x6f0
   12134:	lsr	r3, fp, #28
   12138:	orr	r1, r3, sl, lsl #4
   1213c:	str	r1, [sp, #1780]	; 0x6f4
   12140:	lsl	r3, fp, #30
   12144:	orr	r1, r3, sl, lsr #2
   12148:	str	r1, [sp, #1788]	; 0x6fc
   1214c:	lsl	r3, sl, #30
   12150:	orr	r1, r3, fp, lsr #2
   12154:	str	r1, [sp, #1784]	; 0x6f8
   12158:	add	r3, sp, #1776	; 0x6f0
   1215c:	ldrd	r2, [r3]
   12160:	add	r1, sp, #1776	; 0x6f0
   12164:	add	r1, r1, #8
   12168:	ldrd	r0, [r1]
   1216c:	eor	r2, r2, r0
   12170:	eor	r3, r3, r1
   12174:	lsl	r1, fp, #25
   12178:	orr	r1, r1, sl, lsr #7
   1217c:	str	r1, [sp, #1796]	; 0x704
   12180:	lsl	r1, sl, #25
   12184:	orr	r1, r1, fp, lsr #7
   12188:	str	r1, [sp, #1792]	; 0x700
   1218c:	add	r1, sp, #1792	; 0x700
   12190:	ldrd	r0, [r1]
   12194:	eor	r0, r0, r2
   12198:	eor	r1, r1, r3
   1219c:	mov	r2, r0
   121a0:	mov	r3, r1
   121a4:	orr	r0, sl, r8
   121a8:	orr	r1, fp, r9
   121ac:	ldrd	r4, [sp, #24]
   121b0:	and	r4, r4, r0
   121b4:	and	r5, r5, r1
   121b8:	strd	sl, [sp, #32]
   121bc:	and	sl, sl, r8
   121c0:	and	fp, fp, r9
   121c4:	orr	r0, r4, sl
   121c8:	orr	r1, r5, fp
   121cc:	adds	r0, r0, r2
   121d0:	adc	r1, r1, r3
   121d4:	adds	r4, r6, r0
   121d8:	adc	r5, r7, r1
   121dc:	mov	sl, r4
   121e0:	mov	fp, r5
   121e4:	ldrd	r6, [sp, #40]	; 0x28
   121e8:	mov	r4, r6
   121ec:	mov	r5, r7
   121f0:	ldrd	r2, [sp, #16]
   121f4:	eor	r4, r4, r2
   121f8:	eor	r5, r5, r3
   121fc:	mov	r2, r4
   12200:	mov	r3, r5
   12204:	ldrd	r4, [sp]
   12208:	and	r4, r4, r2
   1220c:	and	r5, r5, r3
   12210:	eor	r6, r6, r4
   12214:	eor	r7, r7, r5
   12218:	mov	r0, r6
   1221c:	mov	r1, r7
   12220:	sub	r3, pc, #528	; 0x210
   12224:	ldrd	r2, [r3]
   12228:	add	ip, sp, #7168	; 0x1c00
   1222c:	add	ip, ip, #48	; 0x30
   12230:	ldrd	r6, [ip]
   12234:	adds	r6, r6, r2
   12238:	adc	r7, r7, r3
   1223c:	mov	r2, r6
   12240:	mov	r3, r7
   12244:	ldrd	r6, [sp, #8]
   12248:	adds	r6, r6, r2
   1224c:	adc	r7, r7, r3
   12250:	adds	r2, r6, r0
   12254:	adc	r3, r7, r1
   12258:	ldrd	r4, [sp]
   1225c:	lsr	r1, r4, #14
   12260:	orr	r1, r1, r5, lsl #18
   12264:	str	r1, [sp, #1800]	; 0x708
   12268:	lsr	r1, r5, #14
   1226c:	orr	r1, r1, r4, lsl #18
   12270:	str	r1, [sp, #1804]	; 0x70c
   12274:	lsr	r1, r4, #18
   12278:	orr	r1, r1, r5, lsl #14
   1227c:	str	r1, [sp, #1808]	; 0x710
   12280:	lsr	r1, r5, #18
   12284:	orr	r1, r1, r4, lsl #14
   12288:	str	r1, [sp, #1812]	; 0x714
   1228c:	add	r1, sp, #1792	; 0x700
   12290:	add	r1, r1, #8
   12294:	ldrd	r0, [r1]
   12298:	add	ip, sp, #1808	; 0x710
   1229c:	ldrd	r6, [ip]
   122a0:	eor	r0, r0, r6
   122a4:	eor	r1, r1, r7
   122a8:	lsl	ip, r5, #23
   122ac:	orr	ip, ip, r4, lsr #9
   122b0:	str	ip, [sp, #1820]	; 0x71c
   122b4:	lsl	ip, r4, #23
   122b8:	orr	ip, ip, r5, lsr #9
   122bc:	str	ip, [sp, #1816]	; 0x718
   122c0:	add	ip, sp, #1808	; 0x710
   122c4:	add	ip, ip, #8
   122c8:	ldrd	r4, [ip]
   122cc:	eor	r4, r4, r0
   122d0:	eor	r5, r5, r1
   122d4:	adds	r4, r2, r4
   122d8:	adc	r5, r3, r5
   122dc:	strd	r4, [sp, #56]	; 0x38
   122e0:	ldrd	r2, [sp, #24]
   122e4:	adds	r2, r2, r4
   122e8:	adc	r3, r3, r5
   122ec:	mov	r4, r2
   122f0:	mov	r5, r3
   122f4:	strd	r4, [sp, #8]
   122f8:	lsr	r3, sl, #28
   122fc:	orr	r1, r3, fp, lsl #4
   12300:	str	r1, [sp, #1824]	; 0x720
   12304:	lsr	r3, fp, #28
   12308:	orr	r1, r3, sl, lsl #4
   1230c:	str	r1, [sp, #1828]	; 0x724
   12310:	lsl	r3, fp, #30
   12314:	orr	r1, r3, sl, lsr #2
   12318:	str	r1, [sp, #1836]	; 0x72c
   1231c:	lsl	r3, sl, #30
   12320:	orr	r1, r3, fp, lsr #2
   12324:	str	r1, [sp, #1832]	; 0x728
   12328:	add	r3, sp, #1824	; 0x720
   1232c:	ldrd	r2, [r3]
   12330:	add	r1, sp, #1824	; 0x720
   12334:	add	r1, r1, #8
   12338:	ldrd	r0, [r1]
   1233c:	eor	r2, r2, r0
   12340:	eor	r3, r3, r1
   12344:	lsl	r1, fp, #25
   12348:	orr	r1, r1, sl, lsr #7
   1234c:	str	r1, [sp, #1844]	; 0x734
   12350:	lsl	r1, sl, #25
   12354:	orr	r1, r1, fp, lsr #7
   12358:	str	r1, [sp, #1840]	; 0x730
   1235c:	add	r1, sp, #1840	; 0x730
   12360:	ldrd	r0, [r1]
   12364:	eor	r0, r0, r2
   12368:	eor	r1, r1, r3
   1236c:	mov	r2, r0
   12370:	mov	r3, r1
   12374:	ldrd	r4, [sp, #32]
   12378:	orr	r0, r4, sl
   1237c:	orr	r1, r5, fp
   12380:	and	r0, r0, r8
   12384:	and	r1, r1, r9
   12388:	strd	r4, [sp, #48]	; 0x30
   1238c:	mov	r6, r4
   12390:	mov	r7, r5
   12394:	and	r6, r6, sl
   12398:	and	r7, r7, fp
   1239c:	orr	r0, r0, r6
   123a0:	orr	r1, r1, r7
   123a4:	adds	r0, r0, r2
   123a8:	adc	r1, r1, r3
   123ac:	ldrd	r2, [sp, #56]	; 0x38
   123b0:	adds	r2, r2, r0
   123b4:	adc	r3, r3, r1
   123b8:	strd	r2, [sp, #24]
   123bc:	ldrd	r2, [sp]
   123c0:	ldrd	r0, [sp, #16]
   123c4:	eor	r2, r2, r0
   123c8:	eor	r3, r3, r1
   123cc:	ldrd	r4, [sp, #8]
   123d0:	mov	r6, r4
   123d4:	mov	r7, r5
   123d8:	and	r6, r6, r2
   123dc:	and	r7, r7, r3
   123e0:	mov	r2, r6
   123e4:	mov	r3, r7
   123e8:	mov	r6, r0
   123ec:	mov	r7, r1
   123f0:	eor	r6, r6, r2
   123f4:	eor	r7, r7, r3
   123f8:	mov	r2, r6
   123fc:	mov	r3, r7
   12400:	add	r1, sp, #7168	; 0x1c00
   12404:	add	r1, r1, #56	; 0x38
   12408:	ldrd	r0, [r1]
   1240c:	add	r7, pc, #884	; 0x374
   12410:	ldrd	r6, [r7]
   12414:	adds	r0, r0, r6
   12418:	adc	r1, r1, r7
   1241c:	ldrd	r6, [sp, #40]	; 0x28
   12420:	adds	r6, r6, r0
   12424:	adc	r7, r7, r1
   12428:	adds	r2, r2, r6
   1242c:	adc	r3, r3, r7
   12430:	lsr	r1, r4, #14
   12434:	orr	r1, r1, r5, lsl #18
   12438:	str	r1, [sp, #1848]	; 0x738
   1243c:	lsr	r1, r5, #14
   12440:	orr	r1, r1, r4, lsl #18
   12444:	str	r1, [sp, #1852]	; 0x73c
   12448:	lsr	r1, r4, #18
   1244c:	orr	r1, r1, r5, lsl #14
   12450:	str	r1, [sp, #1856]	; 0x740
   12454:	lsr	r1, r5, #18
   12458:	orr	r1, r1, r4, lsl #14
   1245c:	str	r1, [sp, #1860]	; 0x744
   12460:	add	r1, sp, #1840	; 0x730
   12464:	add	r1, r1, #8
   12468:	ldrd	r0, [r1]
   1246c:	add	ip, sp, #1856	; 0x740
   12470:	ldrd	r6, [ip]
   12474:	eor	r0, r0, r6
   12478:	eor	r1, r1, r7
   1247c:	lsl	ip, r5, #23
   12480:	orr	ip, ip, r4, lsr #9
   12484:	str	ip, [sp, #1868]	; 0x74c
   12488:	lsl	ip, r4, #23
   1248c:	orr	ip, ip, r5, lsr #9
   12490:	str	ip, [sp, #1864]	; 0x748
   12494:	add	ip, sp, #1856	; 0x740
   12498:	add	ip, ip, #8
   1249c:	ldrd	r6, [ip]
   124a0:	eor	r6, r6, r0
   124a4:	eor	r7, r7, r1
   124a8:	adds	r6, r2, r6
   124ac:	adc	r7, r3, r7
   124b0:	mov	r2, r6
   124b4:	mov	r3, r7
   124b8:	strd	r2, [sp, #40]	; 0x28
   124bc:	adds	r2, r6, r8
   124c0:	adc	r3, r7, r9
   124c4:	strd	r2, [sp, #32]
   124c8:	ldrd	r6, [sp, #24]
   124cc:	lsr	r3, r6, #28
   124d0:	orr	r1, r3, r7, lsl #4
   124d4:	str	r1, [sp, #1872]	; 0x750
   124d8:	lsr	r3, r7, #28
   124dc:	orr	r1, r3, r6, lsl #4
   124e0:	str	r1, [sp, #1876]	; 0x754
   124e4:	lsl	r3, r7, #30
   124e8:	orr	r1, r3, r6, lsr #2
   124ec:	str	r1, [sp, #1884]	; 0x75c
   124f0:	lsl	r3, r6, #30
   124f4:	orr	r1, r3, r7, lsr #2
   124f8:	str	r1, [sp, #1880]	; 0x758
   124fc:	add	r3, sp, #1872	; 0x750
   12500:	ldrd	r8, [r3]
   12504:	add	r3, sp, #1872	; 0x750
   12508:	add	r3, r3, #8
   1250c:	ldrd	r0, [r3]
   12510:	eor	r8, r8, r0
   12514:	eor	r9, r9, r1
   12518:	mov	r2, r8
   1251c:	mov	r3, r9
   12520:	lsl	r1, r7, #25
   12524:	orr	r1, r1, r6, lsr #7
   12528:	str	r1, [sp, #1892]	; 0x764
   1252c:	lsl	r1, r6, #25
   12530:	orr	r1, r1, r7, lsr #7
   12534:	str	r1, [sp, #1888]	; 0x760
   12538:	add	r1, sp, #1888	; 0x760
   1253c:	ldrd	r8, [r1]
   12540:	eor	r8, r8, r2
   12544:	eor	r9, r9, r3
   12548:	mov	r2, r8
   1254c:	mov	r3, r9
   12550:	orr	r0, r6, sl
   12554:	orr	r1, r7, fp
   12558:	ldrd	r4, [sp, #48]	; 0x30
   1255c:	and	r4, r4, r0
   12560:	and	r5, r5, r1
   12564:	mov	r8, r6
   12568:	mov	r9, r7
   1256c:	and	r8, r8, sl
   12570:	and	r9, r9, fp
   12574:	orr	r8, r8, r4
   12578:	orr	r9, r9, r5
   1257c:	adds	r0, r8, r2
   12580:	adc	r1, r9, r3
   12584:	ldrd	r2, [sp, #40]	; 0x28
   12588:	adds	r2, r2, r0
   1258c:	adc	r3, r3, r1
   12590:	mov	r8, r2
   12594:	mov	r9, r3
   12598:	ldrd	r0, [sp]
   1259c:	ldrd	r4, [sp, #8]
   125a0:	eor	r4, r4, r0
   125a4:	eor	r5, r5, r1
   125a8:	mov	r2, r4
   125ac:	mov	r3, r5
   125b0:	ldrd	r6, [sp, #32]
   125b4:	mov	r4, r6
   125b8:	mov	r5, r7
   125bc:	and	r4, r4, r2
   125c0:	and	r5, r5, r3
   125c4:	eor	r0, r0, r4
   125c8:	eor	r1, r1, r5
   125cc:	mov	r2, r0
   125d0:	mov	r3, r1
   125d4:	add	r1, sp, #7232	; 0x1c40
   125d8:	ldrd	r0, [r1]
   125dc:	add	r5, pc, #428	; 0x1ac
   125e0:	ldrd	r4, [r5]
   125e4:	adds	r0, r0, r4
   125e8:	adc	r1, r1, r5
   125ec:	ldrd	r4, [sp, #16]
   125f0:	adds	r4, r4, r0
   125f4:	adc	r5, r5, r1
   125f8:	adds	r2, r2, r4
   125fc:	adc	r3, r3, r5
   12600:	lsr	r1, r6, #14
   12604:	orr	r1, r1, r7, lsl #18
   12608:	str	r1, [sp, #1896]	; 0x768
   1260c:	lsr	r1, r7, #14
   12610:	orr	r1, r1, r6, lsl #18
   12614:	str	r1, [sp, #1900]	; 0x76c
   12618:	lsr	r1, r6, #18
   1261c:	orr	r1, r1, r7, lsl #14
   12620:	str	r1, [sp, #1904]	; 0x770
   12624:	lsr	r1, r7, #18
   12628:	orr	r1, r1, r6, lsl #14
   1262c:	str	r1, [sp, #1908]	; 0x774
   12630:	add	r1, sp, #1888	; 0x760
   12634:	add	r1, r1, #8
   12638:	ldrd	r0, [r1]
   1263c:	add	ip, sp, #1904	; 0x770
   12640:	ldrd	r4, [ip]
   12644:	eor	r0, r0, r4
   12648:	eor	r1, r1, r5
   1264c:	lsl	ip, r7, #23
   12650:	orr	ip, ip, r6, lsr #9
   12654:	str	ip, [sp, #1916]	; 0x77c
   12658:	lsl	ip, r6, #23
   1265c:	orr	ip, ip, r7, lsr #9
   12660:	str	ip, [sp, #1912]	; 0x778
   12664:	add	ip, sp, #1904	; 0x770
   12668:	add	ip, ip, #8
   1266c:	ldrd	r4, [ip]
   12670:	eor	r4, r4, r0
   12674:	eor	r5, r5, r1
   12678:	adds	r4, r2, r4
   1267c:	adc	r5, r3, r5
   12680:	mov	r6, r4
   12684:	mov	r7, r5
   12688:	ldrd	r4, [sp, #48]	; 0x30
   1268c:	adds	r4, r4, r6
   12690:	adc	r5, r5, r7
   12694:	strd	r4, [sp, #48]	; 0x30
   12698:	lsr	r3, r8, #28
   1269c:	orr	r2, r3, r9, lsl #4
   126a0:	str	r2, [sp, #1920]	; 0x780
   126a4:	lsr	r3, r9, #28
   126a8:	orr	r2, r3, r8, lsl #4
   126ac:	str	r2, [sp, #1924]	; 0x784
   126b0:	lsl	r3, r9, #30
   126b4:	orr	r2, r3, r8, lsr #2
   126b8:	str	r2, [sp, #1932]	; 0x78c
   126bc:	lsl	r3, r8, #30
   126c0:	orr	r2, r3, r9, lsr #2
   126c4:	str	r2, [sp, #1928]	; 0x788
   126c8:	add	r3, sp, #1920	; 0x780
   126cc:	ldrd	r2, [r3]
   126d0:	add	r1, sp, #1920	; 0x780
   126d4:	add	r1, r1, #8
   126d8:	ldrd	r0, [r1]
   126dc:	eor	r2, r2, r0
   126e0:	eor	r3, r3, r1
   126e4:	lsl	r1, r9, #25
   126e8:	orr	r1, r1, r8, lsr #7
   126ec:	str	r1, [sp, #1940]	; 0x794
   126f0:	lsl	r1, r8, #25
   126f4:	orr	r1, r1, r9, lsr #7
   126f8:	str	r1, [sp, #1936]	; 0x790
   126fc:	add	r1, sp, #1936	; 0x790
   12700:	ldrd	r0, [r1]
   12704:	eor	r0, r0, r2
   12708:	eor	r1, r1, r3
   1270c:	strd	r0, [sp, #16]
   12710:	ldrd	r4, [sp, #24]
   12714:	orr	r2, r4, r8
   12718:	orr	r3, r5, r9
   1271c:	mov	r0, r2
   12720:	mov	r1, r3
   12724:	and	r0, r0, sl
   12728:	and	r1, r1, fp
   1272c:	strd	r8, [sp, #40]	; 0x28
   12730:	and	r4, r4, r8
   12734:	and	r5, r5, r9
   12738:	orr	r8, r4, r0
   1273c:	orr	r9, r5, r1
   12740:	ldrd	r2, [sp, #16]
   12744:	adds	r2, r2, r8
   12748:	adc	r3, r3, r9
   1274c:	mov	r0, r2
   12750:	mov	r1, r3
   12754:	adds	r2, r6, r0
   12758:	adc	r3, r7, r1
   1275c:	mov	r8, r2
   12760:	mov	r9, r3
   12764:	ldrd	r4, [sp, #8]
   12768:	mov	r0, r4
   1276c:	mov	r1, r5
   12770:	ldrd	r6, [sp, #32]
   12774:	eor	r0, r0, r6
   12778:	eor	r1, r1, r7
   1277c:	ldrd	r6, [sp, #48]	; 0x30
   12780:	b	127a0 <abort@plt+0x22c0>
   12784:	nop			; (mov r0, r0)
   12788:	blcc	5b8254 <stderr@@GLIBC_2.4+0x58720c>
   1278c:	ldrshhi	fp, [lr], #30
   12790:	strbcs	r1, [r7, #565]	; 0x235
   12794:	blls	ff714238 <stderr@@GLIBC_2.4+0xff6e31f0>
   12798:	svcgt	0x00692694
   1279c:	orrsgt	pc, fp, r4, ror r1	; <UNPREDICTABLE>
   127a0:	mov	r2, r6
   127a4:	mov	r3, r7
   127a8:	and	r2, r2, r0
   127ac:	and	r3, r3, r1
   127b0:	mov	r0, r2
   127b4:	mov	r1, r3
   127b8:	mov	r2, r4
   127bc:	mov	r3, r5
   127c0:	eor	r2, r2, r0
   127c4:	eor	r3, r3, r1
   127c8:	mov	r0, r2
   127cc:	mov	r1, r3
   127d0:	add	r3, sp, #7232	; 0x1c40
   127d4:	add	r3, r3, #8
   127d8:	ldrd	r2, [r3]
   127dc:	sub	r5, pc, #76	; 0x4c
   127e0:	ldrd	r4, [r5]
   127e4:	adds	r2, r2, r4
   127e8:	adc	r3, r3, r5
   127ec:	ldrd	r4, [sp]
   127f0:	adds	r4, r4, r2
   127f4:	adc	r5, r5, r3
   127f8:	adds	r0, r0, r4
   127fc:	adc	r1, r1, r5
   12800:	lsr	r3, r6, #14
   12804:	orr	ip, r3, r7, lsl #18
   12808:	str	ip, [sp, #1944]	; 0x798
   1280c:	lsr	r3, r7, #14
   12810:	orr	ip, r3, r6, lsl #18
   12814:	str	ip, [sp, #1948]	; 0x79c
   12818:	lsr	r3, r6, #18
   1281c:	orr	ip, r3, r7, lsl #14
   12820:	str	ip, [sp, #1952]	; 0x7a0
   12824:	lsr	r3, r7, #18
   12828:	orr	ip, r3, r6, lsl #14
   1282c:	str	ip, [sp, #1956]	; 0x7a4
   12830:	add	r3, sp, #1936	; 0x790
   12834:	add	r3, r3, #8
   12838:	ldrd	r2, [r3]
   1283c:	add	ip, sp, #1952	; 0x7a0
   12840:	ldrd	r4, [ip]
   12844:	eor	r2, r2, r4
   12848:	eor	r3, r3, r5
   1284c:	lsl	ip, r7, #23
   12850:	orr	ip, ip, r6, lsr #9
   12854:	str	ip, [sp, #1964]	; 0x7ac
   12858:	lsl	ip, r6, #23
   1285c:	orr	ip, ip, r7, lsr #9
   12860:	str	ip, [sp, #1960]	; 0x7a8
   12864:	add	ip, sp, #1952	; 0x7a0
   12868:	add	ip, ip, #8
   1286c:	ldrd	r4, [ip]
   12870:	eor	r4, r4, r2
   12874:	eor	r5, r5, r3
   12878:	adds	r4, r0, r4
   1287c:	adc	r5, r1, r5
   12880:	mov	r0, r4
   12884:	mov	r1, r5
   12888:	strd	r0, [sp, #16]
   1288c:	adds	r0, r4, sl
   12890:	adc	r1, r5, fp
   12894:	strd	r0, [sp]
   12898:	lsr	r3, r8, #28
   1289c:	mov	r4, r8
   128a0:	mov	r5, r9
   128a4:	orr	r1, r3, r9, lsl #4
   128a8:	str	r1, [sp, #1968]	; 0x7b0
   128ac:	lsr	r3, r9, #28
   128b0:	orr	r1, r3, r8, lsl #4
   128b4:	str	r1, [sp, #1972]	; 0x7b4
   128b8:	lsl	r3, r9, #30
   128bc:	orr	r1, r3, r8, lsr #2
   128c0:	str	r1, [sp, #1980]	; 0x7bc
   128c4:	lsl	r3, r8, #30
   128c8:	orr	r1, r3, r9, lsr #2
   128cc:	str	r1, [sp, #1976]	; 0x7b8
   128d0:	add	r3, sp, #1968	; 0x7b0
   128d4:	ldrd	r2, [r3]
   128d8:	add	r1, sp, #1968	; 0x7b0
   128dc:	add	r1, r1, #8
   128e0:	ldrd	sl, [r1]
   128e4:	eor	r2, r2, sl
   128e8:	eor	r3, r3, fp
   128ec:	lsl	r1, r9, #25
   128f0:	orr	r1, r1, r8, lsr #7
   128f4:	str	r1, [sp, #1988]	; 0x7c4
   128f8:	lsl	r1, r8, #25
   128fc:	orr	r1, r1, r9, lsr #7
   12900:	str	r1, [sp, #1984]	; 0x7c0
   12904:	add	r1, sp, #1984	; 0x7c0
   12908:	ldrd	sl, [r1]
   1290c:	eor	sl, sl, r2
   12910:	eor	fp, fp, r3
   12914:	mov	r2, sl
   12918:	mov	r3, fp
   1291c:	ldrd	r8, [sp, #40]	; 0x28
   12920:	orr	r0, r8, r4
   12924:	orr	r1, r9, r5
   12928:	ldrd	sl, [sp, #24]
   1292c:	and	sl, sl, r0
   12930:	and	fp, fp, r1
   12934:	and	r8, r8, r4
   12938:	and	r9, r9, r5
   1293c:	orr	r8, r8, sl
   12940:	orr	r9, r9, fp
   12944:	adds	r0, r8, r2
   12948:	adc	r1, r9, r3
   1294c:	ldrd	r2, [sp, #16]
   12950:	adds	r2, r2, r0
   12954:	adc	r3, r3, r1
   12958:	mov	sl, r2
   1295c:	mov	fp, r3
   12960:	add	r3, sp, #7232	; 0x1c40
   12964:	ldr	r2, [r3]
   12968:	lsr	r3, r2, #19
   1296c:	add	r2, sp, #7232	; 0x1c40
   12970:	add	r2, r2, #4
   12974:	ldr	r2, [r2]
   12978:	orr	r2, r3, r2, lsl #13
   1297c:	str	r2, [sp, #1992]	; 0x7c8
   12980:	add	r3, sp, #7232	; 0x1c40
   12984:	add	r3, r3, #4
   12988:	ldr	r2, [r3]
   1298c:	lsr	r3, r2, #19
   12990:	add	r2, sp, #7232	; 0x1c40
   12994:	ldr	r2, [r2]
   12998:	orr	r2, r3, r2, lsl #13
   1299c:	str	r2, [sp, #1996]	; 0x7cc
   129a0:	add	r3, sp, #7232	; 0x1c40
   129a4:	add	r3, r3, #4
   129a8:	ldr	r2, [r3]
   129ac:	lsl	r3, r2, #3
   129b0:	add	r2, sp, #7232	; 0x1c40
   129b4:	ldr	r2, [r2]
   129b8:	orr	r2, r3, r2, lsr #29
   129bc:	str	r2, [sp, #2004]	; 0x7d4
   129c0:	add	r3, sp, #7232	; 0x1c40
   129c4:	ldr	r2, [r3]
   129c8:	lsl	r3, r2, #3
   129cc:	add	r2, sp, #7232	; 0x1c40
   129d0:	add	r2, r2, #4
   129d4:	ldr	r2, [r2]
   129d8:	orr	r2, r3, r2, lsr #29
   129dc:	str	r2, [sp, #2000]	; 0x7d0
   129e0:	add	r3, sp, #1984	; 0x7c0
   129e4:	add	r3, r3, #8
   129e8:	ldrd	r0, [r3]
   129ec:	add	r3, sp, #2000	; 0x7d0
   129f0:	ldrd	r2, [r3]
   129f4:	eor	r0, r0, r2
   129f8:	eor	r1, r1, r3
   129fc:	add	r3, sp, #7232	; 0x1c40
   12a00:	ldr	r2, [r3]
   12a04:	lsr	r2, r2, #6
   12a08:	add	r3, sp, #7232	; 0x1c40
   12a0c:	add	r3, r3, #4
   12a10:	ldr	ip, [r3]
   12a14:	orr	r2, r2, ip, lsl #26
   12a18:	str	r2, [sp, #200]	; 0xc8
   12a1c:	lsr	r2, ip, #6
   12a20:	str	r2, [sp, #204]	; 0xcc
   12a24:	ldrd	r2, [sp, #200]	; 0xc8
   12a28:	eor	r2, r2, r0
   12a2c:	eor	r3, r3, r1
   12a30:	mov	r0, r2
   12a34:	mov	r1, r3
   12a38:	add	r3, sp, #7104	; 0x1bc0
   12a3c:	add	r3, r3, #16
   12a40:	ldrd	r2, [r3]
   12a44:	add	ip, sp, #7168	; 0x1c00
   12a48:	add	ip, ip, #24
   12a4c:	ldrd	r8, [ip]
   12a50:	adds	r2, r2, r8
   12a54:	adc	r3, r3, r9
   12a58:	adds	r2, r2, r0
   12a5c:	adc	r3, r3, r1
   12a60:	add	r1, sp, #7104	; 0x1bc0
   12a64:	add	r1, r1, #24
   12a68:	ldr	r1, [r1]
   12a6c:	lsr	r1, r1, #1
   12a70:	add	r0, sp, #7104	; 0x1bc0
   12a74:	add	r0, r0, #28
   12a78:	ldr	ip, [r0]
   12a7c:	orr	r1, r1, ip, lsl #31
   12a80:	str	r1, [sp, #2008]	; 0x7d8
   12a84:	lsr	r1, ip, #1
   12a88:	add	r0, sp, #7104	; 0x1bc0
   12a8c:	add	r0, r0, #24
   12a90:	ldr	ip, [r0]
   12a94:	orr	r1, r1, ip, lsl #31
   12a98:	str	r1, [sp, #2012]	; 0x7dc
   12a9c:	lsr	r1, ip, #8
   12aa0:	add	r0, sp, #7104	; 0x1bc0
   12aa4:	add	r0, r0, #28
   12aa8:	ldr	ip, [r0]
   12aac:	orr	r1, r1, ip, lsl #24
   12ab0:	str	r1, [sp, #2016]	; 0x7e0
   12ab4:	lsr	r1, ip, #8
   12ab8:	add	r0, sp, #7104	; 0x1bc0
   12abc:	add	r0, r0, #24
   12ac0:	ldr	ip, [r0]
   12ac4:	orr	r1, r1, ip, lsl #24
   12ac8:	str	r1, [sp, #2020]	; 0x7e4
   12acc:	add	r1, sp, #2000	; 0x7d0
   12ad0:	add	r1, r1, #8
   12ad4:	ldrd	r0, [r1]
   12ad8:	add	ip, sp, #2016	; 0x7e0
   12adc:	ldrd	r8, [ip]
   12ae0:	eor	r0, r0, r8
   12ae4:	eor	r1, r1, r9
   12ae8:	add	ip, sp, #7104	; 0x1bc0
   12aec:	add	ip, ip, #24
   12af0:	ldr	ip, [ip]
   12af4:	lsr	ip, ip, #7
   12af8:	add	r8, sp, #7104	; 0x1bc0
   12afc:	add	r8, r8, #28
   12b00:	ldr	r9, [r8]
   12b04:	orr	ip, ip, r9, lsl #25
   12b08:	str	ip, [sp, #208]	; 0xd0
   12b0c:	lsr	ip, r9, #7
   12b10:	str	ip, [sp, #212]	; 0xd4
   12b14:	ldrd	r8, [sp, #208]	; 0xd0
   12b18:	eor	r8, r8, r0
   12b1c:	eor	r9, r9, r1
   12b20:	adds	r8, r2, r8
   12b24:	adc	r9, r3, r9
   12b28:	strd	r6, [sp, #56]	; 0x38
   12b2c:	mov	r0, r6
   12b30:	mov	r1, r7
   12b34:	ldrd	r2, [sp, #32]
   12b38:	mov	r6, r2
   12b3c:	mov	r7, r3
   12b40:	eor	r6, r6, r0
   12b44:	eor	r7, r7, r1
   12b48:	mov	r0, r6
   12b4c:	mov	r1, r7
   12b50:	ldrd	r6, [sp]
   12b54:	and	r6, r6, r0
   12b58:	and	r7, r7, r1
   12b5c:	mov	r0, r6
   12b60:	mov	r1, r7
   12b64:	mov	r6, r2
   12b68:	mov	r7, r3
   12b6c:	eor	r6, r6, r0
   12b70:	eor	r7, r7, r1
   12b74:	mov	r0, r6
   12b78:	mov	r1, r7
   12b7c:	add	r3, pc, #908	; 0x38c
   12b80:	ldrd	r2, [r3]
   12b84:	strd	r8, [sp, #48]	; 0x30
   12b88:	adds	r6, r8, r2
   12b8c:	adc	r7, r9, r3
   12b90:	mov	r2, r6
   12b94:	mov	r3, r7
   12b98:	ldrd	r6, [sp, #8]
   12b9c:	adds	r6, r6, r2
   12ba0:	adc	r7, r7, r3
   12ba4:	adds	r0, r0, r6
   12ba8:	adc	r1, r1, r7
   12bac:	ldrd	r8, [sp]
   12bb0:	lsr	r3, r8, #14
   12bb4:	orr	r2, r3, r9, lsl #18
   12bb8:	str	r2, [sp, #2024]	; 0x7e8
   12bbc:	lsr	r3, r9, #14
   12bc0:	orr	r2, r3, r8, lsl #18
   12bc4:	str	r2, [sp, #2028]	; 0x7ec
   12bc8:	lsr	r3, r8, #18
   12bcc:	orr	r2, r3, r9, lsl #14
   12bd0:	str	r2, [sp, #2032]	; 0x7f0
   12bd4:	lsr	r3, r9, #18
   12bd8:	orr	r2, r3, r8, lsl #14
   12bdc:	str	r2, [sp, #2036]	; 0x7f4
   12be0:	add	r3, sp, #2016	; 0x7e0
   12be4:	add	r3, r3, #8
   12be8:	ldrd	r2, [r3]
   12bec:	add	ip, sp, #2032	; 0x7f0
   12bf0:	ldrd	r6, [ip]
   12bf4:	eor	r2, r2, r6
   12bf8:	eor	r3, r3, r7
   12bfc:	lsl	ip, r9, #23
   12c00:	mov	r6, r8
   12c04:	mov	r7, r9
   12c08:	orr	ip, ip, r8, lsr #9
   12c0c:	str	ip, [sp, #2044]	; 0x7fc
   12c10:	lsl	ip, r6, #23
   12c14:	orr	ip, ip, r7, lsr #9
   12c18:	str	ip, [sp, #2040]	; 0x7f8
   12c1c:	add	ip, sp, #2032	; 0x7f0
   12c20:	add	ip, ip, #8
   12c24:	ldrd	r6, [ip]
   12c28:	eor	r6, r6, r2
   12c2c:	eor	r7, r7, r3
   12c30:	adds	r6, r0, r6
   12c34:	adc	r7, r1, r7
   12c38:	ldrd	r2, [sp, #24]
   12c3c:	strd	r6, [sp, #16]
   12c40:	adds	r2, r2, r6
   12c44:	adc	r3, r3, r7
   12c48:	strd	r2, [sp, #8]
   12c4c:	lsr	r3, sl, #28
   12c50:	orr	r2, r3, fp, lsl #4
   12c54:	str	r2, [sp, #2048]	; 0x800
   12c58:	lsr	r3, fp, #28
   12c5c:	orr	r2, r3, sl, lsl #4
   12c60:	str	r2, [sp, #2052]	; 0x804
   12c64:	lsl	r3, fp, #30
   12c68:	orr	r2, r3, sl, lsr #2
   12c6c:	str	r2, [sp, #2060]	; 0x80c
   12c70:	lsl	r3, sl, #30
   12c74:	orr	r2, r3, fp, lsr #2
   12c78:	str	r2, [sp, #2056]	; 0x808
   12c7c:	add	r3, sp, #2048	; 0x800
   12c80:	ldrd	r2, [r3]
   12c84:	add	r1, sp, #2048	; 0x800
   12c88:	add	r1, r1, #8
   12c8c:	ldrd	r0, [r1]
   12c90:	eor	r2, r2, r0
   12c94:	eor	r3, r3, r1
   12c98:	lsl	r1, fp, #25
   12c9c:	orr	r1, r1, sl, lsr #7
   12ca0:	str	r1, [sp, #2068]	; 0x814
   12ca4:	lsl	r1, sl, #25
   12ca8:	orr	r1, r1, fp, lsr #7
   12cac:	str	r1, [sp, #2064]	; 0x810
   12cb0:	add	r1, sp, #2064	; 0x810
   12cb4:	ldrd	r0, [r1]
   12cb8:	eor	r0, r0, r2
   12cbc:	eor	r1, r1, r3
   12cc0:	mov	r2, r0
   12cc4:	mov	r3, r1
   12cc8:	orr	r0, r4, sl
   12ccc:	orr	r1, r5, fp
   12cd0:	ldrd	r8, [sp, #40]	; 0x28
   12cd4:	and	r8, r8, r0
   12cd8:	and	r9, r9, r1
   12cdc:	strd	r4, [sp, #24]
   12ce0:	mov	r6, r4
   12ce4:	mov	r7, r5
   12ce8:	strd	sl, [sp, #80]	; 0x50
   12cec:	and	r6, r6, sl
   12cf0:	and	r7, r7, fp
   12cf4:	orr	r6, r6, r8
   12cf8:	orr	r7, r7, r9
   12cfc:	adds	r0, r6, r2
   12d00:	adc	r1, r7, r3
   12d04:	ldrd	r4, [sp, #16]
   12d08:	adds	r4, r4, r0
   12d0c:	adc	r5, r5, r1
   12d10:	strd	r4, [sp, #16]
   12d14:	add	r3, sp, #7232	; 0x1c40
   12d18:	add	r3, r3, #8
   12d1c:	ldr	r2, [r3]
   12d20:	lsr	r3, r2, #19
   12d24:	add	r2, sp, #7232	; 0x1c40
   12d28:	add	r2, r2, #12
   12d2c:	ldr	r2, [r2]
   12d30:	orr	r2, r3, r2, lsl #13
   12d34:	str	r2, [sp, #2072]	; 0x818
   12d38:	add	r3, sp, #7232	; 0x1c40
   12d3c:	add	r3, r3, #12
   12d40:	ldr	r2, [r3]
   12d44:	lsr	r3, r2, #19
   12d48:	add	r2, sp, #7232	; 0x1c40
   12d4c:	add	r2, r2, #8
   12d50:	ldr	r2, [r2]
   12d54:	orr	r2, r3, r2, lsl #13
   12d58:	str	r2, [sp, #2076]	; 0x81c
   12d5c:	add	r3, sp, #7232	; 0x1c40
   12d60:	add	r3, r3, #12
   12d64:	ldr	r2, [r3]
   12d68:	lsl	r3, r2, #3
   12d6c:	add	r2, sp, #7232	; 0x1c40
   12d70:	add	r2, r2, #8
   12d74:	ldr	r2, [r2]
   12d78:	orr	r2, r3, r2, lsr #29
   12d7c:	str	r2, [sp, #2084]	; 0x824
   12d80:	add	r3, sp, #7232	; 0x1c40
   12d84:	add	r3, r3, #8
   12d88:	ldr	r2, [r3]
   12d8c:	lsl	r3, r2, #3
   12d90:	add	r2, sp, #7232	; 0x1c40
   12d94:	add	r2, r2, #12
   12d98:	ldr	r2, [r2]
   12d9c:	orr	r2, r3, r2, lsr #29
   12da0:	str	r2, [sp, #2080]	; 0x820
   12da4:	add	r3, sp, #2064	; 0x810
   12da8:	add	r3, r3, #8
   12dac:	ldrd	r2, [r3]
   12db0:	add	r1, sp, #2080	; 0x820
   12db4:	ldrd	r4, [r1]
   12db8:	eor	r2, r2, r4
   12dbc:	eor	r3, r3, r5
   12dc0:	mov	r0, r2
   12dc4:	mov	r1, r3
   12dc8:	add	r3, sp, #7232	; 0x1c40
   12dcc:	add	r3, r3, #8
   12dd0:	ldr	r2, [r3]
   12dd4:	lsr	r2, r2, #6
   12dd8:	add	r3, sp, #7232	; 0x1c40
   12ddc:	add	r3, r3, #12
   12de0:	ldr	ip, [r3]
   12de4:	orr	r2, r2, ip, lsl #26
   12de8:	str	r2, [sp, #216]	; 0xd8
   12dec:	lsr	r2, ip, #6
   12df0:	str	r2, [sp, #220]	; 0xdc
   12df4:	ldrd	r2, [sp, #216]	; 0xd8
   12df8:	eor	r2, r2, r0
   12dfc:	eor	r3, r3, r1
   12e00:	mov	r0, r2
   12e04:	mov	r1, r3
   12e08:	add	r3, sp, #7104	; 0x1bc0
   12e0c:	add	r3, r3, #24
   12e10:	ldrd	r2, [r3]
   12e14:	add	ip, sp, #7168	; 0x1c00
   12e18:	add	ip, ip, #32
   12e1c:	ldrd	r4, [ip]
   12e20:	adds	r2, r2, r4
   12e24:	adc	r3, r3, r5
   12e28:	adds	r2, r2, r0
   12e2c:	adc	r3, r3, r1
   12e30:	add	r1, sp, #7104	; 0x1bc0
   12e34:	add	r1, r1, #32
   12e38:	ldr	r1, [r1]
   12e3c:	lsr	r1, r1, #1
   12e40:	add	r0, sp, #7104	; 0x1bc0
   12e44:	add	r0, r0, #36	; 0x24
   12e48:	ldr	ip, [r0]
   12e4c:	orr	r1, r1, ip, lsl #31
   12e50:	str	r1, [sp, #2088]	; 0x828
   12e54:	lsr	r1, ip, #1
   12e58:	add	r0, sp, #7104	; 0x1bc0
   12e5c:	add	r0, r0, #32
   12e60:	ldr	ip, [r0]
   12e64:	orr	r1, r1, ip, lsl #31
   12e68:	str	r1, [sp, #2092]	; 0x82c
   12e6c:	lsr	r1, ip, #8
   12e70:	add	r0, sp, #7104	; 0x1bc0
   12e74:	add	r0, r0, #36	; 0x24
   12e78:	ldr	ip, [r0]
   12e7c:	orr	r1, r1, ip, lsl #24
   12e80:	str	r1, [sp, #2096]	; 0x830
   12e84:	lsr	r1, ip, #8
   12e88:	add	r0, sp, #7104	; 0x1bc0
   12e8c:	add	r0, r0, #32
   12e90:	ldr	ip, [r0]
   12e94:	orr	r1, r1, ip, lsl #24
   12e98:	str	r1, [sp, #2100]	; 0x834
   12e9c:	add	r1, sp, #2080	; 0x820
   12ea0:	add	r1, r1, #8
   12ea4:	ldrd	r4, [r1]
   12ea8:	add	r1, sp, #2096	; 0x830
   12eac:	ldrd	sl, [r1]
   12eb0:	eor	r4, r4, sl
   12eb4:	eor	r5, r5, fp
   12eb8:	mov	r0, r4
   12ebc:	mov	r1, r5
   12ec0:	add	ip, sp, #7104	; 0x1bc0
   12ec4:	add	ip, ip, #32
   12ec8:	ldr	ip, [ip]
   12ecc:	lsr	ip, ip, #7
   12ed0:	add	r4, sp, #7104	; 0x1bc0
   12ed4:	add	r4, r4, #36	; 0x24
   12ed8:	ldr	r5, [r4]
   12edc:	orr	ip, ip, r5, lsl #25
   12ee0:	str	ip, [sp, #224]	; 0xe0
   12ee4:	lsr	ip, r5, #7
   12ee8:	str	ip, [sp, #228]	; 0xe4
   12eec:	ldrd	r4, [sp, #224]	; 0xe0
   12ef0:	eor	r4, r4, r0
   12ef4:	eor	r5, r5, r1
   12ef8:	adds	r4, r2, r4
   12efc:	adc	r5, r3, r5
   12f00:	mov	r8, r4
   12f04:	mov	r9, r5
   12f08:	b	12f20 <abort@plt+0x2a40>
   12f0c:	nop			; (mov r0, r0)
   12f10:			; <UNDEFINED> instruction: 0x9ef14ad2
   12f14:	ldr	r6, [fp], #2497	; 0x9c1
   12f18:	stmdacc	pc, {r0, r1, r5, r6, r7, r8, sl, sp}^	; <UNPREDICTABLE>
   12f1c:	svc	0x00be4786
   12f20:	ldrd	r4, [sp, #56]	; 0x38
   12f24:	ldrd	sl, [sp]
   12f28:	eor	sl, sl, r4
   12f2c:	eor	fp, fp, r5
   12f30:	ldrd	r6, [sp, #8]
   12f34:	mov	r2, r6
   12f38:	mov	r3, r7
   12f3c:	and	r2, r2, sl
   12f40:	and	r3, r3, fp
   12f44:	mov	r0, r2
   12f48:	mov	r1, r3
   12f4c:	strd	r4, [sp, #72]	; 0x48
   12f50:	mov	r2, r4
   12f54:	mov	r3, r5
   12f58:	eor	r2, r2, r0
   12f5c:	eor	r3, r3, r1
   12f60:	mov	r0, r2
   12f64:	mov	r1, r3
   12f68:	sub	r3, pc, #88	; 0x58
   12f6c:	ldrd	r2, [r3]
   12f70:	strd	r8, [sp, #56]	; 0x38
   12f74:	adds	r8, r8, r2
   12f78:	adc	r9, r9, r3
   12f7c:	mov	r2, r8
   12f80:	mov	r3, r9
   12f84:	ldrd	r8, [sp, #32]
   12f88:	adds	r8, r8, r2
   12f8c:	adc	r9, r9, r3
   12f90:	adds	r0, r0, r8
   12f94:	adc	r1, r1, r9
   12f98:	lsr	r3, r6, #14
   12f9c:	orr	r2, r3, r7, lsl #18
   12fa0:	str	r2, [sp, #2104]	; 0x838
   12fa4:	lsr	r3, r7, #14
   12fa8:	orr	r2, r3, r6, lsl #18
   12fac:	str	r2, [sp, #2108]	; 0x83c
   12fb0:	lsr	r3, r6, #18
   12fb4:	orr	r2, r3, r7, lsl #14
   12fb8:	str	r2, [sp, #2112]	; 0x840
   12fbc:	lsr	r3, r7, #18
   12fc0:	orr	r2, r3, r6, lsl #14
   12fc4:	str	r2, [sp, #2116]	; 0x844
   12fc8:	add	r3, sp, #2096	; 0x830
   12fcc:	add	r3, r3, #8
   12fd0:	ldrd	r2, [r3]
   12fd4:	add	ip, sp, #2112	; 0x840
   12fd8:	ldrd	sl, [ip]
   12fdc:	eor	r2, r2, sl
   12fe0:	eor	r3, r3, fp
   12fe4:	lsl	ip, r7, #23
   12fe8:	orr	ip, ip, r6, lsr #9
   12fec:	str	ip, [sp, #2124]	; 0x84c
   12ff0:	lsl	ip, r6, #23
   12ff4:	orr	ip, ip, r7, lsr #9
   12ff8:	str	ip, [sp, #2120]	; 0x848
   12ffc:	add	ip, sp, #2112	; 0x840
   13000:	add	ip, ip, #8
   13004:	ldrd	sl, [ip]
   13008:	eor	sl, sl, r2
   1300c:	eor	fp, fp, r3
   13010:	adds	r6, r0, sl
   13014:	adc	r7, r1, fp
   13018:	mov	sl, r6
   1301c:	mov	fp, r7
   13020:	ldrd	r8, [sp, #40]	; 0x28
   13024:	adds	r8, r8, r6
   13028:	adc	r9, r9, r7
   1302c:	ldrd	r4, [sp, #16]
   13030:	lsr	r3, r4, #28
   13034:	orr	r2, r3, r5, lsl #4
   13038:	str	r2, [sp, #2128]	; 0x850
   1303c:	lsr	r3, r5, #28
   13040:	orr	r2, r3, r4, lsl #4
   13044:	str	r2, [sp, #2132]	; 0x854
   13048:	lsl	r3, r5, #30
   1304c:	orr	r2, r3, r4, lsr #2
   13050:	str	r2, [sp, #2140]	; 0x85c
   13054:	lsl	r3, r4, #30
   13058:	orr	r2, r3, r5, lsr #2
   1305c:	str	r2, [sp, #2136]	; 0x858
   13060:	add	r3, sp, #2128	; 0x850
   13064:	ldrd	r2, [r3]
   13068:	add	r1, sp, #2128	; 0x850
   1306c:	add	r1, r1, #8
   13070:	ldrd	r0, [r1]
   13074:	eor	r2, r2, r0
   13078:	eor	r3, r3, r1
   1307c:	lsl	r1, r5, #25
   13080:	orr	r1, r1, r4, lsr #7
   13084:	str	r1, [sp, #2148]	; 0x864
   13088:	lsl	r1, r4, #25
   1308c:	orr	r1, r1, r5, lsr #7
   13090:	str	r1, [sp, #2144]	; 0x860
   13094:	add	r1, sp, #2144	; 0x860
   13098:	ldrd	r0, [r1]
   1309c:	eor	r0, r0, r2
   130a0:	eor	r1, r1, r3
   130a4:	strd	r0, [sp, #32]
   130a8:	ldrd	r0, [sp, #80]	; 0x50
   130ac:	mov	r2, r4
   130b0:	mov	r3, r5
   130b4:	orr	r4, r4, r0
   130b8:	orr	r5, r5, r1
   130bc:	ldrd	r6, [sp, #24]
   130c0:	and	r6, r6, r4
   130c4:	and	r7, r7, r5
   130c8:	mov	r0, r6
   130cc:	mov	r1, r7
   130d0:	ldrd	r6, [sp, #80]	; 0x50
   130d4:	mov	r4, r2
   130d8:	mov	r5, r3
   130dc:	and	r4, r4, r6
   130e0:	and	r5, r5, r7
   130e4:	orr	r6, r4, r0
   130e8:	orr	r7, r5, r1
   130ec:	ldrd	r2, [sp, #32]
   130f0:	adds	r2, r2, r6
   130f4:	adc	r3, r3, r7
   130f8:	mov	r0, r2
   130fc:	mov	r1, r3
   13100:	adds	r2, sl, r0
   13104:	adc	r3, fp, r1
   13108:	mov	sl, r2
   1310c:	mov	fp, r3
   13110:	add	r3, sp, #7104	; 0x1bc0
   13114:	add	r3, r3, #40	; 0x28
   13118:	ldr	r2, [r3]
   1311c:	lsr	r3, r2, #1
   13120:	add	r2, sp, #7104	; 0x1bc0
   13124:	add	r2, r2, #44	; 0x2c
   13128:	ldr	r2, [r2]
   1312c:	orr	r2, r3, r2, lsl #31
   13130:	str	r2, [sp, #2152]	; 0x868
   13134:	add	r3, sp, #7104	; 0x1bc0
   13138:	add	r3, r3, #44	; 0x2c
   1313c:	ldr	r2, [r3]
   13140:	lsr	r3, r2, #1
   13144:	add	r2, sp, #7104	; 0x1bc0
   13148:	add	r2, r2, #40	; 0x28
   1314c:	ldr	r2, [r2]
   13150:	orr	r2, r3, r2, lsl #31
   13154:	str	r2, [sp, #2156]	; 0x86c
   13158:	add	r3, sp, #7104	; 0x1bc0
   1315c:	add	r3, r3, #40	; 0x28
   13160:	ldr	r2, [r3]
   13164:	lsr	r3, r2, #8
   13168:	add	r2, sp, #7104	; 0x1bc0
   1316c:	add	r2, r2, #44	; 0x2c
   13170:	ldr	r2, [r2]
   13174:	orr	r2, r3, r2, lsl #24
   13178:	str	r2, [sp, #2160]	; 0x870
   1317c:	add	r3, sp, #7104	; 0x1bc0
   13180:	add	r3, r3, #44	; 0x2c
   13184:	ldr	r2, [r3]
   13188:	lsr	r3, r2, #8
   1318c:	add	r2, sp, #7104	; 0x1bc0
   13190:	add	r2, r2, #40	; 0x28
   13194:	ldr	r2, [r2]
   13198:	orr	r2, r3, r2, lsl #24
   1319c:	str	r2, [sp, #2164]	; 0x874
   131a0:	add	r3, sp, #2144	; 0x860
   131a4:	add	r3, r3, #8
   131a8:	ldrd	r0, [r3]
   131ac:	add	r3, sp, #2160	; 0x870
   131b0:	ldrd	r2, [r3]
   131b4:	eor	r0, r0, r2
   131b8:	eor	r1, r1, r3
   131bc:	add	r3, sp, #7104	; 0x1bc0
   131c0:	add	r3, r3, #40	; 0x28
   131c4:	ldr	r2, [r3]
   131c8:	lsr	r2, r2, #7
   131cc:	add	r3, sp, #7104	; 0x1bc0
   131d0:	add	r3, r3, #44	; 0x2c
   131d4:	ldr	ip, [r3]
   131d8:	orr	r2, r2, ip, lsl #25
   131dc:	str	r2, [sp, #232]	; 0xe8
   131e0:	lsr	r2, ip, #7
   131e4:	str	r2, [sp, #236]	; 0xec
   131e8:	ldrd	r2, [sp, #232]	; 0xe8
   131ec:	eor	r2, r2, r0
   131f0:	eor	r3, r3, r1
   131f4:	mov	r0, r2
   131f8:	mov	r1, r3
   131fc:	add	r3, sp, #7104	; 0x1bc0
   13200:	add	r3, r3, #32
   13204:	ldrd	r2, [r3]
   13208:	add	ip, sp, #7168	; 0x1c00
   1320c:	add	ip, ip, #40	; 0x28
   13210:	ldrd	r6, [ip]
   13214:	adds	r2, r2, r6
   13218:	adc	r3, r3, r7
   1321c:	adds	r6, r2, r0
   13220:	adc	r7, r3, r1
   13224:	mov	r4, r6
   13228:	mov	r5, r7
   1322c:	ldrd	r6, [sp, #48]	; 0x30
   13230:	lsr	r1, r6, #19
   13234:	orr	r2, r1, r7, lsl #13
   13238:	str	r2, [sp, #2168]	; 0x878
   1323c:	lsr	r1, r7, #19
   13240:	orr	r2, r1, r6, lsl #13
   13244:	str	r2, [sp, #2172]	; 0x87c
   13248:	lsl	r1, r7, #3
   1324c:	orr	r2, r1, r6, lsr #29
   13250:	str	r2, [sp, #2180]	; 0x884
   13254:	lsl	r1, r6, #3
   13258:	orr	r2, r1, r7, lsr #29
   1325c:	str	r2, [sp, #2176]	; 0x880
   13260:	add	r3, sp, #2160	; 0x870
   13264:	add	r3, r3, #8
   13268:	ldrd	r0, [r3]
   1326c:	add	r3, sp, #2176	; 0x880
   13270:	ldrd	r2, [r3]
   13274:	eor	r0, r0, r2
   13278:	eor	r1, r1, r3
   1327c:	lsr	r2, r6, #6
   13280:	orr	r2, r2, r7, lsl #26
   13284:	str	r2, [sp, #240]	; 0xf0
   13288:	lsr	r2, r7, #6
   1328c:	str	r2, [sp, #244]	; 0xf4
   13290:	ldrd	r6, [sp, #240]	; 0xf0
   13294:	eor	r6, r6, r0
   13298:	eor	r7, r7, r1
   1329c:	mov	r0, r6
   132a0:	mov	r1, r7
   132a4:	adds	r6, r4, r0
   132a8:	adc	r7, r5, r1
   132ac:	ldrd	r4, [sp]
   132b0:	mov	r0, r4
   132b4:	mov	r1, r5
   132b8:	ldrd	r2, [sp, #8]
   132bc:	eor	r0, r0, r2
   132c0:	eor	r1, r1, r3
   132c4:	and	r0, r0, r8
   132c8:	and	r1, r1, r9
   132cc:	eor	r4, r4, r0
   132d0:	eor	r5, r5, r1
   132d4:	mov	r0, r4
   132d8:	mov	r1, r5
   132dc:	add	r3, pc, #900	; 0x384
   132e0:	ldrd	r2, [r3]
   132e4:	strd	r6, [sp, #64]	; 0x40
   132e8:	adds	r6, r6, r2
   132ec:	adc	r7, r7, r3
   132f0:	ldrd	r4, [sp, #72]	; 0x48
   132f4:	adds	r4, r4, r6
   132f8:	adc	r5, r5, r7
   132fc:	adds	r0, r0, r4
   13300:	adc	r1, r1, r5
   13304:	lsr	r3, r8, #14
   13308:	orr	r2, r3, r9, lsl #18
   1330c:	str	r2, [sp, #2184]	; 0x888
   13310:	lsr	r3, r9, #14
   13314:	orr	r2, r3, r8, lsl #18
   13318:	str	r2, [sp, #2188]	; 0x88c
   1331c:	lsr	r3, r8, #18
   13320:	orr	r2, r3, r9, lsl #14
   13324:	str	r2, [sp, #2192]	; 0x890
   13328:	lsr	r3, r9, #18
   1332c:	orr	r2, r3, r8, lsl #14
   13330:	str	r2, [sp, #2196]	; 0x894
   13334:	add	r3, sp, #2176	; 0x880
   13338:	add	r3, r3, #8
   1333c:	ldrd	r2, [r3]
   13340:	add	ip, sp, #2192	; 0x890
   13344:	ldrd	r4, [ip]
   13348:	eor	r2, r2, r4
   1334c:	eor	r3, r3, r5
   13350:	lsl	ip, r9, #23
   13354:	orr	ip, ip, r8, lsr #9
   13358:	str	ip, [sp, #2204]	; 0x89c
   1335c:	lsl	ip, r8, #23
   13360:	orr	ip, ip, r9, lsr #9
   13364:	str	ip, [sp, #2200]	; 0x898
   13368:	add	ip, sp, #2192	; 0x890
   1336c:	add	ip, ip, #8
   13370:	ldrd	r4, [ip]
   13374:	eor	r4, r4, r2
   13378:	eor	r5, r5, r3
   1337c:	adds	r4, r0, r4
   13380:	adc	r5, r1, r5
   13384:	ldrd	r6, [sp, #24]
   13388:	adds	r6, r6, r4
   1338c:	adc	r7, r7, r5
   13390:	lsr	r3, sl, #28
   13394:	orr	r2, r3, fp, lsl #4
   13398:	str	r2, [sp, #2208]	; 0x8a0
   1339c:	lsr	r3, fp, #28
   133a0:	orr	r2, r3, sl, lsl #4
   133a4:	str	r2, [sp, #2212]	; 0x8a4
   133a8:	lsl	r3, fp, #30
   133ac:	orr	r2, r3, sl, lsr #2
   133b0:	str	r2, [sp, #2220]	; 0x8ac
   133b4:	lsl	r3, sl, #30
   133b8:	orr	r2, r3, fp, lsr #2
   133bc:	str	r2, [sp, #2216]	; 0x8a8
   133c0:	add	r3, sp, #2208	; 0x8a0
   133c4:	ldrd	r2, [r3]
   133c8:	add	r1, sp, #2208	; 0x8a0
   133cc:	add	r1, r1, #8
   133d0:	ldrd	r0, [r1]
   133d4:	eor	r2, r2, r0
   133d8:	eor	r3, r3, r1
   133dc:	lsl	r1, fp, #25
   133e0:	orr	r1, r1, sl, lsr #7
   133e4:	str	r1, [sp, #2228]	; 0x8b4
   133e8:	lsl	r1, sl, #25
   133ec:	orr	r1, r1, fp, lsr #7
   133f0:	str	r1, [sp, #2224]	; 0x8b0
   133f4:	add	r1, sp, #2224	; 0x8b0
   133f8:	ldrd	r0, [r1]
   133fc:	eor	r0, r0, r2
   13400:	eor	r1, r1, r3
   13404:	strd	r0, [sp, #24]
   13408:	ldrd	r2, [sp, #16]
   1340c:	orr	r2, r2, sl
   13410:	orr	r3, r3, fp
   13414:	mov	r0, r2
   13418:	mov	r1, r3
   1341c:	ldrd	r2, [sp, #80]	; 0x50
   13420:	and	r2, r2, r0
   13424:	and	r3, r3, r1
   13428:	mov	r0, r2
   1342c:	mov	r1, r3
   13430:	strd	sl, [sp, #40]	; 0x28
   13434:	ldrd	r2, [sp, #16]
   13438:	and	r2, r2, sl
   1343c:	and	r3, r3, fp
   13440:	orr	sl, r2, r0
   13444:	orr	fp, r3, r1
   13448:	mov	r0, sl
   1344c:	mov	r1, fp
   13450:	ldrd	sl, [sp, #24]
   13454:	adds	sl, sl, r0
   13458:	adc	fp, fp, r1
   1345c:	adds	r4, r4, sl
   13460:	adc	r5, r5, fp
   13464:	strd	r4, [sp, #24]
   13468:	add	r3, sp, #7104	; 0x1bc0
   1346c:	add	r3, r3, #48	; 0x30
   13470:	ldr	r1, [r3]
   13474:	lsr	r3, r1, #1
   13478:	add	r2, sp, #7104	; 0x1bc0
   1347c:	add	r2, r2, #52	; 0x34
   13480:	ldr	r1, [r2]
   13484:	orr	r1, r3, r1, lsl #31
   13488:	str	r1, [sp, #2232]	; 0x8b8
   1348c:	ldr	r1, [r2]
   13490:	lsr	r3, r1, #1
   13494:	add	r2, sp, #7104	; 0x1bc0
   13498:	add	r2, r2, #48	; 0x30
   1349c:	ldr	r1, [r2]
   134a0:	orr	r1, r3, r1, lsl #31
   134a4:	str	r1, [sp, #2236]	; 0x8bc
   134a8:	ldr	r1, [r2]
   134ac:	lsr	r3, r1, #8
   134b0:	add	r2, sp, #7104	; 0x1bc0
   134b4:	add	r2, r2, #52	; 0x34
   134b8:	ldr	r1, [r2]
   134bc:	orr	r1, r3, r1, lsl #24
   134c0:	str	r1, [sp, #2240]	; 0x8c0
   134c4:	ldr	r1, [r2]
   134c8:	lsr	r3, r1, #8
   134cc:	add	r2, sp, #7104	; 0x1bc0
   134d0:	add	r2, r2, #48	; 0x30
   134d4:	ldr	r1, [r2]
   134d8:	orr	r1, r3, r1, lsl #24
   134dc:	str	r1, [sp, #2244]	; 0x8c4
   134e0:	add	r3, sp, #2224	; 0x8b0
   134e4:	add	r3, r3, #8
   134e8:	ldrd	r0, [r3]
   134ec:	add	r3, sp, #2240	; 0x8c0
   134f0:	ldrd	r2, [r3]
   134f4:	eor	r0, r0, r2
   134f8:	eor	r1, r1, r3
   134fc:	add	r3, sp, #7104	; 0x1bc0
   13500:	add	r3, r3, #48	; 0x30
   13504:	ldr	ip, [r3]
   13508:	lsr	ip, ip, #7
   1350c:	add	r3, sp, #7104	; 0x1bc0
   13510:	add	r3, r3, #52	; 0x34
   13514:	ldr	r5, [r3]
   13518:	orr	ip, ip, r5, lsl #25
   1351c:	str	ip, [sp, #248]	; 0xf8
   13520:	lsr	ip, r5, #7
   13524:	str	ip, [sp, #252]	; 0xfc
   13528:	ldrd	r2, [sp, #248]	; 0xf8
   1352c:	eor	r2, r2, r0
   13530:	eor	r3, r3, r1
   13534:	mov	r0, r2
   13538:	mov	r1, r3
   1353c:	add	r3, sp, #7104	; 0x1bc0
   13540:	add	r3, r3, #40	; 0x28
   13544:	ldrd	r2, [r3]
   13548:	add	ip, sp, #7168	; 0x1c00
   1354c:	add	ip, ip, #48	; 0x30
   13550:	ldrd	r4, [ip]
   13554:	adds	r2, r2, r4
   13558:	adc	r3, r3, r5
   1355c:	adds	r2, r2, r0
   13560:	adc	r3, r3, r1
   13564:	ldrd	r4, [sp, #56]	; 0x38
   13568:	lsr	r1, r4, #19
   1356c:	orr	r1, r1, r5, lsl #13
   13570:	str	r1, [sp, #2248]	; 0x8c8
   13574:	lsr	r1, r5, #19
   13578:	orr	r1, r1, r4, lsl #13
   1357c:	str	r1, [sp, #2252]	; 0x8cc
   13580:	lsl	r1, r5, #3
   13584:	orr	r1, r1, r4, lsr #29
   13588:	str	r1, [sp, #2260]	; 0x8d4
   1358c:	lsl	r1, r4, #3
   13590:	orr	r1, r1, r5, lsr #29
   13594:	str	r1, [sp, #2256]	; 0x8d0
   13598:	add	r1, sp, #2240	; 0x8c0
   1359c:	add	r1, r1, #8
   135a0:	ldrd	r0, [r1]
   135a4:	add	ip, sp, #2256	; 0x8d0
   135a8:	ldrd	sl, [ip]
   135ac:	eor	r0, r0, sl
   135b0:	eor	r1, r1, fp
   135b4:	lsr	ip, r4, #6
   135b8:	orr	ip, ip, r5, lsl #26
   135bc:	str	ip, [sp, #256]	; 0x100
   135c0:	lsr	ip, r5, #6
   135c4:	str	ip, [sp, #260]	; 0x104
   135c8:	add	ip, sp, #256	; 0x100
   135cc:	ldrd	r4, [ip]
   135d0:	eor	r4, r4, r0
   135d4:	eor	r5, r5, r1
   135d8:	adds	r4, r2, r4
   135dc:	adc	r5, r3, r5
   135e0:	mov	sl, r4
   135e4:	mov	fp, r5
   135e8:	ldrd	r4, [sp, #8]
   135ec:	mov	r0, r4
   135f0:	mov	r1, r5
   135f4:	eor	r0, r0, r8
   135f8:	eor	r1, r1, r9
   135fc:	mov	r2, r6
   13600:	mov	r3, r7
   13604:	and	r2, r2, r0
   13608:	and	r3, r3, r1
   1360c:	mov	r0, r2
   13610:	mov	r1, r3
   13614:	mov	r2, r4
   13618:	mov	r3, r5
   1361c:	eor	r2, r2, r0
   13620:	eor	r3, r3, r1
   13624:	mov	r0, r2
   13628:	mov	r1, r3
   1362c:	add	r3, pc, #60	; 0x3c
   13630:	ldrd	r2, [r3]
   13634:	strd	sl, [sp, #72]	; 0x48
   13638:	adds	sl, sl, r2
   1363c:	adc	fp, fp, r3
   13640:	mov	r2, sl
   13644:	mov	r3, fp
   13648:	ldrd	sl, [sp]
   1364c:	adds	sl, sl, r2
   13650:	adc	fp, fp, r3
   13654:	adds	r0, r0, sl
   13658:	adc	r1, r1, fp
   1365c:	lsr	r3, r6, #14
   13660:	b	13680 <abort@plt+0x31a0>
   13664:	nop			; (mov r0, r0)
   13668:	blhi	fe348d44 <stderr@@GLIBC_2.4+0xfe317cfc>
   1366c:	svceq	0x00c19dc6
   13670:	strvc	r9, [ip, r5, ror #24]!
   13674:	strcs	sl, [ip], #-460	; 0xfffffe34
   13678:	stmdbpl	fp!, {r0, r2, r4, r5, r6, r9}
   1367c:	stclcs	12, cr2, [r9, #444]!	; 0x1bc
   13680:	mov	r4, r6
   13684:	mov	r5, r7
   13688:	orr	ip, r3, r7, lsl #18
   1368c:	str	ip, [sp, #2264]	; 0x8d8
   13690:	lsr	r3, r7, #14
   13694:	orr	ip, r3, r6, lsl #18
   13698:	str	ip, [sp, #2268]	; 0x8dc
   1369c:	lsr	r3, r6, #18
   136a0:	orr	ip, r3, r7, lsl #14
   136a4:	str	ip, [sp, #2272]	; 0x8e0
   136a8:	lsr	r3, r7, #18
   136ac:	orr	ip, r3, r6, lsl #14
   136b0:	str	ip, [sp, #2276]	; 0x8e4
   136b4:	add	r3, sp, #2256	; 0x8d0
   136b8:	add	r3, r3, #8
   136bc:	ldrd	r2, [r3]
   136c0:	add	ip, sp, #2272	; 0x8e0
   136c4:	ldrd	r6, [ip]
   136c8:	eor	r2, r2, r6
   136cc:	eor	r3, r3, r7
   136d0:	lsl	ip, r5, #23
   136d4:	orr	ip, ip, r4, lsr #9
   136d8:	str	ip, [sp, #2284]	; 0x8ec
   136dc:	lsl	ip, r4, #23
   136e0:	orr	ip, ip, r5, lsr #9
   136e4:	str	ip, [sp, #2280]	; 0x8e8
   136e8:	add	ip, sp, #2272	; 0x8e0
   136ec:	add	ip, ip, #8
   136f0:	ldrd	r6, [ip]
   136f4:	eor	r6, r6, r2
   136f8:	eor	r7, r7, r3
   136fc:	adds	r6, r0, r6
   13700:	adc	r7, r1, r7
   13704:	mov	r0, r6
   13708:	mov	r1, r7
   1370c:	ldrd	r2, [sp, #80]	; 0x50
   13710:	strd	r0, [sp]
   13714:	adds	r2, r2, r6
   13718:	adc	r3, r3, r7
   1371c:	strd	r2, [sp, #32]
   13720:	ldrd	r6, [sp, #24]
   13724:	lsr	r3, r6, #28
   13728:	orr	r1, r3, r7, lsl #4
   1372c:	str	r1, [sp, #2288]	; 0x8f0
   13730:	lsr	r3, r7, #28
   13734:	orr	r1, r3, r6, lsl #4
   13738:	str	r1, [sp, #2292]	; 0x8f4
   1373c:	lsl	r3, r7, #30
   13740:	orr	r1, r3, r6, lsr #2
   13744:	str	r1, [sp, #2300]	; 0x8fc
   13748:	lsl	r3, r6, #30
   1374c:	orr	r1, r3, r7, lsr #2
   13750:	str	r1, [sp, #2296]	; 0x8f8
   13754:	add	r3, sp, #2288	; 0x8f0
   13758:	ldrd	r2, [r3]
   1375c:	add	r1, sp, #2288	; 0x8f0
   13760:	add	r1, r1, #8
   13764:	ldrd	r0, [r1]
   13768:	eor	r2, r2, r0
   1376c:	eor	r3, r3, r1
   13770:	lsl	r1, r7, #25
   13774:	orr	r1, r1, r6, lsr #7
   13778:	str	r1, [sp, #2308]	; 0x904
   1377c:	lsl	r1, r6, #25
   13780:	orr	r1, r1, r7, lsr #7
   13784:	str	r1, [sp, #2304]	; 0x900
   13788:	add	r1, sp, #2304	; 0x900
   1378c:	ldrd	r0, [r1]
   13790:	eor	r0, r0, r2
   13794:	eor	r1, r1, r3
   13798:	strd	r0, [sp, #80]	; 0x50
   1379c:	ldrd	sl, [sp, #40]	; 0x28
   137a0:	orr	r0, sl, r6
   137a4:	orr	r1, fp, r7
   137a8:	ldrd	r2, [sp, #16]
   137ac:	and	r2, r2, r0
   137b0:	and	r3, r3, r1
   137b4:	and	sl, sl, r6
   137b8:	and	fp, fp, r7
   137bc:	orr	sl, sl, r2
   137c0:	orr	fp, fp, r3
   137c4:	ldrd	r2, [sp, #80]	; 0x50
   137c8:	adds	r2, r2, sl
   137cc:	adc	r3, r3, fp
   137d0:	mov	r0, r2
   137d4:	mov	r1, r3
   137d8:	ldrd	r2, [sp]
   137dc:	adds	r2, r2, r0
   137e0:	adc	r3, r3, r1
   137e4:	strd	r2, [sp]
   137e8:	add	r3, sp, #7104	; 0x1bc0
   137ec:	add	r3, r3, #56	; 0x38
   137f0:	ldr	r1, [r3]
   137f4:	lsr	r3, r1, #1
   137f8:	add	r2, sp, #7104	; 0x1bc0
   137fc:	add	r2, r2, #60	; 0x3c
   13800:	ldr	r1, [r2]
   13804:	orr	r1, r3, r1, lsl #31
   13808:	str	r1, [sp, #2312]	; 0x908
   1380c:	ldr	r1, [r2]
   13810:	lsr	r3, r1, #1
   13814:	add	r2, sp, #7104	; 0x1bc0
   13818:	add	r2, r2, #56	; 0x38
   1381c:	ldr	r1, [r2]
   13820:	orr	r1, r3, r1, lsl #31
   13824:	str	r1, [sp, #2316]	; 0x90c
   13828:	ldr	r1, [r2]
   1382c:	lsr	r3, r1, #8
   13830:	add	r2, sp, #7104	; 0x1bc0
   13834:	add	r2, r2, #60	; 0x3c
   13838:	ldr	r1, [r2]
   1383c:	orr	r1, r3, r1, lsl #24
   13840:	str	r1, [sp, #2320]	; 0x910
   13844:	ldr	r1, [r2]
   13848:	lsr	r3, r1, #8
   1384c:	add	r2, sp, #7104	; 0x1bc0
   13850:	add	r2, r2, #56	; 0x38
   13854:	ldr	r1, [r2]
   13858:	orr	r1, r3, r1, lsl #24
   1385c:	str	r1, [sp, #2324]	; 0x914
   13860:	add	r3, sp, #2304	; 0x900
   13864:	add	r3, r3, #8
   13868:	ldrd	r2, [r3]
   1386c:	add	r1, sp, #2320	; 0x910
   13870:	ldrd	r0, [r1]
   13874:	eor	r2, r2, r0
   13878:	eor	r3, r3, r1
   1387c:	mov	r0, r2
   13880:	mov	r1, r3
   13884:	add	r3, sp, #7104	; 0x1bc0
   13888:	add	r3, r3, #56	; 0x38
   1388c:	ldr	ip, [r3]
   13890:	lsr	ip, ip, #7
   13894:	add	r3, sp, #7104	; 0x1bc0
   13898:	add	r3, r3, #60	; 0x3c
   1389c:	ldr	r7, [r3]
   138a0:	orr	ip, ip, r7, lsl #25
   138a4:	str	ip, [sp, #264]	; 0x108
   138a8:	lsr	ip, r7, #7
   138ac:	str	ip, [sp, #268]	; 0x10c
   138b0:	add	r3, sp, #264	; 0x108
   138b4:	ldrd	r2, [r3]
   138b8:	eor	r2, r2, r0
   138bc:	eor	r3, r3, r1
   138c0:	mov	r0, r2
   138c4:	mov	r1, r3
   138c8:	add	r3, sp, #7104	; 0x1bc0
   138cc:	add	r3, r3, #48	; 0x30
   138d0:	ldrd	r2, [r3]
   138d4:	add	ip, sp, #7168	; 0x1c00
   138d8:	add	ip, ip, #56	; 0x38
   138dc:	ldrd	r6, [ip]
   138e0:	adds	r2, r2, r6
   138e4:	adc	r3, r3, r7
   138e8:	adds	r2, r2, r0
   138ec:	adc	r3, r3, r1
   138f0:	ldrd	sl, [sp, #64]	; 0x40
   138f4:	lsr	r1, sl, #19
   138f8:	orr	r1, r1, fp, lsl #13
   138fc:	str	r1, [sp, #2328]	; 0x918
   13900:	lsr	r1, fp, #19
   13904:	orr	r1, r1, sl, lsl #13
   13908:	str	r1, [sp, #2332]	; 0x91c
   1390c:	lsl	r1, fp, #3
   13910:	orr	r1, r1, sl, lsr #29
   13914:	str	r1, [sp, #2340]	; 0x924
   13918:	lsl	r1, sl, #3
   1391c:	orr	r1, r1, fp, lsr #29
   13920:	str	r1, [sp, #2336]	; 0x920
   13924:	add	r1, sp, #2320	; 0x910
   13928:	add	r1, r1, #8
   1392c:	ldrd	r0, [r1]
   13930:	add	ip, sp, #2336	; 0x920
   13934:	ldrd	r6, [ip]
   13938:	eor	r0, r0, r6
   1393c:	eor	r1, r1, r7
   13940:	lsr	ip, sl, #6
   13944:	orr	ip, ip, fp, lsl #26
   13948:	str	ip, [sp, #272]	; 0x110
   1394c:	lsr	ip, fp, #6
   13950:	str	ip, [sp, #276]	; 0x114
   13954:	add	ip, sp, #272	; 0x110
   13958:	ldrd	r6, [ip]
   1395c:	eor	r6, r6, r0
   13960:	eor	r7, r7, r1
   13964:	adds	r6, r2, r6
   13968:	adc	r7, r3, r7
   1396c:	strd	r4, [sp, #88]	; 0x58
   13970:	mov	r0, r4
   13974:	mov	r1, r5
   13978:	eor	r0, r0, r8
   1397c:	eor	r1, r1, r9
   13980:	ldrd	sl, [sp, #32]
   13984:	mov	r4, sl
   13988:	mov	r5, fp
   1398c:	and	r4, r4, r0
   13990:	and	r5, r5, r1
   13994:	mov	r0, r4
   13998:	mov	r1, r5
   1399c:	eor	r0, r0, r8
   139a0:	eor	r1, r1, r9
   139a4:	sub	r3, pc, #820	; 0x334
   139a8:	ldrd	r2, [r3]
   139ac:	strd	r6, [sp, #80]	; 0x50
   139b0:	adds	r6, r6, r2
   139b4:	adc	r7, r7, r3
   139b8:	mov	r2, r6
   139bc:	mov	r3, r7
   139c0:	ldrd	r6, [sp, #8]
   139c4:	adds	r6, r6, r2
   139c8:	adc	r7, r7, r3
   139cc:	adds	r0, r0, r6
   139d0:	adc	r1, r1, r7
   139d4:	lsr	r3, sl, #14
   139d8:	orr	ip, r3, fp, lsl #18
   139dc:	str	ip, [sp, #2344]	; 0x928
   139e0:	lsr	r3, fp, #14
   139e4:	orr	ip, r3, sl, lsl #18
   139e8:	str	ip, [sp, #2348]	; 0x92c
   139ec:	lsr	r3, sl, #18
   139f0:	orr	ip, r3, fp, lsl #14
   139f4:	str	ip, [sp, #2352]	; 0x930
   139f8:	lsr	r3, fp, #18
   139fc:	orr	ip, r3, sl, lsl #14
   13a00:	str	ip, [sp, #2356]	; 0x934
   13a04:	add	r3, sp, #2336	; 0x920
   13a08:	add	r3, r3, #8
   13a0c:	ldrd	r2, [r3]
   13a10:	add	ip, sp, #2352	; 0x930
   13a14:	ldrd	r6, [ip]
   13a18:	eor	r2, r2, r6
   13a1c:	eor	r3, r3, r7
   13a20:	lsl	ip, fp, #23
   13a24:	orr	ip, ip, sl, lsr #9
   13a28:	str	ip, [sp, #2364]	; 0x93c
   13a2c:	lsl	ip, sl, #23
   13a30:	orr	ip, ip, fp, lsr #9
   13a34:	str	ip, [sp, #2360]	; 0x938
   13a38:	add	ip, sp, #2352	; 0x930
   13a3c:	add	ip, ip, #8
   13a40:	ldrd	r6, [ip]
   13a44:	eor	r6, r6, r2
   13a48:	eor	r7, r7, r3
   13a4c:	adds	r6, r0, r6
   13a50:	adc	r7, r1, r7
   13a54:	mov	r2, r6
   13a58:	mov	r3, r7
   13a5c:	strd	r2, [sp, #96]	; 0x60
   13a60:	ldrd	r0, [sp, #16]
   13a64:	adds	r0, r0, r6
   13a68:	adc	r1, r1, r7
   13a6c:	mov	r2, r0
   13a70:	mov	r3, r1
   13a74:	strd	r2, [sp, #8]
   13a78:	ldrd	sl, [sp]
   13a7c:	lsr	r3, sl, #28
   13a80:	orr	r1, r3, fp, lsl #4
   13a84:	str	r1, [sp, #2368]	; 0x940
   13a88:	lsr	r3, fp, #28
   13a8c:	orr	r1, r3, sl, lsl #4
   13a90:	str	r1, [sp, #2372]	; 0x944
   13a94:	lsl	r3, fp, #30
   13a98:	orr	r1, r3, sl, lsr #2
   13a9c:	str	r1, [sp, #2380]	; 0x94c
   13aa0:	lsl	r3, sl, #30
   13aa4:	orr	r1, r3, fp, lsr #2
   13aa8:	str	r1, [sp, #2376]	; 0x948
   13aac:	add	r3, sp, #2368	; 0x940
   13ab0:	ldrd	r2, [r3]
   13ab4:	add	r1, sp, #2368	; 0x940
   13ab8:	add	r1, r1, #8
   13abc:	ldrd	r0, [r1]
   13ac0:	eor	r2, r2, r0
   13ac4:	eor	r3, r3, r1
   13ac8:	lsl	r1, fp, #25
   13acc:	orr	r1, r1, sl, lsr #7
   13ad0:	str	r1, [sp, #2388]	; 0x954
   13ad4:	lsl	r1, sl, #25
   13ad8:	orr	r1, r1, fp, lsr #7
   13adc:	str	r1, [sp, #2384]	; 0x950
   13ae0:	add	r1, sp, #2384	; 0x950
   13ae4:	ldrd	r0, [r1]
   13ae8:	eor	r0, r0, r2
   13aec:	eor	r1, r1, r3
   13af0:	mov	r2, r0
   13af4:	mov	r3, r1
   13af8:	ldrd	r4, [sp, #24]
   13afc:	orr	r6, r4, sl
   13b00:	orr	r7, r5, fp
   13b04:	ldrd	sl, [sp, #40]	; 0x28
   13b08:	and	sl, sl, r6
   13b0c:	and	fp, fp, r7
   13b10:	mov	r6, r4
   13b14:	mov	r7, r5
   13b18:	ldrd	r4, [sp]
   13b1c:	and	r6, r6, r4
   13b20:	and	r7, r7, r5
   13b24:	orr	r0, sl, r6
   13b28:	orr	r1, fp, r7
   13b2c:	adds	r0, r0, r2
   13b30:	adc	r1, r1, r3
   13b34:	ldrd	r2, [sp, #96]	; 0x60
   13b38:	adds	r2, r2, r0
   13b3c:	adc	r3, r3, r1
   13b40:	strd	r2, [sp, #16]
   13b44:	add	r3, sp, #7168	; 0x1c00
   13b48:	ldr	r2, [r3]
   13b4c:	lsr	r3, r2, #1
   13b50:	add	r2, sp, #7168	; 0x1c00
   13b54:	add	r2, r2, #4
   13b58:	ldr	r2, [r2]
   13b5c:	orr	r2, r3, r2, lsl #31
   13b60:	str	r2, [sp, #2392]	; 0x958
   13b64:	add	r3, sp, #7168	; 0x1c00
   13b68:	add	r3, r3, #4
   13b6c:	ldr	r2, [r3]
   13b70:	lsr	r3, r2, #1
   13b74:	add	r2, sp, #7168	; 0x1c00
   13b78:	ldr	r2, [r2]
   13b7c:	orr	r2, r3, r2, lsl #31
   13b80:	str	r2, [sp, #2396]	; 0x95c
   13b84:	add	r3, sp, #7168	; 0x1c00
   13b88:	ldr	r2, [r3]
   13b8c:	lsr	r3, r2, #8
   13b90:	add	r2, sp, #7168	; 0x1c00
   13b94:	add	r2, r2, #4
   13b98:	ldr	r2, [r2]
   13b9c:	orr	r2, r3, r2, lsl #24
   13ba0:	str	r2, [sp, #2400]	; 0x960
   13ba4:	add	r3, sp, #7168	; 0x1c00
   13ba8:	add	r3, r3, #4
   13bac:	ldr	r2, [r3]
   13bb0:	lsr	r3, r2, #8
   13bb4:	add	r2, sp, #7168	; 0x1c00
   13bb8:	ldr	r2, [r2]
   13bbc:	orr	r2, r3, r2, lsl #24
   13bc0:	str	r2, [sp, #2404]	; 0x964
   13bc4:	add	r3, sp, #2384	; 0x950
   13bc8:	add	r3, r3, #8
   13bcc:	ldrd	r2, [r3]
   13bd0:	add	r1, sp, #2400	; 0x960
   13bd4:	ldrd	r0, [r1]
   13bd8:	eor	r2, r2, r0
   13bdc:	eor	r3, r3, r1
   13be0:	mov	r0, r2
   13be4:	mov	r1, r3
   13be8:	add	r3, sp, #7168	; 0x1c00
   13bec:	ldr	r2, [r3]
   13bf0:	lsr	r2, r2, #7
   13bf4:	add	r3, sp, #7168	; 0x1c00
   13bf8:	add	r3, r3, #4
   13bfc:	ldr	ip, [r3]
   13c00:	orr	r2, r2, ip, lsl #25
   13c04:	str	r2, [sp, #280]	; 0x118
   13c08:	lsr	r2, ip, #7
   13c0c:	str	r2, [sp, #284]	; 0x11c
   13c10:	add	r3, sp, #280	; 0x118
   13c14:	ldrd	r2, [r3]
   13c18:	eor	r2, r2, r0
   13c1c:	eor	r3, r3, r1
   13c20:	mov	r0, r2
   13c24:	mov	r1, r3
   13c28:	add	r3, sp, #7104	; 0x1bc0
   13c2c:	add	r3, r3, #56	; 0x38
   13c30:	ldrd	r2, [r3]
   13c34:	add	ip, sp, #7232	; 0x1c40
   13c38:	ldrd	r6, [ip]
   13c3c:	adds	r2, r2, r6
   13c40:	adc	r3, r3, r7
   13c44:	adds	r2, r2, r0
   13c48:	adc	r3, r3, r1
   13c4c:	ldrd	sl, [sp, #72]	; 0x48
   13c50:	lsr	r1, sl, #19
   13c54:	orr	r1, r1, fp, lsl #13
   13c58:	str	r1, [sp, #2408]	; 0x968
   13c5c:	lsr	r1, fp, #19
   13c60:	orr	r1, r1, sl, lsl #13
   13c64:	str	r1, [sp, #2412]	; 0x96c
   13c68:	lsl	r1, fp, #3
   13c6c:	orr	r1, r1, sl, lsr #29
   13c70:	str	r1, [sp, #2420]	; 0x974
   13c74:	lsl	r1, sl, #3
   13c78:	orr	r1, r1, fp, lsr #29
   13c7c:	str	r1, [sp, #2416]	; 0x970
   13c80:	add	r1, sp, #2400	; 0x960
   13c84:	add	r1, r1, #8
   13c88:	ldrd	r0, [r1]
   13c8c:	add	ip, sp, #2416	; 0x970
   13c90:	ldrd	r6, [ip]
   13c94:	eor	r0, r0, r6
   13c98:	eor	r1, r1, r7
   13c9c:	lsr	ip, sl, #6
   13ca0:	orr	ip, ip, fp, lsl #26
   13ca4:	str	ip, [sp, #288]	; 0x120
   13ca8:	lsr	ip, fp, #6
   13cac:	str	ip, [sp, #292]	; 0x124
   13cb0:	add	ip, sp, #288	; 0x120
   13cb4:	ldrd	sl, [ip]
   13cb8:	eor	sl, sl, r0
   13cbc:	eor	fp, fp, r1
   13cc0:	adds	r4, r2, sl
   13cc4:	adc	r5, r3, fp
   13cc8:	mov	sl, r4
   13ccc:	mov	fp, r5
   13cd0:	ldrd	r4, [sp, #88]	; 0x58
   13cd4:	ldrd	r2, [sp, #32]
   13cd8:	eor	r2, r2, r4
   13cdc:	eor	r3, r3, r5
   13ce0:	ldrd	r6, [sp, #8]
   13ce4:	and	r6, r6, r2
   13ce8:	and	r7, r7, r3
   13cec:	strd	r4, [sp, #104]	; 0x68
   13cf0:	mov	r2, r4
   13cf4:	mov	r3, r5
   13cf8:	eor	r2, r2, r6
   13cfc:	eor	r3, r3, r7
   13d00:	mov	r0, r2
   13d04:	mov	r1, r3
   13d08:	add	r3, pc, #896	; 0x380
   13d0c:	ldrd	r2, [r3]
   13d10:	strd	sl, [sp, #88]	; 0x58
   13d14:	adds	sl, sl, r2
   13d18:	adc	fp, fp, r3
   13d1c:	adds	r8, r8, sl
   13d20:	adc	r9, r9, fp
   13d24:	adds	r0, r0, r8
   13d28:	adc	r1, r1, r9
   13d2c:	ldrd	r6, [sp, #8]
   13d30:	lsr	r3, r6, #14
   13d34:	orr	r2, r3, r7, lsl #18
   13d38:	str	r2, [sp, #2424]	; 0x978
   13d3c:	lsr	r3, r7, #14
   13d40:	orr	r2, r3, r6, lsl #18
   13d44:	str	r2, [sp, #2428]	; 0x97c
   13d48:	lsr	r3, r6, #18
   13d4c:	orr	r2, r3, r7, lsl #14
   13d50:	str	r2, [sp, #2432]	; 0x980
   13d54:	lsr	r3, r7, #18
   13d58:	orr	r2, r3, r6, lsl #14
   13d5c:	str	r2, [sp, #2436]	; 0x984
   13d60:	add	r3, sp, #2416	; 0x970
   13d64:	add	r3, r3, #8
   13d68:	ldrd	r2, [r3]
   13d6c:	add	ip, sp, #2432	; 0x980
   13d70:	ldrd	r8, [ip]
   13d74:	eor	r2, r2, r8
   13d78:	eor	r3, r3, r9
   13d7c:	lsl	ip, r7, #23
   13d80:	orr	ip, ip, r6, lsr #9
   13d84:	str	ip, [sp, #2444]	; 0x98c
   13d88:	lsl	ip, r6, #23
   13d8c:	orr	ip, ip, r7, lsr #9
   13d90:	str	ip, [sp, #2440]	; 0x988
   13d94:	add	ip, sp, #2432	; 0x980
   13d98:	add	ip, ip, #8
   13d9c:	ldrd	r8, [ip]
   13da0:	eor	r8, r8, r2
   13da4:	eor	r9, r9, r3
   13da8:	adds	r8, r0, r8
   13dac:	adc	r9, r1, r9
   13db0:	mov	sl, r8
   13db4:	mov	fp, r9
   13db8:	ldrd	r8, [sp, #40]	; 0x28
   13dbc:	adds	r8, r8, sl
   13dc0:	adc	r9, r9, fp
   13dc4:	ldrd	r4, [sp, #16]
   13dc8:	lsr	r3, r4, #28
   13dcc:	orr	r2, r3, r5, lsl #4
   13dd0:	str	r2, [sp, #2448]	; 0x990
   13dd4:	lsr	r3, r5, #28
   13dd8:	orr	r2, r3, r4, lsl #4
   13ddc:	str	r2, [sp, #2452]	; 0x994
   13de0:	lsl	r3, r5, #30
   13de4:	orr	r2, r3, r4, lsr #2
   13de8:	str	r2, [sp, #2460]	; 0x99c
   13dec:	lsl	r3, r4, #30
   13df0:	orr	r2, r3, r5, lsr #2
   13df4:	str	r2, [sp, #2456]	; 0x998
   13df8:	add	r3, sp, #2448	; 0x990
   13dfc:	ldrd	r2, [r3]
   13e00:	add	r1, sp, #2448	; 0x990
   13e04:	add	r1, r1, #8
   13e08:	ldrd	r0, [r1]
   13e0c:	eor	r2, r2, r0
   13e10:	eor	r3, r3, r1
   13e14:	lsl	r1, r5, #25
   13e18:	orr	r1, r1, r4, lsr #7
   13e1c:	str	r1, [sp, #2468]	; 0x9a4
   13e20:	lsl	r1, r4, #25
   13e24:	orr	r1, r1, r5, lsr #7
   13e28:	str	r1, [sp, #2464]	; 0x9a0
   13e2c:	add	r1, sp, #2464	; 0x9a0
   13e30:	ldrd	r0, [r1]
   13e34:	eor	r0, r0, r2
   13e38:	eor	r1, r1, r3
   13e3c:	strd	r0, [sp, #40]	; 0x28
   13e40:	ldrd	r2, [sp]
   13e44:	orr	r6, r4, r2
   13e48:	orr	r7, r5, r3
   13e4c:	mov	r0, r6
   13e50:	mov	r1, r7
   13e54:	ldrd	r6, [sp, #24]
   13e58:	and	r6, r6, r0
   13e5c:	and	r7, r7, r1
   13e60:	mov	r0, r6
   13e64:	mov	r1, r7
   13e68:	and	r4, r4, r2
   13e6c:	and	r5, r5, r3
   13e70:	orr	r6, r4, r0
   13e74:	orr	r7, r5, r1
   13e78:	ldrd	r2, [sp, #40]	; 0x28
   13e7c:	adds	r2, r2, r6
   13e80:	adc	r3, r3, r7
   13e84:	mov	r0, r2
   13e88:	mov	r1, r3
   13e8c:	adds	r2, sl, r0
   13e90:	adc	r3, fp, r1
   13e94:	strd	r2, [sp, #40]	; 0x28
   13e98:	add	r3, sp, #7168	; 0x1c00
   13e9c:	add	r3, r3, #8
   13ea0:	ldr	r1, [r3]
   13ea4:	lsr	r3, r1, #1
   13ea8:	add	r2, sp, #7168	; 0x1c00
   13eac:	add	r2, r2, #12
   13eb0:	ldr	r1, [r2]
   13eb4:	orr	r1, r3, r1, lsl #31
   13eb8:	str	r1, [sp, #2472]	; 0x9a8
   13ebc:	ldr	r1, [r2]
   13ec0:	lsr	r3, r1, #1
   13ec4:	add	r2, sp, #7168	; 0x1c00
   13ec8:	add	r2, r2, #8
   13ecc:	ldr	r1, [r2]
   13ed0:	orr	r1, r3, r1, lsl #31
   13ed4:	str	r1, [sp, #2476]	; 0x9ac
   13ed8:	ldr	r1, [r2]
   13edc:	lsr	r3, r1, #8
   13ee0:	add	r2, sp, #7168	; 0x1c00
   13ee4:	add	r2, r2, #12
   13ee8:	ldr	r1, [r2]
   13eec:	orr	r1, r3, r1, lsl #24
   13ef0:	str	r1, [sp, #2480]	; 0x9b0
   13ef4:	ldr	r1, [r2]
   13ef8:	lsr	r3, r1, #8
   13efc:	add	r2, sp, #7168	; 0x1c00
   13f00:	add	r2, r2, #8
   13f04:	ldr	r1, [r2]
   13f08:	orr	r1, r3, r1, lsl #24
   13f0c:	str	r1, [sp, #2484]	; 0x9b4
   13f10:	add	r3, sp, #2464	; 0x9a0
   13f14:	add	r3, r3, #8
   13f18:	ldrd	r2, [r3]
   13f1c:	add	r1, sp, #2480	; 0x9b0
   13f20:	ldrd	r0, [r1]
   13f24:	eor	r2, r2, r0
   13f28:	eor	r3, r3, r1
   13f2c:	mov	r0, r2
   13f30:	mov	r1, r3
   13f34:	add	r3, sp, #7168	; 0x1c00
   13f38:	add	r3, r3, #8
   13f3c:	ldr	ip, [r3]
   13f40:	lsr	ip, ip, #7
   13f44:	add	r3, sp, #7168	; 0x1c00
   13f48:	add	r3, r3, #12
   13f4c:	ldr	r7, [r3]
   13f50:	orr	ip, ip, r7, lsl #25
   13f54:	str	ip, [sp, #296]	; 0x128
   13f58:	lsr	ip, r7, #7
   13f5c:	str	ip, [sp, #300]	; 0x12c
   13f60:	add	r3, sp, #296	; 0x128
   13f64:	ldrd	r2, [r3]
   13f68:	eor	r2, r2, r0
   13f6c:	eor	r3, r3, r1
   13f70:	mov	r0, r2
   13f74:	mov	r1, r3
   13f78:	add	r3, sp, #7168	; 0x1c00
   13f7c:	ldrd	r2, [r3]
   13f80:	add	ip, sp, #7232	; 0x1c40
   13f84:	add	ip, ip, #8
   13f88:	ldrd	r6, [ip]
   13f8c:	adds	r2, r2, r6
   13f90:	adc	r3, r3, r7
   13f94:	adds	r2, r2, r0
   13f98:	adc	r3, r3, r1
   13f9c:	ldrd	sl, [sp, #80]	; 0x50
   13fa0:	lsr	r1, sl, #19
   13fa4:	orr	r1, r1, fp, lsl #13
   13fa8:	str	r1, [sp, #2488]	; 0x9b8
   13fac:	lsr	r1, fp, #19
   13fb0:	orr	r1, r1, sl, lsl #13
   13fb4:	str	r1, [sp, #2492]	; 0x9bc
   13fb8:	lsl	r1, fp, #3
   13fbc:	orr	r1, r1, sl, lsr #29
   13fc0:	str	r1, [sp, #2500]	; 0x9c4
   13fc4:	lsl	r1, sl, #3
   13fc8:	orr	r1, r1, fp, lsr #29
   13fcc:	str	r1, [sp, #2496]	; 0x9c0
   13fd0:	add	r1, sp, #2480	; 0x9b0
   13fd4:	add	r1, r1, #8
   13fd8:	ldrd	r6, [r1]
   13fdc:	add	r1, sp, #2496	; 0x9c0
   13fe0:	ldrd	r0, [r1]
   13fe4:	eor	r6, r6, r0
   13fe8:	eor	r7, r7, r1
   13fec:	mov	r0, r6
   13ff0:	mov	r1, r7
   13ff4:	lsr	ip, sl, #6
   13ff8:	orr	ip, ip, fp, lsl #26
   13ffc:	str	ip, [sp, #304]	; 0x130
   14000:	lsr	ip, fp, #6
   14004:	str	ip, [sp, #308]	; 0x134
   14008:	add	ip, sp, #304	; 0x130
   1400c:	ldrd	r6, [ip]
   14010:	eor	r6, r6, r0
   14014:	eor	r7, r7, r1
   14018:	adds	r6, r2, r6
   1401c:	adc	r7, r3, r7
   14020:	ldrd	sl, [sp, #32]
   14024:	mov	r0, sl
   14028:	mov	r1, fp
   1402c:	ldrd	r2, [sp, #8]
   14030:	eor	r0, r0, r2
   14034:	eor	r1, r1, r3
   14038:	and	r0, r0, r8
   1403c:	and	r1, r1, r9
   14040:	eor	sl, sl, r0
   14044:	eor	fp, fp, r1
   14048:	add	r3, pc, #72	; 0x48
   1404c:	ldrd	r2, [r3]
   14050:	strd	r6, [sp, #96]	; 0x60
   14054:	adds	r6, r6, r2
   14058:	adc	r7, r7, r3
   1405c:	ldrd	r4, [sp, #104]	; 0x68
   14060:	adds	r4, r4, r6
   14064:	adc	r5, r5, r7
   14068:	adds	r0, sl, r4
   1406c:	adc	r1, fp, r5
   14070:	lsr	r3, r8, #14
   14074:	orr	ip, r3, r9, lsl #18
   14078:	str	ip, [sp, #2504]	; 0x9c8
   1407c:	lsr	r3, r9, #14
   14080:	orr	ip, r3, r8, lsl #18
   14084:	str	ip, [sp, #2508]	; 0x9cc
   14088:	lsr	r3, r8, #18
   1408c:	b	140a8 <abort@plt+0x3bc8>
   14090:	cdpvs	4, 10, cr14, cr6, cr3, {4}
   14094:	bmi	1d35344 <stderr@@GLIBC_2.4+0x1d042fc>
   14098:	vstrlt	d31, [r1, #-848]	; 0xfffffcb0
   1409c:			; <UNDEFINED> instruction: 0x5cb0a9dc
   140a0:	tsthi	r1, #-738197502	; 0xd4000002
   140a4:	usatvc	r8, #25, sl, asr #17
   140a8:	orr	ip, r3, r9, lsl #14
   140ac:	str	ip, [sp, #2512]	; 0x9d0
   140b0:	lsr	r3, r9, #18
   140b4:	orr	ip, r3, r8, lsl #14
   140b8:	str	ip, [sp, #2516]	; 0x9d4
   140bc:	add	r3, sp, #2496	; 0x9c0
   140c0:	add	r3, r3, #8
   140c4:	ldrd	r2, [r3]
   140c8:	add	ip, sp, #2512	; 0x9d0
   140cc:	ldrd	r4, [ip]
   140d0:	eor	r2, r2, r4
   140d4:	eor	r3, r3, r5
   140d8:	lsl	ip, r9, #23
   140dc:	orr	ip, ip, r8, lsr #9
   140e0:	str	ip, [sp, #2524]	; 0x9dc
   140e4:	lsl	ip, r8, #23
   140e8:	orr	ip, ip, r9, lsr #9
   140ec:	str	ip, [sp, #2520]	; 0x9d8
   140f0:	add	ip, sp, #2512	; 0x9d0
   140f4:	add	ip, ip, #8
   140f8:	ldrd	r4, [ip]
   140fc:	eor	r4, r4, r2
   14100:	eor	r5, r5, r3
   14104:	adds	r4, r0, r4
   14108:	adc	r5, r1, r5
   1410c:	ldrd	r6, [sp, #24]
   14110:	adds	r6, r6, r4
   14114:	adc	r7, r7, r5
   14118:	ldrd	r0, [sp, #40]	; 0x28
   1411c:	lsr	r3, r0, #28
   14120:	orr	r2, r3, r1, lsl #4
   14124:	str	r2, [sp, #2528]	; 0x9e0
   14128:	lsr	r3, r1, #28
   1412c:	orr	r2, r3, r0, lsl #4
   14130:	str	r2, [sp, #2532]	; 0x9e4
   14134:	lsl	r3, r1, #30
   14138:	orr	r2, r3, r0, lsr #2
   1413c:	str	r2, [sp, #2540]	; 0x9ec
   14140:	lsl	r3, r0, #30
   14144:	orr	r2, r3, r1, lsr #2
   14148:	str	r2, [sp, #2536]	; 0x9e8
   1414c:	add	r3, sp, #2528	; 0x9e0
   14150:	ldrd	r2, [r3]
   14154:	add	ip, sp, #2528	; 0x9e0
   14158:	add	ip, ip, #8
   1415c:	ldrd	sl, [ip]
   14160:	eor	r2, r2, sl
   14164:	eor	r3, r3, fp
   14168:	mov	sl, r0
   1416c:	mov	fp, r1
   14170:	lsl	r1, r1, #25
   14174:	orr	r1, r1, sl, lsr #7
   14178:	str	r1, [sp, #2548]	; 0x9f4
   1417c:	lsl	r1, sl, #25
   14180:	orr	r1, r1, fp, lsr #7
   14184:	str	r1, [sp, #2544]	; 0x9f0
   14188:	add	r1, sp, #2544	; 0x9f0
   1418c:	ldrd	r0, [r1]
   14190:	eor	r0, r0, r2
   14194:	eor	r1, r1, r3
   14198:	strd	r0, [sp, #24]
   1419c:	ldrd	r2, [sp, #16]
   141a0:	orr	r2, r2, sl
   141a4:	orr	r3, r3, fp
   141a8:	mov	r0, r2
   141ac:	mov	r1, r3
   141b0:	ldrd	r2, [sp]
   141b4:	and	r2, r2, r0
   141b8:	and	r3, r3, r1
   141bc:	mov	r0, r2
   141c0:	mov	r1, r3
   141c4:	ldrd	r2, [sp, #16]
   141c8:	and	r2, r2, sl
   141cc:	and	r3, r3, fp
   141d0:	orr	sl, r2, r0
   141d4:	orr	fp, r3, r1
   141d8:	ldrd	r2, [sp, #24]
   141dc:	adds	r2, r2, sl
   141e0:	adc	r3, r3, fp
   141e4:	adds	r4, r4, r2
   141e8:	adc	r5, r5, r3
   141ec:	strd	r4, [sp, #104]	; 0x68
   141f0:	add	r3, sp, #7168	; 0x1c00
   141f4:	add	r3, r3, #16
   141f8:	ldr	r1, [r3]
   141fc:	lsr	r3, r1, #1
   14200:	add	r2, sp, #7168	; 0x1c00
   14204:	add	r2, r2, #20
   14208:	ldr	r1, [r2]
   1420c:	orr	r1, r3, r1, lsl #31
   14210:	str	r1, [sp, #2552]	; 0x9f8
   14214:	ldr	r1, [r2]
   14218:	lsr	r3, r1, #1
   1421c:	add	r2, sp, #7168	; 0x1c00
   14220:	add	r2, r2, #16
   14224:	ldr	r1, [r2]
   14228:	orr	r1, r3, r1, lsl #31
   1422c:	str	r1, [sp, #2556]	; 0x9fc
   14230:	ldr	r1, [r2]
   14234:	lsr	r3, r1, #8
   14238:	add	r2, sp, #7168	; 0x1c00
   1423c:	add	r2, r2, #20
   14240:	ldr	r1, [r2]
   14244:	orr	r1, r3, r1, lsl #24
   14248:	str	r1, [sp, #2560]	; 0xa00
   1424c:	ldr	r1, [r2]
   14250:	lsr	r3, r1, #8
   14254:	add	r2, sp, #7168	; 0x1c00
   14258:	add	r2, r2, #16
   1425c:	ldr	r1, [r2]
   14260:	orr	r1, r3, r1, lsl #24
   14264:	str	r1, [sp, #2564]	; 0xa04
   14268:	add	r3, sp, #2544	; 0x9f0
   1426c:	add	r3, r3, #8
   14270:	ldrd	r2, [r3]
   14274:	add	r1, sp, #2560	; 0xa00
   14278:	ldrd	r4, [r1]
   1427c:	eor	r2, r2, r4
   14280:	eor	r3, r3, r5
   14284:	add	r1, sp, #7168	; 0x1c00
   14288:	add	r1, r1, #16
   1428c:	ldr	r1, [r1]
   14290:	lsr	r1, r1, #7
   14294:	add	r0, sp, #7168	; 0x1c00
   14298:	add	r0, r0, #20
   1429c:	ldr	ip, [r0]
   142a0:	orr	r1, r1, ip, lsl #25
   142a4:	str	r1, [sp, #312]	; 0x138
   142a8:	lsr	r1, ip, #7
   142ac:	str	r1, [sp, #316]	; 0x13c
   142b0:	add	r1, sp, #312	; 0x138
   142b4:	ldrd	r4, [r1]
   142b8:	eor	r4, r4, r2
   142bc:	eor	r5, r5, r3
   142c0:	mov	r2, r4
   142c4:	mov	r3, r5
   142c8:	add	r1, sp, #7168	; 0x1c00
   142cc:	add	r1, r1, #8
   142d0:	ldrd	r4, [r1]
   142d4:	adds	r4, r4, r2
   142d8:	adc	r5, r5, r3
   142dc:	ldrd	r0, [sp, #48]	; 0x30
   142e0:	adds	r0, r0, r4
   142e4:	adc	r1, r1, r5
   142e8:	mov	r2, r0
   142ec:	mov	r3, r1
   142f0:	ldrd	sl, [sp, #88]	; 0x58
   142f4:	lsr	r1, sl, #19
   142f8:	orr	r1, r1, fp, lsl #13
   142fc:	str	r1, [sp, #2568]	; 0xa08
   14300:	lsr	r1, fp, #19
   14304:	orr	r1, r1, sl, lsl #13
   14308:	str	r1, [sp, #2572]	; 0xa0c
   1430c:	lsl	r1, fp, #3
   14310:	orr	r1, r1, sl, lsr #29
   14314:	str	r1, [sp, #2580]	; 0xa14
   14318:	lsl	r1, sl, #3
   1431c:	orr	r1, r1, fp, lsr #29
   14320:	str	r1, [sp, #2576]	; 0xa10
   14324:	add	r1, sp, #2560	; 0xa00
   14328:	add	r1, r1, #8
   1432c:	ldrd	r4, [r1]
   14330:	add	r1, sp, #2576	; 0xa10
   14334:	ldrd	r0, [r1]
   14338:	eor	r4, r4, r0
   1433c:	eor	r5, r5, r1
   14340:	mov	r0, r4
   14344:	mov	r1, r5
   14348:	lsr	ip, sl, #6
   1434c:	orr	ip, ip, fp, lsl #26
   14350:	str	ip, [sp, #320]	; 0x140
   14354:	lsr	ip, fp, #6
   14358:	str	ip, [sp, #324]	; 0x144
   1435c:	add	ip, sp, #320	; 0x140
   14360:	ldrd	r4, [ip]
   14364:	eor	r4, r4, r0
   14368:	eor	r5, r5, r1
   1436c:	adds	r4, r2, r4
   14370:	adc	r5, r3, r5
   14374:	mov	sl, r4
   14378:	mov	fp, r5
   1437c:	ldrd	r4, [sp, #8]
   14380:	mov	r0, r4
   14384:	mov	r1, r5
   14388:	eor	r0, r0, r8
   1438c:	eor	r1, r1, r9
   14390:	mov	r2, r6
   14394:	mov	r3, r7
   14398:	and	r2, r2, r0
   1439c:	and	r3, r3, r1
   143a0:	eor	r4, r4, r2
   143a4:	eor	r5, r5, r3
   143a8:	sub	r3, pc, #784	; 0x310
   143ac:	ldrd	r2, [r3]
   143b0:	strd	sl, [sp, #112]	; 0x70
   143b4:	adds	sl, sl, r2
   143b8:	adc	fp, fp, r3
   143bc:	mov	r2, sl
   143c0:	mov	r3, fp
   143c4:	ldrd	sl, [sp, #32]
   143c8:	adds	sl, sl, r2
   143cc:	adc	fp, fp, r3
   143d0:	adds	r0, r4, sl
   143d4:	adc	r1, r5, fp
   143d8:	lsr	r3, r6, #14
   143dc:	mov	r4, r6
   143e0:	mov	r5, r7
   143e4:	orr	ip, r3, r7, lsl #18
   143e8:	str	ip, [sp, #2584]	; 0xa18
   143ec:	lsr	r3, r7, #14
   143f0:	orr	ip, r3, r6, lsl #18
   143f4:	str	ip, [sp, #2588]	; 0xa1c
   143f8:	lsr	r3, r6, #18
   143fc:	orr	ip, r3, r7, lsl #14
   14400:	str	ip, [sp, #2592]	; 0xa20
   14404:	lsr	r3, r7, #18
   14408:	orr	ip, r3, r6, lsl #14
   1440c:	str	ip, [sp, #2596]	; 0xa24
   14410:	add	r3, sp, #2576	; 0xa10
   14414:	add	r3, r3, #8
   14418:	ldrd	r2, [r3]
   1441c:	add	ip, sp, #2592	; 0xa20
   14420:	ldrd	r6, [ip]
   14424:	eor	r2, r2, r6
   14428:	eor	r3, r3, r7
   1442c:	lsl	ip, r5, #23
   14430:	orr	ip, ip, r4, lsr #9
   14434:	str	ip, [sp, #2604]	; 0xa2c
   14438:	lsl	ip, r4, #23
   1443c:	strd	r4, [sp, #24]
   14440:	ldr	r7, [sp, #28]
   14444:	orr	ip, ip, r7, lsr #9
   14448:	str	ip, [sp, #2600]	; 0xa28
   1444c:	add	ip, sp, #2592	; 0xa20
   14450:	add	ip, ip, #8
   14454:	ldrd	r6, [ip]
   14458:	eor	r6, r6, r2
   1445c:	eor	r7, r7, r3
   14460:	adds	r6, r0, r6
   14464:	adc	r7, r1, r7
   14468:	ldrd	r2, [sp]
   1446c:	strd	r6, [sp]
   14470:	adds	r2, r2, r6
   14474:	adc	r3, r3, r7
   14478:	mov	sl, r2
   1447c:	mov	fp, r3
   14480:	ldrd	r6, [sp, #104]	; 0x68
   14484:	lsr	r3, r6, #28
   14488:	orr	r1, r3, r7, lsl #4
   1448c:	str	r1, [sp, #2608]	; 0xa30
   14490:	lsr	r3, r7, #28
   14494:	orr	r1, r3, r6, lsl #4
   14498:	str	r1, [sp, #2612]	; 0xa34
   1449c:	lsl	r3, r7, #30
   144a0:	orr	r1, r3, r6, lsr #2
   144a4:	str	r1, [sp, #2620]	; 0xa3c
   144a8:	lsl	r3, r6, #30
   144ac:	orr	r1, r3, r7, lsr #2
   144b0:	str	r1, [sp, #2616]	; 0xa38
   144b4:	add	r3, sp, #2608	; 0xa30
   144b8:	ldrd	r2, [r3]
   144bc:	add	r1, sp, #2608	; 0xa30
   144c0:	add	r1, r1, #8
   144c4:	ldrd	r0, [r1]
   144c8:	eor	r2, r2, r0
   144cc:	eor	r3, r3, r1
   144d0:	lsl	r1, r7, #25
   144d4:	orr	r1, r1, r6, lsr #7
   144d8:	str	r1, [sp, #2628]	; 0xa44
   144dc:	lsl	r1, r6, #25
   144e0:	orr	r1, r1, r7, lsr #7
   144e4:	str	r1, [sp, #2624]	; 0xa40
   144e8:	add	r1, sp, #2624	; 0xa40
   144ec:	ldrd	r0, [r1]
   144f0:	eor	r0, r0, r2
   144f4:	eor	r1, r1, r3
   144f8:	strd	r0, [sp, #32]
   144fc:	ldrd	r2, [sp, #40]	; 0x28
   14500:	orr	r0, r2, r6
   14504:	orr	r1, r3, r7
   14508:	ldrd	r4, [sp, #16]
   1450c:	and	r4, r4, r0
   14510:	and	r5, r5, r1
   14514:	and	r2, r2, r6
   14518:	and	r3, r3, r7
   1451c:	orr	r2, r2, r4
   14520:	orr	r3, r3, r5
   14524:	mov	r0, r2
   14528:	mov	r1, r3
   1452c:	ldrd	r2, [sp, #32]
   14530:	adds	r2, r2, r0
   14534:	adc	r3, r3, r1
   14538:	mov	r0, r2
   1453c:	mov	r1, r3
   14540:	ldrd	r2, [sp]
   14544:	adds	r2, r2, r0
   14548:	adc	r3, r3, r1
   1454c:	strd	r2, [sp]
   14550:	add	r3, sp, #7168	; 0x1c00
   14554:	add	r3, r3, #24
   14558:	ldr	r1, [r3]
   1455c:	lsr	r3, r1, #1
   14560:	add	r2, sp, #7168	; 0x1c00
   14564:	add	r2, r2, #28
   14568:	ldr	r1, [r2]
   1456c:	orr	r1, r3, r1, lsl #31
   14570:	str	r1, [sp, #2632]	; 0xa48
   14574:	ldr	r1, [r2]
   14578:	lsr	r3, r1, #1
   1457c:	add	r2, sp, #7168	; 0x1c00
   14580:	add	r2, r2, #24
   14584:	ldr	r1, [r2]
   14588:	orr	r1, r3, r1, lsl #31
   1458c:	str	r1, [sp, #2636]	; 0xa4c
   14590:	ldr	r1, [r2]
   14594:	lsr	r3, r1, #8
   14598:	add	r2, sp, #7168	; 0x1c00
   1459c:	add	r2, r2, #28
   145a0:	ldr	r1, [r2]
   145a4:	orr	r1, r3, r1, lsl #24
   145a8:	str	r1, [sp, #2640]	; 0xa50
   145ac:	ldr	r1, [r2]
   145b0:	lsr	r3, r1, #8
   145b4:	add	r2, sp, #7168	; 0x1c00
   145b8:	add	r2, r2, #24
   145bc:	ldr	r1, [r2]
   145c0:	orr	r1, r3, r1, lsl #24
   145c4:	str	r1, [sp, #2644]	; 0xa54
   145c8:	add	r3, sp, #2624	; 0xa40
   145cc:	add	r3, r3, #8
   145d0:	ldrd	r2, [r3]
   145d4:	add	r1, sp, #2640	; 0xa50
   145d8:	ldrd	r0, [r1]
   145dc:	eor	r2, r2, r0
   145e0:	eor	r3, r3, r1
   145e4:	add	r1, sp, #7168	; 0x1c00
   145e8:	add	r1, r1, #24
   145ec:	ldr	r1, [r1]
   145f0:	lsr	r1, r1, #7
   145f4:	add	r0, sp, #7168	; 0x1c00
   145f8:	add	r0, r0, #28
   145fc:	ldr	ip, [r0]
   14600:	orr	r1, r1, ip, lsl #25
   14604:	str	r1, [sp, #328]	; 0x148
   14608:	lsr	r1, ip, #7
   1460c:	str	r1, [sp, #332]	; 0x14c
   14610:	add	r1, sp, #328	; 0x148
   14614:	ldrd	r0, [r1]
   14618:	eor	r0, r0, r2
   1461c:	eor	r1, r1, r3
   14620:	mov	r2, r0
   14624:	mov	r3, r1
   14628:	add	r1, sp, #7168	; 0x1c00
   1462c:	add	r1, r1, #16
   14630:	ldrd	r0, [r1]
   14634:	adds	r0, r0, r2
   14638:	adc	r1, r1, r3
   1463c:	mov	r2, r0
   14640:	mov	r3, r1
   14644:	ldrd	r0, [sp, #56]	; 0x38
   14648:	adds	r0, r0, r2
   1464c:	adc	r1, r1, r3
   14650:	mov	r4, r0
   14654:	mov	r5, r1
   14658:	ldrd	r6, [sp, #96]	; 0x60
   1465c:	lsr	r1, r6, #19
   14660:	orr	r1, r1, r7, lsl #13
   14664:	str	r1, [sp, #2648]	; 0xa58
   14668:	lsr	r1, r7, #19
   1466c:	orr	r1, r1, r6, lsl #13
   14670:	str	r1, [sp, #2652]	; 0xa5c
   14674:	lsl	r1, r7, #3
   14678:	orr	r1, r1, r6, lsr #29
   1467c:	str	r1, [sp, #2660]	; 0xa64
   14680:	lsl	r1, r6, #3
   14684:	orr	r1, r1, r7, lsr #29
   14688:	str	r1, [sp, #2656]	; 0xa60
   1468c:	add	r3, sp, #2640	; 0xa50
   14690:	add	r3, r3, #8
   14694:	ldrd	r0, [r3]
   14698:	add	r3, sp, #2656	; 0xa60
   1469c:	ldrd	r2, [r3]
   146a0:	eor	r0, r0, r2
   146a4:	eor	r1, r1, r3
   146a8:	lsr	ip, r6, #6
   146ac:	orr	ip, ip, r7, lsl #26
   146b0:	str	ip, [sp, #336]	; 0x150
   146b4:	lsr	ip, r7, #6
   146b8:	str	ip, [sp, #340]	; 0x154
   146bc:	add	r3, sp, #336	; 0x150
   146c0:	ldrd	r6, [r3]
   146c4:	eor	r6, r6, r0
   146c8:	eor	r7, r7, r1
   146cc:	adds	r2, r4, r6
   146d0:	adc	r3, r5, r7
   146d4:	mov	r6, r2
   146d8:	mov	r7, r3
   146dc:	ldrd	r2, [sp, #24]
   146e0:	strd	r2, [sp, #32]
   146e4:	mov	r0, r2
   146e8:	mov	r1, r3
   146ec:	eor	r0, r0, r8
   146f0:	eor	r1, r1, r9
   146f4:	and	r0, r0, sl
   146f8:	and	r1, r1, fp
   146fc:	eor	r0, r0, r8
   14700:	eor	r1, r1, r9
   14704:	add	r3, pc, #892	; 0x37c
   14708:	ldrd	r2, [r3]
   1470c:	strd	r6, [sp, #120]	; 0x78
   14710:	adds	r6, r6, r2
   14714:	adc	r7, r7, r3
   14718:	mov	r2, r6
   1471c:	mov	r3, r7
   14720:	ldrd	r6, [sp, #8]
   14724:	adds	r6, r6, r2
   14728:	adc	r7, r7, r3
   1472c:	adds	r0, r0, r6
   14730:	adc	r1, r1, r7
   14734:	lsr	r3, sl, #14
   14738:	orr	ip, r3, fp, lsl #18
   1473c:	str	ip, [sp, #2664]	; 0xa68
   14740:	lsr	r3, fp, #14
   14744:	orr	ip, r3, sl, lsl #18
   14748:	str	ip, [sp, #2668]	; 0xa6c
   1474c:	lsr	r3, sl, #18
   14750:	orr	ip, r3, fp, lsl #14
   14754:	str	ip, [sp, #2672]	; 0xa70
   14758:	lsr	r3, fp, #18
   1475c:	orr	ip, r3, sl, lsl #14
   14760:	str	ip, [sp, #2676]	; 0xa74
   14764:	add	r3, sp, #2656	; 0xa60
   14768:	add	r3, r3, #8
   1476c:	ldrd	r2, [r3]
   14770:	add	ip, sp, #2672	; 0xa70
   14774:	ldrd	r4, [ip]
   14778:	eor	r2, r2, r4
   1477c:	eor	r3, r3, r5
   14780:	lsl	ip, fp, #23
   14784:	orr	ip, ip, sl, lsr #9
   14788:	str	ip, [sp, #2684]	; 0xa7c
   1478c:	lsl	ip, sl, #23
   14790:	orr	ip, ip, fp, lsr #9
   14794:	str	ip, [sp, #2680]	; 0xa78
   14798:	add	ip, sp, #2672	; 0xa70
   1479c:	add	ip, ip, #8
   147a0:	ldrd	r4, [ip]
   147a4:	eor	r4, r4, r2
   147a8:	eor	r5, r5, r3
   147ac:	adds	r4, r0, r4
   147b0:	adc	r5, r1, r5
   147b4:	mov	r2, r4
   147b8:	mov	r3, r5
   147bc:	strd	r2, [sp, #8]
   147c0:	ldrd	r0, [sp, #16]
   147c4:	adds	r0, r0, r4
   147c8:	adc	r1, r1, r5
   147cc:	mov	r2, r0
   147d0:	mov	r3, r1
   147d4:	strd	r2, [sp, #16]
   147d8:	ldrd	r4, [sp]
   147dc:	lsr	r3, r4, #28
   147e0:	orr	r1, r3, r5, lsl #4
   147e4:	str	r1, [sp, #2688]	; 0xa80
   147e8:	lsr	r3, r5, #28
   147ec:	orr	r1, r3, r4, lsl #4
   147f0:	str	r1, [sp, #2692]	; 0xa84
   147f4:	lsl	r3, r5, #30
   147f8:	orr	r1, r3, r4, lsr #2
   147fc:	str	r1, [sp, #2700]	; 0xa8c
   14800:	lsl	r3, r4, #30
   14804:	orr	r1, r3, r5, lsr #2
   14808:	str	r1, [sp, #2696]	; 0xa88
   1480c:	add	r3, sp, #2688	; 0xa80
   14810:	ldrd	r2, [r3]
   14814:	add	r1, sp, #2688	; 0xa80
   14818:	add	r1, r1, #8
   1481c:	ldrd	r0, [r1]
   14820:	eor	r2, r2, r0
   14824:	eor	r3, r3, r1
   14828:	lsl	r1, r5, #25
   1482c:	orr	r1, r1, r4, lsr #7
   14830:	str	r1, [sp, #2708]	; 0xa94
   14834:	lsl	r1, r4, #25
   14838:	orr	r1, r1, r5, lsr #7
   1483c:	str	r1, [sp, #2704]	; 0xa90
   14840:	add	r1, sp, #2704	; 0xa90
   14844:	ldrd	r6, [r1]
   14848:	eor	r6, r6, r2
   1484c:	eor	r7, r7, r3
   14850:	mov	r2, r6
   14854:	mov	r3, r7
   14858:	ldrd	r4, [sp, #104]	; 0x68
   1485c:	ldrd	r0, [sp]
   14860:	orr	r6, r4, r0
   14864:	orr	r7, r5, r1
   14868:	mov	r0, r6
   1486c:	mov	r1, r7
   14870:	ldrd	r6, [sp, #40]	; 0x28
   14874:	and	r6, r6, r0
   14878:	and	r7, r7, r1
   1487c:	mov	r0, r6
   14880:	mov	r1, r7
   14884:	mov	r6, r4
   14888:	mov	r7, r5
   1488c:	ldrd	r4, [sp]
   14890:	and	r6, r6, r4
   14894:	and	r7, r7, r5
   14898:	orr	r0, r0, r6
   1489c:	orr	r1, r1, r7
   148a0:	adds	r0, r0, r2
   148a4:	adc	r1, r1, r3
   148a8:	ldrd	r2, [sp, #8]
   148ac:	adds	r2, r2, r0
   148b0:	adc	r3, r3, r1
   148b4:	strd	r2, [sp, #24]
   148b8:	add	r3, sp, #7168	; 0x1c00
   148bc:	add	r3, r3, #32
   148c0:	ldr	r2, [r3]
   148c4:	lsr	r3, r2, #1
   148c8:	add	r2, sp, #7168	; 0x1c00
   148cc:	add	r2, r2, #36	; 0x24
   148d0:	ldr	r2, [r2]
   148d4:	orr	r2, r3, r2, lsl #31
   148d8:	str	r2, [sp, #2712]	; 0xa98
   148dc:	add	r3, sp, #7168	; 0x1c00
   148e0:	add	r3, r3, #36	; 0x24
   148e4:	ldr	r2, [r3]
   148e8:	lsr	r3, r2, #1
   148ec:	add	r2, sp, #7168	; 0x1c00
   148f0:	add	r2, r2, #32
   148f4:	ldr	r2, [r2]
   148f8:	orr	r2, r3, r2, lsl #31
   148fc:	str	r2, [sp, #2716]	; 0xa9c
   14900:	add	r3, sp, #7168	; 0x1c00
   14904:	add	r3, r3, #32
   14908:	ldr	r2, [r3]
   1490c:	lsr	r3, r2, #8
   14910:	add	r2, sp, #7168	; 0x1c00
   14914:	add	r2, r2, #36	; 0x24
   14918:	ldr	r2, [r2]
   1491c:	orr	r2, r3, r2, lsl #24
   14920:	str	r2, [sp, #2720]	; 0xaa0
   14924:	add	r3, sp, #7168	; 0x1c00
   14928:	add	r3, r3, #36	; 0x24
   1492c:	ldr	r2, [r3]
   14930:	lsr	r3, r2, #8
   14934:	add	r2, sp, #7168	; 0x1c00
   14938:	add	r2, r2, #32
   1493c:	ldr	r2, [r2]
   14940:	orr	r2, r3, r2, lsl #24
   14944:	str	r2, [sp, #2724]	; 0xaa4
   14948:	add	r3, sp, #2704	; 0xa90
   1494c:	add	r3, r3, #8
   14950:	ldrd	r2, [r3]
   14954:	add	r1, sp, #2720	; 0xaa0
   14958:	ldrd	r4, [r1]
   1495c:	eor	r2, r2, r4
   14960:	eor	r3, r3, r5
   14964:	add	r1, sp, #7168	; 0x1c00
   14968:	add	r1, r1, #32
   1496c:	ldr	r1, [r1]
   14970:	lsr	r1, r1, #7
   14974:	add	r0, sp, #7168	; 0x1c00
   14978:	add	r0, r0, #36	; 0x24
   1497c:	ldr	ip, [r0]
   14980:	orr	r1, r1, ip, lsl #25
   14984:	str	r1, [sp, #344]	; 0x158
   14988:	lsr	r1, ip, #7
   1498c:	str	r1, [sp, #348]	; 0x15c
   14990:	add	r1, sp, #344	; 0x158
   14994:	ldrd	r4, [r1]
   14998:	eor	r4, r4, r2
   1499c:	eor	r5, r5, r3
   149a0:	mov	r2, r4
   149a4:	mov	r3, r5
   149a8:	add	r1, sp, #7168	; 0x1c00
   149ac:	add	r1, r1, #24
   149b0:	ldrd	r4, [r1]
   149b4:	adds	r4, r4, r2
   149b8:	adc	r5, r5, r3
   149bc:	ldrd	r6, [sp, #64]	; 0x40
   149c0:	adds	r6, r6, r4
   149c4:	adc	r7, r7, r5
   149c8:	mov	r2, r6
   149cc:	mov	r3, r7
   149d0:	ldrd	r4, [sp, #112]	; 0x70
   149d4:	lsr	r1, r4, #19
   149d8:	orr	r1, r1, r5, lsl #13
   149dc:	str	r1, [sp, #2728]	; 0xaa8
   149e0:	lsr	r1, r5, #19
   149e4:	orr	r1, r1, r4, lsl #13
   149e8:	str	r1, [sp, #2732]	; 0xaac
   149ec:	lsl	r1, r5, #3
   149f0:	orr	r1, r1, r4, lsr #29
   149f4:	str	r1, [sp, #2740]	; 0xab4
   149f8:	lsl	r1, r4, #3
   149fc:	orr	r1, r1, r5, lsr #29
   14a00:	str	r1, [sp, #2736]	; 0xab0
   14a04:	add	r1, sp, #2720	; 0xaa0
   14a08:	add	r1, r1, #8
   14a0c:	ldrd	r0, [r1]
   14a10:	add	ip, sp, #2736	; 0xab0
   14a14:	ldrd	r6, [ip]
   14a18:	eor	r0, r0, r6
   14a1c:	eor	r1, r1, r7
   14a20:	lsr	ip, r4, #6
   14a24:	orr	ip, ip, r5, lsl #26
   14a28:	str	ip, [sp, #352]	; 0x160
   14a2c:	lsr	ip, r5, #6
   14a30:	str	ip, [sp, #356]	; 0x164
   14a34:	add	ip, sp, #352	; 0x160
   14a38:	ldrd	r4, [ip]
   14a3c:	eor	r4, r4, r0
   14a40:	eor	r5, r5, r1
   14a44:	adds	r4, r2, r4
   14a48:	adc	r5, r3, r5
   14a4c:	mov	r6, r4
   14a50:	mov	r7, r5
   14a54:	ldrd	r4, [sp, #32]
   14a58:	mov	r0, r4
   14a5c:	mov	r1, r5
   14a60:	eor	r0, r0, sl
   14a64:	eor	r1, r1, fp
   14a68:	ldrd	r2, [sp, #16]
   14a6c:	and	r2, r2, r0
   14a70:	and	r3, r3, r1
   14a74:	mov	r0, r2
   14a78:	mov	r1, r3
   14a7c:	mov	r2, r4
   14a80:	mov	r3, r5
   14a84:	b	14aa0 <abort@plt+0x45c0>
   14a88:	cdp	15, 6, cr13, cr6, cr11, {5}
   14a8c:	ldmdals	lr!, {r1, r4, r6, r8, ip, lr}
   14a90:	lfmcs	f3, 4, [r4, #64]!	; 0x40
   14a94:	ldmdage	r1!, {r0, r2, r3, r5, r6, r9, sl, lr, pc}
   14a98:	ldmls	fp!, {r0, r1, r2, r3, r4, r5, r8, sp}^
   14a9c:	andlt	r2, r3, r8, asr #15
   14aa0:	eor	r2, r2, r0
   14aa4:	eor	r3, r3, r1
   14aa8:	mov	r0, r2
   14aac:	mov	r1, r3
   14ab0:	sub	r3, pc, #40	; 0x28
   14ab4:	ldrd	r2, [r3]
   14ab8:	strd	r6, [sp, #8]
   14abc:	adds	r6, r6, r2
   14ac0:	adc	r7, r7, r3
   14ac4:	adds	r8, r8, r6
   14ac8:	adc	r9, r9, r7
   14acc:	adds	r0, r0, r8
   14ad0:	adc	r1, r1, r9
   14ad4:	ldrd	r6, [sp, #16]
   14ad8:	lsr	r3, r6, #14
   14adc:	orr	r2, r3, r7, lsl #18
   14ae0:	str	r2, [sp, #2744]	; 0xab8
   14ae4:	lsr	r3, r7, #14
   14ae8:	orr	r2, r3, r6, lsl #18
   14aec:	str	r2, [sp, #2748]	; 0xabc
   14af0:	lsr	r3, r6, #18
   14af4:	orr	r2, r3, r7, lsl #14
   14af8:	str	r2, [sp, #2752]	; 0xac0
   14afc:	lsr	r3, r7, #18
   14b00:	orr	r2, r3, r6, lsl #14
   14b04:	str	r2, [sp, #2756]	; 0xac4
   14b08:	add	r3, sp, #2736	; 0xab0
   14b0c:	add	r3, r3, #8
   14b10:	ldrd	r2, [r3]
   14b14:	add	ip, sp, #2752	; 0xac0
   14b18:	ldrd	r8, [ip]
   14b1c:	eor	r2, r2, r8
   14b20:	eor	r3, r3, r9
   14b24:	lsl	ip, r7, #23
   14b28:	mov	r8, r6
   14b2c:	mov	r9, r7
   14b30:	orr	ip, ip, r6, lsr #9
   14b34:	str	ip, [sp, #2764]	; 0xacc
   14b38:	lsl	ip, r8, #23
   14b3c:	orr	ip, ip, r9, lsr #9
   14b40:	str	ip, [sp, #2760]	; 0xac8
   14b44:	add	ip, sp, #2752	; 0xac0
   14b48:	add	ip, ip, #8
   14b4c:	ldrd	r8, [ip]
   14b50:	eor	r8, r8, r2
   14b54:	eor	r9, r9, r3
   14b58:	adds	r8, r0, r8
   14b5c:	adc	r9, r1, r9
   14b60:	mov	r2, r8
   14b64:	mov	r3, r9
   14b68:	ldrd	r8, [sp, #40]	; 0x28
   14b6c:	strd	r2, [sp, #40]	; 0x28
   14b70:	adds	r8, r8, r2
   14b74:	adc	r9, r9, r3
   14b78:	strd	r8, [sp, #32]
   14b7c:	ldrd	r6, [sp, #24]
   14b80:	lsr	r3, r6, #28
   14b84:	orr	r1, r3, r7, lsl #4
   14b88:	str	r1, [sp, #2768]	; 0xad0
   14b8c:	lsr	r3, r7, #28
   14b90:	orr	r1, r3, r6, lsl #4
   14b94:	str	r1, [sp, #2772]	; 0xad4
   14b98:	lsl	r3, r7, #30
   14b9c:	orr	r1, r3, r6, lsr #2
   14ba0:	str	r1, [sp, #2780]	; 0xadc
   14ba4:	lsl	r3, r6, #30
   14ba8:	orr	r1, r3, r7, lsr #2
   14bac:	str	r1, [sp, #2776]	; 0xad8
   14bb0:	add	r3, sp, #2768	; 0xad0
   14bb4:	ldrd	r8, [r3]
   14bb8:	add	r3, sp, #2768	; 0xad0
   14bbc:	add	r3, r3, #8
   14bc0:	ldrd	r2, [r3]
   14bc4:	eor	r8, r8, r2
   14bc8:	eor	r9, r9, r3
   14bcc:	mov	r2, r8
   14bd0:	mov	r3, r9
   14bd4:	lsl	r1, r7, #25
   14bd8:	orr	r1, r1, r6, lsr #7
   14bdc:	str	r1, [sp, #2788]	; 0xae4
   14be0:	lsl	r1, r6, #25
   14be4:	orr	r1, r1, r7, lsr #7
   14be8:	str	r1, [sp, #2784]	; 0xae0
   14bec:	add	r1, sp, #2784	; 0xae0
   14bf0:	ldrd	r8, [r1]
   14bf4:	eor	r8, r8, r2
   14bf8:	eor	r9, r9, r3
   14bfc:	mov	r2, r8
   14c00:	mov	r3, r9
   14c04:	ldrd	r8, [sp]
   14c08:	orr	r0, r6, r8
   14c0c:	orr	r1, r7, r9
   14c10:	ldrd	r6, [sp, #104]	; 0x68
   14c14:	and	r6, r6, r0
   14c18:	and	r7, r7, r1
   14c1c:	mov	r0, r6
   14c20:	mov	r1, r7
   14c24:	ldrd	r8, [sp]
   14c28:	ldrd	r6, [sp, #24]
   14c2c:	and	r6, r6, r8
   14c30:	and	r7, r7, r9
   14c34:	orr	r8, r6, r0
   14c38:	orr	r9, r7, r1
   14c3c:	adds	r0, r8, r2
   14c40:	adc	r1, r9, r3
   14c44:	ldrd	r2, [sp, #40]	; 0x28
   14c48:	adds	r2, r2, r0
   14c4c:	adc	r3, r3, r1
   14c50:	mov	r8, r2
   14c54:	mov	r9, r3
   14c58:	add	r3, sp, #7168	; 0x1c00
   14c5c:	add	r3, r3, #40	; 0x28
   14c60:	ldr	r1, [r3]
   14c64:	lsr	r3, r1, #1
   14c68:	add	r2, sp, #7168	; 0x1c00
   14c6c:	add	r2, r2, #44	; 0x2c
   14c70:	ldr	r1, [r2]
   14c74:	orr	r1, r3, r1, lsl #31
   14c78:	str	r1, [sp, #2792]	; 0xae8
   14c7c:	ldr	r1, [r2]
   14c80:	lsr	r3, r1, #1
   14c84:	add	r2, sp, #7168	; 0x1c00
   14c88:	add	r2, r2, #40	; 0x28
   14c8c:	ldr	r1, [r2]
   14c90:	orr	r1, r3, r1, lsl #31
   14c94:	str	r1, [sp, #2796]	; 0xaec
   14c98:	ldr	r1, [r2]
   14c9c:	lsr	r3, r1, #8
   14ca0:	add	r2, sp, #7168	; 0x1c00
   14ca4:	add	r2, r2, #44	; 0x2c
   14ca8:	ldr	r1, [r2]
   14cac:	orr	r1, r3, r1, lsl #24
   14cb0:	str	r1, [sp, #2800]	; 0xaf0
   14cb4:	ldr	r1, [r2]
   14cb8:	lsr	r3, r1, #8
   14cbc:	add	r2, sp, #7168	; 0x1c00
   14cc0:	add	r2, r2, #40	; 0x28
   14cc4:	ldr	r1, [r2]
   14cc8:	orr	r1, r3, r1, lsl #24
   14ccc:	str	r1, [sp, #2804]	; 0xaf4
   14cd0:	add	r3, sp, #2784	; 0xae0
   14cd4:	add	r3, r3, #8
   14cd8:	ldrd	r2, [r3]
   14cdc:	add	r1, sp, #2800	; 0xaf0
   14ce0:	ldrd	r0, [r1]
   14ce4:	eor	r2, r2, r0
   14ce8:	eor	r3, r3, r1
   14cec:	add	r1, sp, #7168	; 0x1c00
   14cf0:	add	r1, r1, #40	; 0x28
   14cf4:	ldr	r1, [r1]
   14cf8:	lsr	r1, r1, #7
   14cfc:	add	r0, sp, #7168	; 0x1c00
   14d00:	add	r0, r0, #44	; 0x2c
   14d04:	ldr	ip, [r0]
   14d08:	orr	r1, r1, ip, lsl #25
   14d0c:	str	r1, [sp, #360]	; 0x168
   14d10:	lsr	r1, ip, #7
   14d14:	str	r1, [sp, #364]	; 0x16c
   14d18:	add	r1, sp, #360	; 0x168
   14d1c:	ldrd	r0, [r1]
   14d20:	eor	r0, r0, r2
   14d24:	eor	r1, r1, r3
   14d28:	mov	r2, r0
   14d2c:	mov	r3, r1
   14d30:	add	r1, sp, #7168	; 0x1c00
   14d34:	add	r1, r1, #32
   14d38:	ldrd	r0, [r1]
   14d3c:	adds	r0, r0, r2
   14d40:	adc	r1, r1, r3
   14d44:	ldrd	r6, [sp, #72]	; 0x48
   14d48:	adds	r6, r6, r0
   14d4c:	adc	r7, r7, r1
   14d50:	strd	r6, [sp, #40]	; 0x28
   14d54:	ldrd	r6, [sp, #120]	; 0x78
   14d58:	lsr	r1, r6, #19
   14d5c:	orr	r1, r1, r7, lsl #13
   14d60:	str	r1, [sp, #2808]	; 0xaf8
   14d64:	lsr	r1, r7, #19
   14d68:	orr	r1, r1, r6, lsl #13
   14d6c:	str	r1, [sp, #2812]	; 0xafc
   14d70:	lsl	r1, r7, #3
   14d74:	orr	r1, r1, r6, lsr #29
   14d78:	str	r1, [sp, #2820]	; 0xb04
   14d7c:	lsl	r1, r6, #3
   14d80:	orr	r1, r1, r7, lsr #29
   14d84:	str	r1, [sp, #2816]	; 0xb00
   14d88:	add	r3, sp, #2800	; 0xaf0
   14d8c:	add	r3, r3, #8
   14d90:	ldrd	r0, [r3]
   14d94:	add	r3, sp, #2816	; 0xb00
   14d98:	ldrd	r2, [r3]
   14d9c:	eor	r0, r0, r2
   14da0:	eor	r1, r1, r3
   14da4:	lsr	ip, r6, #6
   14da8:	orr	ip, ip, r7, lsl #26
   14dac:	str	ip, [sp, #368]	; 0x170
   14db0:	lsr	ip, r7, #6
   14db4:	str	ip, [sp, #372]	; 0x174
   14db8:	add	r3, sp, #368	; 0x170
   14dbc:	ldrd	r6, [r3]
   14dc0:	eor	r6, r6, r0
   14dc4:	eor	r7, r7, r1
   14dc8:	ldrd	r2, [sp, #40]	; 0x28
   14dcc:	adds	r2, r2, r6
   14dd0:	adc	r3, r3, r7
   14dd4:	mov	r6, r2
   14dd8:	mov	r7, r3
   14ddc:	ldrd	r0, [sp, #16]
   14de0:	eor	r0, r0, sl
   14de4:	eor	r1, r1, fp
   14de8:	ldrd	r2, [sp, #32]
   14dec:	and	r2, r2, r0
   14df0:	and	r3, r3, r1
   14df4:	mov	r0, r2
   14df8:	mov	r1, r3
   14dfc:	eor	r0, r0, sl
   14e00:	eor	r1, r1, fp
   14e04:	sub	r3, pc, #884	; 0x374
   14e08:	ldrd	r2, [r3]
   14e0c:	strd	r6, [sp, #128]	; 0x80
   14e10:	adds	r6, r6, r2
   14e14:	adc	r7, r7, r3
   14e18:	adds	r4, r4, r6
   14e1c:	adc	r5, r5, r7
   14e20:	adds	r0, r0, r4
   14e24:	adc	r1, r1, r5
   14e28:	ldrd	r6, [sp, #32]
   14e2c:	lsr	r3, r6, #14
   14e30:	orr	ip, r3, r7, lsl #18
   14e34:	str	ip, [sp, #2824]	; 0xb08
   14e38:	lsr	r3, r7, #14
   14e3c:	orr	ip, r3, r6, lsl #18
   14e40:	str	ip, [sp, #2828]	; 0xb0c
   14e44:	lsr	r3, r6, #18
   14e48:	orr	ip, r3, r7, lsl #14
   14e4c:	str	ip, [sp, #2832]	; 0xb10
   14e50:	lsr	r3, r7, #18
   14e54:	orr	ip, r3, r6, lsl #14
   14e58:	str	ip, [sp, #2836]	; 0xb14
   14e5c:	add	r3, sp, #2816	; 0xb00
   14e60:	add	r3, r3, #8
   14e64:	ldrd	r2, [r3]
   14e68:	add	ip, sp, #2832	; 0xb10
   14e6c:	ldrd	r4, [ip]
   14e70:	eor	r2, r2, r4
   14e74:	eor	r3, r3, r5
   14e78:	lsl	ip, r7, #23
   14e7c:	mov	r4, r6
   14e80:	mov	r5, r7
   14e84:	orr	ip, ip, r6, lsr #9
   14e88:	str	ip, [sp, #2844]	; 0xb1c
   14e8c:	lsl	ip, r4, #23
   14e90:	orr	ip, ip, r5, lsr #9
   14e94:	str	ip, [sp, #2840]	; 0xb18
   14e98:	add	ip, sp, #2832	; 0xb10
   14e9c:	add	ip, ip, #8
   14ea0:	ldrd	r4, [ip]
   14ea4:	eor	r4, r4, r2
   14ea8:	eor	r5, r5, r3
   14eac:	adds	r4, r0, r4
   14eb0:	adc	r5, r1, r5
   14eb4:	ldrd	r6, [sp, #104]	; 0x68
   14eb8:	adds	r6, r6, r4
   14ebc:	adc	r7, r7, r5
   14ec0:	lsr	r3, r8, #28
   14ec4:	orr	r1, r3, r9, lsl #4
   14ec8:	str	r1, [sp, #2848]	; 0xb20
   14ecc:	lsr	r3, r9, #28
   14ed0:	orr	r1, r3, r8, lsl #4
   14ed4:	str	r1, [sp, #2852]	; 0xb24
   14ed8:	lsl	r3, r9, #30
   14edc:	orr	r1, r3, r8, lsr #2
   14ee0:	str	r1, [sp, #2860]	; 0xb2c
   14ee4:	lsl	r3, r8, #30
   14ee8:	orr	r1, r3, r9, lsr #2
   14eec:	str	r1, [sp, #2856]	; 0xb28
   14ef0:	add	r3, sp, #2848	; 0xb20
   14ef4:	ldrd	r2, [r3]
   14ef8:	add	r1, sp, #2848	; 0xb20
   14efc:	add	r1, r1, #8
   14f00:	ldrd	r0, [r1]
   14f04:	eor	r2, r2, r0
   14f08:	eor	r3, r3, r1
   14f0c:	lsl	r1, r9, #25
   14f10:	orr	r1, r1, r8, lsr #7
   14f14:	str	r1, [sp, #2868]	; 0xb34
   14f18:	lsl	r1, r8, #25
   14f1c:	orr	r1, r1, r9, lsr #7
   14f20:	str	r1, [sp, #2864]	; 0xb30
   14f24:	add	r1, sp, #2864	; 0xb30
   14f28:	ldrd	r0, [r1]
   14f2c:	eor	r0, r0, r2
   14f30:	eor	r1, r1, r3
   14f34:	strd	r0, [sp, #40]	; 0x28
   14f38:	ldrd	r2, [sp, #24]
   14f3c:	orr	r2, r2, r8
   14f40:	orr	r3, r3, r9
   14f44:	mov	r0, r2
   14f48:	mov	r1, r3
   14f4c:	ldrd	r2, [sp]
   14f50:	and	r2, r2, r0
   14f54:	and	r3, r3, r1
   14f58:	mov	r0, r2
   14f5c:	mov	r1, r3
   14f60:	strd	r8, [sp, #160]	; 0xa0
   14f64:	ldrd	r2, [sp, #24]
   14f68:	and	r2, r2, r8
   14f6c:	and	r3, r3, r9
   14f70:	orr	r8, r2, r0
   14f74:	orr	r9, r3, r1
   14f78:	mov	r0, r8
   14f7c:	mov	r1, r9
   14f80:	ldrd	r8, [sp, #40]	; 0x28
   14f84:	adds	r8, r8, r0
   14f88:	adc	r9, r9, r1
   14f8c:	adds	r4, r4, r8
   14f90:	adc	r5, r5, r9
   14f94:	add	r3, sp, #7168	; 0x1c00
   14f98:	add	r3, r3, #48	; 0x30
   14f9c:	ldr	r1, [r3]
   14fa0:	lsr	r3, r1, #1
   14fa4:	add	r2, sp, #7168	; 0x1c00
   14fa8:	add	r2, r2, #52	; 0x34
   14fac:	ldr	r1, [r2]
   14fb0:	orr	r1, r3, r1, lsl #31
   14fb4:	str	r1, [sp, #2872]	; 0xb38
   14fb8:	ldr	r1, [r2]
   14fbc:	lsr	r3, r1, #1
   14fc0:	add	r2, sp, #7168	; 0x1c00
   14fc4:	add	r2, r2, #48	; 0x30
   14fc8:	ldr	r1, [r2]
   14fcc:	orr	r1, r3, r1, lsl #31
   14fd0:	str	r1, [sp, #2876]	; 0xb3c
   14fd4:	ldr	r1, [r2]
   14fd8:	lsr	r3, r1, #8
   14fdc:	add	r2, sp, #7168	; 0x1c00
   14fe0:	add	r2, r2, #52	; 0x34
   14fe4:	ldr	r1, [r2]
   14fe8:	orr	r1, r3, r1, lsl #24
   14fec:	str	r1, [sp, #2880]	; 0xb40
   14ff0:	ldr	r1, [r2]
   14ff4:	lsr	r3, r1, #8
   14ff8:	add	r2, sp, #7168	; 0x1c00
   14ffc:	add	r2, r2, #48	; 0x30
   15000:	ldr	r1, [r2]
   15004:	orr	r1, r3, r1, lsl #24
   15008:	str	r1, [sp, #2884]	; 0xb44
   1500c:	add	r3, sp, #2864	; 0xb30
   15010:	add	r3, r3, #8
   15014:	ldrd	r2, [r3]
   15018:	add	r1, sp, #2880	; 0xb40
   1501c:	ldrd	r8, [r1]
   15020:	eor	r2, r2, r8
   15024:	eor	r3, r3, r9
   15028:	add	r1, sp, #7168	; 0x1c00
   1502c:	add	r1, r1, #48	; 0x30
   15030:	ldr	r1, [r1]
   15034:	lsr	r1, r1, #7
   15038:	add	r0, sp, #7168	; 0x1c00
   1503c:	add	r0, r0, #52	; 0x34
   15040:	ldr	ip, [r0]
   15044:	orr	r1, r1, ip, lsl #25
   15048:	str	r1, [sp, #376]	; 0x178
   1504c:	lsr	r1, ip, #7
   15050:	str	r1, [sp, #380]	; 0x17c
   15054:	add	r1, sp, #376	; 0x178
   15058:	ldrd	r8, [r1]
   1505c:	eor	r8, r8, r2
   15060:	eor	r9, r9, r3
   15064:	mov	r2, r8
   15068:	mov	r3, r9
   1506c:	add	r1, sp, #7168	; 0x1c00
   15070:	add	r1, r1, #40	; 0x28
   15074:	ldrd	r8, [r1]
   15078:	adds	r8, r8, r2
   1507c:	adc	r9, r9, r3
   15080:	ldrd	r0, [sp, #80]	; 0x50
   15084:	adds	r0, r0, r8
   15088:	adc	r1, r1, r9
   1508c:	mov	r2, r0
   15090:	mov	r3, r1
   15094:	ldrd	r8, [sp, #8]
   15098:	lsr	r1, r8, #19
   1509c:	orr	r1, r1, r9, lsl #13
   150a0:	str	r1, [sp, #2888]	; 0xb48
   150a4:	lsr	r1, r9, #19
   150a8:	orr	r1, r1, r8, lsl #13
   150ac:	str	r1, [sp, #2892]	; 0xb4c
   150b0:	lsl	r1, r9, #3
   150b4:	orr	r1, r1, r8, lsr #29
   150b8:	str	r1, [sp, #2900]	; 0xb54
   150bc:	lsl	r1, r8, #3
   150c0:	orr	r1, r1, r9, lsr #29
   150c4:	str	r1, [sp, #2896]	; 0xb50
   150c8:	add	r1, sp, #2880	; 0xb40
   150cc:	add	r1, r1, #8
   150d0:	ldrd	r8, [r1]
   150d4:	add	r1, sp, #2896	; 0xb50
   150d8:	ldrd	r0, [r1]
   150dc:	eor	r8, r8, r0
   150e0:	eor	r9, r9, r1
   150e4:	mov	r0, r8
   150e8:	mov	r1, r9
   150ec:	ldrd	r8, [sp, #8]
   150f0:	lsr	ip, r8, #6
   150f4:	orr	ip, ip, r9, lsl #26
   150f8:	str	ip, [sp, #384]	; 0x180
   150fc:	ldr	ip, [sp, #12]
   15100:	lsr	ip, ip, #6
   15104:	str	ip, [sp, #388]	; 0x184
   15108:	add	ip, sp, #384	; 0x180
   1510c:	ldrd	r8, [ip]
   15110:	eor	r8, r8, r0
   15114:	eor	r9, r9, r1
   15118:	adds	r8, r2, r8
   1511c:	adc	r9, r3, r9
   15120:	ldrd	r0, [sp, #16]
   15124:	ldrd	r2, [sp, #32]
   15128:	eor	r0, r0, r2
   1512c:	eor	r1, r1, r3
   15130:	mov	r2, r6
   15134:	mov	r3, r7
   15138:	and	r2, r2, r0
   1513c:	and	r3, r3, r1
   15140:	mov	r0, r2
   15144:	mov	r1, r3
   15148:	ldrd	r2, [sp, #16]
   1514c:	eor	r2, r2, r0
   15150:	eor	r3, r3, r1
   15154:	mov	r0, r2
   15158:	mov	r1, r3
   1515c:	add	r3, pc, #900	; 0x384
   15160:	ldrd	r2, [r3]
   15164:	strd	r8, [sp, #104]	; 0x68
   15168:	adds	r8, r8, r2
   1516c:	adc	r9, r9, r3
   15170:	adds	sl, sl, r8
   15174:	adc	fp, fp, r9
   15178:	adds	r0, r0, sl
   1517c:	adc	r1, r1, fp
   15180:	lsr	r3, r6, #14
   15184:	orr	ip, r3, r7, lsl #18
   15188:	str	ip, [sp, #2904]	; 0xb58
   1518c:	lsr	r3, r7, #14
   15190:	orr	ip, r3, r6, lsl #18
   15194:	str	ip, [sp, #2908]	; 0xb5c
   15198:	lsr	r3, r6, #18
   1519c:	orr	ip, r3, r7, lsl #14
   151a0:	str	ip, [sp, #2912]	; 0xb60
   151a4:	lsr	r3, r7, #18
   151a8:	orr	ip, r3, r6, lsl #14
   151ac:	str	ip, [sp, #2916]	; 0xb64
   151b0:	add	r3, sp, #2896	; 0xb50
   151b4:	add	r3, r3, #8
   151b8:	ldrd	r2, [r3]
   151bc:	add	ip, sp, #2912	; 0xb60
   151c0:	ldrd	sl, [ip]
   151c4:	eor	r2, r2, sl
   151c8:	eor	r3, r3, fp
   151cc:	lsl	ip, r7, #23
   151d0:	orr	ip, ip, r6, lsr #9
   151d4:	str	ip, [sp, #2924]	; 0xb6c
   151d8:	lsl	ip, r6, #23
   151dc:	orr	ip, ip, r7, lsr #9
   151e0:	str	ip, [sp, #2920]	; 0xb68
   151e4:	add	ip, sp, #2912	; 0xb60
   151e8:	add	ip, ip, #8
   151ec:	ldrd	sl, [ip]
   151f0:	eor	sl, sl, r2
   151f4:	eor	fp, fp, r3
   151f8:	adds	sl, r0, sl
   151fc:	adc	fp, r1, fp
   15200:	ldrd	r2, [sp]
   15204:	strd	sl, [sp]
   15208:	adds	r2, r2, sl
   1520c:	adc	r3, r3, fp
   15210:	strd	r2, [sp, #40]	; 0x28
   15214:	lsr	r3, r4, #28
   15218:	orr	r1, r3, r5, lsl #4
   1521c:	str	r1, [sp, #2928]	; 0xb70
   15220:	lsr	r3, r5, #28
   15224:	orr	r1, r3, r4, lsl #4
   15228:	str	r1, [sp, #2932]	; 0xb74
   1522c:	lsl	r3, r5, #30
   15230:	orr	r1, r3, r4, lsr #2
   15234:	str	r1, [sp, #2940]	; 0xb7c
   15238:	lsl	r3, r4, #30
   1523c:	orr	r1, r3, r5, lsr #2
   15240:	str	r1, [sp, #2936]	; 0xb78
   15244:	add	r3, sp, #2928	; 0xb70
   15248:	ldrd	r2, [r3]
   1524c:	add	r1, sp, #2928	; 0xb70
   15250:	add	r1, r1, #8
   15254:	ldrd	sl, [r1]
   15258:	eor	r2, r2, sl
   1525c:	eor	r3, r3, fp
   15260:	lsl	r1, r5, #25
   15264:	orr	r1, r1, r4, lsr #7
   15268:	str	r1, [sp, #2948]	; 0xb84
   1526c:	lsl	r1, r4, #25
   15270:	orr	r1, r1, r5, lsr #7
   15274:	str	r1, [sp, #2944]	; 0xb80
   15278:	add	r1, sp, #2944	; 0xb80
   1527c:	ldrd	sl, [r1]
   15280:	eor	sl, sl, r2
   15284:	eor	fp, fp, r3
   15288:	mov	r2, sl
   1528c:	mov	r3, fp
   15290:	ldrd	sl, [sp, #160]	; 0xa0
   15294:	orr	r8, sl, r4
   15298:	orr	r9, fp, r5
   1529c:	mov	r0, r8
   152a0:	mov	r1, r9
   152a4:	ldrd	r8, [sp, #24]
   152a8:	and	r8, r8, r0
   152ac:	and	r9, r9, r1
   152b0:	mov	r0, r8
   152b4:	mov	r1, r9
   152b8:	mov	r8, sl
   152bc:	mov	r9, fp
   152c0:	and	r8, r8, r4
   152c4:	and	r9, r9, r5
   152c8:	orr	r8, r8, r0
   152cc:	orr	r9, r9, r1
   152d0:	adds	r0, r8, r2
   152d4:	adc	r1, r9, r3
   152d8:	ldrd	r2, [sp]
   152dc:	adds	r2, r2, r0
   152e0:	adc	r3, r3, r1
   152e4:	strd	r2, [sp, #136]	; 0x88
   152e8:	add	r3, sp, #7168	; 0x1c00
   152ec:	add	r3, r3, #56	; 0x38
   152f0:	ldr	r1, [r3]
   152f4:	lsr	r3, r1, #1
   152f8:	add	r2, sp, #7168	; 0x1c00
   152fc:	add	r2, r2, #60	; 0x3c
   15300:	ldr	r1, [r2]
   15304:	orr	r1, r3, r1, lsl #31
   15308:	str	r1, [sp, #2952]	; 0xb88
   1530c:	ldr	r1, [r2]
   15310:	lsr	r3, r1, #1
   15314:	add	r2, sp, #7168	; 0x1c00
   15318:	add	r2, r2, #56	; 0x38
   1531c:	ldr	r1, [r2]
   15320:	orr	r1, r3, r1, lsl #31
   15324:	str	r1, [sp, #2956]	; 0xb8c
   15328:	ldr	r1, [r2]
   1532c:	lsr	r3, r1, #8
   15330:	add	r2, sp, #7168	; 0x1c00
   15334:	add	r2, r2, #60	; 0x3c
   15338:	ldr	r1, [r2]
   1533c:	orr	r1, r3, r1, lsl #24
   15340:	str	r1, [sp, #2960]	; 0xb90
   15344:	ldr	r1, [r2]
   15348:	lsr	r3, r1, #8
   1534c:	add	r2, sp, #7168	; 0x1c00
   15350:	add	r2, r2, #56	; 0x38
   15354:	ldr	r1, [r2]
   15358:	orr	r1, r3, r1, lsl #24
   1535c:	str	r1, [sp, #2964]	; 0xb94
   15360:	add	r3, sp, #2944	; 0xb80
   15364:	add	r3, r3, #8
   15368:	ldrd	r2, [r3]
   1536c:	add	r1, sp, #2960	; 0xb90
   15370:	ldrd	sl, [r1]
   15374:	eor	r2, r2, sl
   15378:	eor	r3, r3, fp
   1537c:	add	r1, sp, #7168	; 0x1c00
   15380:	add	r1, r1, #56	; 0x38
   15384:	ldr	r1, [r1]
   15388:	lsr	r1, r1, #7
   1538c:	add	r0, sp, #7168	; 0x1c00
   15390:	add	r0, r0, #60	; 0x3c
   15394:	ldr	ip, [r0]
   15398:	orr	r1, r1, ip, lsl #25
   1539c:	str	r1, [sp, #392]	; 0x188
   153a0:	lsr	r1, ip, #7
   153a4:	str	r1, [sp, #396]	; 0x18c
   153a8:	add	r1, sp, #392	; 0x188
   153ac:	ldrd	sl, [r1]
   153b0:	eor	sl, sl, r2
   153b4:	eor	fp, fp, r3
   153b8:	mov	r2, sl
   153bc:	mov	r3, fp
   153c0:	add	r1, sp, #7168	; 0x1c00
   153c4:	add	r1, r1, #48	; 0x30
   153c8:	ldrd	sl, [r1]
   153cc:	adds	sl, sl, r2
   153d0:	adc	fp, fp, r3
   153d4:	mov	r2, sl
   153d8:	mov	r3, fp
   153dc:	ldrd	sl, [sp, #88]	; 0x58
   153e0:	adds	sl, sl, r2
   153e4:	adc	fp, fp, r3
   153e8:	mov	r2, sl
   153ec:	mov	r3, fp
   153f0:	ldrd	r8, [sp, #128]	; 0x80
   153f4:	lsr	r1, r8, #19
   153f8:	orr	r1, r1, r9, lsl #13
   153fc:	str	r1, [sp, #2968]	; 0xb98
   15400:	lsr	r1, r9, #19
   15404:	orr	r1, r1, r8, lsl #13
   15408:	str	r1, [sp, #2972]	; 0xb9c
   1540c:	lsl	r1, r9, #3
   15410:	orr	r1, r1, r8, lsr #29
   15414:	str	r1, [sp, #2980]	; 0xba4
   15418:	lsl	r1, r8, #3
   1541c:	orr	r1, r1, r9, lsr #29
   15420:	str	r1, [sp, #2976]	; 0xba0
   15424:	add	r1, sp, #2960	; 0xb90
   15428:	add	r1, r1, #8
   1542c:	ldrd	sl, [r1]
   15430:	add	r1, sp, #2976	; 0xba0
   15434:	ldrd	r0, [r1]
   15438:	eor	sl, sl, r0
   1543c:	eor	fp, fp, r1
   15440:	mov	r0, sl
   15444:	mov	r1, fp
   15448:	lsr	ip, r8, #6
   1544c:	orr	ip, ip, r9, lsl #26
   15450:	str	ip, [sp, #400]	; 0x190
   15454:	lsr	ip, r9, #6
   15458:	str	ip, [sp, #404]	; 0x194
   1545c:	add	ip, sp, #400	; 0x190
   15460:	ldrd	sl, [ip]
   15464:	eor	sl, sl, r0
   15468:	eor	fp, fp, r1
   1546c:	adds	sl, r2, sl
   15470:	adc	fp, r3, fp
   15474:	strd	r6, [sp]
   15478:	mov	r0, r6
   1547c:	mov	r1, r7
   15480:	ldrd	r6, [sp, #32]
   15484:	mov	r2, r6
   15488:	mov	r3, r7
   1548c:	eor	r2, r2, r0
   15490:	eor	r3, r3, r1
   15494:	mov	r0, r2
   15498:	mov	r1, r3
   1549c:	ldrd	r8, [sp, #40]	; 0x28
   154a0:	mov	r2, r8
   154a4:	mov	r3, r9
   154a8:	and	r2, r2, r0
   154ac:	and	r3, r3, r1
   154b0:	mov	r0, r2
   154b4:	mov	r1, r3
   154b8:	mov	r2, r6
   154bc:	mov	r3, r7
   154c0:	eor	r2, r2, r0
   154c4:	eor	r3, r3, r1
   154c8:	mov	r0, r2
   154cc:	mov	r1, r3
   154d0:	add	r3, pc, #24
   154d4:	ldrd	r2, [r3]
   154d8:	strd	sl, [sp, #144]	; 0x90
   154dc:	adds	sl, sl, r2
   154e0:	adc	fp, fp, r3
   154e4:	b	15500 <abort@plt+0x5020>
   154e8:	cdplt	14, 14, cr0, cr15, cr4, {7}
   154ec:	svclt	0x00597fc7
   154f0:	stccc	15, cr8, [r8, #776]!	; 0x308
   154f4:			; <UNDEFINED> instruction: 0xc6e00bf3
   154f8:	movwls	sl, #42789	; 0xa725
   154fc:	strle	r9, [r7, #327]!	; 0x147
   15500:	ldrd	r6, [sp, #16]
   15504:	adds	r6, r6, sl
   15508:	adc	r7, r7, fp
   1550c:	adds	r0, r0, r6
   15510:	adc	r1, r1, r7
   15514:	lsr	r3, r8, #14
   15518:	mov	r6, r8
   1551c:	mov	r7, r9
   15520:	orr	ip, r3, r9, lsl #18
   15524:	str	ip, [sp, #2984]	; 0xba8
   15528:	lsr	r3, r9, #14
   1552c:	orr	ip, r3, r8, lsl #18
   15530:	str	ip, [sp, #2988]	; 0xbac
   15534:	lsr	r3, r8, #18
   15538:	orr	ip, r3, r9, lsl #14
   1553c:	str	ip, [sp, #2992]	; 0xbb0
   15540:	lsr	r3, r9, #18
   15544:	orr	ip, r3, r8, lsl #14
   15548:	str	ip, [sp, #2996]	; 0xbb4
   1554c:	add	r3, sp, #2976	; 0xba0
   15550:	add	r3, r3, #8
   15554:	ldrd	r2, [r3]
   15558:	add	ip, sp, #2992	; 0xbb0
   1555c:	ldrd	r8, [ip]
   15560:	eor	r2, r2, r8
   15564:	eor	r3, r3, r9
   15568:	lsl	ip, r7, #23
   1556c:	orr	ip, ip, r6, lsr #9
   15570:	str	ip, [sp, #3004]	; 0xbbc
   15574:	lsl	ip, r6, #23
   15578:	orr	ip, ip, r7, lsr #9
   1557c:	str	ip, [sp, #3000]	; 0xbb8
   15580:	add	ip, sp, #2992	; 0xbb0
   15584:	add	ip, ip, #8
   15588:	ldrd	r8, [ip]
   1558c:	eor	r8, r8, r2
   15590:	eor	r9, r9, r3
   15594:	adds	r8, r0, r8
   15598:	adc	r9, r1, r9
   1559c:	mov	r2, r8
   155a0:	mov	r3, r9
   155a4:	strd	r2, [sp, #16]
   155a8:	ldrd	r0, [sp, #24]
   155ac:	adds	r0, r0, r8
   155b0:	adc	r1, r1, r9
   155b4:	mov	r2, r0
   155b8:	mov	r3, r1
   155bc:	strd	r2, [sp, #24]
   155c0:	ldrd	r6, [sp, #136]	; 0x88
   155c4:	lsr	r3, r6, #28
   155c8:	orr	r1, r3, r7, lsl #4
   155cc:	str	r1, [sp, #3008]	; 0xbc0
   155d0:	lsr	r3, r7, #28
   155d4:	orr	r1, r3, r6, lsl #4
   155d8:	str	r1, [sp, #3012]	; 0xbc4
   155dc:	lsl	r3, r7, #30
   155e0:	orr	r1, r3, r6, lsr #2
   155e4:	str	r1, [sp, #3020]	; 0xbcc
   155e8:	lsl	r3, r6, #30
   155ec:	orr	r1, r3, r7, lsr #2
   155f0:	str	r1, [sp, #3016]	; 0xbc8
   155f4:	add	r3, sp, #3008	; 0xbc0
   155f8:	ldrd	r2, [r3]
   155fc:	add	r1, sp, #3008	; 0xbc0
   15600:	add	r1, r1, #8
   15604:	ldrd	r8, [r1]
   15608:	eor	r2, r2, r8
   1560c:	eor	r3, r3, r9
   15610:	lsl	r1, r7, #25
   15614:	orr	r1, r1, r6, lsr #7
   15618:	str	r1, [sp, #3028]	; 0xbd4
   1561c:	lsl	r1, r6, #25
   15620:	orr	r1, r1, r7, lsr #7
   15624:	str	r1, [sp, #3024]	; 0xbd0
   15628:	add	r1, sp, #3024	; 0xbd0
   1562c:	ldrd	r8, [r1]
   15630:	eor	r8, r8, r2
   15634:	eor	r9, r9, r3
   15638:	mov	r2, r8
   1563c:	mov	r3, r9
   15640:	mov	sl, r4
   15644:	mov	fp, r5
   15648:	orr	r4, r4, r6
   1564c:	orr	r5, r5, r7
   15650:	ldrd	r8, [sp, #160]	; 0xa0
   15654:	and	r8, r8, r4
   15658:	and	r9, r9, r5
   1565c:	mov	r4, sl
   15660:	mov	r5, fp
   15664:	and	r4, r4, r6
   15668:	and	r5, r5, r7
   1566c:	orr	r0, r8, r4
   15670:	orr	r1, r9, r5
   15674:	adds	r0, r0, r2
   15678:	adc	r1, r1, r3
   1567c:	ldrd	r2, [sp, #16]
   15680:	adds	r2, r2, r0
   15684:	adc	r3, r3, r1
   15688:	mov	r4, r2
   1568c:	mov	r5, r3
   15690:	add	r3, sp, #7232	; 0x1c40
   15694:	ldr	r2, [r3]
   15698:	lsr	r3, r2, #1
   1569c:	add	r2, sp, #7232	; 0x1c40
   156a0:	add	r2, r2, #4
   156a4:	ldr	r2, [r2]
   156a8:	orr	r2, r3, r2, lsl #31
   156ac:	str	r2, [sp, #3032]	; 0xbd8
   156b0:	add	r3, sp, #7232	; 0x1c40
   156b4:	add	r3, r3, #4
   156b8:	ldr	r2, [r3]
   156bc:	lsr	r3, r2, #1
   156c0:	add	r2, sp, #7232	; 0x1c40
   156c4:	ldr	r2, [r2]
   156c8:	orr	r2, r3, r2, lsl #31
   156cc:	str	r2, [sp, #3036]	; 0xbdc
   156d0:	add	r3, sp, #7232	; 0x1c40
   156d4:	ldr	r2, [r3]
   156d8:	lsr	r3, r2, #8
   156dc:	add	r2, sp, #7232	; 0x1c40
   156e0:	add	r2, r2, #4
   156e4:	ldr	r2, [r2]
   156e8:	orr	r2, r3, r2, lsl #24
   156ec:	str	r2, [sp, #3040]	; 0xbe0
   156f0:	add	r3, sp, #7232	; 0x1c40
   156f4:	add	r3, r3, #4
   156f8:	ldr	r2, [r3]
   156fc:	lsr	r3, r2, #8
   15700:	add	r2, sp, #7232	; 0x1c40
   15704:	ldr	r2, [r2]
   15708:	orr	r2, r3, r2, lsl #24
   1570c:	str	r2, [sp, #3044]	; 0xbe4
   15710:	add	r3, sp, #3024	; 0xbd0
   15714:	add	r3, r3, #8
   15718:	ldrd	r2, [r3]
   1571c:	add	r1, sp, #3040	; 0xbe0
   15720:	ldrd	r8, [r1]
   15724:	eor	r2, r2, r8
   15728:	eor	r3, r3, r9
   1572c:	add	r1, sp, #7232	; 0x1c40
   15730:	ldr	r1, [r1]
   15734:	lsr	r1, r1, #7
   15738:	add	r0, sp, #7232	; 0x1c40
   1573c:	add	r0, r0, #4
   15740:	ldr	ip, [r0]
   15744:	orr	r1, r1, ip, lsl #25
   15748:	str	r1, [sp, #408]	; 0x198
   1574c:	lsr	r1, ip, #7
   15750:	str	r1, [sp, #412]	; 0x19c
   15754:	add	r1, sp, #408	; 0x198
   15758:	ldrd	r8, [r1]
   1575c:	eor	r8, r8, r2
   15760:	eor	r9, r9, r3
   15764:	mov	r2, r8
   15768:	mov	r3, r9
   1576c:	add	r1, sp, #7168	; 0x1c00
   15770:	add	r1, r1, #56	; 0x38
   15774:	ldrd	r8, [r1]
   15778:	adds	r8, r8, r2
   1577c:	adc	r9, r9, r3
   15780:	ldrd	r6, [sp, #96]	; 0x60
   15784:	adds	r6, r6, r8
   15788:	adc	r7, r7, r9
   1578c:	mov	r2, r6
   15790:	mov	r3, r7
   15794:	ldrd	r8, [sp, #104]	; 0x68
   15798:	lsr	r1, r8, #19
   1579c:	orr	r1, r1, r9, lsl #13
   157a0:	str	r1, [sp, #3048]	; 0xbe8
   157a4:	lsr	r1, r9, #19
   157a8:	orr	r1, r1, r8, lsl #13
   157ac:	str	r1, [sp, #3052]	; 0xbec
   157b0:	lsl	r1, r9, #3
   157b4:	orr	r1, r1, r8, lsr #29
   157b8:	str	r1, [sp, #3060]	; 0xbf4
   157bc:	lsl	r1, r8, #3
   157c0:	orr	r1, r1, r9, lsr #29
   157c4:	str	r1, [sp, #3056]	; 0xbf0
   157c8:	add	r1, sp, #3040	; 0xbe0
   157cc:	add	r1, r1, #8
   157d0:	ldrd	r6, [r1]
   157d4:	add	r1, sp, #3056	; 0xbf0
   157d8:	ldrd	r0, [r1]
   157dc:	eor	r6, r6, r0
   157e0:	eor	r7, r7, r1
   157e4:	mov	r1, r7
   157e8:	lsr	ip, r8, #6
   157ec:	orr	ip, ip, r9, lsl #26
   157f0:	str	ip, [sp, #416]	; 0x1a0
   157f4:	lsr	ip, r9, #6
   157f8:	str	ip, [sp, #420]	; 0x1a4
   157fc:	add	ip, sp, #416	; 0x1a0
   15800:	ldrd	r8, [ip]
   15804:	eor	r8, r8, r6
   15808:	eor	r9, r9, r1
   1580c:	adds	r8, r2, r8
   15810:	adc	r9, r3, r9
   15814:	ldrd	r6, [sp]
   15818:	ldrd	r2, [sp, #40]	; 0x28
   1581c:	eor	r2, r2, r6
   15820:	eor	r3, r3, r7
   15824:	mov	r0, r2
   15828:	mov	r1, r3
   1582c:	ldrd	r2, [sp, #24]
   15830:	and	r2, r2, r0
   15834:	and	r3, r3, r1
   15838:	mov	r0, r2
   1583c:	mov	r1, r3
   15840:	strd	r6, [sp, #168]	; 0xa8
   15844:	mov	r2, r6
   15848:	mov	r3, r7
   1584c:	eor	r2, r2, r0
   15850:	eor	r3, r3, r1
   15854:	mov	r0, r2
   15858:	mov	r1, r3
   1585c:	sub	r3, pc, #876	; 0x36c
   15860:	ldrd	r2, [r3]
   15864:	strd	r8, [sp, #152]	; 0x98
   15868:	adds	r8, r8, r2
   1586c:	adc	r9, r9, r3
   15870:	mov	r2, r8
   15874:	mov	r3, r9
   15878:	ldrd	r8, [sp, #32]
   1587c:	adds	r8, r8, r2
   15880:	adc	r9, r9, r3
   15884:	adds	r0, r0, r8
   15888:	adc	r1, r1, r9
   1588c:	ldrd	r8, [sp, #24]
   15890:	lsr	r3, r8, #14
   15894:	orr	r2, r3, r9, lsl #18
   15898:	str	r2, [sp, #3064]	; 0xbf8
   1589c:	lsr	r3, r9, #14
   158a0:	orr	r2, r3, r8, lsl #18
   158a4:	str	r2, [sp, #3068]	; 0xbfc
   158a8:	lsr	r3, r8, #18
   158ac:	orr	r2, r3, r9, lsl #14
   158b0:	str	r2, [sp, #3072]	; 0xc00
   158b4:	lsr	r3, r9, #18
   158b8:	mov	r6, r8
   158bc:	mov	r7, r9
   158c0:	orr	r2, r3, r8, lsl #14
   158c4:	str	r2, [sp, #3076]	; 0xc04
   158c8:	add	r3, sp, #3056	; 0xbf0
   158cc:	add	r3, r3, #8
   158d0:	ldrd	r2, [r3]
   158d4:	add	ip, sp, #3072	; 0xc00
   158d8:	ldrd	r8, [ip]
   158dc:	eor	r2, r2, r8
   158e0:	eor	r3, r3, r9
   158e4:	lsl	ip, r7, #23
   158e8:	orr	ip, ip, r6, lsr #9
   158ec:	str	ip, [sp, #3084]	; 0xc0c
   158f0:	lsl	ip, r6, #23
   158f4:	orr	ip, ip, r7, lsr #9
   158f8:	str	ip, [sp, #3080]	; 0xc08
   158fc:	add	ip, sp, #3072	; 0xc00
   15900:	add	ip, ip, #8
   15904:	ldrd	r8, [ip]
   15908:	eor	r8, r8, r2
   1590c:	eor	r9, r9, r3
   15910:	adds	r8, r0, r8
   15914:	adc	r9, r1, r9
   15918:	mov	r2, r8
   1591c:	mov	r3, r9
   15920:	ldrd	r8, [sp, #160]	; 0xa0
   15924:	strd	r2, [sp]
   15928:	adds	r8, r8, r2
   1592c:	adc	r9, r9, r3
   15930:	strd	r8, [sp, #32]
   15934:	lsr	r3, r4, #28
   15938:	orr	r1, r3, r5, lsl #4
   1593c:	str	r1, [sp, #3088]	; 0xc10
   15940:	lsr	r3, r5, #28
   15944:	orr	r1, r3, r4, lsl #4
   15948:	str	r1, [sp, #3092]	; 0xc14
   1594c:	lsl	r3, r5, #30
   15950:	orr	r1, r3, r4, lsr #2
   15954:	str	r1, [sp, #3100]	; 0xc1c
   15958:	lsl	r3, r4, #30
   1595c:	orr	r1, r3, r5, lsr #2
   15960:	str	r1, [sp, #3096]	; 0xc18
   15964:	add	r3, sp, #3088	; 0xc10
   15968:	ldrd	r2, [r3]
   1596c:	add	r1, sp, #3088	; 0xc10
   15970:	add	r1, r1, #8
   15974:	ldrd	r8, [r1]
   15978:	eor	r2, r2, r8
   1597c:	eor	r3, r3, r9
   15980:	lsl	r1, r5, #25
   15984:	orr	r1, r1, r4, lsr #7
   15988:	str	r1, [sp, #3108]	; 0xc24
   1598c:	lsl	r1, r4, #25
   15990:	orr	r1, r1, r5, lsr #7
   15994:	str	r1, [sp, #3104]	; 0xc20
   15998:	add	r1, sp, #3104	; 0xc20
   1599c:	ldrd	r8, [r1]
   159a0:	eor	r8, r8, r2
   159a4:	eor	r9, r9, r3
   159a8:	mov	r2, r8
   159ac:	mov	r3, r9
   159b0:	ldrd	r6, [sp, #136]	; 0x88
   159b4:	orr	r8, r6, r4
   159b8:	orr	r9, r7, r5
   159bc:	strd	sl, [sp, #160]	; 0xa0
   159c0:	and	sl, sl, r8
   159c4:	and	fp, fp, r9
   159c8:	mov	r8, r6
   159cc:	mov	r9, r7
   159d0:	and	r8, r8, r4
   159d4:	and	r9, r9, r5
   159d8:	orr	r8, r8, sl
   159dc:	orr	r9, r9, fp
   159e0:	adds	r0, r8, r2
   159e4:	adc	r1, r9, r3
   159e8:	ldrd	r2, [sp]
   159ec:	adds	r2, r2, r0
   159f0:	adc	r3, r3, r1
   159f4:	strd	r2, [sp]
   159f8:	add	r3, sp, #7232	; 0x1c40
   159fc:	add	r3, r3, #8
   15a00:	ldr	r1, [r3]
   15a04:	lsr	r3, r1, #1
   15a08:	add	r2, sp, #7232	; 0x1c40
   15a0c:	add	r2, r2, #12
   15a10:	ldr	r1, [r2]
   15a14:	orr	r1, r3, r1, lsl #31
   15a18:	str	r1, [sp, #3112]	; 0xc28
   15a1c:	ldr	r1, [r2]
   15a20:	lsr	r3, r1, #1
   15a24:	add	r2, sp, #7232	; 0x1c40
   15a28:	add	r2, r2, #8
   15a2c:	ldr	r1, [r2]
   15a30:	orr	r1, r3, r1, lsl #31
   15a34:	str	r1, [sp, #3116]	; 0xc2c
   15a38:	ldr	r1, [r2]
   15a3c:	lsr	r3, r1, #8
   15a40:	add	r2, sp, #7232	; 0x1c40
   15a44:	add	r2, r2, #12
   15a48:	ldr	r1, [r2]
   15a4c:	orr	r1, r3, r1, lsl #24
   15a50:	str	r1, [sp, #3120]	; 0xc30
   15a54:	ldr	r1, [r2]
   15a58:	lsr	r3, r1, #8
   15a5c:	add	r2, sp, #7232	; 0x1c40
   15a60:	add	r2, r2, #8
   15a64:	ldr	r1, [r2]
   15a68:	orr	r1, r3, r1, lsl #24
   15a6c:	str	r1, [sp, #3124]	; 0xc34
   15a70:	add	r3, sp, #3104	; 0xc20
   15a74:	add	r3, r3, #8
   15a78:	ldrd	r2, [r3]
   15a7c:	add	r1, sp, #3120	; 0xc30
   15a80:	ldrd	r8, [r1]
   15a84:	eor	r2, r2, r8
   15a88:	eor	r3, r3, r9
   15a8c:	add	r1, sp, #7232	; 0x1c40
   15a90:	add	r1, r1, #8
   15a94:	ldr	r1, [r1]
   15a98:	lsr	r1, r1, #7
   15a9c:	add	r0, sp, #7232	; 0x1c40
   15aa0:	add	r0, r0, #12
   15aa4:	ldr	ip, [r0]
   15aa8:	orr	r1, r1, ip, lsl #25
   15aac:	str	r1, [sp, #424]	; 0x1a8
   15ab0:	lsr	r1, ip, #7
   15ab4:	str	r1, [sp, #428]	; 0x1ac
   15ab8:	add	r1, sp, #424	; 0x1a8
   15abc:	ldrd	r8, [r1]
   15ac0:	eor	r8, r8, r2
   15ac4:	eor	r9, r9, r3
   15ac8:	mov	r2, r8
   15acc:	mov	r3, r9
   15ad0:	add	r1, sp, #7232	; 0x1c40
   15ad4:	ldrd	r8, [r1]
   15ad8:	adds	r8, r8, r2
   15adc:	adc	r9, r9, r3
   15ae0:	ldrd	sl, [sp, #112]	; 0x70
   15ae4:	adds	sl, sl, r8
   15ae8:	adc	fp, fp, r9
   15aec:	mov	r2, sl
   15af0:	mov	r3, fp
   15af4:	ldrd	sl, [sp, #144]	; 0x90
   15af8:	lsr	r1, sl, #19
   15afc:	orr	r1, r1, fp, lsl #13
   15b00:	str	r1, [sp, #3128]	; 0xc38
   15b04:	lsr	r1, fp, #19
   15b08:	orr	r1, r1, sl, lsl #13
   15b0c:	str	r1, [sp, #3132]	; 0xc3c
   15b10:	lsl	r1, fp, #3
   15b14:	orr	r1, r1, sl, lsr #29
   15b18:	str	r1, [sp, #3140]	; 0xc44
   15b1c:	lsl	r1, sl, #3
   15b20:	orr	r1, r1, fp, lsr #29
   15b24:	str	r1, [sp, #3136]	; 0xc40
   15b28:	add	r1, sp, #3120	; 0xc30
   15b2c:	add	r1, r1, #8
   15b30:	ldrd	r8, [r1]
   15b34:	add	r1, sp, #3136	; 0xc40
   15b38:	ldrd	r0, [r1]
   15b3c:	eor	r8, r8, r0
   15b40:	eor	r9, r9, r1
   15b44:	mov	r0, r8
   15b48:	mov	r1, r9
   15b4c:	lsr	ip, sl, #6
   15b50:	orr	ip, ip, fp, lsl #26
   15b54:	str	ip, [sp, #432]	; 0x1b0
   15b58:	lsr	ip, fp, #6
   15b5c:	str	ip, [sp, #436]	; 0x1b4
   15b60:	add	ip, sp, #432	; 0x1b0
   15b64:	ldrd	r8, [ip]
   15b68:	eor	r8, r8, r0
   15b6c:	eor	r9, r9, r1
   15b70:	adds	sl, r2, r8
   15b74:	adc	fp, r3, r9
   15b78:	ldrd	r2, [sp, #40]	; 0x28
   15b7c:	mov	r0, r2
   15b80:	mov	r1, r3
   15b84:	ldrd	r8, [sp, #24]
   15b88:	eor	r0, r0, r8
   15b8c:	eor	r1, r1, r9
   15b90:	ldrd	r8, [sp, #32]
   15b94:	and	r8, r8, r0
   15b98:	and	r9, r9, r1
   15b9c:	eor	r2, r2, r8
   15ba0:	eor	r3, r3, r9
   15ba4:	mov	r0, r2
   15ba8:	mov	r1, r3
   15bac:	add	r3, pc, #876	; 0x36c
   15bb0:	ldrd	r2, [r3]
   15bb4:	strd	sl, [sp, #16]
   15bb8:	adds	sl, sl, r2
   15bbc:	adc	fp, fp, r3
   15bc0:	ldrd	r6, [sp, #168]	; 0xa8
   15bc4:	adds	r6, r6, sl
   15bc8:	adc	r7, r7, fp
   15bcc:	adds	r0, r0, r6
   15bd0:	adc	r1, r1, r7
   15bd4:	ldrd	r6, [sp, #32]
   15bd8:	lsr	r3, r6, #14
   15bdc:	orr	ip, r3, r7, lsl #18
   15be0:	str	ip, [sp, #3144]	; 0xc48
   15be4:	lsr	r3, r7, #14
   15be8:	orr	ip, r3, r6, lsl #18
   15bec:	str	ip, [sp, #3148]	; 0xc4c
   15bf0:	lsr	r3, r6, #18
   15bf4:	orr	ip, r3, r7, lsl #14
   15bf8:	str	ip, [sp, #3152]	; 0xc50
   15bfc:	lsr	r3, r7, #18
   15c00:	orr	ip, r3, r6, lsl #14
   15c04:	str	ip, [sp, #3156]	; 0xc54
   15c08:	add	r3, sp, #3136	; 0xc40
   15c0c:	add	r3, r3, #8
   15c10:	ldrd	r2, [r3]
   15c14:	add	ip, sp, #3152	; 0xc50
   15c18:	ldrd	r8, [ip]
   15c1c:	eor	r2, r2, r8
   15c20:	eor	r3, r3, r9
   15c24:	lsl	ip, r7, #23
   15c28:	orr	ip, ip, r6, lsr #9
   15c2c:	str	ip, [sp, #3164]	; 0xc5c
   15c30:	lsl	ip, r6, #23
   15c34:	orr	ip, ip, r7, lsr #9
   15c38:	str	ip, [sp, #3160]	; 0xc58
   15c3c:	add	ip, sp, #3152	; 0xc50
   15c40:	add	ip, ip, #8
   15c44:	ldrd	r8, [ip]
   15c48:	eor	r8, r8, r2
   15c4c:	eor	r9, r9, r3
   15c50:	adds	r6, r0, r8
   15c54:	adc	r7, r1, r9
   15c58:	ldrd	sl, [sp, #160]	; 0xa0
   15c5c:	adds	sl, sl, r6
   15c60:	adc	fp, fp, r7
   15c64:	ldrd	r0, [sp]
   15c68:	lsr	r3, r0, #28
   15c6c:	orr	r2, r3, r1, lsl #4
   15c70:	str	r2, [sp, #3168]	; 0xc60
   15c74:	lsr	r3, r1, #28
   15c78:	orr	r2, r3, r0, lsl #4
   15c7c:	str	r2, [sp, #3172]	; 0xc64
   15c80:	lsl	r3, r1, #30
   15c84:	orr	r2, r3, r0, lsr #2
   15c88:	str	r2, [sp, #3180]	; 0xc6c
   15c8c:	lsl	r3, r0, #30
   15c90:	orr	r2, r3, r1, lsr #2
   15c94:	str	r2, [sp, #3176]	; 0xc68
   15c98:	add	r3, sp, #3168	; 0xc60
   15c9c:	ldrd	r2, [r3]
   15ca0:	add	ip, sp, #3168	; 0xc60
   15ca4:	add	ip, ip, #8
   15ca8:	ldrd	r8, [ip]
   15cac:	eor	r2, r2, r8
   15cb0:	eor	r3, r3, r9
   15cb4:	mov	r8, r0
   15cb8:	mov	r9, r1
   15cbc:	lsl	r1, r1, #25
   15cc0:	orr	r1, r1, r8, lsr #7
   15cc4:	str	r1, [sp, #3188]	; 0xc74
   15cc8:	lsl	r1, r8, #25
   15ccc:	orr	r1, r1, r9, lsr #7
   15cd0:	str	r1, [sp, #3184]	; 0xc70
   15cd4:	add	r1, sp, #3184	; 0xc70
   15cd8:	ldrd	r8, [r1]
   15cdc:	eor	r8, r8, r2
   15ce0:	eor	r9, r9, r3
   15ce4:	strd	r8, [sp, #160]	; 0xa0
   15ce8:	ldrd	r2, [sp]
   15cec:	orr	r0, r2, r4
   15cf0:	orr	r1, r3, r5
   15cf4:	ldrd	r8, [sp, #136]	; 0x88
   15cf8:	and	r8, r8, r0
   15cfc:	and	r9, r9, r1
   15d00:	and	r2, r2, r4
   15d04:	and	r3, r3, r5
   15d08:	orr	r2, r2, r8
   15d0c:	orr	r3, r3, r9
   15d10:	ldrd	r8, [sp, #160]	; 0xa0
   15d14:	adds	r8, r8, r2
   15d18:	adc	r9, r9, r3
   15d1c:	adds	r6, r6, r8
   15d20:	adc	r7, r7, r9
   15d24:	strd	r6, [sp, #192]	; 0xc0
   15d28:	ldrd	r0, [sp, #48]	; 0x30
   15d2c:	lsr	r3, r0, #1
   15d30:	orr	ip, r3, r1, lsl #31
   15d34:	str	ip, [sp, #3192]	; 0xc78
   15d38:	lsr	r3, r1, #1
   15d3c:	orr	ip, r3, r0, lsl #31
   15d40:	str	ip, [sp, #3196]	; 0xc7c
   15d44:	lsr	r3, r0, #8
   15d48:	orr	ip, r3, r1, lsl #24
   15d4c:	str	ip, [sp, #3200]	; 0xc80
   15d50:	lsr	r3, r1, #8
   15d54:	orr	ip, r3, r0, lsl #24
   15d58:	str	ip, [sp, #3204]	; 0xc84
   15d5c:	add	r3, sp, #3184	; 0xc70
   15d60:	add	r3, r3, #8
   15d64:	ldrd	r2, [r3]
   15d68:	add	ip, sp, #3200	; 0xc80
   15d6c:	ldrd	r8, [ip]
   15d70:	eor	r2, r2, r8
   15d74:	eor	r3, r3, r9
   15d78:	lsr	ip, r0, #7
   15d7c:	orr	ip, ip, r1, lsl #25
   15d80:	str	ip, [sp, #440]	; 0x1b8
   15d84:	lsr	r1, r1, #7
   15d88:	str	r1, [sp, #444]	; 0x1bc
   15d8c:	add	r1, sp, #440	; 0x1b8
   15d90:	ldrd	r8, [r1]
   15d94:	eor	r8, r8, r2
   15d98:	eor	r9, r9, r3
   15d9c:	mov	r2, r8
   15da0:	mov	r3, r9
   15da4:	add	r1, sp, #7232	; 0x1c40
   15da8:	add	r1, r1, #8
   15dac:	ldrd	r8, [r1]
   15db0:	adds	r8, r8, r2
   15db4:	adc	r9, r9, r3
   15db8:	ldrd	r6, [sp, #120]	; 0x78
   15dbc:	adds	r6, r6, r8
   15dc0:	adc	r7, r7, r9
   15dc4:	mov	r2, r6
   15dc8:	mov	r3, r7
   15dcc:	ldrd	r6, [sp, #152]	; 0x98
   15dd0:	lsr	r1, r6, #19
   15dd4:	orr	r1, r1, r7, lsl #13
   15dd8:	str	r1, [sp, #3208]	; 0xc88
   15ddc:	lsr	r1, r7, #19
   15de0:	orr	r1, r1, r6, lsl #13
   15de4:	str	r1, [sp, #3212]	; 0xc8c
   15de8:	lsl	r1, r7, #3
   15dec:	orr	r1, r1, r6, lsr #29
   15df0:	str	r1, [sp, #3220]	; 0xc94
   15df4:	lsl	r1, r6, #3
   15df8:	orr	r1, r1, r7, lsr #29
   15dfc:	str	r1, [sp, #3216]	; 0xc90
   15e00:	add	r1, sp, #3200	; 0xc80
   15e04:	add	r1, r1, #8
   15e08:	ldrd	r8, [r1]
   15e0c:	add	r1, sp, #3216	; 0xc90
   15e10:	ldrd	r0, [r1]
   15e14:	eor	r8, r8, r0
   15e18:	eor	r9, r9, r1
   15e1c:	mov	r0, r8
   15e20:	mov	r1, r9
   15e24:	lsr	ip, r6, #6
   15e28:	orr	ip, ip, r7, lsl #26
   15e2c:	str	ip, [sp, #448]	; 0x1c0
   15e30:	lsr	ip, r7, #6
   15e34:	str	ip, [sp, #452]	; 0x1c4
   15e38:	add	ip, sp, #448	; 0x1c0
   15e3c:	ldrd	r8, [ip]
   15e40:	eor	r8, r8, r0
   15e44:	eor	r9, r9, r1
   15e48:	adds	r6, r2, r8
   15e4c:	adc	r7, r3, r9
   15e50:	mov	r8, r6
   15e54:	mov	r9, r7
   15e58:	ldrd	r0, [sp, #24]
   15e5c:	ldrd	r6, [sp, #32]
   15e60:	eor	r0, r0, r6
   15e64:	eor	r1, r1, r7
   15e68:	mov	r6, sl
   15e6c:	mov	r7, fp
   15e70:	mov	r2, sl
   15e74:	mov	r3, fp
   15e78:	and	r2, r2, r0
   15e7c:	and	r3, r3, r1
   15e80:	ldrd	sl, [sp, #24]
   15e84:	eor	sl, sl, r2
   15e88:	eor	fp, fp, r3
   15e8c:	mov	r0, sl
   15e90:	mov	r1, fp
   15e94:	add	r3, pc, #140	; 0x8c
   15e98:	ldrd	r2, [r3]
   15e9c:	strd	r8, [sp, #160]	; 0xa0
   15ea0:	adds	sl, r8, r2
   15ea4:	adc	fp, r9, r3
   15ea8:	mov	r2, sl
   15eac:	mov	r3, fp
   15eb0:	ldrd	sl, [sp, #40]	; 0x28
   15eb4:	adds	sl, sl, r2
   15eb8:	adc	fp, fp, r3
   15ebc:	adds	r0, r0, sl
   15ec0:	adc	r1, r1, fp
   15ec4:	lsr	r3, r6, #14
   15ec8:	orr	ip, r3, r7, lsl #18
   15ecc:	str	ip, [sp, #3224]	; 0xc98
   15ed0:	lsr	r3, r7, #14
   15ed4:	orr	ip, r3, r6, lsl #18
   15ed8:	str	ip, [sp, #3228]	; 0xc9c
   15edc:	lsr	r3, r6, #18
   15ee0:	orr	ip, r3, r7, lsl #14
   15ee4:	str	ip, [sp, #3232]	; 0xca0
   15ee8:	lsr	r3, r7, #18
   15eec:	orr	ip, r3, r6, lsl #14
   15ef0:	str	ip, [sp, #3236]	; 0xca4
   15ef4:	add	r3, sp, #3216	; 0xc90
   15ef8:	add	r3, r3, #8
   15efc:	ldrd	r2, [r3]
   15f00:	add	ip, sp, #3232	; 0xca0
   15f04:	ldrd	r8, [ip]
   15f08:	eor	r2, r2, r8
   15f0c:	eor	r3, r3, r9
   15f10:	lsl	ip, r7, #23
   15f14:	orr	ip, ip, r6, lsr #9
   15f18:	str	ip, [sp, #3244]	; 0xcac
   15f1c:	b	15f38 <abort@plt+0x5a58>
   15f20:	and	r8, r3, pc, ror #4
   15f24:			; <UNDEFINED> instruction: 0x06ca6351
   15f28:	beq	3b18f0 <stderr@@GLIBC_2.4+0x3808a8>
   15f2c:	strtne	r2, [r9], #-2407	; 0xfffff699
   15f30:			; <UNDEFINED> instruction: 0x46d22ffc
   15f34:	ldrcs	r0, [r7, r5, lsl #21]!
   15f38:	lsl	ip, r6, #23
   15f3c:	orr	ip, ip, r7, lsr #9
   15f40:	str	ip, [sp, #3240]	; 0xca8
   15f44:	add	ip, sp, #3232	; 0xca0
   15f48:	add	ip, ip, #8
   15f4c:	ldrd	r8, [ip]
   15f50:	eor	r8, r8, r2
   15f54:	eor	r9, r9, r3
   15f58:	adds	r8, r0, r8
   15f5c:	adc	r9, r1, r9
   15f60:	mov	r2, r8
   15f64:	mov	r3, r9
   15f68:	ldrd	r8, [sp, #136]	; 0x88
   15f6c:	strd	r2, [sp, #136]	; 0x88
   15f70:	adds	r8, r8, r2
   15f74:	adc	r9, r9, r3
   15f78:	strd	r8, [sp, #40]	; 0x28
   15f7c:	ldrd	sl, [sp, #192]	; 0xc0
   15f80:	lsr	r3, sl, #28
   15f84:	orr	r1, r3, fp, lsl #4
   15f88:	str	r1, [sp, #3248]	; 0xcb0
   15f8c:	lsr	r3, fp, #28
   15f90:	orr	r1, r3, sl, lsl #4
   15f94:	str	r1, [sp, #3252]	; 0xcb4
   15f98:	lsl	r3, fp, #30
   15f9c:	orr	r1, r3, sl, lsr #2
   15fa0:	str	r1, [sp, #3260]	; 0xcbc
   15fa4:	lsl	r3, sl, #30
   15fa8:	orr	r1, r3, fp, lsr #2
   15fac:	str	r1, [sp, #3256]	; 0xcb8
   15fb0:	add	r3, sp, #3248	; 0xcb0
   15fb4:	ldrd	r8, [r3]
   15fb8:	add	r3, sp, #3248	; 0xcb0
   15fbc:	add	r3, r3, #8
   15fc0:	ldrd	r2, [r3]
   15fc4:	eor	r8, r8, r2
   15fc8:	eor	r9, r9, r3
   15fcc:	mov	r2, r8
   15fd0:	mov	r3, r9
   15fd4:	lsl	r1, fp, #25
   15fd8:	orr	r1, r1, sl, lsr #7
   15fdc:	str	r1, [sp, #3268]	; 0xcc4
   15fe0:	lsl	r1, sl, #25
   15fe4:	orr	r1, r1, fp, lsr #7
   15fe8:	str	r1, [sp, #3264]	; 0xcc0
   15fec:	add	r1, sp, #3264	; 0xcc0
   15ff0:	ldrd	r8, [r1]
   15ff4:	eor	r8, r8, r2
   15ff8:	eor	r9, r9, r3
   15ffc:	strd	r8, [sp, #168]	; 0xa8
   16000:	ldrd	r8, [sp]
   16004:	orr	r2, r8, sl
   16008:	orr	r3, r9, fp
   1600c:	mov	r0, r2
   16010:	mov	r1, r3
   16014:	and	r0, r0, r4
   16018:	and	r1, r1, r5
   1601c:	mov	r2, r8
   16020:	mov	r3, r9
   16024:	and	r2, r2, sl
   16028:	and	r3, r3, fp
   1602c:	orr	r2, r2, r0
   16030:	orr	r3, r3, r1
   16034:	mov	r0, r2
   16038:	mov	r1, r3
   1603c:	ldrd	r2, [sp, #168]	; 0xa8
   16040:	adds	r2, r2, r0
   16044:	adc	r3, r3, r1
   16048:	ldrd	r8, [sp, #136]	; 0x88
   1604c:	adds	r8, r8, r2
   16050:	adc	r9, r9, r3
   16054:	strd	r8, [sp, #136]	; 0x88
   16058:	ldrd	r0, [sp, #56]	; 0x38
   1605c:	lsr	r3, r0, #1
   16060:	orr	ip, r3, r1, lsl #31
   16064:	str	ip, [sp, #3272]	; 0xcc8
   16068:	lsr	r3, r1, #1
   1606c:	orr	ip, r3, r0, lsl #31
   16070:	str	ip, [sp, #3276]	; 0xccc
   16074:	lsr	r3, r0, #8
   16078:	orr	ip, r3, r1, lsl #24
   1607c:	str	ip, [sp, #3280]	; 0xcd0
   16080:	lsr	r3, r1, #8
   16084:	orr	ip, r3, r0, lsl #24
   16088:	str	ip, [sp, #3284]	; 0xcd4
   1608c:	add	r3, sp, #3264	; 0xcc0
   16090:	add	r3, r3, #8
   16094:	ldrd	r2, [r3]
   16098:	add	ip, sp, #3280	; 0xcd0
   1609c:	ldrd	r8, [ip]
   160a0:	eor	r2, r2, r8
   160a4:	eor	r3, r3, r9
   160a8:	lsr	ip, r0, #7
   160ac:	orr	ip, ip, r1, lsl #25
   160b0:	str	ip, [sp, #456]	; 0x1c8
   160b4:	lsr	r1, r1, #7
   160b8:	str	r1, [sp, #460]	; 0x1cc
   160bc:	add	r1, sp, #456	; 0x1c8
   160c0:	ldrd	r8, [r1]
   160c4:	eor	r8, r8, r2
   160c8:	eor	r9, r9, r3
   160cc:	ldrd	r0, [sp, #48]	; 0x30
   160d0:	adds	r0, r0, r8
   160d4:	adc	r1, r1, r9
   160d8:	mov	r2, r0
   160dc:	mov	r3, r1
   160e0:	ldrd	r0, [sp, #8]
   160e4:	adds	r0, r0, r2
   160e8:	adc	r1, r1, r3
   160ec:	mov	r2, r0
   160f0:	mov	r3, r1
   160f4:	ldrd	r8, [sp, #16]
   160f8:	lsr	r1, r8, #19
   160fc:	orr	r1, r1, r9, lsl #13
   16100:	str	r1, [sp, #3288]	; 0xcd8
   16104:	lsr	r1, r9, #19
   16108:	orr	r1, r1, r8, lsl #13
   1610c:	str	r1, [sp, #3292]	; 0xcdc
   16110:	lsl	r1, r9, #3
   16114:	orr	r1, r1, r8, lsr #29
   16118:	str	r1, [sp, #3300]	; 0xce4
   1611c:	lsl	r1, r8, #3
   16120:	orr	r1, r1, r9, lsr #29
   16124:	str	r1, [sp, #3296]	; 0xce0
   16128:	add	r1, sp, #3280	; 0xcd0
   1612c:	add	r1, r1, #8
   16130:	ldrd	r8, [r1]
   16134:	add	r1, sp, #3296	; 0xce0
   16138:	ldrd	r0, [r1]
   1613c:	eor	r8, r8, r0
   16140:	eor	r9, r9, r1
   16144:	mov	r0, r8
   16148:	mov	r1, r9
   1614c:	ldrd	r8, [sp, #16]
   16150:	lsr	ip, r8, #6
   16154:	orr	ip, ip, r9, lsl #26
   16158:	str	ip, [sp, #464]	; 0x1d0
   1615c:	ldr	ip, [sp, #20]
   16160:	lsr	ip, ip, #6
   16164:	str	ip, [sp, #468]	; 0x1d4
   16168:	add	ip, sp, #464	; 0x1d0
   1616c:	ldrd	r8, [ip]
   16170:	eor	r8, r8, r0
   16174:	eor	r9, r9, r1
   16178:	adds	r8, r2, r8
   1617c:	adc	r9, r3, r9
   16180:	strd	r6, [sp, #176]	; 0xb0
   16184:	mov	r0, r6
   16188:	mov	r1, r7
   1618c:	ldrd	r6, [sp, #32]
   16190:	eor	r6, r6, r0
   16194:	eor	r7, r7, r1
   16198:	ldrd	r2, [sp, #40]	; 0x28
   1619c:	and	r2, r2, r6
   161a0:	and	r3, r3, r7
   161a4:	ldrd	r6, [sp, #32]
   161a8:	eor	r6, r6, r2
   161ac:	eor	r7, r7, r3
   161b0:	mov	r0, r6
   161b4:	mov	r1, r7
   161b8:	sub	r3, pc, #656	; 0x290
   161bc:	ldrd	r2, [r3]
   161c0:	strd	r8, [sp, #168]	; 0xa8
   161c4:	adds	r8, r8, r2
   161c8:	adc	r9, r9, r3
   161cc:	ldrd	r6, [sp, #24]
   161d0:	adds	r6, r6, r8
   161d4:	adc	r7, r7, r9
   161d8:	adds	r0, r0, r6
   161dc:	adc	r1, r1, r7
   161e0:	ldrd	r8, [sp, #40]	; 0x28
   161e4:	lsr	r3, r8, #14
   161e8:	orr	ip, r3, r9, lsl #18
   161ec:	str	ip, [sp, #3304]	; 0xce8
   161f0:	lsr	r3, r9, #14
   161f4:	orr	ip, r3, r8, lsl #18
   161f8:	str	ip, [sp, #3308]	; 0xcec
   161fc:	lsr	r3, r8, #18
   16200:	orr	ip, r3, r9, lsl #14
   16204:	str	ip, [sp, #3312]	; 0xcf0
   16208:	lsr	r3, r9, #18
   1620c:	orr	ip, r3, r8, lsl #14
   16210:	str	ip, [sp, #3316]	; 0xcf4
   16214:	add	r3, sp, #3296	; 0xce0
   16218:	add	r3, r3, #8
   1621c:	ldrd	r2, [r3]
   16220:	add	ip, sp, #3312	; 0xcf0
   16224:	ldrd	r6, [ip]
   16228:	eor	r2, r2, r6
   1622c:	eor	r3, r3, r7
   16230:	lsl	ip, r9, #23
   16234:	mov	r6, r8
   16238:	mov	r7, r9
   1623c:	orr	ip, ip, r8, lsr #9
   16240:	str	ip, [sp, #3324]	; 0xcfc
   16244:	lsl	ip, r6, #23
   16248:	orr	ip, ip, r7, lsr #9
   1624c:	str	ip, [sp, #3320]	; 0xcf8
   16250:	add	ip, sp, #3312	; 0xcf0
   16254:	add	ip, ip, #8
   16258:	ldrd	r6, [ip]
   1625c:	eor	r6, r6, r2
   16260:	eor	r7, r7, r3
   16264:	adds	r6, r0, r6
   16268:	adc	r7, r1, r7
   1626c:	mov	r2, r6
   16270:	mov	r3, r7
   16274:	strd	r2, [sp, #24]
   16278:	adds	r2, r6, r4
   1627c:	adc	r3, r7, r5
   16280:	mov	r6, r2
   16284:	mov	r7, r3
   16288:	ldrd	r8, [sp, #136]	; 0x88
   1628c:	lsr	r3, r8, #28
   16290:	orr	r1, r3, r9, lsl #4
   16294:	str	r1, [sp, #3328]	; 0xd00
   16298:	lsr	r3, r9, #28
   1629c:	orr	r1, r3, r8, lsl #4
   162a0:	str	r1, [sp, #3332]	; 0xd04
   162a4:	lsl	r3, r9, #30
   162a8:	orr	r1, r3, r8, lsr #2
   162ac:	str	r1, [sp, #3340]	; 0xd0c
   162b0:	lsl	r3, r8, #30
   162b4:	orr	r1, r3, r9, lsr #2
   162b8:	str	r1, [sp, #3336]	; 0xd08
   162bc:	add	r3, sp, #3328	; 0xd00
   162c0:	ldrd	r2, [r3]
   162c4:	add	r1, sp, #3328	; 0xd00
   162c8:	add	r1, r1, #8
   162cc:	ldrd	r4, [r1]
   162d0:	eor	r2, r2, r4
   162d4:	eor	r3, r3, r5
   162d8:	lsl	r1, r9, #25
   162dc:	orr	r1, r1, r8, lsr #7
   162e0:	str	r1, [sp, #3348]	; 0xd14
   162e4:	lsl	r1, r8, #25
   162e8:	orr	r1, r1, r9, lsr #7
   162ec:	str	r1, [sp, #3344]	; 0xd10
   162f0:	add	r1, sp, #3344	; 0xd10
   162f4:	ldrd	r4, [r1]
   162f8:	eor	r4, r4, r2
   162fc:	eor	r5, r5, r3
   16300:	mov	r2, r4
   16304:	mov	r3, r5
   16308:	mov	r4, sl
   1630c:	mov	r5, fp
   16310:	orr	sl, sl, r8
   16314:	orr	fp, fp, r9
   16318:	mov	r0, sl
   1631c:	mov	r1, fp
   16320:	ldrd	sl, [sp]
   16324:	and	sl, sl, r0
   16328:	and	fp, fp, r1
   1632c:	mov	r0, sl
   16330:	mov	r1, fp
   16334:	mov	sl, r4
   16338:	mov	fp, r5
   1633c:	and	sl, sl, r8
   16340:	and	fp, fp, r9
   16344:	orr	r0, r0, sl
   16348:	orr	r1, r1, fp
   1634c:	adds	r0, r0, r2
   16350:	adc	r1, r1, r3
   16354:	ldrd	r2, [sp, #24]
   16358:	adds	r2, r2, r0
   1635c:	adc	r3, r3, r1
   16360:	strd	r2, [sp, #48]	; 0x30
   16364:	ldrd	r4, [sp, #64]	; 0x40
   16368:	lsr	r3, r4, #1
   1636c:	orr	r1, r3, r5, lsl #31
   16370:	str	r1, [sp, #3352]	; 0xd18
   16374:	lsr	r3, r5, #1
   16378:	orr	r1, r3, r4, lsl #31
   1637c:	str	r1, [sp, #3356]	; 0xd1c
   16380:	lsr	r3, r4, #8
   16384:	orr	r1, r3, r5, lsl #24
   16388:	str	r1, [sp, #3360]	; 0xd20
   1638c:	lsr	r3, r5, #8
   16390:	orr	r1, r3, r4, lsl #24
   16394:	str	r1, [sp, #3364]	; 0xd24
   16398:	add	r3, sp, #3344	; 0xd10
   1639c:	add	r3, r3, #8
   163a0:	ldrd	r2, [r3]
   163a4:	add	r1, sp, #3360	; 0xd20
   163a8:	ldrd	r8, [r1]
   163ac:	eor	r2, r2, r8
   163b0:	eor	r3, r3, r9
   163b4:	lsr	r1, r4, #7
   163b8:	orr	r1, r1, r5, lsl #25
   163bc:	str	r1, [sp, #472]	; 0x1d8
   163c0:	lsr	r1, r5, #7
   163c4:	str	r1, [sp, #476]	; 0x1dc
   163c8:	add	r1, sp, #472	; 0x1d8
   163cc:	ldrd	r8, [r1]
   163d0:	eor	r8, r8, r2
   163d4:	eor	r9, r9, r3
   163d8:	ldrd	r0, [sp, #56]	; 0x38
   163dc:	adds	r0, r0, r8
   163e0:	adc	r1, r1, r9
   163e4:	ldrd	sl, [sp, #128]	; 0x80
   163e8:	adds	sl, sl, r0
   163ec:	adc	fp, fp, r1
   163f0:	ldrd	r4, [sp, #160]	; 0xa0
   163f4:	lsr	r1, r4, #19
   163f8:	orr	r1, r1, r5, lsl #13
   163fc:	str	r1, [sp, #3368]	; 0xd28
   16400:	lsr	r1, r5, #19
   16404:	orr	r1, r1, r4, lsl #13
   16408:	str	r1, [sp, #3372]	; 0xd2c
   1640c:	lsl	r1, r5, #3
   16410:	orr	r1, r1, r4, lsr #29
   16414:	str	r1, [sp, #3380]	; 0xd34
   16418:	lsl	r1, r4, #3
   1641c:	orr	r1, r1, r5, lsr #29
   16420:	str	r1, [sp, #3376]	; 0xd30
   16424:	add	r1, sp, #3360	; 0xd20
   16428:	add	r1, r1, #8
   1642c:	ldrd	r8, [r1]
   16430:	add	r1, sp, #3376	; 0xd30
   16434:	ldrd	r0, [r1]
   16438:	eor	r8, r8, r0
   1643c:	eor	r9, r9, r1
   16440:	mov	r0, r8
   16444:	mov	r1, r9
   16448:	lsr	ip, r4, #6
   1644c:	orr	ip, ip, r5, lsl #26
   16450:	str	ip, [sp, #480]	; 0x1e0
   16454:	lsr	ip, r5, #6
   16458:	str	ip, [sp, #484]	; 0x1e4
   1645c:	add	ip, sp, #480	; 0x1e0
   16460:	ldrd	r8, [ip]
   16464:	eor	r8, r8, r0
   16468:	eor	r9, r9, r1
   1646c:	adds	r8, sl, r8
   16470:	adc	r9, fp, r9
   16474:	ldrd	r4, [sp, #176]	; 0xb0
   16478:	ldrd	r2, [sp, #40]	; 0x28
   1647c:	eor	r2, r2, r4
   16480:	eor	r3, r3, r5
   16484:	mov	r0, r2
   16488:	mov	r1, r3
   1648c:	and	r0, r0, r6
   16490:	and	r1, r1, r7
   16494:	mov	r2, r4
   16498:	mov	r3, r5
   1649c:	eor	r2, r2, r0
   164a0:	eor	r3, r3, r1
   164a4:	mov	r0, r2
   164a8:	mov	r1, r3
   164ac:	add	r3, pc, #876	; 0x36c
   164b0:	ldrd	r2, [r3]
   164b4:	strd	r8, [sp, #176]	; 0xb0
   164b8:	adds	r8, r8, r2
   164bc:	adc	r9, r9, r3
   164c0:	mov	r2, r8
   164c4:	mov	r3, r9
   164c8:	ldrd	r8, [sp, #32]
   164cc:	adds	r8, r8, r2
   164d0:	adc	r9, r9, r3
   164d4:	adds	r0, r0, r8
   164d8:	adc	r1, r1, r9
   164dc:	lsr	r3, r6, #14
   164e0:	orr	ip, r3, r7, lsl #18
   164e4:	str	ip, [sp, #3384]	; 0xd38
   164e8:	lsr	r3, r7, #14
   164ec:	orr	ip, r3, r6, lsl #18
   164f0:	str	ip, [sp, #3388]	; 0xd3c
   164f4:	lsr	r3, r6, #18
   164f8:	orr	ip, r3, r7, lsl #14
   164fc:	str	ip, [sp, #3392]	; 0xd40
   16500:	lsr	r3, r7, #18
   16504:	orr	ip, r3, r6, lsl #14
   16508:	str	ip, [sp, #3396]	; 0xd44
   1650c:	add	r3, sp, #3376	; 0xd30
   16510:	add	r3, r3, #8
   16514:	ldrd	r2, [r3]
   16518:	add	ip, sp, #3392	; 0xd40
   1651c:	ldrd	r8, [ip]
   16520:	eor	r2, r2, r8
   16524:	eor	r3, r3, r9
   16528:	lsl	ip, r7, #23
   1652c:	orr	ip, ip, r6, lsr #9
   16530:	str	ip, [sp, #3404]	; 0xd4c
   16534:	lsl	ip, r6, #23
   16538:	orr	ip, ip, r7, lsr #9
   1653c:	str	ip, [sp, #3400]	; 0xd48
   16540:	add	ip, sp, #3392	; 0xd40
   16544:	add	ip, ip, #8
   16548:	ldrd	r8, [ip]
   1654c:	eor	r8, r8, r2
   16550:	eor	r9, r9, r3
   16554:	adds	r8, r0, r8
   16558:	adc	r9, r1, r9
   1655c:	ldrd	r2, [sp]
   16560:	strd	r8, [sp]
   16564:	adds	r2, r2, r8
   16568:	adc	r3, r3, r9
   1656c:	strd	r2, [sp, #184]	; 0xb8
   16570:	ldrd	sl, [sp, #48]	; 0x30
   16574:	lsr	r3, sl, #28
   16578:	orr	r1, r3, fp, lsl #4
   1657c:	str	r1, [sp, #3408]	; 0xd50
   16580:	lsr	r3, fp, #28
   16584:	orr	r1, r3, sl, lsl #4
   16588:	str	r1, [sp, #3412]	; 0xd54
   1658c:	lsl	r3, fp, #30
   16590:	orr	r1, r3, sl, lsr #2
   16594:	str	r1, [sp, #3420]	; 0xd5c
   16598:	lsl	r3, sl, #30
   1659c:	orr	r1, r3, fp, lsr #2
   165a0:	str	r1, [sp, #3416]	; 0xd58
   165a4:	add	r3, sp, #3408	; 0xd50
   165a8:	ldrd	r2, [r3]
   165ac:	add	r1, sp, #3408	; 0xd50
   165b0:	add	r1, r1, #8
   165b4:	ldrd	r8, [r1]
   165b8:	eor	r2, r2, r8
   165bc:	eor	r3, r3, r9
   165c0:	lsl	r1, fp, #25
   165c4:	orr	r1, r1, sl, lsr #7
   165c8:	str	r1, [sp, #3428]	; 0xd64
   165cc:	lsl	r1, sl, #25
   165d0:	orr	r1, r1, fp, lsr #7
   165d4:	str	r1, [sp, #3424]	; 0xd60
   165d8:	add	r1, sp, #3424	; 0xd60
   165dc:	ldrd	r8, [r1]
   165e0:	eor	r8, r8, r2
   165e4:	eor	r9, r9, r3
   165e8:	mov	r2, r8
   165ec:	mov	r3, r9
   165f0:	ldrd	r8, [sp, #136]	; 0x88
   165f4:	orr	r0, sl, r8
   165f8:	orr	r1, fp, r9
   165fc:	ldrd	sl, [sp, #192]	; 0xc0
   16600:	and	sl, sl, r0
   16604:	and	fp, fp, r1
   16608:	mov	r0, sl
   1660c:	mov	r1, fp
   16610:	ldrd	r8, [sp, #136]	; 0x88
   16614:	ldrd	sl, [sp, #48]	; 0x30
   16618:	and	sl, sl, r8
   1661c:	and	fp, fp, r9
   16620:	orr	r8, sl, r0
   16624:	orr	r9, fp, r1
   16628:	adds	r0, r8, r2
   1662c:	adc	r1, r9, r3
   16630:	ldrd	r2, [sp]
   16634:	adds	r2, r2, r0
   16638:	adc	r3, r3, r1
   1663c:	strd	r2, [sp, #32]
   16640:	ldrd	r0, [sp, #72]	; 0x48
   16644:	lsr	r3, r0, #1
   16648:	orr	ip, r3, r1, lsl #31
   1664c:	str	ip, [sp, #3432]	; 0xd68
   16650:	lsr	r3, r1, #1
   16654:	orr	ip, r3, r0, lsl #31
   16658:	str	ip, [sp, #3436]	; 0xd6c
   1665c:	lsr	r3, r0, #8
   16660:	orr	ip, r3, r1, lsl #24
   16664:	str	ip, [sp, #3440]	; 0xd70
   16668:	lsr	r3, r1, #8
   1666c:	orr	ip, r3, r0, lsl #24
   16670:	str	ip, [sp, #3444]	; 0xd74
   16674:	add	r3, sp, #3424	; 0xd60
   16678:	add	r3, r3, #8
   1667c:	ldrd	r2, [r3]
   16680:	add	ip, sp, #3440	; 0xd70
   16684:	ldrd	r8, [ip]
   16688:	eor	r2, r2, r8
   1668c:	eor	r3, r3, r9
   16690:	lsr	ip, r0, #7
   16694:	orr	ip, ip, r1, lsl #25
   16698:	str	ip, [sp, #488]	; 0x1e8
   1669c:	lsr	r1, r1, #7
   166a0:	str	r1, [sp, #492]	; 0x1ec
   166a4:	add	r1, sp, #488	; 0x1e8
   166a8:	ldrd	r8, [r1]
   166ac:	eor	r8, r8, r2
   166b0:	eor	r9, r9, r3
   166b4:	ldrd	r0, [sp, #64]	; 0x40
   166b8:	adds	r0, r0, r8
   166bc:	adc	r1, r1, r9
   166c0:	mov	r2, r0
   166c4:	mov	r3, r1
   166c8:	ldrd	r0, [sp, #104]	; 0x68
   166cc:	adds	r0, r0, r2
   166d0:	adc	r1, r1, r3
   166d4:	mov	r2, r0
   166d8:	mov	r3, r1
   166dc:	ldrd	sl, [sp, #168]	; 0xa8
   166e0:	lsr	r1, sl, #19
   166e4:	orr	r1, r1, fp, lsl #13
   166e8:	str	r1, [sp, #3448]	; 0xd78
   166ec:	lsr	r1, fp, #19
   166f0:	orr	r1, r1, sl, lsl #13
   166f4:	str	r1, [sp, #3452]	; 0xd7c
   166f8:	lsl	r1, fp, #3
   166fc:	orr	r1, r1, sl, lsr #29
   16700:	str	r1, [sp, #3460]	; 0xd84
   16704:	lsl	r1, sl, #3
   16708:	orr	r1, r1, fp, lsr #29
   1670c:	str	r1, [sp, #3456]	; 0xd80
   16710:	add	r1, sp, #3440	; 0xd70
   16714:	add	r1, r1, #8
   16718:	ldrd	r8, [r1]
   1671c:	add	r1, sp, #3456	; 0xd80
   16720:	ldrd	r0, [r1]
   16724:	eor	r8, r8, r0
   16728:	eor	r9, r9, r1
   1672c:	mov	r0, r8
   16730:	mov	r1, r9
   16734:	lsr	ip, sl, #6
   16738:	orr	ip, ip, fp, lsl #26
   1673c:	str	ip, [sp, #496]	; 0x1f0
   16740:	lsr	ip, fp, #6
   16744:	str	ip, [sp, #500]	; 0x1f4
   16748:	add	ip, sp, #496	; 0x1f0
   1674c:	ldrd	r8, [ip]
   16750:	eor	r8, r8, r0
   16754:	eor	r9, r9, r1
   16758:	adds	sl, r2, r8
   1675c:	adc	fp, r3, r9
   16760:	ldrd	r0, [sp, #40]	; 0x28
   16764:	eor	r0, r0, r6
   16768:	eor	r1, r1, r7
   1676c:	ldrd	r8, [sp, #184]	; 0xb8
   16770:	mov	r2, r8
   16774:	mov	r3, r9
   16778:	and	r2, r2, r0
   1677c:	and	r3, r3, r1
   16780:	mov	r0, r2
   16784:	mov	r1, r3
   16788:	ldrd	r2, [sp, #40]	; 0x28
   1678c:	eor	r2, r2, r0
   16790:	eor	r3, r3, r1
   16794:	mov	r0, r2
   16798:	mov	r1, r3
   1679c:	add	r3, pc, #132	; 0x84
   167a0:	ldrd	r2, [r3]
   167a4:	strd	sl, [sp, #24]
   167a8:	adds	sl, sl, r2
   167ac:	adc	fp, fp, r3
   167b0:	adds	r4, r4, sl
   167b4:	adc	r5, r5, fp
   167b8:	adds	r0, r0, r4
   167bc:	adc	r1, r1, r5
   167c0:	lsr	r3, r8, #14
   167c4:	mov	r4, r8
   167c8:	mov	r5, r9
   167cc:	orr	ip, r3, r9, lsl #18
   167d0:	str	ip, [sp, #3464]	; 0xd88
   167d4:	lsr	r3, r9, #14
   167d8:	orr	ip, r3, r8, lsl #18
   167dc:	str	ip, [sp, #3468]	; 0xd8c
   167e0:	lsr	r3, r8, #18
   167e4:	orr	ip, r3, r9, lsl #14
   167e8:	str	ip, [sp, #3472]	; 0xd90
   167ec:	lsr	r3, r9, #18
   167f0:	orr	ip, r3, r8, lsl #14
   167f4:	str	ip, [sp, #3476]	; 0xd94
   167f8:	add	r3, sp, #3456	; 0xd80
   167fc:	add	r3, r3, #8
   16800:	ldrd	r2, [r3]
   16804:	add	ip, sp, #3472	; 0xd90
   16808:	ldrd	r8, [ip]
   1680c:	eor	r2, r2, r8
   16810:	eor	r3, r3, r9
   16814:	lsl	ip, r5, #23
   16818:	b	16838 <abort@plt+0x6358>
   1681c:	nop			; (mov r0, r0)
   16820:			; <UNDEFINED> instruction: 0x5c26c926
   16824:	mrccs	1, 0, r2, cr11, cr8, {1}
   16828:	bpl	ff1213e4 <stderr@@GLIBC_2.4+0xff0f039c>
   1682c:	stcmi	13, cr6, [ip, #-1008]!	; 0xfffffc10
   16830:	ldcls	3, cr11, [r5, #892]	; 0x37c
   16834:	teqpl	r8, #1216	; 0x4c0
   16838:	orr	ip, ip, r4, lsr #9
   1683c:	str	ip, [sp, #3484]	; 0xd9c
   16840:	lsl	ip, r4, #23
   16844:	orr	ip, ip, r5, lsr #9
   16848:	str	ip, [sp, #3480]	; 0xd98
   1684c:	add	ip, sp, #3472	; 0xd90
   16850:	add	ip, ip, #8
   16854:	ldrd	r8, [ip]
   16858:	eor	r8, r8, r2
   1685c:	eor	r9, r9, r3
   16860:	adds	r4, r0, r8
   16864:	adc	r5, r1, r9
   16868:	ldrd	sl, [sp, #192]	; 0xc0
   1686c:	adds	sl, sl, r4
   16870:	adc	fp, fp, r5
   16874:	ldrd	r0, [sp, #32]
   16878:	lsr	r3, r0, #28
   1687c:	orr	r2, r3, r1, lsl #4
   16880:	str	r2, [sp, #3488]	; 0xda0
   16884:	lsr	r3, r1, #28
   16888:	orr	r2, r3, r0, lsl #4
   1688c:	str	r2, [sp, #3492]	; 0xda4
   16890:	lsl	r3, r1, #30
   16894:	orr	r2, r3, r0, lsr #2
   16898:	str	r2, [sp, #3500]	; 0xdac
   1689c:	lsl	r3, r0, #30
   168a0:	orr	r2, r3, r1, lsr #2
   168a4:	str	r2, [sp, #3496]	; 0xda8
   168a8:	add	r3, sp, #3488	; 0xda0
   168ac:	ldrd	r2, [r3]
   168b0:	add	ip, sp, #3488	; 0xda0
   168b4:	add	ip, ip, #8
   168b8:	ldrd	r8, [ip]
   168bc:	eor	r2, r2, r8
   168c0:	eor	r3, r3, r9
   168c4:	mov	r8, r0
   168c8:	mov	r9, r1
   168cc:	lsl	r1, r1, #25
   168d0:	orr	r1, r1, r8, lsr #7
   168d4:	str	r1, [sp, #3508]	; 0xdb4
   168d8:	lsl	r1, r8, #25
   168dc:	orr	r1, r1, r9, lsr #7
   168e0:	str	r1, [sp, #3504]	; 0xdb0
   168e4:	add	r1, sp, #3504	; 0xdb0
   168e8:	ldrd	r8, [r1]
   168ec:	eor	r8, r8, r2
   168f0:	eor	r9, r9, r3
   168f4:	strd	r8, [sp]
   168f8:	ldrd	r2, [sp, #32]
   168fc:	ldrd	r8, [sp, #48]	; 0x30
   16900:	orr	r8, r8, r2
   16904:	orr	r9, r9, r3
   16908:	mov	r0, r8
   1690c:	mov	r1, r9
   16910:	ldrd	r8, [sp, #136]	; 0x88
   16914:	and	r8, r8, r0
   16918:	and	r9, r9, r1
   1691c:	mov	r0, r8
   16920:	mov	r1, r9
   16924:	ldrd	r8, [sp, #48]	; 0x30
   16928:	and	r8, r8, r2
   1692c:	and	r9, r9, r3
   16930:	orr	r2, r8, r0
   16934:	orr	r3, r9, r1
   16938:	mov	r0, r2
   1693c:	mov	r1, r3
   16940:	ldrd	r2, [sp]
   16944:	adds	r2, r2, r0
   16948:	adc	r3, r3, r1
   1694c:	adds	r4, r4, r2
   16950:	adc	r5, r5, r3
   16954:	strd	r4, [sp, #192]	; 0xc0
   16958:	ldrd	r4, [sp, #80]	; 0x50
   1695c:	lsr	r3, r4, #1
   16960:	orr	r1, r3, r5, lsl #31
   16964:	str	r1, [sp, #3512]	; 0xdb8
   16968:	lsr	r3, r5, #1
   1696c:	orr	r1, r3, r4, lsl #31
   16970:	str	r1, [sp, #3516]	; 0xdbc
   16974:	lsr	r3, r4, #8
   16978:	orr	r1, r3, r5, lsl #24
   1697c:	str	r1, [sp, #3520]	; 0xdc0
   16980:	lsr	r3, r5, #8
   16984:	orr	r1, r3, r4, lsl #24
   16988:	str	r1, [sp, #3524]	; 0xdc4
   1698c:	add	r3, sp, #3504	; 0xdb0
   16990:	add	r3, r3, #8
   16994:	ldrd	r2, [r3]
   16998:	add	r1, sp, #3520	; 0xdc0
   1699c:	ldrd	r8, [r1]
   169a0:	eor	r2, r2, r8
   169a4:	eor	r3, r3, r9
   169a8:	lsr	r1, r4, #7
   169ac:	orr	r1, r1, r5, lsl #25
   169b0:	str	r1, [sp, #504]	; 0x1f8
   169b4:	lsr	r1, r5, #7
   169b8:	str	r1, [sp, #508]	; 0x1fc
   169bc:	add	r1, sp, #504	; 0x1f8
   169c0:	ldrd	r8, [r1]
   169c4:	eor	r8, r8, r2
   169c8:	eor	r9, r9, r3
   169cc:	ldrd	r0, [sp, #72]	; 0x48
   169d0:	adds	r0, r0, r8
   169d4:	adc	r1, r1, r9
   169d8:	ldrd	r4, [sp, #144]	; 0x90
   169dc:	adds	r4, r4, r0
   169e0:	adc	r5, r5, r1
   169e4:	mov	r2, r4
   169e8:	mov	r3, r5
   169ec:	ldrd	r4, [sp, #176]	; 0xb0
   169f0:	lsr	r1, r4, #19
   169f4:	orr	r1, r1, r5, lsl #13
   169f8:	str	r1, [sp, #3528]	; 0xdc8
   169fc:	lsr	r1, r5, #19
   16a00:	orr	r1, r1, r4, lsl #13
   16a04:	str	r1, [sp, #3532]	; 0xdcc
   16a08:	lsl	r1, r5, #3
   16a0c:	orr	r1, r1, r4, lsr #29
   16a10:	str	r1, [sp, #3540]	; 0xdd4
   16a14:	lsl	r1, r4, #3
   16a18:	orr	r1, r1, r5, lsr #29
   16a1c:	str	r1, [sp, #3536]	; 0xdd0
   16a20:	add	r1, sp, #3520	; 0xdc0
   16a24:	add	r1, r1, #8
   16a28:	ldrd	r8, [r1]
   16a2c:	add	r1, sp, #3536	; 0xdd0
   16a30:	ldrd	r0, [r1]
   16a34:	eor	r8, r8, r0
   16a38:	eor	r9, r9, r1
   16a3c:	mov	r0, r8
   16a40:	mov	r1, r9
   16a44:	lsr	ip, r4, #6
   16a48:	orr	ip, ip, r5, lsl #26
   16a4c:	str	ip, [sp, #512]	; 0x200
   16a50:	lsr	ip, r5, #6
   16a54:	str	ip, [sp, #516]	; 0x204
   16a58:	add	ip, sp, #512	; 0x200
   16a5c:	ldrd	r8, [ip]
   16a60:	eor	r8, r8, r0
   16a64:	eor	r9, r9, r1
   16a68:	adds	r4, r2, r8
   16a6c:	adc	r5, r3, r9
   16a70:	mov	r8, r4
   16a74:	mov	r9, r5
   16a78:	ldrd	r0, [sp, #184]	; 0xb8
   16a7c:	eor	r0, r0, r6
   16a80:	eor	r1, r1, r7
   16a84:	mov	r4, sl
   16a88:	mov	r5, fp
   16a8c:	mov	r2, sl
   16a90:	mov	r3, fp
   16a94:	and	r2, r2, r0
   16a98:	and	r3, r3, r1
   16a9c:	mov	r0, r2
   16aa0:	mov	r1, r3
   16aa4:	eor	r0, r0, r6
   16aa8:	eor	r1, r1, r7
   16aac:	sub	r3, pc, #644	; 0x284
   16ab0:	ldrd	r2, [r3]
   16ab4:	strd	r8, [sp, #72]	; 0x48
   16ab8:	adds	sl, r8, r2
   16abc:	adc	fp, r9, r3
   16ac0:	mov	r2, sl
   16ac4:	mov	r3, fp
   16ac8:	ldrd	sl, [sp, #40]	; 0x28
   16acc:	adds	sl, sl, r2
   16ad0:	adc	fp, fp, r3
   16ad4:	adds	r0, r0, sl
   16ad8:	adc	r1, r1, fp
   16adc:	lsr	r3, r4, #14
   16ae0:	orr	ip, r3, r5, lsl #18
   16ae4:	str	ip, [sp, #3544]	; 0xdd8
   16ae8:	lsr	r3, r5, #14
   16aec:	orr	ip, r3, r4, lsl #18
   16af0:	str	ip, [sp, #3548]	; 0xddc
   16af4:	lsr	r3, r4, #18
   16af8:	orr	ip, r3, r5, lsl #14
   16afc:	str	ip, [sp, #3552]	; 0xde0
   16b00:	lsr	r3, r5, #18
   16b04:	orr	ip, r3, r4, lsl #14
   16b08:	str	ip, [sp, #3556]	; 0xde4
   16b0c:	add	r3, sp, #3536	; 0xdd0
   16b10:	add	r3, r3, #8
   16b14:	ldrd	r2, [r3]
   16b18:	add	ip, sp, #3552	; 0xde0
   16b1c:	ldrd	r8, [ip]
   16b20:	eor	r2, r2, r8
   16b24:	eor	r3, r3, r9
   16b28:	lsl	ip, r5, #23
   16b2c:	orr	ip, ip, r4, lsr #9
   16b30:	str	ip, [sp, #3564]	; 0xdec
   16b34:	lsl	ip, r4, #23
   16b38:	orr	ip, ip, r5, lsr #9
   16b3c:	str	ip, [sp, #3560]	; 0xde8
   16b40:	add	ip, sp, #3552	; 0xde0
   16b44:	add	ip, ip, #8
   16b48:	ldrd	r8, [ip]
   16b4c:	eor	r8, r8, r2
   16b50:	eor	r9, r9, r3
   16b54:	adds	r8, r0, r8
   16b58:	adc	r9, r1, r9
   16b5c:	mov	r2, r8
   16b60:	mov	r3, r9
   16b64:	ldrd	r8, [sp, #136]	; 0x88
   16b68:	strd	r2, [sp]
   16b6c:	adds	r8, r8, r2
   16b70:	adc	r9, r9, r3
   16b74:	strd	r8, [sp, #56]	; 0x38
   16b78:	ldrd	sl, [sp, #192]	; 0xc0
   16b7c:	lsr	r3, sl, #28
   16b80:	orr	r1, r3, fp, lsl #4
   16b84:	str	r1, [sp, #3568]	; 0xdf0
   16b88:	lsr	r3, fp, #28
   16b8c:	orr	r1, r3, sl, lsl #4
   16b90:	str	r1, [sp, #3572]	; 0xdf4
   16b94:	lsl	r3, fp, #30
   16b98:	orr	r1, r3, sl, lsr #2
   16b9c:	str	r1, [sp, #3580]	; 0xdfc
   16ba0:	lsl	r3, sl, #30
   16ba4:	orr	r1, r3, fp, lsr #2
   16ba8:	str	r1, [sp, #3576]	; 0xdf8
   16bac:	add	r3, sp, #3568	; 0xdf0
   16bb0:	ldrd	r8, [r3]
   16bb4:	add	r3, sp, #3568	; 0xdf0
   16bb8:	add	r3, r3, #8
   16bbc:	ldrd	r2, [r3]
   16bc0:	eor	r8, r8, r2
   16bc4:	eor	r9, r9, r3
   16bc8:	mov	r2, r8
   16bcc:	mov	r3, r9
   16bd0:	lsl	r1, fp, #25
   16bd4:	orr	r1, r1, sl, lsr #7
   16bd8:	str	r1, [sp, #3588]	; 0xe04
   16bdc:	lsl	r1, sl, #25
   16be0:	orr	r1, r1, fp, lsr #7
   16be4:	str	r1, [sp, #3584]	; 0xe00
   16be8:	add	r1, sp, #3584	; 0xe00
   16bec:	ldrd	r8, [r1]
   16bf0:	eor	r8, r8, r2
   16bf4:	eor	r9, r9, r3
   16bf8:	strd	r8, [sp, #40]	; 0x28
   16bfc:	ldrd	r8, [sp, #32]
   16c00:	orr	r2, r8, sl
   16c04:	orr	r3, r9, fp
   16c08:	mov	r0, r2
   16c0c:	mov	r1, r3
   16c10:	ldrd	r2, [sp, #48]	; 0x30
   16c14:	and	r2, r2, r0
   16c18:	and	r3, r3, r1
   16c1c:	mov	r0, r2
   16c20:	mov	r1, r3
   16c24:	mov	r2, r8
   16c28:	mov	r3, r9
   16c2c:	and	r2, r2, sl
   16c30:	and	r3, r3, fp
   16c34:	orr	r2, r2, r0
   16c38:	orr	r3, r3, r1
   16c3c:	ldrd	r8, [sp, #40]	; 0x28
   16c40:	adds	r8, r8, r2
   16c44:	adc	r9, r9, r3
   16c48:	mov	r0, r8
   16c4c:	mov	r1, r9
   16c50:	ldrd	r8, [sp]
   16c54:	adds	r8, r8, r0
   16c58:	adc	r9, r9, r1
   16c5c:	strd	r8, [sp, #64]	; 0x40
   16c60:	ldrd	r0, [sp, #88]	; 0x58
   16c64:	lsr	r3, r0, #1
   16c68:	orr	ip, r3, r1, lsl #31
   16c6c:	str	ip, [sp, #3592]	; 0xe08
   16c70:	lsr	r3, r1, #1
   16c74:	orr	ip, r3, r0, lsl #31
   16c78:	str	ip, [sp, #3596]	; 0xe0c
   16c7c:	lsr	r3, r0, #8
   16c80:	orr	ip, r3, r1, lsl #24
   16c84:	str	ip, [sp, #3600]	; 0xe10
   16c88:	lsr	r3, r1, #8
   16c8c:	orr	ip, r3, r0, lsl #24
   16c90:	str	ip, [sp, #3604]	; 0xe14
   16c94:	add	r3, sp, #3584	; 0xe00
   16c98:	add	r3, r3, #8
   16c9c:	ldrd	r2, [r3]
   16ca0:	add	ip, sp, #3600	; 0xe10
   16ca4:	ldrd	r8, [ip]
   16ca8:	eor	r2, r2, r8
   16cac:	eor	r3, r3, r9
   16cb0:	lsr	ip, r0, #7
   16cb4:	orr	ip, ip, r1, lsl #25
   16cb8:	str	ip, [sp, #520]	; 0x208
   16cbc:	strd	r0, [sp, #88]	; 0x58
   16cc0:	lsr	r1, r1, #7
   16cc4:	str	r1, [sp, #524]	; 0x20c
   16cc8:	add	r1, sp, #520	; 0x208
   16ccc:	ldrd	r8, [r1]
   16cd0:	eor	r8, r8, r2
   16cd4:	eor	r9, r9, r3
   16cd8:	ldrd	r0, [sp, #80]	; 0x50
   16cdc:	adds	r0, r0, r8
   16ce0:	adc	r1, r1, r9
   16ce4:	mov	r2, r0
   16ce8:	mov	r3, r1
   16cec:	ldrd	r0, [sp, #152]	; 0x98
   16cf0:	adds	r0, r0, r2
   16cf4:	adc	r1, r1, r3
   16cf8:	mov	r2, r0
   16cfc:	mov	r3, r1
   16d00:	ldrd	r8, [sp, #24]
   16d04:	lsr	r1, r8, #19
   16d08:	orr	r1, r1, r9, lsl #13
   16d0c:	str	r1, [sp, #3608]	; 0xe18
   16d10:	lsr	r1, r9, #19
   16d14:	orr	r1, r1, r8, lsl #13
   16d18:	str	r1, [sp, #3612]	; 0xe1c
   16d1c:	lsl	r1, r9, #3
   16d20:	orr	r1, r1, r8, lsr #29
   16d24:	str	r1, [sp, #3620]	; 0xe24
   16d28:	lsl	r1, r8, #3
   16d2c:	orr	r1, r1, r9, lsr #29
   16d30:	str	r1, [sp, #3616]	; 0xe20
   16d34:	add	r1, sp, #3600	; 0xe10
   16d38:	add	r1, r1, #8
   16d3c:	ldrd	r8, [r1]
   16d40:	add	r1, sp, #3616	; 0xe20
   16d44:	ldrd	r0, [r1]
   16d48:	eor	r8, r8, r0
   16d4c:	eor	r9, r9, r1
   16d50:	mov	r0, r8
   16d54:	mov	r1, r9
   16d58:	ldrd	r8, [sp, #24]
   16d5c:	lsr	ip, r8, #6
   16d60:	orr	ip, ip, r9, lsl #26
   16d64:	str	ip, [sp, #528]	; 0x210
   16d68:	ldr	ip, [sp, #28]
   16d6c:	lsr	ip, ip, #6
   16d70:	str	ip, [sp, #532]	; 0x214
   16d74:	add	ip, sp, #528	; 0x210
   16d78:	ldrd	r8, [ip]
   16d7c:	eor	r8, r8, r0
   16d80:	eor	r9, r9, r1
   16d84:	adds	r8, r2, r8
   16d88:	adc	r9, r3, r9
   16d8c:	strd	r4, [sp, #40]	; 0x28
   16d90:	ldrd	r2, [sp, #184]	; 0xb8
   16d94:	eor	r2, r2, r4
   16d98:	eor	r3, r3, r5
   16d9c:	ldrd	r4, [sp, #56]	; 0x38
   16da0:	and	r4, r4, r2
   16da4:	and	r5, r5, r3
   16da8:	ldrd	r2, [sp, #184]	; 0xb8
   16dac:	eor	r2, r2, r4
   16db0:	eor	r3, r3, r5
   16db4:	mov	r0, r2
   16db8:	mov	r1, r3
   16dbc:	add	r3, pc, #884	; 0x374
   16dc0:	ldrd	r2, [r3]
   16dc4:	strd	r8, [sp, #80]	; 0x50
   16dc8:	adds	r8, r8, r2
   16dcc:	adc	r9, r9, r3
   16dd0:	adds	r6, r6, r8
   16dd4:	adc	r7, r7, r9
   16dd8:	adds	r0, r0, r6
   16ddc:	adc	r1, r1, r7
   16de0:	ldrd	r4, [sp, #56]	; 0x38
   16de4:	lsr	r3, r4, #14
   16de8:	orr	ip, r3, r5, lsl #18
   16dec:	str	ip, [sp, #3624]	; 0xe28
   16df0:	lsr	r3, r5, #14
   16df4:	orr	ip, r3, r4, lsl #18
   16df8:	str	ip, [sp, #3628]	; 0xe2c
   16dfc:	lsr	r3, r4, #18
   16e00:	orr	ip, r3, r5, lsl #14
   16e04:	str	ip, [sp, #3632]	; 0xe30
   16e08:	lsr	r3, r5, #18
   16e0c:	orr	ip, r3, r4, lsl #14
   16e10:	str	ip, [sp, #3636]	; 0xe34
   16e14:	add	r3, sp, #3616	; 0xe20
   16e18:	add	r3, r3, #8
   16e1c:	ldrd	r2, [r3]
   16e20:	add	ip, sp, #3632	; 0xe30
   16e24:	ldrd	r8, [ip]
   16e28:	eor	r2, r2, r8
   16e2c:	eor	r3, r3, r9
   16e30:	lsl	ip, r5, #23
   16e34:	orr	ip, ip, r4, lsr #9
   16e38:	str	ip, [sp, #3644]	; 0xe3c
   16e3c:	lsl	ip, r4, #23
   16e40:	orr	ip, ip, r5, lsr #9
   16e44:	str	ip, [sp, #3640]	; 0xe38
   16e48:	add	ip, sp, #3632	; 0xe30
   16e4c:	add	ip, ip, #8
   16e50:	ldrd	r8, [ip]
   16e54:	eor	r8, r8, r2
   16e58:	eor	r9, r9, r3
   16e5c:	adds	r8, r0, r8
   16e60:	adc	r9, r1, r9
   16e64:	ldrd	r0, [sp, #48]	; 0x30
   16e68:	adds	r0, r0, r8
   16e6c:	adc	r1, r1, r9
   16e70:	mov	r2, r0
   16e74:	mov	r3, r1
   16e78:	strd	r2, [sp, #48]	; 0x30
   16e7c:	ldrd	r6, [sp, #64]	; 0x40
   16e80:	lsr	r3, r6, #28
   16e84:	orr	r1, r3, r7, lsl #4
   16e88:	str	r1, [sp, #3648]	; 0xe40
   16e8c:	lsr	r3, r7, #28
   16e90:	orr	r1, r3, r6, lsl #4
   16e94:	str	r1, [sp, #3652]	; 0xe44
   16e98:	lsl	r3, r7, #30
   16e9c:	orr	r1, r3, r6, lsr #2
   16ea0:	str	r1, [sp, #3660]	; 0xe4c
   16ea4:	lsl	r3, r6, #30
   16ea8:	orr	r1, r3, r7, lsr #2
   16eac:	str	r1, [sp, #3656]	; 0xe48
   16eb0:	add	r3, sp, #3648	; 0xe40
   16eb4:	ldrd	r2, [r3]
   16eb8:	add	r1, sp, #3648	; 0xe40
   16ebc:	add	r1, r1, #8
   16ec0:	ldrd	r4, [r1]
   16ec4:	eor	r2, r2, r4
   16ec8:	eor	r3, r3, r5
   16ecc:	lsl	r1, r7, #25
   16ed0:	orr	r1, r1, r6, lsr #7
   16ed4:	str	r1, [sp, #3668]	; 0xe54
   16ed8:	lsl	r1, r6, #25
   16edc:	orr	r1, r1, r7, lsr #7
   16ee0:	str	r1, [sp, #3664]	; 0xe50
   16ee4:	add	r1, sp, #3664	; 0xe50
   16ee8:	ldrd	r4, [r1]
   16eec:	eor	r4, r4, r2
   16ef0:	eor	r5, r5, r3
   16ef4:	mov	r2, r4
   16ef8:	mov	r3, r5
   16efc:	mov	r4, sl
   16f00:	mov	r5, fp
   16f04:	orr	sl, sl, r6
   16f08:	orr	fp, fp, r7
   16f0c:	mov	r0, sl
   16f10:	mov	r1, fp
   16f14:	ldrd	sl, [sp, #32]
   16f18:	and	sl, sl, r0
   16f1c:	and	fp, fp, r1
   16f20:	mov	r0, sl
   16f24:	mov	r1, fp
   16f28:	mov	sl, r4
   16f2c:	mov	fp, r5
   16f30:	and	sl, sl, r6
   16f34:	and	fp, fp, r7
   16f38:	orr	r0, r0, sl
   16f3c:	orr	r1, r1, fp
   16f40:	adds	r0, r0, r2
   16f44:	adc	r1, r1, r3
   16f48:	adds	r2, r8, r0
   16f4c:	adc	r3, r9, r1
   16f50:	strd	r2, [sp]
   16f54:	ldrd	sl, [sp, #96]	; 0x60
   16f58:	lsr	r3, sl, #1
   16f5c:	orr	r1, r3, fp, lsl #31
   16f60:	str	r1, [sp, #3672]	; 0xe58
   16f64:	lsr	r3, fp, #1
   16f68:	orr	r1, r3, sl, lsl #31
   16f6c:	str	r1, [sp, #3676]	; 0xe5c
   16f70:	lsr	r3, sl, #8
   16f74:	orr	r1, r3, fp, lsl #24
   16f78:	str	r1, [sp, #3680]	; 0xe60
   16f7c:	lsr	r3, fp, #8
   16f80:	orr	r1, r3, sl, lsl #24
   16f84:	str	r1, [sp, #3684]	; 0xe64
   16f88:	add	r3, sp, #3664	; 0xe50
   16f8c:	add	r3, r3, #8
   16f90:	ldrd	r2, [r3]
   16f94:	add	r1, sp, #3680	; 0xe60
   16f98:	ldrd	r8, [r1]
   16f9c:	eor	r2, r2, r8
   16fa0:	eor	r3, r3, r9
   16fa4:	lsr	r1, sl, #7
   16fa8:	orr	r1, r1, fp, lsl #25
   16fac:	str	r1, [sp, #536]	; 0x218
   16fb0:	strd	sl, [sp, #96]	; 0x60
   16fb4:	lsr	r1, fp, #7
   16fb8:	str	r1, [sp, #540]	; 0x21c
   16fbc:	add	r1, sp, #536	; 0x218
   16fc0:	ldrd	r8, [r1]
   16fc4:	eor	r8, r8, r2
   16fc8:	eor	r9, r9, r3
   16fcc:	ldrd	r0, [sp, #88]	; 0x58
   16fd0:	adds	r0, r0, r8
   16fd4:	adc	r1, r1, r9
   16fd8:	ldrd	sl, [sp, #16]
   16fdc:	adds	sl, sl, r0
   16fe0:	adc	fp, fp, r1
   16fe4:	ldrd	r4, [sp, #72]	; 0x48
   16fe8:	lsr	r1, r4, #19
   16fec:	orr	r1, r1, r5, lsl #13
   16ff0:	str	r1, [sp, #3688]	; 0xe68
   16ff4:	lsr	r1, r5, #19
   16ff8:	orr	r1, r1, r4, lsl #13
   16ffc:	str	r1, [sp, #3692]	; 0xe6c
   17000:	lsl	r1, r5, #3
   17004:	orr	r1, r1, r4, lsr #29
   17008:	str	r1, [sp, #3700]	; 0xe74
   1700c:	lsl	r1, r4, #3
   17010:	orr	r1, r1, r5, lsr #29
   17014:	str	r1, [sp, #3696]	; 0xe70
   17018:	add	r1, sp, #3680	; 0xe60
   1701c:	add	r1, r1, #8
   17020:	ldrd	r8, [r1]
   17024:	add	r1, sp, #3696	; 0xe70
   17028:	ldrd	r0, [r1]
   1702c:	eor	r8, r8, r0
   17030:	eor	r9, r9, r1
   17034:	mov	r0, r8
   17038:	mov	r1, r9
   1703c:	lsr	ip, r4, #6
   17040:	orr	ip, ip, r5, lsl #26
   17044:	str	ip, [sp, #544]	; 0x220
   17048:	lsr	ip, r5, #6
   1704c:	str	ip, [sp, #548]	; 0x224
   17050:	add	ip, sp, #544	; 0x220
   17054:	ldrd	r8, [ip]
   17058:	eor	r8, r8, r0
   1705c:	eor	r9, r9, r1
   17060:	adds	r8, sl, r8
   17064:	adc	r9, fp, r9
   17068:	ldrd	r4, [sp, #40]	; 0x28
   1706c:	ldrd	r2, [sp, #56]	; 0x38
   17070:	eor	r2, r2, r4
   17074:	eor	r3, r3, r5
   17078:	ldrd	sl, [sp, #48]	; 0x30
   1707c:	and	sl, sl, r2
   17080:	and	fp, fp, r3
   17084:	mov	r2, r4
   17088:	mov	r3, r5
   1708c:	eor	r2, r2, sl
   17090:	eor	r3, r3, fp
   17094:	mov	r0, r2
   17098:	mov	r1, r3
   1709c:	add	r3, pc, #156	; 0x9c
   170a0:	ldrd	r2, [r3]
   170a4:	strd	r8, [sp, #88]	; 0x58
   170a8:	adds	r8, r8, r2
   170ac:	adc	r9, r9, r3
   170b0:	mov	r2, r8
   170b4:	mov	r3, r9
   170b8:	ldrd	r8, [sp, #184]	; 0xb8
   170bc:	adds	r8, r8, r2
   170c0:	adc	r9, r9, r3
   170c4:	adds	r0, r0, r8
   170c8:	adc	r1, r1, r9
   170cc:	ldrd	sl, [sp, #48]	; 0x30
   170d0:	lsr	r3, sl, #14
   170d4:	orr	ip, r3, fp, lsl #18
   170d8:	str	ip, [sp, #3704]	; 0xe78
   170dc:	lsr	r3, fp, #14
   170e0:	orr	ip, r3, sl, lsl #18
   170e4:	str	ip, [sp, #3708]	; 0xe7c
   170e8:	lsr	r3, sl, #18
   170ec:	orr	ip, r3, fp, lsl #14
   170f0:	str	ip, [sp, #3712]	; 0xe80
   170f4:	lsr	r3, fp, #18
   170f8:	orr	ip, r3, sl, lsl #14
   170fc:	str	ip, [sp, #3716]	; 0xe84
   17100:	add	r3, sp, #3696	; 0xe70
   17104:	add	r3, r3, #8
   17108:	ldrd	r2, [r3]
   1710c:	add	ip, sp, #3712	; 0xe80
   17110:	ldrd	r8, [ip]
   17114:	eor	r2, r2, r8
   17118:	eor	r3, r3, r9
   1711c:	lsl	ip, fp, #23
   17120:	mov	r8, sl
   17124:	mov	r9, fp
   17128:	orr	ip, ip, sl, lsr #9
   1712c:	str	ip, [sp, #3724]	; 0xe8c
   17130:	b	17150 <abort@plt+0x6c70>
   17134:	nop			; (mov r0, r0)
   17138:	blhi	febf00b8 <stderr@@GLIBC_2.4+0xfebbf070>
   1713c:	strvs	r7, [sl, #-852]	; 0xfffffcac
   17140:	lfmcc	f3, 3, [r7], #-672	; 0xfffffd60
   17144:			; <UNDEFINED> instruction: 0x766a0abb
   17148:	strbmi	sl, [sp, r6, ror #29]!
   1714c:	bichi	ip, r2, lr, lsr #18
   17150:	lsl	ip, r8, #23
   17154:	orr	ip, ip, r9, lsr #9
   17158:	str	ip, [sp, #3720]	; 0xe88
   1715c:	add	ip, sp, #3712	; 0xe80
   17160:	add	ip, ip, #8
   17164:	ldrd	r8, [ip]
   17168:	eor	r8, r8, r2
   1716c:	eor	r9, r9, r3
   17170:	adds	r8, r0, r8
   17174:	adc	r9, r1, r9
   17178:	ldrd	r2, [sp, #32]
   1717c:	strd	r8, [sp, #32]
   17180:	adds	r2, r2, r8
   17184:	adc	r3, r3, r9
   17188:	mov	r8, r2
   1718c:	mov	r9, r3
   17190:	ldrd	sl, [sp]
   17194:	lsr	r3, sl, #28
   17198:	orr	r1, r3, fp, lsl #4
   1719c:	str	r1, [sp, #3728]	; 0xe90
   171a0:	lsr	r3, fp, #28
   171a4:	orr	r1, r3, sl, lsl #4
   171a8:	str	r1, [sp, #3732]	; 0xe94
   171ac:	lsl	r3, fp, #30
   171b0:	orr	r1, r3, sl, lsr #2
   171b4:	str	r1, [sp, #3740]	; 0xe9c
   171b8:	lsl	r3, sl, #30
   171bc:	orr	r1, r3, fp, lsr #2
   171c0:	str	r1, [sp, #3736]	; 0xe98
   171c4:	add	r3, sp, #3728	; 0xe90
   171c8:	ldrd	r2, [r3]
   171cc:	add	r1, sp, #3728	; 0xe90
   171d0:	add	r1, r1, #8
   171d4:	ldrd	sl, [r1]
   171d8:	eor	r2, r2, sl
   171dc:	eor	r3, r3, fp
   171e0:	ldrd	sl, [sp]
   171e4:	lsl	r1, fp, #25
   171e8:	orr	r1, r1, sl, lsr #7
   171ec:	str	r1, [sp, #3748]	; 0xea4
   171f0:	lsl	r1, sl, #25
   171f4:	orr	r1, r1, fp, lsr #7
   171f8:	str	r1, [sp, #3744]	; 0xea0
   171fc:	add	r1, sp, #3744	; 0xea0
   17200:	ldrd	sl, [r1]
   17204:	eor	sl, sl, r2
   17208:	eor	fp, fp, r3
   1720c:	mov	r2, sl
   17210:	mov	r3, fp
   17214:	ldrd	r0, [sp]
   17218:	orr	r0, r0, r6
   1721c:	orr	r1, r1, r7
   17220:	ldrd	sl, [sp, #192]	; 0xc0
   17224:	and	sl, sl, r0
   17228:	and	fp, fp, r1
   1722c:	mov	r0, sl
   17230:	mov	r1, fp
   17234:	ldrd	r6, [sp, #64]	; 0x40
   17238:	ldrd	sl, [sp]
   1723c:	and	sl, sl, r6
   17240:	and	fp, fp, r7
   17244:	orr	r6, sl, r0
   17248:	orr	r7, fp, r1
   1724c:	adds	r0, r6, r2
   17250:	adc	r1, r7, r3
   17254:	ldrd	r2, [sp, #32]
   17258:	adds	r2, r2, r0
   1725c:	adc	r3, r3, r1
   17260:	strd	r2, [sp, #40]	; 0x28
   17264:	ldrd	r0, [sp, #112]	; 0x70
   17268:	lsr	r3, r0, #1
   1726c:	orr	ip, r3, r1, lsl #31
   17270:	str	ip, [sp, #3752]	; 0xea8
   17274:	lsr	r3, r1, #1
   17278:	orr	ip, r3, r0, lsl #31
   1727c:	str	ip, [sp, #3756]	; 0xeac
   17280:	lsr	r3, r0, #8
   17284:	orr	ip, r3, r1, lsl #24
   17288:	str	ip, [sp, #3760]	; 0xeb0
   1728c:	lsr	r3, r1, #8
   17290:	orr	ip, r3, r0, lsl #24
   17294:	str	ip, [sp, #3764]	; 0xeb4
   17298:	add	r3, sp, #3744	; 0xea0
   1729c:	add	r3, r3, #8
   172a0:	ldrd	r2, [r3]
   172a4:	add	ip, sp, #3760	; 0xeb0
   172a8:	ldrd	r6, [ip]
   172ac:	eor	r2, r2, r6
   172b0:	eor	r3, r3, r7
   172b4:	lsr	ip, r0, #7
   172b8:	orr	ip, ip, r1, lsl #25
   172bc:	str	ip, [sp, #552]	; 0x228
   172c0:	strd	r0, [sp, #112]	; 0x70
   172c4:	lsr	r1, r1, #7
   172c8:	str	r1, [sp, #556]	; 0x22c
   172cc:	add	r1, sp, #552	; 0x228
   172d0:	ldrd	r6, [r1]
   172d4:	eor	r6, r6, r2
   172d8:	eor	r7, r7, r3
   172dc:	ldrd	r0, [sp, #96]	; 0x60
   172e0:	adds	r0, r0, r6
   172e4:	adc	r1, r1, r7
   172e8:	ldrd	sl, [sp, #160]	; 0xa0
   172ec:	adds	sl, sl, r0
   172f0:	adc	fp, fp, r1
   172f4:	mov	r2, sl
   172f8:	mov	r3, fp
   172fc:	ldrd	sl, [sp, #80]	; 0x50
   17300:	lsr	r1, sl, #19
   17304:	orr	r1, r1, fp, lsl #13
   17308:	str	r1, [sp, #3768]	; 0xeb8
   1730c:	lsr	r1, fp, #19
   17310:	orr	r1, r1, sl, lsl #13
   17314:	str	r1, [sp, #3772]	; 0xebc
   17318:	lsl	r1, fp, #3
   1731c:	orr	r1, r1, sl, lsr #29
   17320:	str	r1, [sp, #3780]	; 0xec4
   17324:	lsl	r1, sl, #3
   17328:	orr	r1, r1, fp, lsr #29
   1732c:	str	r1, [sp, #3776]	; 0xec0
   17330:	add	r1, sp, #3760	; 0xeb0
   17334:	add	r1, r1, #8
   17338:	ldrd	r6, [r1]
   1733c:	add	r1, sp, #3776	; 0xec0
   17340:	ldrd	r0, [r1]
   17344:	eor	r6, r6, r0
   17348:	eor	r7, r7, r1
   1734c:	mov	r0, r6
   17350:	mov	r1, r7
   17354:	lsr	ip, sl, #6
   17358:	orr	ip, ip, fp, lsl #26
   1735c:	str	ip, [sp, #560]	; 0x230
   17360:	lsr	ip, fp, #6
   17364:	str	ip, [sp, #564]	; 0x234
   17368:	add	ip, sp, #560	; 0x230
   1736c:	ldrd	r6, [ip]
   17370:	eor	r6, r6, r0
   17374:	eor	r7, r7, r1
   17378:	adds	sl, r2, r6
   1737c:	adc	fp, r3, r7
   17380:	ldrd	r2, [sp, #56]	; 0x38
   17384:	mov	r0, r2
   17388:	mov	r1, r3
   1738c:	ldrd	r6, [sp, #48]	; 0x30
   17390:	eor	r0, r0, r6
   17394:	eor	r1, r1, r7
   17398:	and	r0, r0, r8
   1739c:	and	r1, r1, r9
   173a0:	eor	r2, r2, r0
   173a4:	eor	r3, r3, r1
   173a8:	mov	r0, r2
   173ac:	mov	r1, r3
   173b0:	sub	r3, pc, #624	; 0x270
   173b4:	ldrd	r2, [r3]
   173b8:	strd	sl, [sp, #32]
   173bc:	adds	sl, sl, r2
   173c0:	adc	fp, fp, r3
   173c4:	adds	r4, r4, sl
   173c8:	adc	r5, r5, fp
   173cc:	adds	r0, r0, r4
   173d0:	adc	r1, r1, r5
   173d4:	lsr	r3, r8, #14
   173d8:	orr	ip, r3, r9, lsl #18
   173dc:	str	ip, [sp, #3784]	; 0xec8
   173e0:	lsr	r3, r9, #14
   173e4:	orr	ip, r3, r8, lsl #18
   173e8:	str	ip, [sp, #3788]	; 0xecc
   173ec:	lsr	r3, r8, #18
   173f0:	orr	ip, r3, r9, lsl #14
   173f4:	str	ip, [sp, #3792]	; 0xed0
   173f8:	lsr	r3, r9, #18
   173fc:	orr	ip, r3, r8, lsl #14
   17400:	str	ip, [sp, #3796]	; 0xed4
   17404:	add	r3, sp, #3776	; 0xec0
   17408:	add	r3, r3, #8
   1740c:	ldrd	r2, [r3]
   17410:	add	ip, sp, #3792	; 0xed0
   17414:	ldrd	r6, [ip]
   17418:	eor	r2, r2, r6
   1741c:	eor	r3, r3, r7
   17420:	lsl	ip, r9, #23
   17424:	orr	ip, ip, r8, lsr #9
   17428:	str	ip, [sp, #3804]	; 0xedc
   1742c:	lsl	ip, r8, #23
   17430:	orr	ip, ip, r9, lsr #9
   17434:	str	ip, [sp, #3800]	; 0xed8
   17438:	add	ip, sp, #3792	; 0xed0
   1743c:	add	ip, ip, #8
   17440:	ldrd	r6, [ip]
   17444:	eor	r6, r6, r2
   17448:	eor	r7, r7, r3
   1744c:	adds	r4, r0, r6
   17450:	adc	r5, r1, r7
   17454:	ldrd	sl, [sp, #192]	; 0xc0
   17458:	adds	sl, sl, r4
   1745c:	adc	fp, fp, r5
   17460:	ldrd	r0, [sp, #40]	; 0x28
   17464:	lsr	r3, r0, #28
   17468:	orr	r2, r3, r1, lsl #4
   1746c:	str	r2, [sp, #3808]	; 0xee0
   17470:	lsr	r3, r1, #28
   17474:	orr	r2, r3, r0, lsl #4
   17478:	str	r2, [sp, #3812]	; 0xee4
   1747c:	lsl	r3, r1, #30
   17480:	orr	r2, r3, r0, lsr #2
   17484:	str	r2, [sp, #3820]	; 0xeec
   17488:	lsl	r3, r0, #30
   1748c:	orr	r2, r3, r1, lsr #2
   17490:	str	r2, [sp, #3816]	; 0xee8
   17494:	add	r3, sp, #3808	; 0xee0
   17498:	ldrd	r2, [r3]
   1749c:	add	ip, sp, #3808	; 0xee0
   174a0:	add	ip, ip, #8
   174a4:	ldrd	r6, [ip]
   174a8:	eor	r2, r2, r6
   174ac:	eor	r3, r3, r7
   174b0:	mov	r6, r0
   174b4:	mov	r7, r1
   174b8:	lsl	r1, r1, #25
   174bc:	orr	r1, r1, r6, lsr #7
   174c0:	str	r1, [sp, #3828]	; 0xef4
   174c4:	lsl	r1, r6, #25
   174c8:	orr	r1, r1, r7, lsr #7
   174cc:	str	r1, [sp, #3824]	; 0xef0
   174d0:	add	r1, sp, #3824	; 0xef0
   174d4:	ldrd	r6, [r1]
   174d8:	eor	r6, r6, r2
   174dc:	eor	r7, r7, r3
   174e0:	strd	r6, [sp, #96]	; 0x60
   174e4:	ldrd	r2, [sp, #40]	; 0x28
   174e8:	ldrd	r6, [sp]
   174ec:	orr	r6, r6, r2
   174f0:	orr	r7, r7, r3
   174f4:	mov	r0, r6
   174f8:	mov	r1, r7
   174fc:	ldrd	r6, [sp, #64]	; 0x40
   17500:	and	r6, r6, r0
   17504:	and	r7, r7, r1
   17508:	mov	r0, r6
   1750c:	mov	r1, r7
   17510:	ldrd	r6, [sp]
   17514:	and	r6, r6, r2
   17518:	and	r7, r7, r3
   1751c:	orr	r2, r6, r0
   17520:	orr	r3, r7, r1
   17524:	mov	r0, r2
   17528:	mov	r1, r3
   1752c:	ldrd	r2, [sp, #96]	; 0x60
   17530:	adds	r2, r2, r0
   17534:	adc	r3, r3, r1
   17538:	adds	r4, r4, r2
   1753c:	adc	r5, r5, r3
   17540:	strd	r4, [sp, #184]	; 0xb8
   17544:	ldrd	r4, [sp, #120]	; 0x78
   17548:	lsr	r3, r4, #1
   1754c:	orr	r1, r3, r5, lsl #31
   17550:	str	r1, [sp, #3832]	; 0xef8
   17554:	lsr	r3, r5, #1
   17558:	orr	r1, r3, r4, lsl #31
   1755c:	str	r1, [sp, #3836]	; 0xefc
   17560:	lsr	r3, r4, #8
   17564:	orr	r1, r3, r5, lsl #24
   17568:	str	r1, [sp, #3840]	; 0xf00
   1756c:	lsr	r3, r5, #8
   17570:	orr	r1, r3, r4, lsl #24
   17574:	str	r1, [sp, #3844]	; 0xf04
   17578:	add	r3, sp, #3824	; 0xef0
   1757c:	add	r3, r3, #8
   17580:	ldrd	r2, [r3]
   17584:	add	r1, sp, #3840	; 0xf00
   17588:	ldrd	r6, [r1]
   1758c:	eor	r2, r2, r6
   17590:	eor	r3, r3, r7
   17594:	lsr	r1, r4, #7
   17598:	orr	r1, r1, r5, lsl #25
   1759c:	str	r1, [sp, #568]	; 0x238
   175a0:	lsr	r1, r5, #7
   175a4:	str	r1, [sp, #572]	; 0x23c
   175a8:	add	r1, sp, #568	; 0x238
   175ac:	ldrd	r6, [r1]
   175b0:	eor	r6, r6, r2
   175b4:	eor	r7, r7, r3
   175b8:	ldrd	r0, [sp, #112]	; 0x70
   175bc:	adds	r0, r0, r6
   175c0:	adc	r1, r1, r7
   175c4:	ldrd	r4, [sp, #168]	; 0xa8
   175c8:	adds	r4, r4, r0
   175cc:	adc	r5, r5, r1
   175d0:	mov	r2, r4
   175d4:	mov	r3, r5
   175d8:	ldrd	r4, [sp, #88]	; 0x58
   175dc:	lsr	r1, r4, #19
   175e0:	orr	r1, r1, r5, lsl #13
   175e4:	str	r1, [sp, #3848]	; 0xf08
   175e8:	lsr	r1, r5, #19
   175ec:	orr	r1, r1, r4, lsl #13
   175f0:	str	r1, [sp, #3852]	; 0xf0c
   175f4:	lsl	r1, r5, #3
   175f8:	orr	r1, r1, r4, lsr #29
   175fc:	str	r1, [sp, #3860]	; 0xf14
   17600:	lsl	r1, r4, #3
   17604:	orr	r1, r1, r5, lsr #29
   17608:	str	r1, [sp, #3856]	; 0xf10
   1760c:	add	r1, sp, #3840	; 0xf00
   17610:	add	r1, r1, #8
   17614:	ldrd	r6, [r1]
   17618:	add	r1, sp, #3856	; 0xf10
   1761c:	ldrd	r0, [r1]
   17620:	eor	r6, r6, r0
   17624:	eor	r7, r7, r1
   17628:	mov	r0, r6
   1762c:	mov	r1, r7
   17630:	lsr	ip, r4, #6
   17634:	orr	ip, ip, r5, lsl #26
   17638:	str	ip, [sp, #576]	; 0x240
   1763c:	lsr	ip, r5, #6
   17640:	str	ip, [sp, #580]	; 0x244
   17644:	add	ip, sp, #576	; 0x240
   17648:	ldrd	r6, [ip]
   1764c:	eor	r6, r6, r0
   17650:	eor	r7, r7, r1
   17654:	adds	r4, r2, r6
   17658:	adc	r5, r3, r7
   1765c:	mov	r6, r4
   17660:	mov	r7, r5
   17664:	ldrd	r0, [sp, #48]	; 0x30
   17668:	eor	r0, r0, r8
   1766c:	eor	r1, r1, r9
   17670:	mov	r4, sl
   17674:	mov	r5, fp
   17678:	mov	r2, sl
   1767c:	mov	r3, fp
   17680:	and	r2, r2, r0
   17684:	and	r3, r3, r1
   17688:	ldrd	sl, [sp, #48]	; 0x30
   1768c:	eor	sl, sl, r2
   17690:	eor	fp, fp, r3
   17694:	mov	r0, sl
   17698:	mov	r1, fp
   1769c:	add	r3, pc, #876	; 0x36c
   176a0:	ldrd	r2, [r3]
   176a4:	strd	r6, [sp, #96]	; 0x60
   176a8:	adds	sl, r6, r2
   176ac:	adc	fp, r7, r3
   176b0:	mov	r2, sl
   176b4:	mov	r3, fp
   176b8:	ldrd	sl, [sp, #56]	; 0x38
   176bc:	adds	sl, sl, r2
   176c0:	adc	fp, fp, r3
   176c4:	adds	r0, r0, sl
   176c8:	adc	r1, r1, fp
   176cc:	lsr	r3, r4, #14
   176d0:	orr	ip, r3, r5, lsl #18
   176d4:	str	ip, [sp, #3864]	; 0xf18
   176d8:	lsr	r3, r5, #14
   176dc:	orr	ip, r3, r4, lsl #18
   176e0:	str	ip, [sp, #3868]	; 0xf1c
   176e4:	lsr	r3, r4, #18
   176e8:	orr	ip, r3, r5, lsl #14
   176ec:	str	ip, [sp, #3872]	; 0xf20
   176f0:	lsr	r3, r5, #18
   176f4:	orr	ip, r3, r4, lsl #14
   176f8:	str	ip, [sp, #3876]	; 0xf24
   176fc:	add	r3, sp, #3856	; 0xf10
   17700:	add	r3, r3, #8
   17704:	ldrd	r2, [r3]
   17708:	add	ip, sp, #3872	; 0xf20
   1770c:	ldrd	r6, [ip]
   17710:	eor	r2, r2, r6
   17714:	eor	r3, r3, r7
   17718:	lsl	ip, r5, #23
   1771c:	orr	ip, ip, r4, lsr #9
   17720:	str	ip, [sp, #3884]	; 0xf2c
   17724:	lsl	ip, r4, #23
   17728:	orr	ip, ip, r5, lsr #9
   1772c:	str	ip, [sp, #3880]	; 0xf28
   17730:	add	ip, sp, #3872	; 0xf20
   17734:	add	ip, ip, #8
   17738:	ldrd	r6, [ip]
   1773c:	eor	r6, r6, r2
   17740:	eor	r7, r7, r3
   17744:	adds	r6, r0, r6
   17748:	adc	r7, r1, r7
   1774c:	mov	r2, r6
   17750:	mov	r3, r7
   17754:	ldrd	r6, [sp, #64]	; 0x40
   17758:	strd	r2, [sp, #64]	; 0x40
   1775c:	adds	r6, r6, r2
   17760:	adc	r7, r7, r3
   17764:	strd	r6, [sp, #56]	; 0x38
   17768:	ldrd	sl, [sp, #184]	; 0xb8
   1776c:	lsr	r3, sl, #28
   17770:	orr	r1, r3, fp, lsl #4
   17774:	str	r1, [sp, #3888]	; 0xf30
   17778:	lsr	r3, fp, #28
   1777c:	orr	r1, r3, sl, lsl #4
   17780:	str	r1, [sp, #3892]	; 0xf34
   17784:	lsl	r3, fp, #30
   17788:	orr	r1, r3, sl, lsr #2
   1778c:	str	r1, [sp, #3900]	; 0xf3c
   17790:	lsl	r3, sl, #30
   17794:	orr	r1, r3, fp, lsr #2
   17798:	str	r1, [sp, #3896]	; 0xf38
   1779c:	add	r3, sp, #3888	; 0xf30
   177a0:	ldrd	r6, [r3]
   177a4:	add	r3, sp, #3888	; 0xf30
   177a8:	add	r3, r3, #8
   177ac:	ldrd	r2, [r3]
   177b0:	eor	r6, r6, r2
   177b4:	eor	r7, r7, r3
   177b8:	mov	r2, r6
   177bc:	mov	r3, r7
   177c0:	lsl	r1, fp, #25
   177c4:	orr	r1, r1, sl, lsr #7
   177c8:	str	r1, [sp, #3908]	; 0xf44
   177cc:	lsl	r1, sl, #25
   177d0:	orr	r1, r1, fp, lsr #7
   177d4:	str	r1, [sp, #3904]	; 0xf40
   177d8:	add	r1, sp, #3904	; 0xf40
   177dc:	ldrd	r6, [r1]
   177e0:	eor	r6, r6, r2
   177e4:	eor	r7, r7, r3
   177e8:	strd	r6, [sp, #112]	; 0x70
   177ec:	ldrd	r6, [sp, #40]	; 0x28
   177f0:	orr	r2, r6, sl
   177f4:	orr	r3, r7, fp
   177f8:	mov	r0, r2
   177fc:	mov	r1, r3
   17800:	ldrd	r2, [sp]
   17804:	and	r2, r2, r0
   17808:	and	r3, r3, r1
   1780c:	mov	r0, r2
   17810:	mov	r1, r3
   17814:	mov	r2, r6
   17818:	mov	r3, r7
   1781c:	and	r2, r2, sl
   17820:	and	r3, r3, fp
   17824:	orr	r2, r2, r0
   17828:	orr	r3, r3, r1
   1782c:	mov	r0, r2
   17830:	mov	r1, r3
   17834:	ldrd	r2, [sp, #112]	; 0x70
   17838:	adds	r2, r2, r0
   1783c:	adc	r3, r3, r1
   17840:	ldrd	r6, [sp, #64]	; 0x40
   17844:	adds	r6, r6, r2
   17848:	adc	r7, r7, r3
   1784c:	strd	r6, [sp, #136]	; 0x88
   17850:	ldrd	r0, [sp, #8]
   17854:	lsr	r3, r0, #1
   17858:	orr	ip, r3, r1, lsl #31
   1785c:	str	ip, [sp, #3912]	; 0xf48
   17860:	lsr	r3, r1, #1
   17864:	orr	ip, r3, r0, lsl #31
   17868:	str	ip, [sp, #3916]	; 0xf4c
   1786c:	lsr	r3, r0, #8
   17870:	orr	ip, r3, r1, lsl #24
   17874:	str	ip, [sp, #3920]	; 0xf50
   17878:	lsr	r3, r1, #8
   1787c:	orr	ip, r3, r0, lsl #24
   17880:	str	ip, [sp, #3924]	; 0xf54
   17884:	add	r3, sp, #3904	; 0xf40
   17888:	add	r3, r3, #8
   1788c:	ldrd	r2, [r3]
   17890:	add	ip, sp, #3920	; 0xf50
   17894:	ldrd	r6, [ip]
   17898:	eor	r2, r2, r6
   1789c:	eor	r3, r3, r7
   178a0:	lsr	ip, r0, #7
   178a4:	orr	ip, ip, r1, lsl #25
   178a8:	str	ip, [sp, #584]	; 0x248
   178ac:	lsr	r1, r1, #7
   178b0:	str	r1, [sp, #588]	; 0x24c
   178b4:	add	r1, sp, #584	; 0x248
   178b8:	ldrd	r6, [r1]
   178bc:	eor	r6, r6, r2
   178c0:	eor	r7, r7, r3
   178c4:	ldrd	r0, [sp, #120]	; 0x78
   178c8:	adds	r0, r0, r6
   178cc:	adc	r1, r1, r7
   178d0:	mov	r2, r0
   178d4:	mov	r3, r1
   178d8:	ldrd	r0, [sp, #176]	; 0xb0
   178dc:	adds	r0, r0, r2
   178e0:	adc	r1, r1, r3
   178e4:	mov	r2, r0
   178e8:	mov	r3, r1
   178ec:	ldrd	r6, [sp, #32]
   178f0:	lsr	r1, r6, #19
   178f4:	orr	r1, r1, r7, lsl #13
   178f8:	str	r1, [sp, #3928]	; 0xf58
   178fc:	lsr	r1, r7, #19
   17900:	orr	r1, r1, r6, lsl #13
   17904:	str	r1, [sp, #3932]	; 0xf5c
   17908:	lsl	r1, r7, #3
   1790c:	orr	r1, r1, r6, lsr #29
   17910:	str	r1, [sp, #3940]	; 0xf64
   17914:	lsl	r1, r6, #3
   17918:	orr	r1, r1, r7, lsr #29
   1791c:	str	r1, [sp, #3936]	; 0xf60
   17920:	add	r1, sp, #3920	; 0xf50
   17924:	add	r1, r1, #8
   17928:	ldrd	r6, [r1]
   1792c:	add	r1, sp, #3936	; 0xf60
   17930:	ldrd	r0, [r1]
   17934:	eor	r6, r6, r0
   17938:	eor	r7, r7, r1
   1793c:	mov	r0, r6
   17940:	mov	r1, r7
   17944:	ldrd	r6, [sp, #32]
   17948:	lsr	ip, r6, #6
   1794c:	orr	ip, ip, r7, lsl #26
   17950:	str	ip, [sp, #592]	; 0x250
   17954:	ldr	ip, [sp, #36]	; 0x24
   17958:	lsr	ip, ip, #6
   1795c:	str	ip, [sp, #596]	; 0x254
   17960:	add	ip, sp, #592	; 0x250
   17964:	ldrd	r6, [ip]
   17968:	eor	r6, r6, r0
   1796c:	eor	r7, r7, r1
   17970:	adds	r6, r2, r6
   17974:	adc	r7, r3, r7
   17978:	strd	r4, [sp, #120]	; 0x78
   1797c:	mov	r0, r4
   17980:	mov	r1, r5
   17984:	eor	r0, r0, r8
   17988:	eor	r1, r1, r9
   1798c:	ldrd	r4, [sp, #56]	; 0x38
   17990:	and	r4, r4, r0
   17994:	and	r5, r5, r1
   17998:	mov	r0, r4
   1799c:	mov	r1, r5
   179a0:	eor	r0, r0, r8
   179a4:	eor	r1, r1, r9
   179a8:	add	r3, pc, #104	; 0x68
   179ac:	ldrd	r2, [r3]
   179b0:	strd	r6, [sp, #112]	; 0x70
   179b4:	adds	r6, r6, r2
   179b8:	adc	r7, r7, r3
   179bc:	mov	r2, r6
   179c0:	mov	r3, r7
   179c4:	ldrd	r6, [sp, #48]	; 0x30
   179c8:	adds	r6, r6, r2
   179cc:	adc	r7, r7, r3
   179d0:	adds	r0, r0, r6
   179d4:	adc	r1, r1, r7
   179d8:	ldrd	r4, [sp, #56]	; 0x38
   179dc:	lsr	r3, r4, #14
   179e0:	orr	ip, r3, r5, lsl #18
   179e4:	str	ip, [sp, #3944]	; 0xf68
   179e8:	lsr	r3, r5, #14
   179ec:	orr	ip, r3, r4, lsl #18
   179f0:	str	ip, [sp, #3948]	; 0xf6c
   179f4:	lsr	r3, r4, #18
   179f8:	orr	ip, r3, r5, lsl #14
   179fc:	str	ip, [sp, #3952]	; 0xf70
   17a00:	lsr	r3, r5, #18
   17a04:	orr	ip, r3, r4, lsl #14
   17a08:	b	17a28 <abort@plt+0x7548>
   17a0c:	nop			; (mov r0, r0)
   17a10:	strne	r3, [r2], #1339	; 0x53b
   17a14:	rsbsls	r2, r2, #34048	; 0x8500
   17a18:	ldclmi	3, cr0, [r1], #400	; 0x190
   17a1c:	adcsge	lr, pc, #10551296	; 0xa10000
   17a20:	mcrrlt	0, 0, r3, r2, cr1
   17a24:	ldmdage	sl, {r0, r1, r3, r6, r9, sl, sp, lr}
   17a28:	str	ip, [sp, #3956]	; 0xf74
   17a2c:	add	r3, sp, #3936	; 0xf60
   17a30:	add	r3, r3, #8
   17a34:	ldrd	r2, [r3]
   17a38:	add	ip, sp, #3952	; 0xf70
   17a3c:	ldrd	r6, [ip]
   17a40:	eor	r2, r2, r6
   17a44:	eor	r3, r3, r7
   17a48:	lsl	ip, r5, #23
   17a4c:	orr	ip, ip, r4, lsr #9
   17a50:	str	ip, [sp, #3964]	; 0xf7c
   17a54:	lsl	ip, r4, #23
   17a58:	orr	ip, ip, r5, lsr #9
   17a5c:	str	ip, [sp, #3960]	; 0xf78
   17a60:	add	ip, sp, #3952	; 0xf70
   17a64:	add	ip, ip, #8
   17a68:	ldrd	r6, [ip]
   17a6c:	eor	r6, r6, r2
   17a70:	eor	r7, r7, r3
   17a74:	adds	r6, r0, r6
   17a78:	adc	r7, r1, r7
   17a7c:	mov	r2, r6
   17a80:	mov	r3, r7
   17a84:	strd	r2, [sp, #64]	; 0x40
   17a88:	ldrd	r0, [sp]
   17a8c:	adds	r0, r0, r6
   17a90:	adc	r1, r1, r7
   17a94:	mov	r2, r0
   17a98:	mov	r3, r1
   17a9c:	strd	r2, [sp, #48]	; 0x30
   17aa0:	ldrd	r6, [sp, #136]	; 0x88
   17aa4:	lsr	r3, r6, #28
   17aa8:	orr	r1, r3, r7, lsl #4
   17aac:	str	r1, [sp, #3968]	; 0xf80
   17ab0:	lsr	r3, r7, #28
   17ab4:	orr	r1, r3, r6, lsl #4
   17ab8:	str	r1, [sp, #3972]	; 0xf84
   17abc:	lsl	r3, r7, #30
   17ac0:	orr	r1, r3, r6, lsr #2
   17ac4:	str	r1, [sp, #3980]	; 0xf8c
   17ac8:	lsl	r3, r6, #30
   17acc:	orr	r1, r3, r7, lsr #2
   17ad0:	str	r1, [sp, #3976]	; 0xf88
   17ad4:	add	r3, sp, #3968	; 0xf80
   17ad8:	ldrd	r2, [r3]
   17adc:	add	r1, sp, #3968	; 0xf80
   17ae0:	add	r1, r1, #8
   17ae4:	ldrd	r4, [r1]
   17ae8:	eor	r2, r2, r4
   17aec:	eor	r3, r3, r5
   17af0:	lsl	r1, r7, #25
   17af4:	orr	r1, r1, r6, lsr #7
   17af8:	str	r1, [sp, #3988]	; 0xf94
   17afc:	lsl	r1, r6, #25
   17b00:	orr	r1, r1, r7, lsr #7
   17b04:	str	r1, [sp, #3984]	; 0xf90
   17b08:	add	r1, sp, #3984	; 0xf90
   17b0c:	ldrd	r4, [r1]
   17b10:	eor	r4, r4, r2
   17b14:	eor	r5, r5, r3
   17b18:	mov	r2, r4
   17b1c:	mov	r3, r5
   17b20:	mov	r4, sl
   17b24:	mov	r5, fp
   17b28:	orr	sl, sl, r6
   17b2c:	orr	fp, fp, r7
   17b30:	mov	r0, sl
   17b34:	mov	r1, fp
   17b38:	ldrd	sl, [sp, #40]	; 0x28
   17b3c:	and	sl, sl, r0
   17b40:	and	fp, fp, r1
   17b44:	mov	r0, sl
   17b48:	mov	r1, fp
   17b4c:	mov	sl, r4
   17b50:	mov	fp, r5
   17b54:	and	sl, sl, r6
   17b58:	and	fp, fp, r7
   17b5c:	orr	r0, r0, sl
   17b60:	orr	r1, r1, fp
   17b64:	adds	r0, r0, r2
   17b68:	adc	r1, r1, r3
   17b6c:	ldrd	r2, [sp, #64]	; 0x40
   17b70:	adds	r2, r2, r0
   17b74:	adc	r3, r3, r1
   17b78:	strd	r2, [sp, #64]	; 0x40
   17b7c:	ldrd	sl, [sp, #128]	; 0x80
   17b80:	lsr	r3, sl, #1
   17b84:	orr	r2, r3, fp, lsl #31
   17b88:	str	r2, [sp, #3992]	; 0xf98
   17b8c:	lsr	r3, fp, #1
   17b90:	orr	r2, r3, sl, lsl #31
   17b94:	str	r2, [sp, #3996]	; 0xf9c
   17b98:	lsr	r3, sl, #8
   17b9c:	orr	r2, r3, fp, lsl #24
   17ba0:	str	r2, [sp, #4000]	; 0xfa0
   17ba4:	lsr	r3, fp, #8
   17ba8:	orr	r2, r3, sl, lsl #24
   17bac:	str	r2, [sp, #4004]	; 0xfa4
   17bb0:	add	r3, sp, #3984	; 0xf90
   17bb4:	add	r3, r3, #8
   17bb8:	ldrd	r2, [r3]
   17bbc:	add	r1, sp, #4000	; 0xfa0
   17bc0:	ldrd	r4, [r1]
   17bc4:	eor	r2, r2, r4
   17bc8:	eor	r3, r3, r5
   17bcc:	lsr	r1, sl, #7
   17bd0:	orr	r1, r1, fp, lsl #25
   17bd4:	str	r1, [sp, #600]	; 0x258
   17bd8:	lsr	r1, fp, #7
   17bdc:	str	r1, [sp, #604]	; 0x25c
   17be0:	add	r1, sp, #600	; 0x258
   17be4:	ldrd	r4, [r1]
   17be8:	eor	r4, r4, r2
   17bec:	eor	r5, r5, r3
   17bf0:	ldrd	r0, [sp, #8]
   17bf4:	adds	r0, r0, r4
   17bf8:	adc	r1, r1, r5
   17bfc:	ldrd	sl, [sp, #24]
   17c00:	adds	sl, sl, r0
   17c04:	adc	fp, fp, r1
   17c08:	mov	r2, sl
   17c0c:	mov	r3, fp
   17c10:	ldrd	r4, [sp, #96]	; 0x60
   17c14:	lsr	r1, r4, #19
   17c18:	orr	r1, r1, r5, lsl #13
   17c1c:	str	r1, [sp, #4008]	; 0xfa8
   17c20:	lsr	r1, r5, #19
   17c24:	orr	r1, r1, r4, lsl #13
   17c28:	str	r1, [sp, #4012]	; 0xfac
   17c2c:	lsl	r1, r5, #3
   17c30:	orr	r1, r1, r4, lsr #29
   17c34:	str	r1, [sp, #4020]	; 0xfb4
   17c38:	lsl	r1, r4, #3
   17c3c:	orr	r1, r1, r5, lsr #29
   17c40:	str	r1, [sp, #4016]	; 0xfb0
   17c44:	add	r1, sp, #4000	; 0xfa0
   17c48:	add	r1, r1, #8
   17c4c:	ldrd	r0, [r1]
   17c50:	add	ip, sp, #4016	; 0xfb0
   17c54:	ldrd	sl, [ip]
   17c58:	eor	r0, r0, sl
   17c5c:	eor	r1, r1, fp
   17c60:	lsr	ip, r4, #6
   17c64:	orr	ip, ip, r5, lsl #26
   17c68:	str	ip, [sp, #608]	; 0x260
   17c6c:	lsr	ip, r5, #6
   17c70:	str	ip, [sp, #612]	; 0x264
   17c74:	add	ip, sp, #608	; 0x260
   17c78:	ldrd	r4, [ip]
   17c7c:	eor	r4, r4, r0
   17c80:	eor	r5, r5, r1
   17c84:	adds	r4, r2, r4
   17c88:	adc	r5, r3, r5
   17c8c:	mov	sl, r4
   17c90:	mov	fp, r5
   17c94:	ldrd	r4, [sp, #120]	; 0x78
   17c98:	ldrd	r2, [sp, #56]	; 0x38
   17c9c:	eor	r2, r2, r4
   17ca0:	eor	r3, r3, r5
   17ca4:	mov	r0, r2
   17ca8:	mov	r1, r3
   17cac:	ldrd	r2, [sp, #48]	; 0x30
   17cb0:	and	r2, r2, r0
   17cb4:	and	r3, r3, r1
   17cb8:	mov	r0, r2
   17cbc:	mov	r1, r3
   17cc0:	mov	r2, r4
   17cc4:	mov	r3, r5
   17cc8:	eor	r2, r2, r0
   17ccc:	eor	r3, r3, r1
   17cd0:	mov	r0, r2
   17cd4:	mov	r1, r3
   17cd8:	sub	r3, pc, #704	; 0x2c0
   17cdc:	ldrd	r2, [r3]
   17ce0:	strd	sl, [sp, #120]	; 0x78
   17ce4:	adds	sl, sl, r2
   17ce8:	adc	fp, fp, r3
   17cec:	adds	r8, r8, sl
   17cf0:	adc	r9, r9, fp
   17cf4:	adds	r0, r0, r8
   17cf8:	adc	r1, r1, r9
   17cfc:	ldrd	sl, [sp, #48]	; 0x30
   17d00:	lsr	r3, sl, #14
   17d04:	orr	r2, r3, fp, lsl #18
   17d08:	str	r2, [sp, #4024]	; 0xfb8
   17d0c:	lsr	r3, fp, #14
   17d10:	orr	r2, r3, sl, lsl #18
   17d14:	str	r2, [sp, #4028]	; 0xfbc
   17d18:	lsr	r3, sl, #18
   17d1c:	orr	r2, r3, fp, lsl #14
   17d20:	str	r2, [sp, #4032]	; 0xfc0
   17d24:	lsr	r3, fp, #18
   17d28:	orr	r2, r3, sl, lsl #14
   17d2c:	str	r2, [sp, #4036]	; 0xfc4
   17d30:	add	r3, sp, #4016	; 0xfb0
   17d34:	add	r3, r3, #8
   17d38:	ldrd	r2, [r3]
   17d3c:	add	ip, sp, #4032	; 0xfc0
   17d40:	ldrd	r8, [ip]
   17d44:	eor	r2, r2, r8
   17d48:	eor	r3, r3, r9
   17d4c:	lsl	ip, fp, #23
   17d50:	mov	r8, sl
   17d54:	mov	r9, fp
   17d58:	orr	ip, ip, sl, lsr #9
   17d5c:	str	ip, [sp, #4044]	; 0xfcc
   17d60:	lsl	ip, r8, #23
   17d64:	orr	ip, ip, r9, lsr #9
   17d68:	str	ip, [sp, #4040]	; 0xfc8
   17d6c:	add	ip, sp, #4032	; 0xfc0
   17d70:	add	ip, ip, #8
   17d74:	ldrd	r8, [ip]
   17d78:	eor	r8, r8, r2
   17d7c:	eor	r9, r9, r3
   17d80:	adds	r8, r0, r8
   17d84:	adc	r9, r1, r9
   17d88:	mov	r2, r8
   17d8c:	mov	r3, r9
   17d90:	ldrd	r8, [sp, #40]	; 0x28
   17d94:	strd	r2, [sp]
   17d98:	adds	r8, r8, r2
   17d9c:	adc	r9, r9, r3
   17da0:	ldrd	sl, [sp, #64]	; 0x40
   17da4:	lsr	r3, sl, #28
   17da8:	orr	r1, r3, fp, lsl #4
   17dac:	str	r1, [sp, #4048]	; 0xfd0
   17db0:	lsr	r3, fp, #28
   17db4:	orr	r1, r3, sl, lsl #4
   17db8:	str	r1, [sp, #4052]	; 0xfd4
   17dbc:	lsl	r3, fp, #30
   17dc0:	orr	r1, r3, sl, lsr #2
   17dc4:	str	r1, [sp, #4060]	; 0xfdc
   17dc8:	lsl	r3, sl, #30
   17dcc:	orr	r1, r3, fp, lsr #2
   17dd0:	str	r1, [sp, #4056]	; 0xfd8
   17dd4:	add	r3, sp, #4048	; 0xfd0
   17dd8:	ldrd	r2, [r3]
   17ddc:	add	r1, sp, #4048	; 0xfd0
   17de0:	add	r1, r1, #8
   17de4:	ldrd	r0, [r1]
   17de8:	eor	r2, r2, r0
   17dec:	eor	r3, r3, r1
   17df0:	lsl	r1, fp, #25
   17df4:	orr	r1, r1, sl, lsr #7
   17df8:	str	r1, [sp, #4068]	; 0xfe4
   17dfc:	lsl	r1, sl, #25
   17e00:	orr	r1, r1, fp, lsr #7
   17e04:	str	r1, [sp, #4064]	; 0xfe0
   17e08:	add	r1, sp, #4064	; 0xfe0
   17e0c:	ldrd	r0, [r1]
   17e10:	eor	r0, r0, r2
   17e14:	eor	r1, r1, r3
   17e18:	mov	r2, r0
   17e1c:	mov	r3, r1
   17e20:	orr	r0, sl, r6
   17e24:	orr	r1, fp, r7
   17e28:	ldrd	sl, [sp, #184]	; 0xb8
   17e2c:	and	sl, sl, r0
   17e30:	and	fp, fp, r1
   17e34:	mov	r0, sl
   17e38:	mov	r1, fp
   17e3c:	ldrd	r6, [sp, #136]	; 0x88
   17e40:	ldrd	sl, [sp, #64]	; 0x40
   17e44:	and	sl, sl, r6
   17e48:	and	fp, fp, r7
   17e4c:	orr	r6, sl, r0
   17e50:	orr	r7, fp, r1
   17e54:	adds	r0, r6, r2
   17e58:	adc	r1, r7, r3
   17e5c:	ldrd	r2, [sp]
   17e60:	adds	r2, r2, r0
   17e64:	adc	r3, r3, r1
   17e68:	strd	r2, [sp]
   17e6c:	ldrd	r0, [sp, #104]	; 0x68
   17e70:	lsr	r3, r0, #1
   17e74:	orr	ip, r3, r1, lsl #31
   17e78:	str	ip, [sp, #4072]	; 0xfe8
   17e7c:	lsr	r3, r1, #1
   17e80:	orr	ip, r3, r0, lsl #31
   17e84:	str	ip, [sp, #4076]	; 0xfec
   17e88:	lsr	r3, r0, #8
   17e8c:	orr	ip, r3, r1, lsl #24
   17e90:	str	ip, [sp, #4080]	; 0xff0
   17e94:	lsr	r3, r1, #8
   17e98:	orr	ip, r3, r0, lsl #24
   17e9c:	str	ip, [sp, #4084]	; 0xff4
   17ea0:	add	r3, sp, #4064	; 0xfe0
   17ea4:	add	r3, r3, #8
   17ea8:	ldrd	r2, [r3]
   17eac:	add	ip, sp, #4080	; 0xff0
   17eb0:	ldrd	r6, [ip]
   17eb4:	eor	r2, r2, r6
   17eb8:	eor	r3, r3, r7
   17ebc:	lsr	ip, r0, #7
   17ec0:	orr	ip, ip, r1, lsl #25
   17ec4:	str	ip, [sp, #616]	; 0x268
   17ec8:	lsr	r1, r1, #7
   17ecc:	str	r1, [sp, #620]	; 0x26c
   17ed0:	add	r1, sp, #616	; 0x268
   17ed4:	ldrd	r6, [r1]
   17ed8:	eor	r6, r6, r2
   17edc:	eor	r7, r7, r3
   17ee0:	ldrd	r0, [sp, #128]	; 0x80
   17ee4:	adds	r0, r0, r6
   17ee8:	adc	r1, r1, r7
   17eec:	mov	r2, r0
   17ef0:	mov	r3, r1
   17ef4:	ldrd	r0, [sp, #72]	; 0x48
   17ef8:	adds	r0, r0, r2
   17efc:	adc	r1, r1, r3
   17f00:	mov	r2, r0
   17f04:	mov	r3, r1
   17f08:	ldrd	sl, [sp, #112]	; 0x70
   17f0c:	lsr	r1, sl, #19
   17f10:	orr	r1, r1, fp, lsl #13
   17f14:	str	r1, [sp, #4088]	; 0xff8
   17f18:	lsr	r1, fp, #19
   17f1c:	orr	r1, r1, sl, lsl #13
   17f20:	str	r1, [sp, #4092]	; 0xffc
   17f24:	lsl	r1, fp, #3
   17f28:	orr	r1, r1, sl, lsr #29
   17f2c:	add	r0, sp, #4096	; 0x1000
   17f30:	add	r0, r0, #4
   17f34:	str	r1, [r0]
   17f38:	lsl	r1, sl, #3
   17f3c:	orr	r1, r1, fp, lsr #29
   17f40:	add	r0, sp, #4096	; 0x1000
   17f44:	str	r1, [r0]
   17f48:	add	r1, sp, #4080	; 0xff0
   17f4c:	add	r1, r1, #8
   17f50:	ldrd	r6, [r1]
   17f54:	ldrd	r0, [r0]
   17f58:	eor	r6, r6, r0
   17f5c:	eor	r7, r7, r1
   17f60:	mov	r0, r6
   17f64:	mov	r1, r7
   17f68:	lsr	ip, sl, #6
   17f6c:	orr	ip, ip, fp, lsl #26
   17f70:	str	ip, [sp, #624]	; 0x270
   17f74:	lsr	ip, fp, #6
   17f78:	str	ip, [sp, #628]	; 0x274
   17f7c:	add	ip, sp, #624	; 0x270
   17f80:	ldrd	r6, [ip]
   17f84:	eor	r6, r6, r0
   17f88:	eor	r7, r7, r1
   17f8c:	adds	sl, r2, r6
   17f90:	adc	fp, r3, r7
   17f94:	ldrd	r2, [sp, #56]	; 0x38
   17f98:	mov	r0, r2
   17f9c:	mov	r1, r3
   17fa0:	ldrd	r6, [sp, #48]	; 0x30
   17fa4:	eor	r0, r0, r6
   17fa8:	eor	r1, r1, r7
   17fac:	and	r0, r0, r8
   17fb0:	and	r1, r1, r9
   17fb4:	eor	r2, r2, r0
   17fb8:	eor	r3, r3, r1
   17fbc:	mov	r0, r2
   17fc0:	mov	r1, r3
   17fc4:	add	r3, pc, #892	; 0x37c
   17fc8:	ldrd	r2, [r3]
   17fcc:	strd	sl, [sp, #8]
   17fd0:	adds	sl, sl, r2
   17fd4:	adc	fp, fp, r3
   17fd8:	adds	r4, r4, sl
   17fdc:	adc	r5, r5, fp
   17fe0:	adds	r0, r0, r4
   17fe4:	adc	r1, r1, r5
   17fe8:	lsr	r3, r8, #14
   17fec:	orr	ip, r3, r9, lsl #18
   17ff0:	add	r3, sp, #4096	; 0x1000
   17ff4:	add	r3, r3, #8
   17ff8:	str	ip, [r3]
   17ffc:	lsr	r3, r9, #14
   18000:	orr	ip, r3, r8, lsl #18
   18004:	add	r3, sp, #4096	; 0x1000
   18008:	add	r3, r3, #12
   1800c:	str	ip, [r3]
   18010:	lsr	r3, r8, #18
   18014:	orr	ip, r3, r9, lsl #14
   18018:	add	r3, sp, #4096	; 0x1000
   1801c:	add	r3, r3, #16
   18020:	str	ip, [r3]
   18024:	lsr	r3, r9, #18
   18028:	orr	ip, r3, r8, lsl #14
   1802c:	add	r3, sp, #4096	; 0x1000
   18030:	add	r3, r3, #20
   18034:	str	ip, [r3]
   18038:	add	r3, sp, #4096	; 0x1000
   1803c:	add	r3, r3, #8
   18040:	ldrd	r2, [r3]
   18044:	add	ip, sp, #4096	; 0x1000
   18048:	add	ip, ip, #16
   1804c:	ldrd	r6, [ip]
   18050:	eor	r2, r2, r6
   18054:	eor	r3, r3, r7
   18058:	lsl	ip, r9, #23
   1805c:	orr	ip, ip, r8, lsr #9
   18060:	add	r4, sp, #4096	; 0x1000
   18064:	add	r4, r4, #28
   18068:	str	ip, [r4]
   1806c:	lsl	ip, r8, #23
   18070:	orr	ip, ip, r9, lsr #9
   18074:	add	r4, sp, #4096	; 0x1000
   18078:	add	r4, r4, #24
   1807c:	str	ip, [r4]
   18080:	ldrd	r6, [r4]
   18084:	eor	r6, r6, r2
   18088:	eor	r7, r7, r3
   1808c:	adds	r4, r0, r6
   18090:	adc	r5, r1, r7
   18094:	ldrd	sl, [sp, #184]	; 0xb8
   18098:	adds	sl, sl, r4
   1809c:	adc	fp, fp, r5
   180a0:	ldrd	r0, [sp]
   180a4:	lsr	r3, r0, #28
   180a8:	orr	r2, r3, r1, lsl #4
   180ac:	add	r3, sp, #4096	; 0x1000
   180b0:	add	r3, r3, #32
   180b4:	str	r2, [r3]
   180b8:	lsr	r3, r1, #28
   180bc:	orr	r2, r3, r0, lsl #4
   180c0:	add	r3, sp, #4096	; 0x1000
   180c4:	add	r3, r3, #36	; 0x24
   180c8:	str	r2, [r3]
   180cc:	lsl	r3, r1, #30
   180d0:	orr	r2, r3, r0, lsr #2
   180d4:	add	r3, sp, #4096	; 0x1000
   180d8:	add	r3, r3, #44	; 0x2c
   180dc:	str	r2, [r3]
   180e0:	lsl	r3, r0, #30
   180e4:	orr	r2, r3, r1, lsr #2
   180e8:	add	r3, sp, #4096	; 0x1000
   180ec:	add	r3, r3, #40	; 0x28
   180f0:	str	r2, [r3]
   180f4:	add	r3, sp, #4096	; 0x1000
   180f8:	add	r3, r3, #32
   180fc:	ldrd	r2, [r3]
   18100:	add	ip, sp, #4096	; 0x1000
   18104:	add	ip, ip, #40	; 0x28
   18108:	ldrd	r6, [ip]
   1810c:	eor	r2, r2, r6
   18110:	eor	r3, r3, r7
   18114:	mov	r6, r0
   18118:	mov	r7, r1
   1811c:	lsl	r1, r1, #25
   18120:	orr	r1, r1, r6, lsr #7
   18124:	add	r0, sp, #4096	; 0x1000
   18128:	add	r0, r0, #52	; 0x34
   1812c:	str	r1, [r0]
   18130:	lsl	r1, r6, #25
   18134:	orr	r1, r1, r7, lsr #7
   18138:	add	r0, sp, #4096	; 0x1000
   1813c:	add	r0, r0, #48	; 0x30
   18140:	str	r1, [r0]
   18144:	ldrd	r6, [r0]
   18148:	eor	r6, r6, r2
   1814c:	eor	r7, r7, r3
   18150:	strd	r6, [sp, #40]	; 0x28
   18154:	ldrd	r2, [sp]
   18158:	ldrd	r6, [sp, #64]	; 0x40
   1815c:	orr	r6, r6, r2
   18160:	orr	r7, r7, r3
   18164:	mov	r0, r6
   18168:	mov	r1, r7
   1816c:	ldrd	r6, [sp, #136]	; 0x88
   18170:	and	r6, r6, r0
   18174:	and	r7, r7, r1
   18178:	mov	r0, r6
   1817c:	mov	r1, r7
   18180:	ldrd	r6, [sp, #64]	; 0x40
   18184:	and	r6, r6, r2
   18188:	and	r7, r7, r3
   1818c:	orr	r2, r6, r0
   18190:	orr	r3, r7, r1
   18194:	mov	r0, r2
   18198:	mov	r1, r3
   1819c:	ldrd	r2, [sp, #40]	; 0x28
   181a0:	adds	r2, r2, r0
   181a4:	adc	r3, r3, r1
   181a8:	adds	r4, r4, r2
   181ac:	adc	r5, r5, r3
   181b0:	strd	r4, [sp, #192]	; 0xc0
   181b4:	ldrd	r4, [sp, #144]	; 0x90
   181b8:	lsr	r3, r4, #1
   181bc:	orr	r1, r3, r5, lsl #31
   181c0:	add	r3, sp, #4096	; 0x1000
   181c4:	add	r3, r3, #56	; 0x38
   181c8:	str	r1, [r3]
   181cc:	lsr	r3, r5, #1
   181d0:	orr	r1, r3, r4, lsl #31
   181d4:	add	r3, sp, #4096	; 0x1000
   181d8:	add	r3, r3, #60	; 0x3c
   181dc:	str	r1, [r3]
   181e0:	lsr	r3, r4, #8
   181e4:	orr	r1, r3, r5, lsl #24
   181e8:	add	r3, sp, #4160	; 0x1040
   181ec:	str	r1, [r3]
   181f0:	lsr	r3, r5, #8
   181f4:	orr	r1, r3, r4, lsl #24
   181f8:	add	r3, sp, #4160	; 0x1040
   181fc:	add	r3, r3, #4
   18200:	str	r1, [r3]
   18204:	add	r3, sp, #4096	; 0x1000
   18208:	add	r3, r3, #56	; 0x38
   1820c:	ldrd	r2, [r3]
   18210:	add	r1, sp, #4160	; 0x1040
   18214:	ldrd	r6, [r1]
   18218:	eor	r2, r2, r6
   1821c:	eor	r3, r3, r7
   18220:	lsr	r1, r4, #7
   18224:	orr	r1, r1, r5, lsl #25
   18228:	str	r1, [sp, #632]	; 0x278
   1822c:	lsr	r1, r5, #7
   18230:	str	r1, [sp, #636]	; 0x27c
   18234:	add	r1, sp, #632	; 0x278
   18238:	ldrd	r6, [r1]
   1823c:	eor	r6, r6, r2
   18240:	eor	r7, r7, r3
   18244:	ldrd	r0, [sp, #104]	; 0x68
   18248:	adds	r0, r0, r6
   1824c:	adc	r1, r1, r7
   18250:	ldrd	r4, [sp, #80]	; 0x50
   18254:	adds	r4, r4, r0
   18258:	adc	r5, r5, r1
   1825c:	mov	r2, r4
   18260:	mov	r3, r5
   18264:	ldrd	r4, [sp, #120]	; 0x78
   18268:	lsr	r1, r4, #19
   1826c:	orr	r1, r1, r5, lsl #13
   18270:	add	r0, sp, #4160	; 0x1040
   18274:	add	r0, r0, #8
   18278:	str	r1, [r0]
   1827c:	lsr	r1, r5, #19
   18280:	orr	r1, r1, r4, lsl #13
   18284:	add	r0, sp, #4160	; 0x1040
   18288:	add	r0, r0, #12
   1828c:	str	r1, [r0]
   18290:	lsl	r1, r5, #3
   18294:	orr	r1, r1, r4, lsr #29
   18298:	add	r0, sp, #4160	; 0x1040
   1829c:	add	r0, r0, #20
   182a0:	str	r1, [r0]
   182a4:	lsl	r1, r4, #3
   182a8:	orr	r1, r1, r5, lsr #29
   182ac:	add	r0, sp, #4160	; 0x1040
   182b0:	add	r0, r0, #16
   182b4:	str	r1, [r0]
   182b8:	add	r1, sp, #4160	; 0x1040
   182bc:	add	r1, r1, #8
   182c0:	ldrd	r6, [r1]
   182c4:	ldrd	r0, [r0]
   182c8:	eor	r6, r6, r0
   182cc:	eor	r7, r7, r1
   182d0:	mov	r0, r6
   182d4:	mov	r1, r7
   182d8:	lsr	ip, r4, #6
   182dc:	orr	ip, ip, r5, lsl #26
   182e0:	str	ip, [sp, #640]	; 0x280
   182e4:	lsr	ip, r5, #6
   182e8:	str	ip, [sp, #644]	; 0x284
   182ec:	add	ip, sp, #640	; 0x280
   182f0:	ldrd	r6, [ip]
   182f4:	eor	r6, r6, r0
   182f8:	eor	r7, r7, r1
   182fc:	adds	r4, r2, r6
   18300:	adc	r5, r3, r7
   18304:	mov	r6, r4
   18308:	mov	r7, r5
   1830c:	ldrd	r0, [sp, #48]	; 0x30
   18310:	eor	r0, r0, r8
   18314:	eor	r1, r1, r9
   18318:	mov	r4, sl
   1831c:	mov	r5, fp
   18320:	mov	r2, sl
   18324:	mov	r3, fp
   18328:	and	r2, r2, r0
   1832c:	and	r3, r3, r1
   18330:	ldrd	sl, [sp, #48]	; 0x30
   18334:	eor	sl, sl, r2
   18338:	eor	fp, fp, r3
   1833c:	mov	r0, sl
   18340:	mov	r1, fp
   18344:	b	18358 <abort@plt+0x7e78>
   18348:	smlalsle	r9, r8, r1, r7
   1834c:	subgt	r8, fp, #112, 22	; 0x1c000
   18350:			; <UNDEFINED> instruction: 0x0654be30
   18354:	strbgt	r5, [ip, -r3, lsr #3]!
   18358:	sub	r3, pc, #16
   1835c:	ldrd	r2, [r3]
   18360:	strd	r6, [sp, #104]	; 0x68
   18364:	adds	sl, r6, r2
   18368:	adc	fp, r7, r3
   1836c:	mov	r2, sl
   18370:	mov	r3, fp
   18374:	ldrd	sl, [sp, #56]	; 0x38
   18378:	adds	sl, sl, r2
   1837c:	adc	fp, fp, r3
   18380:	adds	r0, r0, sl
   18384:	adc	r1, r1, fp
   18388:	lsr	r3, r4, #14
   1838c:	orr	ip, r3, r5, lsl #18
   18390:	add	r3, sp, #4160	; 0x1040
   18394:	add	r3, r3, #24
   18398:	str	ip, [r3]
   1839c:	lsr	r3, r5, #14
   183a0:	orr	ip, r3, r4, lsl #18
   183a4:	add	r3, sp, #4160	; 0x1040
   183a8:	add	r3, r3, #28
   183ac:	str	ip, [r3]
   183b0:	lsr	r3, r4, #18
   183b4:	orr	ip, r3, r5, lsl #14
   183b8:	add	r3, sp, #4160	; 0x1040
   183bc:	add	r3, r3, #32
   183c0:	str	ip, [r3]
   183c4:	lsr	r3, r5, #18
   183c8:	orr	ip, r3, r4, lsl #14
   183cc:	add	r3, sp, #4160	; 0x1040
   183d0:	add	r3, r3, #36	; 0x24
   183d4:	str	ip, [r3]
   183d8:	add	r3, sp, #4160	; 0x1040
   183dc:	add	r3, r3, #24
   183e0:	ldrd	r2, [r3]
   183e4:	add	ip, sp, #4160	; 0x1040
   183e8:	add	ip, ip, #32
   183ec:	ldrd	r6, [ip]
   183f0:	eor	r2, r2, r6
   183f4:	eor	r3, r3, r7
   183f8:	lsl	ip, r5, #23
   183fc:	orr	ip, ip, r4, lsr #9
   18400:	add	r6, sp, #4160	; 0x1040
   18404:	add	r6, r6, #44	; 0x2c
   18408:	str	ip, [r6]
   1840c:	lsl	ip, r4, #23
   18410:	orr	ip, ip, r5, lsr #9
   18414:	add	r6, sp, #4160	; 0x1040
   18418:	add	r6, r6, #40	; 0x28
   1841c:	str	ip, [r6]
   18420:	ldrd	r6, [r6]
   18424:	eor	r6, r6, r2
   18428:	eor	r7, r7, r3
   1842c:	adds	r6, r0, r6
   18430:	adc	r7, r1, r7
   18434:	mov	r2, r6
   18438:	mov	r3, r7
   1843c:	ldrd	r6, [sp, #136]	; 0x88
   18440:	strd	r2, [sp, #56]	; 0x38
   18444:	adds	r6, r6, r2
   18448:	adc	r7, r7, r3
   1844c:	strd	r6, [sp, #40]	; 0x28
   18450:	ldrd	sl, [sp, #192]	; 0xc0
   18454:	lsr	r3, sl, #28
   18458:	orr	r1, r3, fp, lsl #4
   1845c:	add	r3, sp, #4160	; 0x1040
   18460:	add	r3, r3, #48	; 0x30
   18464:	str	r1, [r3]
   18468:	lsr	r3, fp, #28
   1846c:	orr	r1, r3, sl, lsl #4
   18470:	add	r3, sp, #4160	; 0x1040
   18474:	add	r3, r3, #52	; 0x34
   18478:	str	r1, [r3]
   1847c:	lsl	r3, fp, #30
   18480:	orr	r1, r3, sl, lsr #2
   18484:	add	r3, sp, #4160	; 0x1040
   18488:	add	r3, r3, #60	; 0x3c
   1848c:	str	r1, [r3]
   18490:	lsl	r3, sl, #30
   18494:	orr	r1, r3, fp, lsr #2
   18498:	add	r3, sp, #4160	; 0x1040
   1849c:	add	r3, r3, #56	; 0x38
   184a0:	str	r1, [r3]
   184a4:	add	r3, sp, #4160	; 0x1040
   184a8:	add	r3, r3, #48	; 0x30
   184ac:	ldrd	r6, [r3]
   184b0:	add	r3, sp, #4160	; 0x1040
   184b4:	add	r3, r3, #56	; 0x38
   184b8:	ldrd	r2, [r3]
   184bc:	eor	r6, r6, r2
   184c0:	eor	r7, r7, r3
   184c4:	mov	r2, r6
   184c8:	mov	r3, r7
   184cc:	lsl	r1, fp, #25
   184d0:	orr	r1, r1, sl, lsr #7
   184d4:	add	r0, sp, #4224	; 0x1080
   184d8:	add	r0, r0, #4
   184dc:	str	r1, [r0]
   184e0:	lsl	r1, sl, #25
   184e4:	orr	r1, r1, fp, lsr #7
   184e8:	add	r0, sp, #4224	; 0x1080
   184ec:	str	r1, [r0]
   184f0:	ldrd	r6, [r0]
   184f4:	eor	r6, r6, r2
   184f8:	eor	r7, r7, r3
   184fc:	strd	r6, [sp, #128]	; 0x80
   18500:	ldrd	r6, [sp]
   18504:	orr	r2, r6, sl
   18508:	orr	r3, r7, fp
   1850c:	mov	r0, r2
   18510:	mov	r1, r3
   18514:	ldrd	r2, [sp, #64]	; 0x40
   18518:	and	r2, r2, r0
   1851c:	and	r3, r3, r1
   18520:	mov	r0, r2
   18524:	mov	r1, r3
   18528:	mov	r2, r6
   1852c:	mov	r3, r7
   18530:	and	r2, r2, sl
   18534:	and	r3, r3, fp
   18538:	orr	r2, r2, r0
   1853c:	orr	r3, r3, r1
   18540:	mov	r0, r2
   18544:	mov	r1, r3
   18548:	ldrd	r2, [sp, #128]	; 0x80
   1854c:	adds	r2, r2, r0
   18550:	adc	r3, r3, r1
   18554:	ldrd	r6, [sp, #56]	; 0x38
   18558:	adds	r6, r6, r2
   1855c:	adc	r7, r7, r3
   18560:	strd	r6, [sp, #184]	; 0xb8
   18564:	ldrd	r0, [sp, #152]	; 0x98
   18568:	lsr	r3, r0, #1
   1856c:	orr	ip, r3, r1, lsl #31
   18570:	add	r3, sp, #4224	; 0x1080
   18574:	add	r3, r3, #8
   18578:	str	ip, [r3]
   1857c:	lsr	r3, r1, #1
   18580:	orr	ip, r3, r0, lsl #31
   18584:	add	r3, sp, #4224	; 0x1080
   18588:	add	r3, r3, #12
   1858c:	str	ip, [r3]
   18590:	lsr	r3, r0, #8
   18594:	orr	ip, r3, r1, lsl #24
   18598:	add	r3, sp, #4224	; 0x1080
   1859c:	add	r3, r3, #16
   185a0:	str	ip, [r3]
   185a4:	lsr	r3, r1, #8
   185a8:	orr	ip, r3, r0, lsl #24
   185ac:	add	r3, sp, #4224	; 0x1080
   185b0:	add	r3, r3, #20
   185b4:	str	ip, [r3]
   185b8:	add	r3, sp, #4224	; 0x1080
   185bc:	add	r3, r3, #8
   185c0:	ldrd	r2, [r3]
   185c4:	add	ip, sp, #4224	; 0x1080
   185c8:	add	ip, ip, #16
   185cc:	ldrd	r6, [ip]
   185d0:	eor	r2, r2, r6
   185d4:	eor	r3, r3, r7
   185d8:	lsr	ip, r0, #7
   185dc:	orr	ip, ip, r1, lsl #25
   185e0:	str	ip, [sp, #648]	; 0x288
   185e4:	lsr	r1, r1, #7
   185e8:	str	r1, [sp, #652]	; 0x28c
   185ec:	add	r1, sp, #648	; 0x288
   185f0:	ldrd	r6, [r1]
   185f4:	eor	r6, r6, r2
   185f8:	eor	r7, r7, r3
   185fc:	ldrd	r0, [sp, #144]	; 0x90
   18600:	adds	r0, r0, r6
   18604:	adc	r1, r1, r7
   18608:	mov	r2, r0
   1860c:	mov	r3, r1
   18610:	ldrd	r0, [sp, #88]	; 0x58
   18614:	adds	r0, r0, r2
   18618:	adc	r1, r1, r3
   1861c:	mov	r2, r0
   18620:	mov	r3, r1
   18624:	ldrd	r6, [sp, #8]
   18628:	lsr	r1, r6, #19
   1862c:	orr	r1, r1, r7, lsl #13
   18630:	add	r0, sp, #4224	; 0x1080
   18634:	add	r0, r0, #24
   18638:	str	r1, [r0]
   1863c:	lsr	r1, r7, #19
   18640:	orr	r1, r1, r6, lsl #13
   18644:	add	r0, sp, #4224	; 0x1080
   18648:	add	r0, r0, #28
   1864c:	str	r1, [r0]
   18650:	lsl	r1, r7, #3
   18654:	orr	r1, r1, r6, lsr #29
   18658:	add	r0, sp, #4224	; 0x1080
   1865c:	add	r0, r0, #36	; 0x24
   18660:	str	r1, [r0]
   18664:	lsl	r1, r6, #3
   18668:	orr	r1, r1, r7, lsr #29
   1866c:	add	r0, sp, #4224	; 0x1080
   18670:	add	r0, r0, #32
   18674:	str	r1, [r0]
   18678:	add	r1, sp, #4224	; 0x1080
   1867c:	add	r1, r1, #24
   18680:	ldrd	r6, [r1]
   18684:	ldrd	r0, [r0]
   18688:	eor	r6, r6, r0
   1868c:	eor	r7, r7, r1
   18690:	mov	r0, r6
   18694:	mov	r1, r7
   18698:	ldrd	r6, [sp, #8]
   1869c:	lsr	ip, r6, #6
   186a0:	orr	ip, ip, r7, lsl #26
   186a4:	str	ip, [sp, #656]	; 0x290
   186a8:	ldr	ip, [sp, #12]
   186ac:	lsr	ip, ip, #6
   186b0:	str	ip, [sp, #660]	; 0x294
   186b4:	add	ip, sp, #656	; 0x290
   186b8:	ldrd	r6, [ip]
   186bc:	eor	r6, r6, r0
   186c0:	eor	r7, r7, r1
   186c4:	adds	r6, r2, r6
   186c8:	adc	r7, r3, r7
   186cc:	strd	r4, [sp, #136]	; 0x88
   186d0:	mov	r0, r4
   186d4:	mov	r1, r5
   186d8:	eor	r0, r0, r8
   186dc:	eor	r1, r1, r9
   186e0:	ldrd	r4, [sp, #40]	; 0x28
   186e4:	and	r4, r4, r0
   186e8:	and	r5, r5, r1
   186ec:	mov	r0, r4
   186f0:	mov	r1, r5
   186f4:	eor	r0, r0, r8
   186f8:	eor	r1, r1, r9
   186fc:	add	r3, pc, #892	; 0x37c
   18700:	ldrd	r2, [r3]
   18704:	strd	r6, [sp, #128]	; 0x80
   18708:	adds	r6, r6, r2
   1870c:	adc	r7, r7, r3
   18710:	mov	r2, r6
   18714:	mov	r3, r7
   18718:	ldrd	r6, [sp, #48]	; 0x30
   1871c:	adds	r6, r6, r2
   18720:	adc	r7, r7, r3
   18724:	adds	r0, r0, r6
   18728:	adc	r1, r1, r7
   1872c:	ldrd	r4, [sp, #40]	; 0x28
   18730:	lsr	r3, r4, #14
   18734:	orr	ip, r3, r5, lsl #18
   18738:	add	r3, sp, #4224	; 0x1080
   1873c:	add	r3, r3, #40	; 0x28
   18740:	str	ip, [r3]
   18744:	lsr	r3, r5, #14
   18748:	orr	ip, r3, r4, lsl #18
   1874c:	add	r3, sp, #4224	; 0x1080
   18750:	add	r3, r3, #44	; 0x2c
   18754:	str	ip, [r3]
   18758:	lsr	r3, r4, #18
   1875c:	orr	ip, r3, r5, lsl #14
   18760:	add	r3, sp, #4224	; 0x1080
   18764:	add	r3, r3, #48	; 0x30
   18768:	str	ip, [r3]
   1876c:	lsr	r3, r5, #18
   18770:	orr	ip, r3, r4, lsl #14
   18774:	add	r3, sp, #4224	; 0x1080
   18778:	add	r3, r3, #52	; 0x34
   1877c:	str	ip, [r3]
   18780:	add	r3, sp, #4224	; 0x1080
   18784:	add	r3, r3, #40	; 0x28
   18788:	ldrd	r2, [r3]
   1878c:	add	ip, sp, #4224	; 0x1080
   18790:	add	ip, ip, #48	; 0x30
   18794:	ldrd	r6, [ip]
   18798:	eor	r2, r2, r6
   1879c:	eor	r3, r3, r7
   187a0:	lsl	ip, r5, #23
   187a4:	orr	ip, ip, r4, lsr #9
   187a8:	add	r6, sp, #4224	; 0x1080
   187ac:	add	r6, r6, #60	; 0x3c
   187b0:	str	ip, [r6]
   187b4:	lsl	ip, r4, #23
   187b8:	orr	ip, ip, r5, lsr #9
   187bc:	add	r4, sp, #4224	; 0x1080
   187c0:	add	r4, r4, #56	; 0x38
   187c4:	str	ip, [r4]
   187c8:	ldrd	r6, [r4]
   187cc:	eor	r6, r6, r2
   187d0:	eor	r7, r7, r3
   187d4:	adds	r6, r0, r6
   187d8:	adc	r7, r1, r7
   187dc:	mov	r2, r6
   187e0:	mov	r3, r7
   187e4:	strd	r2, [sp, #56]	; 0x38
   187e8:	ldrd	r0, [sp, #64]	; 0x40
   187ec:	adds	r0, r0, r6
   187f0:	adc	r1, r1, r7
   187f4:	mov	r2, r0
   187f8:	mov	r3, r1
   187fc:	strd	r2, [sp, #48]	; 0x30
   18800:	ldrd	r6, [sp, #184]	; 0xb8
   18804:	lsr	r3, r6, #28
   18808:	orr	r1, r3, r7, lsl #4
   1880c:	add	r3, sp, #4288	; 0x10c0
   18810:	str	r1, [r3]
   18814:	lsr	r3, r7, #28
   18818:	orr	r1, r3, r6, lsl #4
   1881c:	add	r3, sp, #4288	; 0x10c0
   18820:	add	r3, r3, #4
   18824:	str	r1, [r3]
   18828:	lsl	r3, r7, #30
   1882c:	orr	r1, r3, r6, lsr #2
   18830:	add	r3, sp, #4288	; 0x10c0
   18834:	add	r3, r3, #12
   18838:	str	r1, [r3]
   1883c:	lsl	r3, r6, #30
   18840:	orr	r1, r3, r7, lsr #2
   18844:	add	r3, sp, #4288	; 0x10c0
   18848:	add	r3, r3, #8
   1884c:	str	r1, [r3]
   18850:	add	r3, sp, #4288	; 0x10c0
   18854:	ldrd	r2, [r3]
   18858:	add	r1, sp, #4288	; 0x10c0
   1885c:	add	r1, r1, #8
   18860:	ldrd	r4, [r1]
   18864:	eor	r2, r2, r4
   18868:	eor	r3, r3, r5
   1886c:	lsl	r1, r7, #25
   18870:	orr	r1, r1, r6, lsr #7
   18874:	add	r0, sp, #4288	; 0x10c0
   18878:	add	r0, r0, #20
   1887c:	str	r1, [r0]
   18880:	lsl	r1, r6, #25
   18884:	orr	r1, r1, r7, lsr #7
   18888:	add	r0, sp, #4288	; 0x10c0
   1888c:	add	r0, r0, #16
   18890:	str	r1, [r0]
   18894:	ldrd	r4, [r0]
   18898:	eor	r4, r4, r2
   1889c:	eor	r5, r5, r3
   188a0:	mov	r2, r4
   188a4:	mov	r3, r5
   188a8:	mov	r4, sl
   188ac:	mov	r5, fp
   188b0:	orr	sl, sl, r6
   188b4:	orr	fp, fp, r7
   188b8:	mov	r0, sl
   188bc:	mov	r1, fp
   188c0:	ldrd	sl, [sp]
   188c4:	and	sl, sl, r0
   188c8:	and	fp, fp, r1
   188cc:	mov	r0, sl
   188d0:	mov	r1, fp
   188d4:	mov	sl, r4
   188d8:	mov	fp, r5
   188dc:	and	sl, sl, r6
   188e0:	and	fp, fp, r7
   188e4:	orr	r0, r0, sl
   188e8:	orr	r1, r1, fp
   188ec:	adds	r0, r0, r2
   188f0:	adc	r1, r1, r3
   188f4:	ldrd	r2, [sp, #56]	; 0x38
   188f8:	adds	r2, r2, r0
   188fc:	adc	r3, r3, r1
   18900:	strd	r2, [sp, #56]	; 0x38
   18904:	ldrd	sl, [sp, #16]
   18908:	lsr	r3, sl, #1
   1890c:	orr	r2, r3, fp, lsl #31
   18910:	add	r3, sp, #4288	; 0x10c0
   18914:	add	r3, r3, #24
   18918:	str	r2, [r3]
   1891c:	lsr	r3, fp, #1
   18920:	orr	r2, r3, sl, lsl #31
   18924:	add	r3, sp, #4288	; 0x10c0
   18928:	add	r3, r3, #28
   1892c:	str	r2, [r3]
   18930:	lsr	r3, sl, #8
   18934:	orr	r2, r3, fp, lsl #24
   18938:	add	r3, sp, #4288	; 0x10c0
   1893c:	add	r3, r3, #32
   18940:	str	r2, [r3]
   18944:	lsr	r3, fp, #8
   18948:	orr	r2, r3, sl, lsl #24
   1894c:	add	r3, sp, #4288	; 0x10c0
   18950:	add	r3, r3, #36	; 0x24
   18954:	str	r2, [r3]
   18958:	add	r3, sp, #4288	; 0x10c0
   1895c:	add	r3, r3, #24
   18960:	ldrd	r2, [r3]
   18964:	add	r1, sp, #4288	; 0x10c0
   18968:	add	r1, r1, #32
   1896c:	ldrd	r0, [r1]
   18970:	eor	r2, r2, r0
   18974:	eor	r3, r3, r1
   18978:	lsr	r1, sl, #7
   1897c:	orr	r1, r1, fp, lsl #25
   18980:	str	r1, [sp, #664]	; 0x298
   18984:	lsr	r1, fp, #7
   18988:	str	r1, [sp, #668]	; 0x29c
   1898c:	add	r1, sp, #664	; 0x298
   18990:	ldrd	sl, [r1]
   18994:	eor	sl, sl, r2
   18998:	eor	fp, fp, r3
   1899c:	ldrd	r0, [sp, #152]	; 0x98
   189a0:	adds	r0, r0, sl
   189a4:	adc	r1, r1, fp
   189a8:	ldrd	sl, [sp, #32]
   189ac:	adds	sl, sl, r0
   189b0:	adc	fp, fp, r1
   189b4:	mov	r2, sl
   189b8:	mov	r3, fp
   189bc:	ldrd	r4, [sp, #104]	; 0x68
   189c0:	lsr	r1, r4, #19
   189c4:	orr	r1, r1, r5, lsl #13
   189c8:	add	r0, sp, #4288	; 0x10c0
   189cc:	add	r0, r0, #40	; 0x28
   189d0:	str	r1, [r0]
   189d4:	lsr	r1, r5, #19
   189d8:	orr	r1, r1, r4, lsl #13
   189dc:	add	r0, sp, #4288	; 0x10c0
   189e0:	add	r0, r0, #44	; 0x2c
   189e4:	str	r1, [r0]
   189e8:	lsl	r1, r5, #3
   189ec:	orr	r1, r1, r4, lsr #29
   189f0:	add	r0, sp, #4288	; 0x10c0
   189f4:	add	r0, r0, #52	; 0x34
   189f8:	str	r1, [r0]
   189fc:	lsl	r1, r4, #3
   18a00:	orr	r1, r1, r5, lsr #29
   18a04:	add	r0, sp, #4288	; 0x10c0
   18a08:	add	r0, r0, #48	; 0x30
   18a0c:	str	r1, [r0]
   18a10:	add	r1, sp, #4288	; 0x10c0
   18a14:	add	r1, r1, #40	; 0x28
   18a18:	ldrd	r0, [r1]
   18a1c:	add	ip, sp, #4288	; 0x10c0
   18a20:	add	ip, ip, #48	; 0x30
   18a24:	ldrd	sl, [ip]
   18a28:	eor	r0, r0, sl
   18a2c:	eor	r1, r1, fp
   18a30:	lsr	ip, r4, #6
   18a34:	orr	ip, ip, r5, lsl #26
   18a38:	str	ip, [sp, #672]	; 0x2a0
   18a3c:	lsr	ip, r5, #6
   18a40:	str	ip, [sp, #676]	; 0x2a4
   18a44:	add	ip, sp, #672	; 0x2a0
   18a48:	ldrd	r4, [ip]
   18a4c:	eor	r4, r4, r0
   18a50:	eor	r5, r5, r1
   18a54:	adds	r4, r2, r4
   18a58:	adc	r5, r3, r5
   18a5c:	mov	sl, r4
   18a60:	mov	fp, r5
   18a64:	ldrd	r4, [sp, #136]	; 0x88
   18a68:	ldrd	r2, [sp, #40]	; 0x28
   18a6c:	eor	r2, r2, r4
   18a70:	eor	r3, r3, r5
   18a74:	mov	r0, r2
   18a78:	mov	r1, r3
   18a7c:	b	18a90 <abort@plt+0x85b0>
   18a80:	usatle	r5, #15, r8, lsl #4
   18a84:	orrsle	lr, r2, r9, lsl r8
   18a88:	strbpl	sl, [r5, #-2320]!	; 0xfffff6f0
   18a8c:	ldrle	r0, [r9], r4, lsr #12
   18a90:	ldrd	r2, [sp, #48]	; 0x30
   18a94:	and	r2, r2, r0
   18a98:	and	r3, r3, r1
   18a9c:	mov	r0, r2
   18aa0:	mov	r1, r3
   18aa4:	mov	r2, r4
   18aa8:	mov	r3, r5
   18aac:	eor	r2, r2, r0
   18ab0:	eor	r3, r3, r1
   18ab4:	mov	r0, r2
   18ab8:	mov	r1, r3
   18abc:	sub	r3, pc, #60	; 0x3c
   18ac0:	ldrd	r2, [r3]
   18ac4:	strd	sl, [sp, #136]	; 0x88
   18ac8:	adds	sl, sl, r2
   18acc:	adc	fp, fp, r3
   18ad0:	adds	r8, r8, sl
   18ad4:	adc	r9, r9, fp
   18ad8:	adds	r0, r0, r8
   18adc:	adc	r1, r1, r9
   18ae0:	ldrd	sl, [sp, #48]	; 0x30
   18ae4:	lsr	r3, sl, #14
   18ae8:	orr	r2, r3, fp, lsl #18
   18aec:	add	r3, sp, #4288	; 0x10c0
   18af0:	add	r3, r3, #56	; 0x38
   18af4:	str	r2, [r3]
   18af8:	lsr	r3, fp, #14
   18afc:	orr	r2, r3, sl, lsl #18
   18b00:	add	r3, sp, #4288	; 0x10c0
   18b04:	add	r3, r3, #60	; 0x3c
   18b08:	str	r2, [r3]
   18b0c:	lsr	r3, sl, #18
   18b10:	orr	r2, r3, fp, lsl #14
   18b14:	add	r3, sp, #4352	; 0x1100
   18b18:	str	r2, [r3]
   18b1c:	lsr	r3, fp, #18
   18b20:	orr	r2, r3, sl, lsl #14
   18b24:	add	r3, sp, #4352	; 0x1100
   18b28:	add	r3, r3, #4
   18b2c:	str	r2, [r3]
   18b30:	add	r3, sp, #4288	; 0x10c0
   18b34:	add	r3, r3, #56	; 0x38
   18b38:	ldrd	r2, [r3]
   18b3c:	add	ip, sp, #4352	; 0x1100
   18b40:	ldrd	r8, [ip]
   18b44:	eor	r2, r2, r8
   18b48:	eor	r3, r3, r9
   18b4c:	lsl	ip, fp, #23
   18b50:	mov	r8, sl
   18b54:	mov	r9, fp
   18b58:	orr	ip, ip, sl, lsr #9
   18b5c:	add	sl, sp, #4352	; 0x1100
   18b60:	add	sl, sl, #12
   18b64:	str	ip, [sl]
   18b68:	lsl	ip, r8, #23
   18b6c:	orr	ip, ip, r9, lsr #9
   18b70:	add	r8, sp, #4352	; 0x1100
   18b74:	add	r8, r8, #8
   18b78:	str	ip, [r8]
   18b7c:	ldrd	r8, [r8]
   18b80:	eor	r8, r8, r2
   18b84:	eor	r9, r9, r3
   18b88:	adds	r8, r0, r8
   18b8c:	adc	r9, r1, r9
   18b90:	mov	r2, r8
   18b94:	mov	r3, r9
   18b98:	ldrd	r8, [sp]
   18b9c:	strd	r2, [sp]
   18ba0:	adds	r8, r8, r2
   18ba4:	adc	r9, r9, r3
   18ba8:	ldrd	sl, [sp, #56]	; 0x38
   18bac:	lsr	r3, sl, #28
   18bb0:	orr	r1, r3, fp, lsl #4
   18bb4:	add	r3, sp, #4352	; 0x1100
   18bb8:	add	r3, r3, #16
   18bbc:	str	r1, [r3]
   18bc0:	lsr	r3, fp, #28
   18bc4:	orr	r1, r3, sl, lsl #4
   18bc8:	add	r3, sp, #4352	; 0x1100
   18bcc:	add	r3, r3, #20
   18bd0:	str	r1, [r3]
   18bd4:	lsl	r3, fp, #30
   18bd8:	orr	r1, r3, sl, lsr #2
   18bdc:	add	r3, sp, #4352	; 0x1100
   18be0:	add	r3, r3, #28
   18be4:	str	r1, [r3]
   18be8:	lsl	r3, sl, #30
   18bec:	orr	r1, r3, fp, lsr #2
   18bf0:	add	r3, sp, #4352	; 0x1100
   18bf4:	add	r3, r3, #24
   18bf8:	str	r1, [r3]
   18bfc:	add	r3, sp, #4352	; 0x1100
   18c00:	add	r3, r3, #16
   18c04:	ldrd	r2, [r3]
   18c08:	add	r1, sp, #4352	; 0x1100
   18c0c:	add	r1, r1, #24
   18c10:	ldrd	r0, [r1]
   18c14:	eor	r2, r2, r0
   18c18:	eor	r3, r3, r1
   18c1c:	lsl	r1, fp, #25
   18c20:	orr	r1, r1, sl, lsr #7
   18c24:	add	r0, sp, #4352	; 0x1100
   18c28:	add	r0, r0, #36	; 0x24
   18c2c:	str	r1, [r0]
   18c30:	lsl	r1, sl, #25
   18c34:	orr	r1, r1, fp, lsr #7
   18c38:	add	r0, sp, #4352	; 0x1100
   18c3c:	add	r0, r0, #32
   18c40:	str	r1, [r0]
   18c44:	ldrd	r0, [r0]
   18c48:	eor	r0, r0, r2
   18c4c:	eor	r1, r1, r3
   18c50:	mov	r2, r0
   18c54:	mov	r3, r1
   18c58:	orr	r0, sl, r6
   18c5c:	orr	r1, fp, r7
   18c60:	ldrd	sl, [sp, #192]	; 0xc0
   18c64:	and	sl, sl, r0
   18c68:	and	fp, fp, r1
   18c6c:	mov	r0, sl
   18c70:	mov	r1, fp
   18c74:	ldrd	r6, [sp, #184]	; 0xb8
   18c78:	ldrd	sl, [sp, #56]	; 0x38
   18c7c:	and	sl, sl, r6
   18c80:	and	fp, fp, r7
   18c84:	orr	r6, sl, r0
   18c88:	orr	r7, fp, r1
   18c8c:	adds	r0, r6, r2
   18c90:	adc	r1, r7, r3
   18c94:	ldrd	r2, [sp]
   18c98:	adds	r2, r2, r0
   18c9c:	adc	r3, r3, r1
   18ca0:	strd	r2, [sp]
   18ca4:	ldrd	r0, [sp, #160]	; 0xa0
   18ca8:	lsr	r3, r0, #1
   18cac:	orr	ip, r3, r1, lsl #31
   18cb0:	add	r3, sp, #4352	; 0x1100
   18cb4:	add	r3, r3, #40	; 0x28
   18cb8:	str	ip, [r3]
   18cbc:	lsr	r3, r1, #1
   18cc0:	orr	ip, r3, r0, lsl #31
   18cc4:	add	r3, sp, #4352	; 0x1100
   18cc8:	add	r3, r3, #44	; 0x2c
   18ccc:	str	ip, [r3]
   18cd0:	lsr	r3, r0, #8
   18cd4:	orr	ip, r3, r1, lsl #24
   18cd8:	add	r3, sp, #4352	; 0x1100
   18cdc:	add	r3, r3, #48	; 0x30
   18ce0:	str	ip, [r3]
   18ce4:	lsr	r3, r1, #8
   18ce8:	orr	ip, r3, r0, lsl #24
   18cec:	add	r3, sp, #4352	; 0x1100
   18cf0:	add	r3, r3, #52	; 0x34
   18cf4:	str	ip, [r3]
   18cf8:	add	r3, sp, #4352	; 0x1100
   18cfc:	add	r3, r3, #40	; 0x28
   18d00:	ldrd	r2, [r3]
   18d04:	add	ip, sp, #4352	; 0x1100
   18d08:	add	ip, ip, #48	; 0x30
   18d0c:	ldrd	r6, [ip]
   18d10:	eor	r2, r2, r6
   18d14:	eor	r3, r3, r7
   18d18:	lsr	ip, r0, #7
   18d1c:	orr	ip, ip, r1, lsl #25
   18d20:	str	ip, [sp, #680]	; 0x2a8
   18d24:	lsr	r1, r1, #7
   18d28:	str	r1, [sp, #684]	; 0x2ac
   18d2c:	add	r1, sp, #680	; 0x2a8
   18d30:	ldrd	r6, [r1]
   18d34:	eor	r6, r6, r2
   18d38:	eor	r7, r7, r3
   18d3c:	ldrd	r0, [sp, #16]
   18d40:	adds	r0, r0, r6
   18d44:	adc	r1, r1, r7
   18d48:	ldrd	sl, [sp, #96]	; 0x60
   18d4c:	adds	sl, sl, r0
   18d50:	adc	fp, fp, r1
   18d54:	mov	r2, sl
   18d58:	mov	r3, fp
   18d5c:	ldrd	sl, [sp, #128]	; 0x80
   18d60:	lsr	r1, sl, #19
   18d64:	orr	r1, r1, fp, lsl #13
   18d68:	add	r0, sp, #4352	; 0x1100
   18d6c:	add	r0, r0, #56	; 0x38
   18d70:	str	r1, [r0]
   18d74:	lsr	r1, fp, #19
   18d78:	orr	r1, r1, sl, lsl #13
   18d7c:	add	r0, sp, #4352	; 0x1100
   18d80:	add	r0, r0, #60	; 0x3c
   18d84:	str	r1, [r0]
   18d88:	lsl	r1, fp, #3
   18d8c:	orr	r1, r1, sl, lsr #29
   18d90:	add	r0, sp, #4416	; 0x1140
   18d94:	add	r0, r0, #4
   18d98:	str	r1, [r0]
   18d9c:	lsl	r1, sl, #3
   18da0:	orr	r1, r1, fp, lsr #29
   18da4:	add	r0, sp, #4416	; 0x1140
   18da8:	str	r1, [r0]
   18dac:	add	r1, sp, #4352	; 0x1100
   18db0:	add	r1, r1, #56	; 0x38
   18db4:	ldrd	r6, [r1]
   18db8:	ldrd	r0, [r0]
   18dbc:	eor	r6, r6, r0
   18dc0:	eor	r7, r7, r1
   18dc4:	mov	r0, r6
   18dc8:	mov	r1, r7
   18dcc:	lsr	ip, sl, #6
   18dd0:	orr	ip, ip, fp, lsl #26
   18dd4:	str	ip, [sp, #688]	; 0x2b0
   18dd8:	lsr	ip, fp, #6
   18ddc:	str	ip, [sp, #692]	; 0x2b4
   18de0:	add	ip, sp, #688	; 0x2b0
   18de4:	ldrd	r6, [ip]
   18de8:	eor	r6, r6, r0
   18dec:	eor	r7, r7, r1
   18df0:	adds	sl, r2, r6
   18df4:	adc	fp, r3, r7
   18df8:	ldrd	r2, [sp, #40]	; 0x28
   18dfc:	mov	r0, r2
   18e00:	mov	r1, r3
   18e04:	ldrd	r6, [sp, #48]	; 0x30
   18e08:	eor	r0, r0, r6
   18e0c:	eor	r1, r1, r7
   18e10:	and	r0, r0, r8
   18e14:	and	r1, r1, r9
   18e18:	eor	r2, r2, r0
   18e1c:	eor	r3, r3, r1
   18e20:	mov	r0, r2
   18e24:	mov	r1, r3
   18e28:	add	r3, pc, #896	; 0x380
   18e2c:	ldrd	r2, [r3]
   18e30:	strd	sl, [sp, #16]
   18e34:	adds	sl, sl, r2
   18e38:	adc	fp, fp, r3
   18e3c:	adds	r4, r4, sl
   18e40:	adc	r5, r5, fp
   18e44:	adds	r0, r0, r4
   18e48:	adc	r1, r1, r5
   18e4c:	lsr	r3, r8, #14
   18e50:	orr	ip, r3, r9, lsl #18
   18e54:	add	r3, sp, #4416	; 0x1140
   18e58:	add	r3, r3, #8
   18e5c:	str	ip, [r3]
   18e60:	lsr	r3, r9, #14
   18e64:	orr	ip, r3, r8, lsl #18
   18e68:	add	r3, sp, #4416	; 0x1140
   18e6c:	add	r3, r3, #12
   18e70:	str	ip, [r3]
   18e74:	lsr	r3, r8, #18
   18e78:	orr	ip, r3, r9, lsl #14
   18e7c:	add	r3, sp, #4416	; 0x1140
   18e80:	add	r3, r3, #16
   18e84:	str	ip, [r3]
   18e88:	lsr	r3, r9, #18
   18e8c:	orr	ip, r3, r8, lsl #14
   18e90:	add	r3, sp, #4416	; 0x1140
   18e94:	add	r3, r3, #20
   18e98:	str	ip, [r3]
   18e9c:	add	r3, sp, #4416	; 0x1140
   18ea0:	add	r3, r3, #8
   18ea4:	ldrd	r2, [r3]
   18ea8:	add	ip, sp, #4416	; 0x1140
   18eac:	add	ip, ip, #16
   18eb0:	ldrd	r6, [ip]
   18eb4:	eor	r2, r2, r6
   18eb8:	eor	r3, r3, r7
   18ebc:	lsl	ip, r9, #23
   18ec0:	orr	ip, ip, r8, lsr #9
   18ec4:	add	r4, sp, #4416	; 0x1140
   18ec8:	add	r4, r4, #28
   18ecc:	str	ip, [r4]
   18ed0:	lsl	ip, r8, #23
   18ed4:	orr	ip, ip, r9, lsr #9
   18ed8:	add	r4, sp, #4416	; 0x1140
   18edc:	add	r4, r4, #24
   18ee0:	str	ip, [r4]
   18ee4:	ldrd	r6, [r4]
   18ee8:	eor	r6, r6, r2
   18eec:	eor	r7, r7, r3
   18ef0:	adds	r4, r0, r6
   18ef4:	adc	r5, r1, r7
   18ef8:	ldrd	sl, [sp, #192]	; 0xc0
   18efc:	adds	sl, sl, r4
   18f00:	adc	fp, fp, r5
   18f04:	ldrd	r0, [sp]
   18f08:	lsr	r3, r0, #28
   18f0c:	orr	r2, r3, r1, lsl #4
   18f10:	add	r3, sp, #4416	; 0x1140
   18f14:	add	r3, r3, #32
   18f18:	str	r2, [r3]
   18f1c:	lsr	r3, r1, #28
   18f20:	orr	r2, r3, r0, lsl #4
   18f24:	add	r3, sp, #4416	; 0x1140
   18f28:	add	r3, r3, #36	; 0x24
   18f2c:	str	r2, [r3]
   18f30:	lsl	r3, r1, #30
   18f34:	orr	r2, r3, r0, lsr #2
   18f38:	add	r3, sp, #4416	; 0x1140
   18f3c:	add	r3, r3, #44	; 0x2c
   18f40:	str	r2, [r3]
   18f44:	lsl	r3, r0, #30
   18f48:	orr	r2, r3, r1, lsr #2
   18f4c:	add	r3, sp, #4416	; 0x1140
   18f50:	add	r3, r3, #40	; 0x28
   18f54:	str	r2, [r3]
   18f58:	add	r3, sp, #4416	; 0x1140
   18f5c:	add	r3, r3, #32
   18f60:	ldrd	r2, [r3]
   18f64:	add	ip, sp, #4416	; 0x1140
   18f68:	add	ip, ip, #40	; 0x28
   18f6c:	ldrd	r6, [ip]
   18f70:	eor	r2, r2, r6
   18f74:	eor	r3, r3, r7
   18f78:	mov	r6, r0
   18f7c:	mov	r7, r1
   18f80:	lsl	r1, r1, #25
   18f84:	orr	r1, r1, r6, lsr #7
   18f88:	add	r0, sp, #4416	; 0x1140
   18f8c:	add	r0, r0, #52	; 0x34
   18f90:	str	r1, [r0]
   18f94:	lsl	r1, r6, #25
   18f98:	orr	r1, r1, r7, lsr #7
   18f9c:	add	r0, sp, #4416	; 0x1140
   18fa0:	add	r0, r0, #48	; 0x30
   18fa4:	str	r1, [r0]
   18fa8:	ldrd	r6, [r0]
   18fac:	eor	r6, r6, r2
   18fb0:	eor	r7, r7, r3
   18fb4:	strd	r6, [sp, #64]	; 0x40
   18fb8:	ldrd	r2, [sp]
   18fbc:	ldrd	r6, [sp, #56]	; 0x38
   18fc0:	orr	r6, r6, r2
   18fc4:	orr	r7, r7, r3
   18fc8:	mov	r0, r6
   18fcc:	mov	r1, r7
   18fd0:	ldrd	r6, [sp, #184]	; 0xb8
   18fd4:	and	r6, r6, r0
   18fd8:	and	r7, r7, r1
   18fdc:	mov	r0, r6
   18fe0:	mov	r1, r7
   18fe4:	ldrd	r6, [sp, #56]	; 0x38
   18fe8:	and	r6, r6, r2
   18fec:	and	r7, r7, r3
   18ff0:	orr	r2, r6, r0
   18ff4:	orr	r3, r7, r1
   18ff8:	mov	r0, r2
   18ffc:	mov	r1, r3
   19000:	ldrd	r2, [sp, #64]	; 0x40
   19004:	adds	r2, r2, r0
   19008:	adc	r3, r3, r1
   1900c:	adds	r4, r4, r2
   19010:	adc	r5, r5, r3
   19014:	strd	r4, [sp, #192]	; 0xc0
   19018:	ldrd	r4, [sp, #168]	; 0xa8
   1901c:	lsr	r3, r4, #1
   19020:	orr	r1, r3, r5, lsl #31
   19024:	add	r3, sp, #4416	; 0x1140
   19028:	add	r3, r3, #56	; 0x38
   1902c:	str	r1, [r3]
   19030:	lsr	r3, r5, #1
   19034:	orr	r1, r3, r4, lsl #31
   19038:	add	r3, sp, #4416	; 0x1140
   1903c:	add	r3, r3, #60	; 0x3c
   19040:	str	r1, [r3]
   19044:	lsr	r3, r4, #8
   19048:	orr	r1, r3, r5, lsl #24
   1904c:	add	r3, sp, #4480	; 0x1180
   19050:	str	r1, [r3]
   19054:	lsr	r3, r5, #8
   19058:	orr	r1, r3, r4, lsl #24
   1905c:	add	r3, sp, #4480	; 0x1180
   19060:	add	r3, r3, #4
   19064:	str	r1, [r3]
   19068:	add	r3, sp, #4416	; 0x1140
   1906c:	add	r3, r3, #56	; 0x38
   19070:	ldrd	r2, [r3]
   19074:	add	r1, sp, #4480	; 0x1180
   19078:	ldrd	r6, [r1]
   1907c:	eor	r2, r2, r6
   19080:	eor	r3, r3, r7
   19084:	lsr	r1, r4, #7
   19088:	orr	r1, r1, r5, lsl #25
   1908c:	str	r1, [sp, #696]	; 0x2b8
   19090:	lsr	r1, r5, #7
   19094:	str	r1, [sp, #700]	; 0x2bc
   19098:	add	r1, sp, #696	; 0x2b8
   1909c:	ldrd	r6, [r1]
   190a0:	eor	r6, r6, r2
   190a4:	eor	r7, r7, r3
   190a8:	ldrd	r0, [sp, #160]	; 0xa0
   190ac:	adds	r0, r0, r6
   190b0:	adc	r1, r1, r7
   190b4:	ldrd	r4, [sp, #112]	; 0x70
   190b8:	adds	r4, r4, r0
   190bc:	adc	r5, r5, r1
   190c0:	mov	r2, r4
   190c4:	mov	r3, r5
   190c8:	ldrd	r4, [sp, #136]	; 0x88
   190cc:	lsr	r1, r4, #19
   190d0:	orr	r1, r1, r5, lsl #13
   190d4:	add	r0, sp, #4480	; 0x1180
   190d8:	add	r0, r0, #8
   190dc:	str	r1, [r0]
   190e0:	lsr	r1, r5, #19
   190e4:	orr	r1, r1, r4, lsl #13
   190e8:	add	r0, sp, #4480	; 0x1180
   190ec:	add	r0, r0, #12
   190f0:	str	r1, [r0]
   190f4:	lsl	r1, r5, #3
   190f8:	orr	r1, r1, r4, lsr #29
   190fc:	add	r0, sp, #4480	; 0x1180
   19100:	add	r0, r0, #20
   19104:	str	r1, [r0]
   19108:	lsl	r1, r4, #3
   1910c:	orr	r1, r1, r5, lsr #29
   19110:	add	r0, sp, #4480	; 0x1180
   19114:	add	r0, r0, #16
   19118:	str	r1, [r0]
   1911c:	add	r1, sp, #4480	; 0x1180
   19120:	add	r1, r1, #8
   19124:	ldrd	r6, [r1]
   19128:	ldrd	r0, [r0]
   1912c:	eor	r6, r6, r0
   19130:	eor	r7, r7, r1
   19134:	mov	r0, r6
   19138:	mov	r1, r7
   1913c:	lsr	ip, r4, #6
   19140:	orr	ip, ip, r5, lsl #26
   19144:	str	ip, [sp, #704]	; 0x2c0
   19148:	lsr	ip, r5, #6
   1914c:	str	ip, [sp, #708]	; 0x2c4
   19150:	add	ip, sp, #704	; 0x2c0
   19154:	ldrd	r6, [ip]
   19158:	eor	r6, r6, r0
   1915c:	eor	r7, r7, r1
   19160:	adds	r4, r2, r6
   19164:	adc	r5, r3, r7
   19168:	mov	r6, r4
   1916c:	mov	r7, r5
   19170:	ldrd	r0, [sp, #48]	; 0x30
   19174:	eor	r0, r0, r8
   19178:	eor	r1, r1, r9
   1917c:	mov	r4, sl
   19180:	mov	r5, fp
   19184:	mov	r2, sl
   19188:	mov	r3, fp
   1918c:	and	r2, r2, r0
   19190:	and	r3, r3, r1
   19194:	ldrd	sl, [sp, #48]	; 0x30
   19198:	eor	sl, sl, r2
   1919c:	eor	fp, fp, r3
   191a0:	mov	r0, sl
   191a4:	mov	r1, fp
   191a8:	b	191c0 <abort@plt+0x8ce0>
   191ac:	nop			; (mov r0, r0)
   191b0:	ldrbpl	r2, [r1, -sl, lsr #32]!
   191b4:	vst3.32	{d3,d5,d7}, [lr], r5
   191b8:	adcscc	sp, fp, #184, 2	; 0x2e
   191bc:	rsbne	sl, sl, r0, ror r0
   191c0:	sub	r3, pc, #16
   191c4:	ldrd	r2, [r3]
   191c8:	strd	r6, [sp, #144]	; 0x90
   191cc:	adds	sl, r6, r2
   191d0:	adc	fp, r7, r3
   191d4:	mov	r2, sl
   191d8:	mov	r3, fp
   191dc:	ldrd	sl, [sp, #40]	; 0x28
   191e0:	adds	sl, sl, r2
   191e4:	adc	fp, fp, r3
   191e8:	adds	r0, r0, sl
   191ec:	adc	r1, r1, fp
   191f0:	lsr	r3, r4, #14
   191f4:	orr	ip, r3, r5, lsl #18
   191f8:	add	r3, sp, #4480	; 0x1180
   191fc:	add	r3, r3, #24
   19200:	str	ip, [r3]
   19204:	lsr	r3, r5, #14
   19208:	orr	ip, r3, r4, lsl #18
   1920c:	add	r3, sp, #4480	; 0x1180
   19210:	add	r3, r3, #28
   19214:	str	ip, [r3]
   19218:	lsr	r3, r4, #18
   1921c:	orr	ip, r3, r5, lsl #14
   19220:	add	r3, sp, #4480	; 0x1180
   19224:	add	r3, r3, #32
   19228:	str	ip, [r3]
   1922c:	lsr	r3, r5, #18
   19230:	orr	ip, r3, r4, lsl #14
   19234:	add	r3, sp, #4480	; 0x1180
   19238:	add	r3, r3, #36	; 0x24
   1923c:	str	ip, [r3]
   19240:	add	r3, sp, #4480	; 0x1180
   19244:	add	r3, r3, #24
   19248:	ldrd	r2, [r3]
   1924c:	add	ip, sp, #4480	; 0x1180
   19250:	add	ip, ip, #32
   19254:	ldrd	r6, [ip]
   19258:	eor	r2, r2, r6
   1925c:	eor	r3, r3, r7
   19260:	lsl	ip, r5, #23
   19264:	orr	ip, ip, r4, lsr #9
   19268:	add	r6, sp, #4480	; 0x1180
   1926c:	add	r6, r6, #44	; 0x2c
   19270:	str	ip, [r6]
   19274:	lsl	ip, r4, #23
   19278:	orr	ip, ip, r5, lsr #9
   1927c:	add	r6, sp, #4480	; 0x1180
   19280:	add	r6, r6, #40	; 0x28
   19284:	str	ip, [r6]
   19288:	ldrd	r6, [r6]
   1928c:	eor	r6, r6, r2
   19290:	eor	r7, r7, r3
   19294:	adds	r6, r0, r6
   19298:	adc	r7, r1, r7
   1929c:	mov	r2, r6
   192a0:	mov	r3, r7
   192a4:	ldrd	r6, [sp, #184]	; 0xb8
   192a8:	strd	r2, [sp, #64]	; 0x40
   192ac:	adds	r6, r6, r2
   192b0:	adc	r7, r7, r3
   192b4:	strd	r6, [sp, #40]	; 0x28
   192b8:	ldrd	sl, [sp, #192]	; 0xc0
   192bc:	lsr	r3, sl, #28
   192c0:	orr	r1, r3, fp, lsl #4
   192c4:	add	r3, sp, #4480	; 0x1180
   192c8:	add	r3, r3, #48	; 0x30
   192cc:	str	r1, [r3]
   192d0:	lsr	r3, fp, #28
   192d4:	orr	r1, r3, sl, lsl #4
   192d8:	add	r3, sp, #4480	; 0x1180
   192dc:	add	r3, r3, #52	; 0x34
   192e0:	str	r1, [r3]
   192e4:	lsl	r3, fp, #30
   192e8:	orr	r1, r3, sl, lsr #2
   192ec:	add	r3, sp, #4480	; 0x1180
   192f0:	add	r3, r3, #60	; 0x3c
   192f4:	str	r1, [r3]
   192f8:	lsl	r3, sl, #30
   192fc:	orr	r1, r3, fp, lsr #2
   19300:	add	r3, sp, #4480	; 0x1180
   19304:	add	r3, r3, #56	; 0x38
   19308:	str	r1, [r3]
   1930c:	add	r3, sp, #4480	; 0x1180
   19310:	add	r3, r3, #48	; 0x30
   19314:	ldrd	r6, [r3]
   19318:	add	r3, sp, #4480	; 0x1180
   1931c:	add	r3, r3, #56	; 0x38
   19320:	ldrd	r2, [r3]
   19324:	eor	r6, r6, r2
   19328:	eor	r7, r7, r3
   1932c:	mov	r2, r6
   19330:	mov	r3, r7
   19334:	lsl	r1, fp, #25
   19338:	orr	r1, r1, sl, lsr #7
   1933c:	add	r0, sp, #4544	; 0x11c0
   19340:	add	r0, r0, #4
   19344:	str	r1, [r0]
   19348:	lsl	r1, sl, #25
   1934c:	orr	r1, r1, fp, lsr #7
   19350:	add	r0, sp, #4544	; 0x11c0
   19354:	str	r1, [r0]
   19358:	ldrd	r6, [r0]
   1935c:	eor	r6, r6, r2
   19360:	eor	r7, r7, r3
   19364:	strd	r6, [sp, #152]	; 0x98
   19368:	ldrd	r6, [sp]
   1936c:	orr	r2, r6, sl
   19370:	orr	r3, r7, fp
   19374:	mov	r0, r2
   19378:	mov	r1, r3
   1937c:	ldrd	r2, [sp, #56]	; 0x38
   19380:	and	r2, r2, r0
   19384:	and	r3, r3, r1
   19388:	mov	r0, r2
   1938c:	mov	r1, r3
   19390:	mov	r2, r6
   19394:	mov	r3, r7
   19398:	and	r2, r2, sl
   1939c:	and	r3, r3, fp
   193a0:	orr	r2, r2, r0
   193a4:	orr	r3, r3, r1
   193a8:	mov	r0, r2
   193ac:	mov	r1, r3
   193b0:	ldrd	r2, [sp, #152]	; 0x98
   193b4:	adds	r2, r2, r0
   193b8:	adc	r3, r3, r1
   193bc:	ldrd	r6, [sp, #64]	; 0x40
   193c0:	adds	r6, r6, r2
   193c4:	adc	r7, r7, r3
   193c8:	strd	r6, [sp, #64]	; 0x40
   193cc:	ldrd	r0, [sp, #176]	; 0xb0
   193d0:	lsr	r3, r0, #1
   193d4:	orr	ip, r3, r1, lsl #31
   193d8:	add	r3, sp, #4544	; 0x11c0
   193dc:	add	r3, r3, #8
   193e0:	str	ip, [r3]
   193e4:	lsr	r3, r1, #1
   193e8:	orr	ip, r3, r0, lsl #31
   193ec:	add	r3, sp, #4544	; 0x11c0
   193f0:	add	r3, r3, #12
   193f4:	str	ip, [r3]
   193f8:	lsr	r3, r0, #8
   193fc:	orr	ip, r3, r1, lsl #24
   19400:	add	r3, sp, #4544	; 0x11c0
   19404:	add	r3, r3, #16
   19408:	str	ip, [r3]
   1940c:	lsr	r3, r1, #8
   19410:	orr	ip, r3, r0, lsl #24
   19414:	add	r3, sp, #4544	; 0x11c0
   19418:	add	r3, r3, #20
   1941c:	str	ip, [r3]
   19420:	add	r3, sp, #4544	; 0x11c0
   19424:	add	r3, r3, #8
   19428:	ldrd	r2, [r3]
   1942c:	add	ip, sp, #4544	; 0x11c0
   19430:	add	ip, ip, #16
   19434:	ldrd	r6, [ip]
   19438:	eor	r2, r2, r6
   1943c:	eor	r3, r3, r7
   19440:	lsr	ip, r0, #7
   19444:	orr	ip, ip, r1, lsl #25
   19448:	str	ip, [sp, #712]	; 0x2c8
   1944c:	lsr	r1, r1, #7
   19450:	str	r1, [sp, #716]	; 0x2cc
   19454:	add	r1, sp, #712	; 0x2c8
   19458:	ldrd	r6, [r1]
   1945c:	eor	r6, r6, r2
   19460:	eor	r7, r7, r3
   19464:	ldrd	r0, [sp, #168]	; 0xa8
   19468:	adds	r0, r0, r6
   1946c:	adc	r1, r1, r7
   19470:	mov	r2, r0
   19474:	mov	r3, r1
   19478:	ldrd	r0, [sp, #120]	; 0x78
   1947c:	adds	r0, r0, r2
   19480:	adc	r1, r1, r3
   19484:	mov	r2, r0
   19488:	mov	r3, r1
   1948c:	ldrd	r6, [sp, #16]
   19490:	lsr	r1, r6, #19
   19494:	orr	r1, r1, r7, lsl #13
   19498:	add	r0, sp, #4544	; 0x11c0
   1949c:	add	r0, r0, #24
   194a0:	str	r1, [r0]
   194a4:	lsr	r1, r7, #19
   194a8:	orr	r1, r1, r6, lsl #13
   194ac:	add	r0, sp, #4544	; 0x11c0
   194b0:	add	r0, r0, #28
   194b4:	str	r1, [r0]
   194b8:	lsl	r1, r7, #3
   194bc:	orr	r1, r1, r6, lsr #29
   194c0:	add	r0, sp, #4544	; 0x11c0
   194c4:	add	r0, r0, #36	; 0x24
   194c8:	str	r1, [r0]
   194cc:	lsl	r1, r6, #3
   194d0:	orr	r1, r1, r7, lsr #29
   194d4:	add	r0, sp, #4544	; 0x11c0
   194d8:	add	r0, r0, #32
   194dc:	str	r1, [r0]
   194e0:	add	r1, sp, #4544	; 0x11c0
   194e4:	add	r1, r1, #24
   194e8:	ldrd	r6, [r1]
   194ec:	ldrd	r0, [r0]
   194f0:	eor	r6, r6, r0
   194f4:	eor	r7, r7, r1
   194f8:	mov	r0, r6
   194fc:	mov	r1, r7
   19500:	ldrd	r6, [sp, #16]
   19504:	lsr	ip, r6, #6
   19508:	orr	ip, ip, r7, lsl #26
   1950c:	str	ip, [sp, #720]	; 0x2d0
   19510:	ldr	ip, [sp, #20]
   19514:	lsr	ip, ip, #6
   19518:	str	ip, [sp, #724]	; 0x2d4
   1951c:	add	ip, sp, #720	; 0x2d0
   19520:	ldrd	r6, [ip]
   19524:	eor	r6, r6, r0
   19528:	eor	r7, r7, r1
   1952c:	adds	r6, r2, r6
   19530:	adc	r7, r3, r7
   19534:	strd	r4, [sp, #160]	; 0xa0
   19538:	mov	r0, r4
   1953c:	mov	r1, r5
   19540:	eor	r0, r0, r8
   19544:	eor	r1, r1, r9
   19548:	ldrd	r4, [sp, #40]	; 0x28
   1954c:	and	r4, r4, r0
   19550:	and	r5, r5, r1
   19554:	mov	r0, r4
   19558:	mov	r1, r5
   1955c:	eor	r0, r0, r8
   19560:	eor	r1, r1, r9
   19564:	add	r3, pc, #892	; 0x37c
   19568:	ldrd	r2, [r3]
   1956c:	strd	r6, [sp, #152]	; 0x98
   19570:	adds	r6, r6, r2
   19574:	adc	r7, r7, r3
   19578:	mov	r2, r6
   1957c:	mov	r3, r7
   19580:	ldrd	r6, [sp, #48]	; 0x30
   19584:	adds	r6, r6, r2
   19588:	adc	r7, r7, r3
   1958c:	adds	r0, r0, r6
   19590:	adc	r1, r1, r7
   19594:	ldrd	r4, [sp, #40]	; 0x28
   19598:	lsr	r3, r4, #14
   1959c:	orr	ip, r3, r5, lsl #18
   195a0:	add	r3, sp, #4544	; 0x11c0
   195a4:	add	r3, r3, #40	; 0x28
   195a8:	str	ip, [r3]
   195ac:	lsr	r3, r5, #14
   195b0:	orr	ip, r3, r4, lsl #18
   195b4:	add	r3, sp, #4544	; 0x11c0
   195b8:	add	r3, r3, #44	; 0x2c
   195bc:	str	ip, [r3]
   195c0:	lsr	r3, r4, #18
   195c4:	orr	ip, r3, r5, lsl #14
   195c8:	add	r3, sp, #4544	; 0x11c0
   195cc:	add	r3, r3, #48	; 0x30
   195d0:	str	ip, [r3]
   195d4:	lsr	r3, r5, #18
   195d8:	orr	ip, r3, r4, lsl #14
   195dc:	add	r3, sp, #4544	; 0x11c0
   195e0:	add	r3, r3, #52	; 0x34
   195e4:	str	ip, [r3]
   195e8:	add	r3, sp, #4544	; 0x11c0
   195ec:	add	r3, r3, #40	; 0x28
   195f0:	ldrd	r2, [r3]
   195f4:	add	ip, sp, #4544	; 0x11c0
   195f8:	add	ip, ip, #48	; 0x30
   195fc:	ldrd	r6, [ip]
   19600:	eor	r2, r2, r6
   19604:	eor	r3, r3, r7
   19608:	lsl	ip, r5, #23
   1960c:	orr	ip, ip, r4, lsr #9
   19610:	add	r6, sp, #4544	; 0x11c0
   19614:	add	r6, r6, #60	; 0x3c
   19618:	str	ip, [r6]
   1961c:	lsl	ip, r4, #23
   19620:	orr	ip, ip, r5, lsr #9
   19624:	add	r4, sp, #4544	; 0x11c0
   19628:	add	r4, r4, #56	; 0x38
   1962c:	str	ip, [r4]
   19630:	ldrd	r6, [r4]
   19634:	eor	r6, r6, r2
   19638:	eor	r7, r7, r3
   1963c:	adds	r6, r0, r6
   19640:	adc	r7, r1, r7
   19644:	mov	r2, r6
   19648:	mov	r3, r7
   1964c:	strd	r2, [sp, #168]	; 0xa8
   19650:	ldrd	r0, [sp, #56]	; 0x38
   19654:	adds	r0, r0, r6
   19658:	adc	r1, r1, r7
   1965c:	mov	r2, r0
   19660:	mov	r3, r1
   19664:	strd	r2, [sp, #48]	; 0x30
   19668:	ldrd	r6, [sp, #64]	; 0x40
   1966c:	lsr	r3, r6, #28
   19670:	orr	r1, r3, r7, lsl #4
   19674:	add	r3, sp, #4608	; 0x1200
   19678:	str	r1, [r3]
   1967c:	lsr	r3, r7, #28
   19680:	orr	r1, r3, r6, lsl #4
   19684:	add	r3, sp, #4608	; 0x1200
   19688:	add	r3, r3, #4
   1968c:	str	r1, [r3]
   19690:	lsl	r3, r7, #30
   19694:	orr	r1, r3, r6, lsr #2
   19698:	add	r3, sp, #4608	; 0x1200
   1969c:	add	r3, r3, #12
   196a0:	str	r1, [r3]
   196a4:	lsl	r3, r6, #30
   196a8:	orr	r1, r3, r7, lsr #2
   196ac:	add	r3, sp, #4608	; 0x1200
   196b0:	add	r3, r3, #8
   196b4:	str	r1, [r3]
   196b8:	add	r3, sp, #4608	; 0x1200
   196bc:	ldrd	r2, [r3]
   196c0:	add	r1, sp, #4608	; 0x1200
   196c4:	add	r1, r1, #8
   196c8:	ldrd	r4, [r1]
   196cc:	eor	r2, r2, r4
   196d0:	eor	r3, r3, r5
   196d4:	lsl	r1, r7, #25
   196d8:	orr	r1, r1, r6, lsr #7
   196dc:	add	r0, sp, #4608	; 0x1200
   196e0:	add	r0, r0, #20
   196e4:	str	r1, [r0]
   196e8:	lsl	r1, r6, #25
   196ec:	orr	r1, r1, r7, lsr #7
   196f0:	add	r0, sp, #4608	; 0x1200
   196f4:	add	r0, r0, #16
   196f8:	str	r1, [r0]
   196fc:	ldrd	r4, [r0]
   19700:	eor	r4, r4, r2
   19704:	eor	r5, r5, r3
   19708:	mov	r2, r4
   1970c:	mov	r3, r5
   19710:	mov	r4, sl
   19714:	mov	r5, fp
   19718:	orr	sl, sl, r6
   1971c:	orr	fp, fp, r7
   19720:	mov	r0, sl
   19724:	mov	r1, fp
   19728:	ldrd	sl, [sp]
   1972c:	and	sl, sl, r0
   19730:	and	fp, fp, r1
   19734:	mov	r0, sl
   19738:	mov	r1, fp
   1973c:	mov	sl, r4
   19740:	mov	fp, r5
   19744:	and	sl, sl, r6
   19748:	and	fp, fp, r7
   1974c:	orr	r0, r0, sl
   19750:	orr	r1, r1, fp
   19754:	adds	r0, r0, r2
   19758:	adc	r1, r1, r3
   1975c:	ldrd	r2, [sp, #168]	; 0xa8
   19760:	adds	r2, r2, r0
   19764:	adc	r3, r3, r1
   19768:	strd	r2, [sp, #56]	; 0x38
   1976c:	ldrd	sl, [sp, #24]
   19770:	lsr	r3, sl, #1
   19774:	orr	r2, r3, fp, lsl #31
   19778:	add	r3, sp, #4608	; 0x1200
   1977c:	add	r3, r3, #24
   19780:	str	r2, [r3]
   19784:	lsr	r3, fp, #1
   19788:	orr	r2, r3, sl, lsl #31
   1978c:	add	r3, sp, #4608	; 0x1200
   19790:	add	r3, r3, #28
   19794:	str	r2, [r3]
   19798:	lsr	r3, sl, #8
   1979c:	orr	r2, r3, fp, lsl #24
   197a0:	add	r3, sp, #4608	; 0x1200
   197a4:	add	r3, r3, #32
   197a8:	str	r2, [r3]
   197ac:	lsr	r3, fp, #8
   197b0:	orr	r2, r3, sl, lsl #24
   197b4:	add	r3, sp, #4608	; 0x1200
   197b8:	add	r3, r3, #36	; 0x24
   197bc:	str	r2, [r3]
   197c0:	add	r3, sp, #4608	; 0x1200
   197c4:	add	r3, r3, #24
   197c8:	ldrd	r2, [r3]
   197cc:	add	r1, sp, #4608	; 0x1200
   197d0:	add	r1, r1, #32
   197d4:	ldrd	r4, [r1]
   197d8:	eor	r2, r2, r4
   197dc:	eor	r3, r3, r5
   197e0:	lsr	r1, sl, #7
   197e4:	orr	r1, r1, fp, lsl #25
   197e8:	str	r1, [sp, #728]	; 0x2d8
   197ec:	lsr	r1, fp, #7
   197f0:	str	r1, [sp, #732]	; 0x2dc
   197f4:	add	r1, sp, #728	; 0x2d8
   197f8:	ldrd	sl, [r1]
   197fc:	eor	sl, sl, r2
   19800:	eor	fp, fp, r3
   19804:	ldrd	r0, [sp, #176]	; 0xb0
   19808:	adds	r0, r0, sl
   1980c:	adc	r1, r1, fp
   19810:	ldrd	sl, [sp, #8]
   19814:	adds	sl, sl, r0
   19818:	adc	fp, fp, r1
   1981c:	mov	r2, sl
   19820:	mov	r3, fp
   19824:	ldrd	r4, [sp, #144]	; 0x90
   19828:	lsr	r1, r4, #19
   1982c:	orr	r1, r1, r5, lsl #13
   19830:	add	r0, sp, #4608	; 0x1200
   19834:	add	r0, r0, #40	; 0x28
   19838:	str	r1, [r0]
   1983c:	lsr	r1, r5, #19
   19840:	orr	r1, r1, r4, lsl #13
   19844:	add	r0, sp, #4608	; 0x1200
   19848:	add	r0, r0, #44	; 0x2c
   1984c:	str	r1, [r0]
   19850:	lsl	r1, r5, #3
   19854:	orr	r1, r1, r4, lsr #29
   19858:	add	r0, sp, #4608	; 0x1200
   1985c:	add	r0, r0, #52	; 0x34
   19860:	str	r1, [r0]
   19864:	lsl	r1, r4, #3
   19868:	orr	r1, r1, r5, lsr #29
   1986c:	add	r0, sp, #4608	; 0x1200
   19870:	add	r0, r0, #48	; 0x30
   19874:	str	r1, [r0]
   19878:	add	r1, sp, #4608	; 0x1200
   1987c:	add	r1, r1, #40	; 0x28
   19880:	ldrd	r0, [r1]
   19884:	add	ip, sp, #4608	; 0x1200
   19888:	add	ip, ip, #48	; 0x30
   1988c:	ldrd	sl, [ip]
   19890:	eor	r0, r0, sl
   19894:	eor	r1, r1, fp
   19898:	lsr	ip, r4, #6
   1989c:	orr	ip, ip, r5, lsl #26
   198a0:	str	ip, [sp, #736]	; 0x2e0
   198a4:	lsr	ip, r5, #6
   198a8:	str	ip, [sp, #740]	; 0x2e4
   198ac:	add	ip, sp, #736	; 0x2e0
   198b0:	ldrd	r4, [ip]
   198b4:	eor	r4, r4, r0
   198b8:	eor	r5, r5, r1
   198bc:	adds	r4, r2, r4
   198c0:	adc	r5, r3, r5
   198c4:	mov	sl, r4
   198c8:	mov	fp, r5
   198cc:	ldrd	r4, [sp, #160]	; 0xa0
   198d0:	ldrd	r2, [sp, #40]	; 0x28
   198d4:	eor	r2, r2, r4
   198d8:	eor	r3, r3, r5
   198dc:	mov	r0, r2
   198e0:	mov	r1, r3
   198e4:	b	198f8 <abort@plt+0x9418>
   198e8:	ldmlt	r2, {r3, r6, r7, ip, lr, pc}^
   198ec:	stmibne	r4!, {r1, r2, r4, r8, lr, pc}
   198f0:	cmppl	r1, r3, asr fp
   198f4:	cdpne	12, 3, cr6, cr7, cr8, {0}
   198f8:	ldrd	r2, [sp, #48]	; 0x30
   198fc:	and	r2, r2, r0
   19900:	and	r3, r3, r1
   19904:	mov	r0, r2
   19908:	mov	r1, r3
   1990c:	mov	r2, r4
   19910:	mov	r3, r5
   19914:	eor	r2, r2, r0
   19918:	eor	r3, r3, r1
   1991c:	mov	r0, r2
   19920:	mov	r1, r3
   19924:	sub	r3, pc, #60	; 0x3c
   19928:	ldrd	r2, [r3]
   1992c:	strd	sl, [sp, #160]	; 0xa0
   19930:	adds	sl, sl, r2
   19934:	adc	fp, fp, r3
   19938:	adds	r8, r8, sl
   1993c:	adc	r9, r9, fp
   19940:	adds	r0, r0, r8
   19944:	adc	r1, r1, r9
   19948:	ldrd	sl, [sp, #48]	; 0x30
   1994c:	lsr	r3, sl, #14
   19950:	orr	r2, r3, fp, lsl #18
   19954:	add	r3, sp, #4608	; 0x1200
   19958:	add	r3, r3, #56	; 0x38
   1995c:	str	r2, [r3]
   19960:	lsr	r3, fp, #14
   19964:	orr	r2, r3, sl, lsl #18
   19968:	add	r3, sp, #4608	; 0x1200
   1996c:	add	r3, r3, #60	; 0x3c
   19970:	str	r2, [r3]
   19974:	lsr	r3, sl, #18
   19978:	orr	r2, r3, fp, lsl #14
   1997c:	add	r3, sp, #4672	; 0x1240
   19980:	str	r2, [r3]
   19984:	lsr	r3, fp, #18
   19988:	orr	r2, r3, sl, lsl #14
   1998c:	add	r3, sp, #4672	; 0x1240
   19990:	add	r3, r3, #4
   19994:	str	r2, [r3]
   19998:	add	r3, sp, #4608	; 0x1200
   1999c:	add	r3, r3, #56	; 0x38
   199a0:	ldrd	r2, [r3]
   199a4:	add	ip, sp, #4672	; 0x1240
   199a8:	ldrd	r8, [ip]
   199ac:	eor	r2, r2, r8
   199b0:	eor	r3, r3, r9
   199b4:	lsl	ip, fp, #23
   199b8:	mov	r8, sl
   199bc:	mov	r9, fp
   199c0:	orr	ip, ip, sl, lsr #9
   199c4:	add	sl, sp, #4672	; 0x1240
   199c8:	add	sl, sl, #12
   199cc:	str	ip, [sl]
   199d0:	lsl	ip, r8, #23
   199d4:	orr	ip, ip, r9, lsr #9
   199d8:	add	r8, sp, #4672	; 0x1240
   199dc:	add	r8, r8, #8
   199e0:	str	ip, [r8]
   199e4:	ldrd	r8, [r8]
   199e8:	eor	r8, r8, r2
   199ec:	eor	r9, r9, r3
   199f0:	adds	r8, r0, r8
   199f4:	adc	r9, r1, r9
   199f8:	mov	r2, r8
   199fc:	mov	r3, r9
   19a00:	ldrd	r8, [sp]
   19a04:	strd	r2, [sp]
   19a08:	adds	r8, r8, r2
   19a0c:	adc	r9, r9, r3
   19a10:	ldrd	sl, [sp, #56]	; 0x38
   19a14:	lsr	r3, sl, #28
   19a18:	orr	r1, r3, fp, lsl #4
   19a1c:	add	r3, sp, #4672	; 0x1240
   19a20:	add	r3, r3, #16
   19a24:	str	r1, [r3]
   19a28:	lsr	r3, fp, #28
   19a2c:	orr	r1, r3, sl, lsl #4
   19a30:	add	r3, sp, #4672	; 0x1240
   19a34:	add	r3, r3, #20
   19a38:	str	r1, [r3]
   19a3c:	lsl	r3, fp, #30
   19a40:	orr	r1, r3, sl, lsr #2
   19a44:	add	r3, sp, #4672	; 0x1240
   19a48:	add	r3, r3, #28
   19a4c:	str	r1, [r3]
   19a50:	lsl	r3, sl, #30
   19a54:	orr	r1, r3, fp, lsr #2
   19a58:	add	r3, sp, #4672	; 0x1240
   19a5c:	add	r3, r3, #24
   19a60:	str	r1, [r3]
   19a64:	add	r3, sp, #4672	; 0x1240
   19a68:	add	r3, r3, #16
   19a6c:	ldrd	r2, [r3]
   19a70:	add	r1, sp, #4672	; 0x1240
   19a74:	add	r1, r1, #24
   19a78:	ldrd	r0, [r1]
   19a7c:	eor	r2, r2, r0
   19a80:	eor	r3, r3, r1
   19a84:	lsl	r1, fp, #25
   19a88:	orr	r1, r1, sl, lsr #7
   19a8c:	add	r0, sp, #4672	; 0x1240
   19a90:	add	r0, r0, #36	; 0x24
   19a94:	str	r1, [r0]
   19a98:	lsl	r1, sl, #25
   19a9c:	orr	r1, r1, fp, lsr #7
   19aa0:	add	r0, sp, #4672	; 0x1240
   19aa4:	add	r0, r0, #32
   19aa8:	str	r1, [r0]
   19aac:	ldrd	r0, [r0]
   19ab0:	eor	r0, r0, r2
   19ab4:	eor	r1, r1, r3
   19ab8:	mov	r2, r0
   19abc:	mov	r3, r1
   19ac0:	orr	r0, sl, r6
   19ac4:	orr	r1, fp, r7
   19ac8:	ldrd	sl, [sp, #192]	; 0xc0
   19acc:	and	sl, sl, r0
   19ad0:	and	fp, fp, r1
   19ad4:	mov	r0, sl
   19ad8:	mov	r1, fp
   19adc:	ldrd	r6, [sp, #64]	; 0x40
   19ae0:	ldrd	sl, [sp, #56]	; 0x38
   19ae4:	and	sl, sl, r6
   19ae8:	and	fp, fp, r7
   19aec:	orr	r6, sl, r0
   19af0:	orr	r7, fp, r1
   19af4:	adds	r0, r6, r2
   19af8:	adc	r1, r7, r3
   19afc:	ldrd	r2, [sp]
   19b00:	adds	r2, r2, r0
   19b04:	adc	r3, r3, r1
   19b08:	strd	r2, [sp]
   19b0c:	ldrd	r0, [sp, #72]	; 0x48
   19b10:	lsr	r3, r0, #1
   19b14:	orr	ip, r3, r1, lsl #31
   19b18:	add	r3, sp, #4672	; 0x1240
   19b1c:	add	r3, r3, #40	; 0x28
   19b20:	str	ip, [r3]
   19b24:	lsr	r3, r1, #1
   19b28:	orr	ip, r3, r0, lsl #31
   19b2c:	add	r3, sp, #4672	; 0x1240
   19b30:	add	r3, r3, #44	; 0x2c
   19b34:	str	ip, [r3]
   19b38:	lsr	r3, r0, #8
   19b3c:	orr	ip, r3, r1, lsl #24
   19b40:	add	r3, sp, #4672	; 0x1240
   19b44:	add	r3, r3, #48	; 0x30
   19b48:	str	ip, [r3]
   19b4c:	lsr	r3, r1, #8
   19b50:	orr	ip, r3, r0, lsl #24
   19b54:	add	r3, sp, #4672	; 0x1240
   19b58:	add	r3, r3, #52	; 0x34
   19b5c:	str	ip, [r3]
   19b60:	add	r3, sp, #4672	; 0x1240
   19b64:	add	r3, r3, #40	; 0x28
   19b68:	ldrd	r2, [r3]
   19b6c:	add	ip, sp, #4672	; 0x1240
   19b70:	add	ip, ip, #48	; 0x30
   19b74:	ldrd	r6, [ip]
   19b78:	eor	r2, r2, r6
   19b7c:	eor	r3, r3, r7
   19b80:	lsr	ip, r0, #7
   19b84:	orr	ip, ip, r1, lsl #25
   19b88:	str	ip, [sp, #744]	; 0x2e8
   19b8c:	lsr	r1, r1, #7
   19b90:	str	r1, [sp, #748]	; 0x2ec
   19b94:	add	r1, sp, #744	; 0x2e8
   19b98:	ldrd	r6, [r1]
   19b9c:	eor	r6, r6, r2
   19ba0:	eor	r7, r7, r3
   19ba4:	ldrd	r0, [sp, #24]
   19ba8:	adds	r0, r0, r6
   19bac:	adc	r1, r1, r7
   19bb0:	mov	r2, r0
   19bb4:	mov	r3, r1
   19bb8:	ldrd	r0, [sp, #104]	; 0x68
   19bbc:	adds	r0, r0, r2
   19bc0:	adc	r1, r1, r3
   19bc4:	mov	r2, r0
   19bc8:	mov	r3, r1
   19bcc:	ldrd	sl, [sp, #152]	; 0x98
   19bd0:	lsr	r1, sl, #19
   19bd4:	orr	r1, r1, fp, lsl #13
   19bd8:	add	r0, sp, #4672	; 0x1240
   19bdc:	add	r0, r0, #56	; 0x38
   19be0:	str	r1, [r0]
   19be4:	lsr	r1, fp, #19
   19be8:	orr	r1, r1, sl, lsl #13
   19bec:	add	r0, sp, #4672	; 0x1240
   19bf0:	add	r0, r0, #60	; 0x3c
   19bf4:	str	r1, [r0]
   19bf8:	lsl	r1, fp, #3
   19bfc:	orr	r1, r1, sl, lsr #29
   19c00:	add	r0, sp, #4736	; 0x1280
   19c04:	add	r0, r0, #4
   19c08:	str	r1, [r0]
   19c0c:	lsl	r1, sl, #3
   19c10:	orr	r1, r1, fp, lsr #29
   19c14:	add	r0, sp, #4736	; 0x1280
   19c18:	str	r1, [r0]
   19c1c:	add	r1, sp, #4672	; 0x1240
   19c20:	add	r1, r1, #56	; 0x38
   19c24:	ldrd	r6, [r1]
   19c28:	ldrd	r0, [r0]
   19c2c:	eor	r6, r6, r0
   19c30:	eor	r7, r7, r1
   19c34:	mov	r0, r6
   19c38:	mov	r1, r7
   19c3c:	lsr	ip, sl, #6
   19c40:	orr	ip, ip, fp, lsl #26
   19c44:	str	ip, [sp, #752]	; 0x2f0
   19c48:	lsr	ip, fp, #6
   19c4c:	str	ip, [sp, #756]	; 0x2f4
   19c50:	add	ip, sp, #752	; 0x2f0
   19c54:	ldrd	r6, [ip]
   19c58:	eor	r6, r6, r0
   19c5c:	eor	r7, r7, r1
   19c60:	adds	sl, r2, r6
   19c64:	adc	fp, r3, r7
   19c68:	ldrd	r2, [sp, #40]	; 0x28
   19c6c:	mov	r0, r2
   19c70:	mov	r1, r3
   19c74:	ldrd	r6, [sp, #48]	; 0x30
   19c78:	eor	r0, r0, r6
   19c7c:	eor	r1, r1, r7
   19c80:	and	r0, r0, r8
   19c84:	and	r1, r1, r9
   19c88:	eor	r2, r2, r0
   19c8c:	eor	r3, r3, r1
   19c90:	mov	r0, r2
   19c94:	mov	r1, r3
   19c98:	add	r3, pc, #896	; 0x380
   19c9c:	ldrd	r2, [r3]
   19ca0:	strd	sl, [sp, #24]
   19ca4:	adds	sl, sl, r2
   19ca8:	adc	fp, fp, r3
   19cac:	adds	r4, r4, sl
   19cb0:	adc	r5, r5, fp
   19cb4:	adds	r0, r0, r4
   19cb8:	adc	r1, r1, r5
   19cbc:	lsr	r3, r8, #14
   19cc0:	orr	ip, r3, r9, lsl #18
   19cc4:	add	r3, sp, #4736	; 0x1280
   19cc8:	add	r3, r3, #8
   19ccc:	str	ip, [r3]
   19cd0:	lsr	r3, r9, #14
   19cd4:	orr	ip, r3, r8, lsl #18
   19cd8:	add	r3, sp, #4736	; 0x1280
   19cdc:	add	r3, r3, #12
   19ce0:	str	ip, [r3]
   19ce4:	lsr	r3, r8, #18
   19ce8:	orr	ip, r3, r9, lsl #14
   19cec:	add	r3, sp, #4736	; 0x1280
   19cf0:	add	r3, r3, #16
   19cf4:	str	ip, [r3]
   19cf8:	lsr	r3, r9, #18
   19cfc:	orr	ip, r3, r8, lsl #14
   19d00:	add	r3, sp, #4736	; 0x1280
   19d04:	add	r3, r3, #20
   19d08:	str	ip, [r3]
   19d0c:	add	r3, sp, #4736	; 0x1280
   19d10:	add	r3, r3, #8
   19d14:	ldrd	r2, [r3]
   19d18:	add	ip, sp, #4736	; 0x1280
   19d1c:	add	ip, ip, #16
   19d20:	ldrd	r6, [ip]
   19d24:	eor	r2, r2, r6
   19d28:	eor	r3, r3, r7
   19d2c:	lsl	ip, r9, #23
   19d30:	orr	ip, ip, r8, lsr #9
   19d34:	add	r4, sp, #4736	; 0x1280
   19d38:	add	r4, r4, #28
   19d3c:	str	ip, [r4]
   19d40:	lsl	ip, r8, #23
   19d44:	orr	ip, ip, r9, lsr #9
   19d48:	add	r4, sp, #4736	; 0x1280
   19d4c:	add	r4, r4, #24
   19d50:	str	ip, [r4]
   19d54:	ldrd	r6, [r4]
   19d58:	eor	r6, r6, r2
   19d5c:	eor	r7, r7, r3
   19d60:	adds	r4, r0, r6
   19d64:	adc	r5, r1, r7
   19d68:	ldrd	sl, [sp, #192]	; 0xc0
   19d6c:	adds	sl, sl, r4
   19d70:	adc	fp, fp, r5
   19d74:	ldrd	r0, [sp]
   19d78:	lsr	r3, r0, #28
   19d7c:	orr	r2, r3, r1, lsl #4
   19d80:	add	r3, sp, #4736	; 0x1280
   19d84:	add	r3, r3, #32
   19d88:	str	r2, [r3]
   19d8c:	lsr	r3, r1, #28
   19d90:	orr	r2, r3, r0, lsl #4
   19d94:	add	r3, sp, #4736	; 0x1280
   19d98:	add	r3, r3, #36	; 0x24
   19d9c:	str	r2, [r3]
   19da0:	lsl	r3, r1, #30
   19da4:	orr	r2, r3, r0, lsr #2
   19da8:	add	r3, sp, #4736	; 0x1280
   19dac:	add	r3, r3, #44	; 0x2c
   19db0:	str	r2, [r3]
   19db4:	lsl	r3, r0, #30
   19db8:	orr	r2, r3, r1, lsr #2
   19dbc:	add	r3, sp, #4736	; 0x1280
   19dc0:	add	r3, r3, #40	; 0x28
   19dc4:	str	r2, [r3]
   19dc8:	add	r3, sp, #4736	; 0x1280
   19dcc:	add	r3, r3, #32
   19dd0:	ldrd	r2, [r3]
   19dd4:	add	ip, sp, #4736	; 0x1280
   19dd8:	add	ip, ip, #40	; 0x28
   19ddc:	ldrd	r6, [ip]
   19de0:	eor	r2, r2, r6
   19de4:	eor	r3, r3, r7
   19de8:	mov	r6, r0
   19dec:	mov	r7, r1
   19df0:	lsl	r1, r1, #25
   19df4:	orr	r1, r1, r6, lsr #7
   19df8:	add	r0, sp, #4736	; 0x1280
   19dfc:	add	r0, r0, #52	; 0x34
   19e00:	str	r1, [r0]
   19e04:	lsl	r1, r6, #25
   19e08:	orr	r1, r1, r7, lsr #7
   19e0c:	add	r0, sp, #4736	; 0x1280
   19e10:	add	r0, r0, #48	; 0x30
   19e14:	str	r1, [r0]
   19e18:	ldrd	r6, [r0]
   19e1c:	eor	r6, r6, r2
   19e20:	eor	r7, r7, r3
   19e24:	strd	r6, [sp, #168]	; 0xa8
   19e28:	ldrd	r2, [sp]
   19e2c:	ldrd	r6, [sp, #56]	; 0x38
   19e30:	orr	r6, r6, r2
   19e34:	orr	r7, r7, r3
   19e38:	mov	r0, r6
   19e3c:	mov	r1, r7
   19e40:	ldrd	r6, [sp, #64]	; 0x40
   19e44:	and	r6, r6, r0
   19e48:	and	r7, r7, r1
   19e4c:	mov	r0, r6
   19e50:	mov	r1, r7
   19e54:	ldrd	r6, [sp, #56]	; 0x38
   19e58:	and	r6, r6, r2
   19e5c:	and	r7, r7, r3
   19e60:	orr	r2, r6, r0
   19e64:	orr	r3, r7, r1
   19e68:	mov	r0, r2
   19e6c:	mov	r1, r3
   19e70:	ldrd	r2, [sp, #168]	; 0xa8
   19e74:	adds	r2, r2, r0
   19e78:	adc	r3, r3, r1
   19e7c:	adds	r4, r4, r2
   19e80:	adc	r5, r5, r3
   19e84:	strd	r4, [sp, #176]	; 0xb0
   19e88:	ldrd	r4, [sp, #80]	; 0x50
   19e8c:	lsr	r3, r4, #1
   19e90:	orr	r1, r3, r5, lsl #31
   19e94:	add	r3, sp, #4736	; 0x1280
   19e98:	add	r3, r3, #56	; 0x38
   19e9c:	str	r1, [r3]
   19ea0:	lsr	r3, r5, #1
   19ea4:	orr	r1, r3, r4, lsl #31
   19ea8:	add	r3, sp, #4736	; 0x1280
   19eac:	add	r3, r3, #60	; 0x3c
   19eb0:	str	r1, [r3]
   19eb4:	lsr	r3, r4, #8
   19eb8:	orr	r1, r3, r5, lsl #24
   19ebc:	add	r3, sp, #4800	; 0x12c0
   19ec0:	str	r1, [r3]
   19ec4:	lsr	r3, r5, #8
   19ec8:	orr	r1, r3, r4, lsl #24
   19ecc:	add	r3, sp, #4800	; 0x12c0
   19ed0:	add	r3, r3, #4
   19ed4:	str	r1, [r3]
   19ed8:	add	r3, sp, #4736	; 0x1280
   19edc:	add	r3, r3, #56	; 0x38
   19ee0:	ldrd	r2, [r3]
   19ee4:	add	r1, sp, #4800	; 0x12c0
   19ee8:	ldrd	r6, [r1]
   19eec:	eor	r2, r2, r6
   19ef0:	eor	r3, r3, r7
   19ef4:	lsr	r1, r4, #7
   19ef8:	orr	r1, r1, r5, lsl #25
   19efc:	str	r1, [sp, #760]	; 0x2f8
   19f00:	lsr	r1, r5, #7
   19f04:	str	r1, [sp, #764]	; 0x2fc
   19f08:	add	r1, sp, #760	; 0x2f8
   19f0c:	ldrd	r6, [r1]
   19f10:	eor	r6, r6, r2
   19f14:	eor	r7, r7, r3
   19f18:	ldrd	r0, [sp, #72]	; 0x48
   19f1c:	adds	r0, r0, r6
   19f20:	adc	r1, r1, r7
   19f24:	ldrd	r4, [sp, #128]	; 0x80
   19f28:	adds	r4, r4, r0
   19f2c:	adc	r5, r5, r1
   19f30:	mov	r2, r4
   19f34:	mov	r3, r5
   19f38:	ldrd	r4, [sp, #160]	; 0xa0
   19f3c:	lsr	r1, r4, #19
   19f40:	orr	r1, r1, r5, lsl #13
   19f44:	add	r0, sp, #4800	; 0x12c0
   19f48:	add	r0, r0, #8
   19f4c:	str	r1, [r0]
   19f50:	lsr	r1, r5, #19
   19f54:	orr	r1, r1, r4, lsl #13
   19f58:	add	r0, sp, #4800	; 0x12c0
   19f5c:	add	r0, r0, #12
   19f60:	str	r1, [r0]
   19f64:	lsl	r1, r5, #3
   19f68:	orr	r1, r1, r4, lsr #29
   19f6c:	add	r0, sp, #4800	; 0x12c0
   19f70:	add	r0, r0, #20
   19f74:	str	r1, [r0]
   19f78:	lsl	r1, r4, #3
   19f7c:	orr	r1, r1, r5, lsr #29
   19f80:	add	r0, sp, #4800	; 0x12c0
   19f84:	add	r0, r0, #16
   19f88:	str	r1, [r0]
   19f8c:	add	r1, sp, #4800	; 0x12c0
   19f90:	add	r1, r1, #8
   19f94:	ldrd	r6, [r1]
   19f98:	ldrd	r0, [r0]
   19f9c:	eor	r6, r6, r0
   19fa0:	eor	r7, r7, r1
   19fa4:	mov	r0, r6
   19fa8:	mov	r1, r7
   19fac:	lsr	ip, r4, #6
   19fb0:	orr	ip, ip, r5, lsl #26
   19fb4:	str	ip, [sp, #768]	; 0x300
   19fb8:	lsr	ip, r5, #6
   19fbc:	str	ip, [sp, #772]	; 0x304
   19fc0:	add	ip, sp, #768	; 0x300
   19fc4:	ldrd	r6, [ip]
   19fc8:	eor	r6, r6, r0
   19fcc:	eor	r7, r7, r1
   19fd0:	adds	r4, r2, r6
   19fd4:	adc	r5, r3, r7
   19fd8:	mov	r6, r4
   19fdc:	mov	r7, r5
   19fe0:	ldrd	r0, [sp, #48]	; 0x30
   19fe4:	eor	r0, r0, r8
   19fe8:	eor	r1, r1, r9
   19fec:	mov	r4, sl
   19ff0:	mov	r5, fp
   19ff4:	mov	r2, sl
   19ff8:	mov	r3, fp
   19ffc:	and	r2, r2, r0
   1a000:	and	r3, r3, r1
   1a004:	ldrd	sl, [sp, #48]	; 0x30
   1a008:	eor	sl, sl, r2
   1a00c:	eor	fp, fp, r3
   1a010:	mov	r0, sl
   1a014:	mov	r1, fp
   1a018:	b	1a030 <abort@plt+0x9b50>
   1a01c:	nop			; (mov r0, r0)
   1a020:	svcle	0x008eeb99
   1a024:	strbcs	r7, [r8, -ip, asr #14]
   1a028:	orrs	r4, fp, r8, lsr #17
   1a02c:	ldrtcc	fp, [r0], #3253	; 0xcb5
   1a030:	sub	r3, pc, #16
   1a034:	ldrd	r2, [r3]
   1a038:	strd	r6, [sp, #72]	; 0x48
   1a03c:	adds	sl, r6, r2
   1a040:	adc	fp, r7, r3
   1a044:	mov	r2, sl
   1a048:	mov	r3, fp
   1a04c:	ldrd	sl, [sp, #40]	; 0x28
   1a050:	adds	sl, sl, r2
   1a054:	adc	fp, fp, r3
   1a058:	adds	r0, r0, sl
   1a05c:	adc	r1, r1, fp
   1a060:	lsr	r3, r4, #14
   1a064:	orr	ip, r3, r5, lsl #18
   1a068:	add	r3, sp, #4800	; 0x12c0
   1a06c:	add	r3, r3, #24
   1a070:	str	ip, [r3]
   1a074:	lsr	r3, r5, #14
   1a078:	orr	ip, r3, r4, lsl #18
   1a07c:	add	r3, sp, #4800	; 0x12c0
   1a080:	add	r3, r3, #28
   1a084:	str	ip, [r3]
   1a088:	lsr	r3, r4, #18
   1a08c:	orr	ip, r3, r5, lsl #14
   1a090:	add	r3, sp, #4800	; 0x12c0
   1a094:	add	r3, r3, #32
   1a098:	str	ip, [r3]
   1a09c:	lsr	r3, r5, #18
   1a0a0:	orr	ip, r3, r4, lsl #14
   1a0a4:	add	r3, sp, #4800	; 0x12c0
   1a0a8:	add	r3, r3, #36	; 0x24
   1a0ac:	str	ip, [r3]
   1a0b0:	add	r3, sp, #4800	; 0x12c0
   1a0b4:	add	r3, r3, #24
   1a0b8:	ldrd	r2, [r3]
   1a0bc:	add	ip, sp, #4800	; 0x12c0
   1a0c0:	add	ip, ip, #32
   1a0c4:	ldrd	r6, [ip]
   1a0c8:	eor	r2, r2, r6
   1a0cc:	eor	r3, r3, r7
   1a0d0:	lsl	ip, r5, #23
   1a0d4:	orr	ip, ip, r4, lsr #9
   1a0d8:	add	r6, sp, #4800	; 0x12c0
   1a0dc:	add	r6, r6, #44	; 0x2c
   1a0e0:	str	ip, [r6]
   1a0e4:	lsl	ip, r4, #23
   1a0e8:	orr	ip, ip, r5, lsr #9
   1a0ec:	add	r6, sp, #4800	; 0x12c0
   1a0f0:	add	r6, r6, #40	; 0x28
   1a0f4:	str	ip, [r6]
   1a0f8:	ldrd	r6, [r6]
   1a0fc:	eor	r6, r6, r2
   1a100:	eor	r7, r7, r3
   1a104:	adds	r6, r0, r6
   1a108:	adc	r7, r1, r7
   1a10c:	mov	r2, r6
   1a110:	mov	r3, r7
   1a114:	ldrd	r6, [sp, #64]	; 0x40
   1a118:	strd	r2, [sp, #40]	; 0x28
   1a11c:	adds	r6, r6, r2
   1a120:	adc	r7, r7, r3
   1a124:	strd	r6, [sp, #64]	; 0x40
   1a128:	ldrd	sl, [sp, #176]	; 0xb0
   1a12c:	lsr	r3, sl, #28
   1a130:	orr	r1, r3, fp, lsl #4
   1a134:	add	r3, sp, #4800	; 0x12c0
   1a138:	add	r3, r3, #48	; 0x30
   1a13c:	str	r1, [r3]
   1a140:	lsr	r3, fp, #28
   1a144:	orr	r1, r3, sl, lsl #4
   1a148:	add	r3, sp, #4800	; 0x12c0
   1a14c:	add	r3, r3, #52	; 0x34
   1a150:	str	r1, [r3]
   1a154:	lsl	r3, fp, #30
   1a158:	orr	r1, r3, sl, lsr #2
   1a15c:	add	r3, sp, #4800	; 0x12c0
   1a160:	add	r3, r3, #60	; 0x3c
   1a164:	str	r1, [r3]
   1a168:	lsl	r3, sl, #30
   1a16c:	orr	r1, r3, fp, lsr #2
   1a170:	add	r3, sp, #4800	; 0x12c0
   1a174:	add	r3, r3, #56	; 0x38
   1a178:	str	r1, [r3]
   1a17c:	add	r3, sp, #4800	; 0x12c0
   1a180:	add	r3, r3, #48	; 0x30
   1a184:	ldrd	r6, [r3]
   1a188:	add	r3, sp, #4800	; 0x12c0
   1a18c:	add	r3, r3, #56	; 0x38
   1a190:	ldrd	r2, [r3]
   1a194:	eor	r6, r6, r2
   1a198:	eor	r7, r7, r3
   1a19c:	mov	r2, r6
   1a1a0:	mov	r3, r7
   1a1a4:	lsl	r1, fp, #25
   1a1a8:	orr	r1, r1, sl, lsr #7
   1a1ac:	add	r0, sp, #4864	; 0x1300
   1a1b0:	add	r0, r0, #4
   1a1b4:	str	r1, [r0]
   1a1b8:	lsl	r1, sl, #25
   1a1bc:	orr	r1, r1, fp, lsr #7
   1a1c0:	add	r0, sp, #4864	; 0x1300
   1a1c4:	str	r1, [r0]
   1a1c8:	ldrd	r6, [r0]
   1a1cc:	eor	r6, r6, r2
   1a1d0:	eor	r7, r7, r3
   1a1d4:	strd	r6, [sp, #168]	; 0xa8
   1a1d8:	ldrd	r6, [sp]
   1a1dc:	orr	r2, r6, sl
   1a1e0:	orr	r3, r7, fp
   1a1e4:	mov	r0, r2
   1a1e8:	mov	r1, r3
   1a1ec:	ldrd	r2, [sp, #56]	; 0x38
   1a1f0:	and	r2, r2, r0
   1a1f4:	and	r3, r3, r1
   1a1f8:	mov	r0, r2
   1a1fc:	mov	r1, r3
   1a200:	mov	r2, r6
   1a204:	mov	r3, r7
   1a208:	and	r2, r2, sl
   1a20c:	and	r3, r3, fp
   1a210:	orr	r2, r2, r0
   1a214:	orr	r3, r3, r1
   1a218:	mov	r0, r2
   1a21c:	mov	r1, r3
   1a220:	ldrd	r2, [sp, #168]	; 0xa8
   1a224:	adds	r2, r2, r0
   1a228:	adc	r3, r3, r1
   1a22c:	ldrd	r6, [sp, #40]	; 0x28
   1a230:	adds	r6, r6, r2
   1a234:	adc	r7, r7, r3
   1a238:	strd	r6, [sp, #168]	; 0xa8
   1a23c:	ldrd	r0, [sp, #88]	; 0x58
   1a240:	lsr	r3, r0, #1
   1a244:	orr	ip, r3, r1, lsl #31
   1a248:	add	r3, sp, #4864	; 0x1300
   1a24c:	add	r3, r3, #8
   1a250:	str	ip, [r3]
   1a254:	lsr	r3, r1, #1
   1a258:	orr	ip, r3, r0, lsl #31
   1a25c:	add	r3, sp, #4864	; 0x1300
   1a260:	add	r3, r3, #12
   1a264:	str	ip, [r3]
   1a268:	lsr	r3, r0, #8
   1a26c:	orr	ip, r3, r1, lsl #24
   1a270:	add	r3, sp, #4864	; 0x1300
   1a274:	add	r3, r3, #16
   1a278:	str	ip, [r3]
   1a27c:	lsr	r3, r1, #8
   1a280:	orr	ip, r3, r0, lsl #24
   1a284:	add	r3, sp, #4864	; 0x1300
   1a288:	add	r3, r3, #20
   1a28c:	str	ip, [r3]
   1a290:	add	r3, sp, #4864	; 0x1300
   1a294:	add	r3, r3, #8
   1a298:	ldrd	r2, [r3]
   1a29c:	add	ip, sp, #4864	; 0x1300
   1a2a0:	add	ip, ip, #16
   1a2a4:	ldrd	r6, [ip]
   1a2a8:	eor	r2, r2, r6
   1a2ac:	eor	r3, r3, r7
   1a2b0:	lsr	ip, r0, #7
   1a2b4:	orr	ip, ip, r1, lsl #25
   1a2b8:	str	ip, [sp, #776]	; 0x308
   1a2bc:	lsr	r1, r1, #7
   1a2c0:	str	r1, [sp, #780]	; 0x30c
   1a2c4:	add	r1, sp, #776	; 0x308
   1a2c8:	ldrd	r6, [r1]
   1a2cc:	eor	r6, r6, r2
   1a2d0:	eor	r7, r7, r3
   1a2d4:	ldrd	r0, [sp, #80]	; 0x50
   1a2d8:	adds	r0, r0, r6
   1a2dc:	adc	r1, r1, r7
   1a2e0:	mov	r2, r0
   1a2e4:	mov	r3, r1
   1a2e8:	ldrd	r0, [sp, #136]	; 0x88
   1a2ec:	adds	r0, r0, r2
   1a2f0:	adc	r1, r1, r3
   1a2f4:	mov	r2, r0
   1a2f8:	mov	r3, r1
   1a2fc:	ldrd	r6, [sp, #24]
   1a300:	lsr	r1, r6, #19
   1a304:	orr	r1, r1, r7, lsl #13
   1a308:	add	r0, sp, #4864	; 0x1300
   1a30c:	add	r0, r0, #24
   1a310:	str	r1, [r0]
   1a314:	lsr	r1, r7, #19
   1a318:	orr	r1, r1, r6, lsl #13
   1a31c:	add	r0, sp, #4864	; 0x1300
   1a320:	add	r0, r0, #28
   1a324:	str	r1, [r0]
   1a328:	lsl	r1, r7, #3
   1a32c:	orr	r1, r1, r6, lsr #29
   1a330:	add	r0, sp, #4864	; 0x1300
   1a334:	add	r0, r0, #36	; 0x24
   1a338:	str	r1, [r0]
   1a33c:	lsl	r1, r6, #3
   1a340:	orr	r1, r1, r7, lsr #29
   1a344:	add	r0, sp, #4864	; 0x1300
   1a348:	add	r0, r0, #32
   1a34c:	str	r1, [r0]
   1a350:	add	r1, sp, #4864	; 0x1300
   1a354:	add	r1, r1, #24
   1a358:	ldrd	r6, [r1]
   1a35c:	ldrd	r0, [r0]
   1a360:	eor	r6, r6, r0
   1a364:	eor	r7, r7, r1
   1a368:	mov	r0, r6
   1a36c:	mov	r1, r7
   1a370:	ldrd	r6, [sp, #24]
   1a374:	lsr	ip, r6, #6
   1a378:	orr	ip, ip, r7, lsl #26
   1a37c:	str	ip, [sp, #784]	; 0x310
   1a380:	ldr	ip, [sp, #28]
   1a384:	lsr	ip, ip, #6
   1a388:	str	ip, [sp, #788]	; 0x314
   1a38c:	add	ip, sp, #784	; 0x310
   1a390:	ldrd	r6, [ip]
   1a394:	eor	r6, r6, r0
   1a398:	eor	r7, r7, r1
   1a39c:	adds	r6, r2, r6
   1a3a0:	adc	r7, r3, r7
   1a3a4:	strd	r4, [sp, #40]	; 0x28
   1a3a8:	mov	r0, r4
   1a3ac:	mov	r1, r5
   1a3b0:	eor	r0, r0, r8
   1a3b4:	eor	r1, r1, r9
   1a3b8:	ldrd	r4, [sp, #64]	; 0x40
   1a3bc:	and	r4, r4, r0
   1a3c0:	and	r5, r5, r1
   1a3c4:	mov	r0, r4
   1a3c8:	mov	r1, r5
   1a3cc:	eor	r0, r0, r8
   1a3d0:	eor	r1, r1, r9
   1a3d4:	add	r3, pc, #892	; 0x37c
   1a3d8:	ldrd	r2, [r3]
   1a3dc:	strd	r6, [sp, #80]	; 0x50
   1a3e0:	adds	r6, r6, r2
   1a3e4:	adc	r7, r7, r3
   1a3e8:	mov	r2, r6
   1a3ec:	mov	r3, r7
   1a3f0:	ldrd	r6, [sp, #48]	; 0x30
   1a3f4:	adds	r6, r6, r2
   1a3f8:	adc	r7, r7, r3
   1a3fc:	adds	r0, r0, r6
   1a400:	adc	r1, r1, r7
   1a404:	ldrd	r4, [sp, #64]	; 0x40
   1a408:	lsr	r3, r4, #14
   1a40c:	orr	ip, r3, r5, lsl #18
   1a410:	add	r3, sp, #4864	; 0x1300
   1a414:	add	r3, r3, #40	; 0x28
   1a418:	str	ip, [r3]
   1a41c:	lsr	r3, r5, #14
   1a420:	orr	ip, r3, r4, lsl #18
   1a424:	add	r3, sp, #4864	; 0x1300
   1a428:	add	r3, r3, #44	; 0x2c
   1a42c:	str	ip, [r3]
   1a430:	lsr	r3, r4, #18
   1a434:	orr	ip, r3, r5, lsl #14
   1a438:	add	r3, sp, #4864	; 0x1300
   1a43c:	add	r3, r3, #48	; 0x30
   1a440:	str	ip, [r3]
   1a444:	lsr	r3, r5, #18
   1a448:	orr	ip, r3, r4, lsl #14
   1a44c:	add	r3, sp, #4864	; 0x1300
   1a450:	add	r3, r3, #52	; 0x34
   1a454:	str	ip, [r3]
   1a458:	add	r3, sp, #4864	; 0x1300
   1a45c:	add	r3, r3, #40	; 0x28
   1a460:	ldrd	r2, [r3]
   1a464:	add	ip, sp, #4864	; 0x1300
   1a468:	add	ip, ip, #48	; 0x30
   1a46c:	ldrd	r6, [ip]
   1a470:	eor	r2, r2, r6
   1a474:	eor	r3, r3, r7
   1a478:	lsl	ip, r5, #23
   1a47c:	orr	ip, ip, r4, lsr #9
   1a480:	add	r6, sp, #4864	; 0x1300
   1a484:	add	r6, r6, #60	; 0x3c
   1a488:	str	ip, [r6]
   1a48c:	lsl	ip, r4, #23
   1a490:	orr	ip, ip, r5, lsr #9
   1a494:	add	r4, sp, #4864	; 0x1300
   1a498:	add	r4, r4, #56	; 0x38
   1a49c:	str	ip, [r4]
   1a4a0:	ldrd	r6, [r4]
   1a4a4:	eor	r6, r6, r2
   1a4a8:	eor	r7, r7, r3
   1a4ac:	adds	r6, r0, r6
   1a4b0:	adc	r7, r1, r7
   1a4b4:	mov	r2, r6
   1a4b8:	mov	r3, r7
   1a4bc:	strd	r2, [sp, #184]	; 0xb8
   1a4c0:	ldrd	r0, [sp, #56]	; 0x38
   1a4c4:	adds	r0, r0, r6
   1a4c8:	adc	r1, r1, r7
   1a4cc:	mov	r2, r0
   1a4d0:	mov	r3, r1
   1a4d4:	strd	r2, [sp, #48]	; 0x30
   1a4d8:	ldrd	r6, [sp, #168]	; 0xa8
   1a4dc:	lsr	r3, r6, #28
   1a4e0:	orr	r1, r3, r7, lsl #4
   1a4e4:	add	r3, sp, #4928	; 0x1340
   1a4e8:	str	r1, [r3]
   1a4ec:	lsr	r3, r7, #28
   1a4f0:	orr	r1, r3, r6, lsl #4
   1a4f4:	add	r3, sp, #4928	; 0x1340
   1a4f8:	add	r3, r3, #4
   1a4fc:	str	r1, [r3]
   1a500:	lsl	r3, r7, #30
   1a504:	orr	r1, r3, r6, lsr #2
   1a508:	add	r3, sp, #4928	; 0x1340
   1a50c:	add	r3, r3, #12
   1a510:	str	r1, [r3]
   1a514:	lsl	r3, r6, #30
   1a518:	orr	r1, r3, r7, lsr #2
   1a51c:	add	r3, sp, #4928	; 0x1340
   1a520:	add	r3, r3, #8
   1a524:	str	r1, [r3]
   1a528:	add	r3, sp, #4928	; 0x1340
   1a52c:	ldrd	r2, [r3]
   1a530:	add	r1, sp, #4928	; 0x1340
   1a534:	add	r1, r1, #8
   1a538:	ldrd	r4, [r1]
   1a53c:	eor	r2, r2, r4
   1a540:	eor	r3, r3, r5
   1a544:	lsl	r1, r7, #25
   1a548:	orr	r1, r1, r6, lsr #7
   1a54c:	add	r0, sp, #4928	; 0x1340
   1a550:	add	r0, r0, #20
   1a554:	str	r1, [r0]
   1a558:	lsl	r1, r6, #25
   1a55c:	orr	r1, r1, r7, lsr #7
   1a560:	add	r0, sp, #4928	; 0x1340
   1a564:	add	r0, r0, #16
   1a568:	str	r1, [r0]
   1a56c:	ldrd	r4, [r0]
   1a570:	eor	r4, r4, r2
   1a574:	eor	r5, r5, r3
   1a578:	mov	r2, r4
   1a57c:	mov	r3, r5
   1a580:	mov	r4, sl
   1a584:	mov	r5, fp
   1a588:	orr	sl, sl, r6
   1a58c:	orr	fp, fp, r7
   1a590:	mov	r0, sl
   1a594:	mov	r1, fp
   1a598:	ldrd	sl, [sp]
   1a59c:	and	sl, sl, r0
   1a5a0:	and	fp, fp, r1
   1a5a4:	mov	r0, sl
   1a5a8:	mov	r1, fp
   1a5ac:	mov	sl, r4
   1a5b0:	mov	fp, r5
   1a5b4:	and	sl, sl, r6
   1a5b8:	and	fp, fp, r7
   1a5bc:	orr	r0, r0, sl
   1a5c0:	orr	r1, r1, fp
   1a5c4:	adds	r0, r0, r2
   1a5c8:	adc	r1, r1, r3
   1a5cc:	ldrd	r2, [sp, #184]	; 0xb8
   1a5d0:	adds	r2, r2, r0
   1a5d4:	adc	r3, r3, r1
   1a5d8:	strd	r2, [sp, #56]	; 0x38
   1a5dc:	ldrd	sl, [sp, #32]
   1a5e0:	lsr	r3, sl, #1
   1a5e4:	orr	r2, r3, fp, lsl #31
   1a5e8:	add	r3, sp, #4928	; 0x1340
   1a5ec:	add	r3, r3, #24
   1a5f0:	str	r2, [r3]
   1a5f4:	lsr	r3, fp, #1
   1a5f8:	orr	r2, r3, sl, lsl #31
   1a5fc:	add	r3, sp, #4928	; 0x1340
   1a600:	add	r3, r3, #28
   1a604:	str	r2, [r3]
   1a608:	lsr	r3, sl, #8
   1a60c:	orr	r2, r3, fp, lsl #24
   1a610:	add	r3, sp, #4928	; 0x1340
   1a614:	add	r3, r3, #32
   1a618:	str	r2, [r3]
   1a61c:	lsr	r3, fp, #8
   1a620:	orr	r2, r3, sl, lsl #24
   1a624:	add	r3, sp, #4928	; 0x1340
   1a628:	add	r3, r3, #36	; 0x24
   1a62c:	str	r2, [r3]
   1a630:	add	r3, sp, #4928	; 0x1340
   1a634:	add	r3, r3, #24
   1a638:	ldrd	r2, [r3]
   1a63c:	add	r1, sp, #4928	; 0x1340
   1a640:	add	r1, r1, #32
   1a644:	ldrd	r4, [r1]
   1a648:	eor	r2, r2, r4
   1a64c:	eor	r3, r3, r5
   1a650:	lsr	r1, sl, #7
   1a654:	orr	r1, r1, fp, lsl #25
   1a658:	str	r1, [sp, #792]	; 0x318
   1a65c:	lsr	r1, fp, #7
   1a660:	str	r1, [sp, #796]	; 0x31c
   1a664:	add	r1, sp, #792	; 0x318
   1a668:	ldrd	r4, [r1]
   1a66c:	eor	r4, r4, r2
   1a670:	eor	r5, r5, r3
   1a674:	ldrd	r0, [sp, #88]	; 0x58
   1a678:	adds	r0, r0, r4
   1a67c:	adc	r1, r1, r5
   1a680:	ldrd	sl, [sp, #16]
   1a684:	adds	sl, sl, r0
   1a688:	adc	fp, fp, r1
   1a68c:	mov	r2, sl
   1a690:	mov	r3, fp
   1a694:	ldrd	r4, [sp, #72]	; 0x48
   1a698:	lsr	r1, r4, #19
   1a69c:	orr	r1, r1, r5, lsl #13
   1a6a0:	add	r0, sp, #4928	; 0x1340
   1a6a4:	add	r0, r0, #40	; 0x28
   1a6a8:	str	r1, [r0]
   1a6ac:	lsr	r1, r5, #19
   1a6b0:	orr	r1, r1, r4, lsl #13
   1a6b4:	add	r0, sp, #4928	; 0x1340
   1a6b8:	add	r0, r0, #44	; 0x2c
   1a6bc:	str	r1, [r0]
   1a6c0:	lsl	r1, r5, #3
   1a6c4:	orr	r1, r1, r4, lsr #29
   1a6c8:	add	r0, sp, #4928	; 0x1340
   1a6cc:	add	r0, r0, #52	; 0x34
   1a6d0:	str	r1, [r0]
   1a6d4:	lsl	r1, r4, #3
   1a6d8:	orr	r1, r1, r5, lsr #29
   1a6dc:	add	r0, sp, #4928	; 0x1340
   1a6e0:	add	r0, r0, #48	; 0x30
   1a6e4:	str	r1, [r0]
   1a6e8:	add	r1, sp, #4928	; 0x1340
   1a6ec:	add	r1, r1, #40	; 0x28
   1a6f0:	ldrd	sl, [r1]
   1a6f4:	ldrd	r0, [r0]
   1a6f8:	eor	sl, sl, r0
   1a6fc:	eor	fp, fp, r1
   1a700:	mov	r1, fp
   1a704:	lsr	ip, r4, #6
   1a708:	orr	ip, ip, r5, lsl #26
   1a70c:	str	ip, [sp, #800]	; 0x320
   1a710:	lsr	ip, r5, #6
   1a714:	str	ip, [sp, #804]	; 0x324
   1a718:	add	ip, sp, #800	; 0x320
   1a71c:	ldrd	r4, [ip]
   1a720:	eor	r4, r4, sl
   1a724:	eor	r5, r5, r1
   1a728:	adds	r4, r2, r4
   1a72c:	adc	r5, r3, r5
   1a730:	mov	sl, r4
   1a734:	mov	fp, r5
   1a738:	ldrd	r4, [sp, #40]	; 0x28
   1a73c:	ldrd	r2, [sp, #64]	; 0x40
   1a740:	eor	r2, r2, r4
   1a744:	eor	r3, r3, r5
   1a748:	mov	r0, r2
   1a74c:	mov	r1, r3
   1a750:	ldrd	r2, [sp, #48]	; 0x30
   1a754:	b	1a768 <abort@plt+0xa288>
   1a758:	strbgt	r5, [r9, #2659]	; 0xa63
   1a75c:	ldmdbcc	ip, {r0, r1, r4, r5, r7, sl, fp}
   1a760:	movt	r8, #6859	; 0x1acb
   1a764:	vfnmami.f32	s21, s16, s20
   1a768:	and	r2, r2, r0
   1a76c:	and	r3, r3, r1
   1a770:	mov	r0, r2
   1a774:	mov	r1, r3
   1a778:	mov	r2, r4
   1a77c:	mov	r3, r5
   1a780:	eor	r2, r2, r0
   1a784:	eor	r3, r3, r1
   1a788:	mov	r0, r2
   1a78c:	mov	r1, r3
   1a790:	sub	r3, pc, #56	; 0x38
   1a794:	ldrd	r2, [r3]
   1a798:	strd	sl, [sp, #88]	; 0x58
   1a79c:	adds	sl, sl, r2
   1a7a0:	adc	fp, fp, r3
   1a7a4:	adds	r8, r8, sl
   1a7a8:	adc	r9, r9, fp
   1a7ac:	adds	r0, r0, r8
   1a7b0:	adc	r1, r1, r9
   1a7b4:	ldrd	sl, [sp, #48]	; 0x30
   1a7b8:	lsr	r3, sl, #14
   1a7bc:	orr	r2, r3, fp, lsl #18
   1a7c0:	add	r3, sp, #4928	; 0x1340
   1a7c4:	add	r3, r3, #56	; 0x38
   1a7c8:	str	r2, [r3]
   1a7cc:	lsr	r3, fp, #14
   1a7d0:	orr	r2, r3, sl, lsl #18
   1a7d4:	add	r3, sp, #4928	; 0x1340
   1a7d8:	add	r3, r3, #60	; 0x3c
   1a7dc:	str	r2, [r3]
   1a7e0:	lsr	r3, sl, #18
   1a7e4:	orr	r2, r3, fp, lsl #14
   1a7e8:	add	r3, sp, #4992	; 0x1380
   1a7ec:	str	r2, [r3]
   1a7f0:	lsr	r3, fp, #18
   1a7f4:	orr	r2, r3, sl, lsl #14
   1a7f8:	add	r3, sp, #4992	; 0x1380
   1a7fc:	add	r3, r3, #4
   1a800:	str	r2, [r3]
   1a804:	add	r3, sp, #4928	; 0x1340
   1a808:	add	r3, r3, #56	; 0x38
   1a80c:	ldrd	r2, [r3]
   1a810:	add	ip, sp, #4992	; 0x1380
   1a814:	ldrd	r8, [ip]
   1a818:	eor	r2, r2, r8
   1a81c:	eor	r3, r3, r9
   1a820:	lsl	ip, fp, #23
   1a824:	mov	r8, sl
   1a828:	mov	r9, fp
   1a82c:	orr	ip, ip, sl, lsr #9
   1a830:	add	sl, sp, #4992	; 0x1380
   1a834:	add	sl, sl, #12
   1a838:	str	ip, [sl]
   1a83c:	lsl	ip, r8, #23
   1a840:	orr	ip, ip, r9, lsr #9
   1a844:	add	r8, sp, #4992	; 0x1380
   1a848:	add	r8, r8, #8
   1a84c:	str	ip, [r8]
   1a850:	ldrd	r8, [r8]
   1a854:	eor	r8, r8, r2
   1a858:	eor	r9, r9, r3
   1a85c:	adds	r8, r0, r8
   1a860:	adc	r9, r1, r9
   1a864:	mov	r2, r8
   1a868:	mov	r3, r9
   1a86c:	ldrd	r8, [sp]
   1a870:	strd	r2, [sp]
   1a874:	adds	r8, r8, r2
   1a878:	adc	r9, r9, r3
   1a87c:	ldrd	sl, [sp, #56]	; 0x38
   1a880:	lsr	r3, sl, #28
   1a884:	orr	r1, r3, fp, lsl #4
   1a888:	add	r3, sp, #4992	; 0x1380
   1a88c:	add	r3, r3, #16
   1a890:	str	r1, [r3]
   1a894:	lsr	r3, fp, #28
   1a898:	orr	r1, r3, sl, lsl #4
   1a89c:	add	r3, sp, #4992	; 0x1380
   1a8a0:	add	r3, r3, #20
   1a8a4:	str	r1, [r3]
   1a8a8:	lsl	r3, fp, #30
   1a8ac:	orr	r1, r3, sl, lsr #2
   1a8b0:	add	r3, sp, #4992	; 0x1380
   1a8b4:	add	r3, r3, #28
   1a8b8:	str	r1, [r3]
   1a8bc:	lsl	r3, sl, #30
   1a8c0:	orr	r1, r3, fp, lsr #2
   1a8c4:	add	r3, sp, #4992	; 0x1380
   1a8c8:	add	r3, r3, #24
   1a8cc:	str	r1, [r3]
   1a8d0:	add	r3, sp, #4992	; 0x1380
   1a8d4:	add	r3, r3, #16
   1a8d8:	ldrd	r2, [r3]
   1a8dc:	add	r1, sp, #4992	; 0x1380
   1a8e0:	add	r1, r1, #24
   1a8e4:	ldrd	r0, [r1]
   1a8e8:	eor	r2, r2, r0
   1a8ec:	eor	r3, r3, r1
   1a8f0:	lsl	r1, fp, #25
   1a8f4:	orr	r1, r1, sl, lsr #7
   1a8f8:	add	r0, sp, #4992	; 0x1380
   1a8fc:	add	r0, r0, #36	; 0x24
   1a900:	str	r1, [r0]
   1a904:	lsl	r1, sl, #25
   1a908:	orr	r1, r1, fp, lsr #7
   1a90c:	add	r0, sp, #4992	; 0x1380
   1a910:	add	r0, r0, #32
   1a914:	str	r1, [r0]
   1a918:	ldrd	r0, [r0]
   1a91c:	eor	r0, r0, r2
   1a920:	eor	r1, r1, r3
   1a924:	mov	r2, r0
   1a928:	mov	r3, r1
   1a92c:	orr	r0, sl, r6
   1a930:	orr	r1, fp, r7
   1a934:	ldrd	sl, [sp, #176]	; 0xb0
   1a938:	and	sl, sl, r0
   1a93c:	and	fp, fp, r1
   1a940:	mov	r0, sl
   1a944:	mov	r1, fp
   1a948:	ldrd	r6, [sp, #168]	; 0xa8
   1a94c:	ldrd	sl, [sp, #56]	; 0x38
   1a950:	and	sl, sl, r6
   1a954:	and	fp, fp, r7
   1a958:	orr	r6, sl, r0
   1a95c:	orr	r7, fp, r1
   1a960:	adds	r0, r6, r2
   1a964:	adc	r1, r7, r3
   1a968:	ldrd	r2, [sp]
   1a96c:	adds	r2, r2, r0
   1a970:	adc	r3, r3, r1
   1a974:	strd	r2, [sp, #40]	; 0x28
   1a978:	ldrd	r0, [sp, #96]	; 0x60
   1a97c:	lsr	r3, r0, #1
   1a980:	orr	ip, r3, r1, lsl #31
   1a984:	add	r3, sp, #4992	; 0x1380
   1a988:	add	r3, r3, #40	; 0x28
   1a98c:	str	ip, [r3]
   1a990:	lsr	r3, r1, #1
   1a994:	orr	ip, r3, r0, lsl #31
   1a998:	add	r3, sp, #4992	; 0x1380
   1a99c:	add	r3, r3, #44	; 0x2c
   1a9a0:	str	ip, [r3]
   1a9a4:	lsr	r3, r0, #8
   1a9a8:	orr	ip, r3, r1, lsl #24
   1a9ac:	add	r3, sp, #4992	; 0x1380
   1a9b0:	add	r3, r3, #48	; 0x30
   1a9b4:	str	ip, [r3]
   1a9b8:	lsr	r3, r1, #8
   1a9bc:	orr	ip, r3, r0, lsl #24
   1a9c0:	add	r3, sp, #4992	; 0x1380
   1a9c4:	add	r3, r3, #52	; 0x34
   1a9c8:	str	ip, [r3]
   1a9cc:	add	r3, sp, #4992	; 0x1380
   1a9d0:	add	r3, r3, #40	; 0x28
   1a9d4:	ldrd	r2, [r3]
   1a9d8:	add	ip, sp, #4992	; 0x1380
   1a9dc:	add	ip, ip, #48	; 0x30
   1a9e0:	ldrd	r6, [ip]
   1a9e4:	eor	r2, r2, r6
   1a9e8:	eor	r3, r3, r7
   1a9ec:	lsr	ip, r0, #7
   1a9f0:	orr	ip, ip, r1, lsl #25
   1a9f4:	str	ip, [sp, #808]	; 0x328
   1a9f8:	lsr	r1, r1, #7
   1a9fc:	str	r1, [sp, #812]	; 0x32c
   1aa00:	add	r1, sp, #808	; 0x328
   1aa04:	ldrd	r6, [r1]
   1aa08:	eor	r6, r6, r2
   1aa0c:	eor	r7, r7, r3
   1aa10:	ldrd	r0, [sp, #32]
   1aa14:	adds	r0, r0, r6
   1aa18:	adc	r1, r1, r7
   1aa1c:	ldrd	sl, [sp, #144]	; 0x90
   1aa20:	adds	sl, sl, r0
   1aa24:	adc	fp, fp, r1
   1aa28:	mov	r2, sl
   1aa2c:	mov	r3, fp
   1aa30:	ldrd	sl, [sp, #80]	; 0x50
   1aa34:	lsr	r1, sl, #19
   1aa38:	orr	r1, r1, fp, lsl #13
   1aa3c:	add	r0, sp, #4992	; 0x1380
   1aa40:	add	r0, r0, #56	; 0x38
   1aa44:	str	r1, [r0]
   1aa48:	lsr	r1, fp, #19
   1aa4c:	orr	r1, r1, sl, lsl #13
   1aa50:	add	r0, sp, #4992	; 0x1380
   1aa54:	add	r0, r0, #60	; 0x3c
   1aa58:	str	r1, [r0]
   1aa5c:	lsl	r1, fp, #3
   1aa60:	orr	r1, r1, sl, lsr #29
   1aa64:	add	r0, sp, #5056	; 0x13c0
   1aa68:	add	r0, r0, #4
   1aa6c:	str	r1, [r0]
   1aa70:	lsl	r1, sl, #3
   1aa74:	orr	r1, r1, fp, lsr #29
   1aa78:	add	r0, sp, #5056	; 0x13c0
   1aa7c:	str	r1, [r0]
   1aa80:	add	r1, sp, #4992	; 0x1380
   1aa84:	add	r1, r1, #56	; 0x38
   1aa88:	ldrd	r6, [r1]
   1aa8c:	ldrd	r0, [r0]
   1aa90:	eor	r6, r6, r0
   1aa94:	eor	r7, r7, r1
   1aa98:	mov	r0, r6
   1aa9c:	mov	r1, r7
   1aaa0:	lsr	ip, sl, #6
   1aaa4:	orr	ip, ip, fp, lsl #26
   1aaa8:	str	ip, [sp, #816]	; 0x330
   1aaac:	lsr	ip, fp, #6
   1aab0:	str	ip, [sp, #820]	; 0x334
   1aab4:	add	ip, sp, #816	; 0x330
   1aab8:	ldrd	r6, [ip]
   1aabc:	eor	r6, r6, r0
   1aac0:	eor	r7, r7, r1
   1aac4:	adds	sl, r2, r6
   1aac8:	adc	fp, r3, r7
   1aacc:	ldrd	r2, [sp, #64]	; 0x40
   1aad0:	mov	r0, r2
   1aad4:	mov	r1, r3
   1aad8:	ldrd	r6, [sp, #48]	; 0x30
   1aadc:	eor	r0, r0, r6
   1aae0:	eor	r1, r1, r7
   1aae4:	and	r0, r0, r8
   1aae8:	and	r1, r1, r9
   1aaec:	eor	r2, r2, r0
   1aaf0:	eor	r3, r3, r1
   1aaf4:	mov	r0, r2
   1aaf8:	mov	r1, r3
   1aafc:	add	r3, pc, #892	; 0x37c
   1ab00:	ldrd	r2, [r3]
   1ab04:	strd	sl, [sp, #32]
   1ab08:	adds	sl, sl, r2
   1ab0c:	adc	fp, fp, r3
   1ab10:	adds	r4, r4, sl
   1ab14:	adc	r5, r5, fp
   1ab18:	adds	r0, r0, r4
   1ab1c:	adc	r1, r1, r5
   1ab20:	lsr	r3, r8, #14
   1ab24:	orr	ip, r3, r9, lsl #18
   1ab28:	add	r3, sp, #5056	; 0x13c0
   1ab2c:	add	r3, r3, #8
   1ab30:	str	ip, [r3]
   1ab34:	lsr	r3, r9, #14
   1ab38:	orr	ip, r3, r8, lsl #18
   1ab3c:	add	r3, sp, #5056	; 0x13c0
   1ab40:	add	r3, r3, #12
   1ab44:	str	ip, [r3]
   1ab48:	lsr	r3, r8, #18
   1ab4c:	orr	ip, r3, r9, lsl #14
   1ab50:	add	r3, sp, #5056	; 0x13c0
   1ab54:	add	r3, r3, #16
   1ab58:	str	ip, [r3]
   1ab5c:	lsr	r3, r9, #18
   1ab60:	orr	ip, r3, r8, lsl #14
   1ab64:	add	r3, sp, #5056	; 0x13c0
   1ab68:	add	r3, r3, #20
   1ab6c:	str	ip, [r3]
   1ab70:	add	r3, sp, #5056	; 0x13c0
   1ab74:	add	r3, r3, #8
   1ab78:	ldrd	r2, [r3]
   1ab7c:	add	ip, sp, #5056	; 0x13c0
   1ab80:	add	ip, ip, #16
   1ab84:	ldrd	r6, [ip]
   1ab88:	eor	r2, r2, r6
   1ab8c:	eor	r3, r3, r7
   1ab90:	lsl	ip, r9, #23
   1ab94:	orr	ip, ip, r8, lsr #9
   1ab98:	add	r4, sp, #5056	; 0x13c0
   1ab9c:	add	r4, r4, #28
   1aba0:	str	ip, [r4]
   1aba4:	lsl	ip, r8, #23
   1aba8:	orr	ip, ip, r9, lsr #9
   1abac:	add	r4, sp, #5056	; 0x13c0
   1abb0:	add	r4, r4, #24
   1abb4:	str	ip, [r4]
   1abb8:	ldrd	r6, [r4]
   1abbc:	eor	r6, r6, r2
   1abc0:	eor	r7, r7, r3
   1abc4:	adds	r4, r0, r6
   1abc8:	adc	r5, r1, r7
   1abcc:	ldrd	sl, [sp, #176]	; 0xb0
   1abd0:	adds	sl, sl, r4
   1abd4:	adc	fp, fp, r5
   1abd8:	ldrd	r0, [sp, #40]	; 0x28
   1abdc:	lsr	r3, r0, #28
   1abe0:	orr	r2, r3, r1, lsl #4
   1abe4:	add	r3, sp, #5056	; 0x13c0
   1abe8:	add	r3, r3, #32
   1abec:	str	r2, [r3]
   1abf0:	lsr	r3, r1, #28
   1abf4:	orr	r2, r3, r0, lsl #4
   1abf8:	add	r3, sp, #5056	; 0x13c0
   1abfc:	add	r3, r3, #36	; 0x24
   1ac00:	str	r2, [r3]
   1ac04:	lsl	r3, r1, #30
   1ac08:	orr	r2, r3, r0, lsr #2
   1ac0c:	add	r3, sp, #5056	; 0x13c0
   1ac10:	add	r3, r3, #44	; 0x2c
   1ac14:	str	r2, [r3]
   1ac18:	lsl	r3, r0, #30
   1ac1c:	orr	r2, r3, r1, lsr #2
   1ac20:	add	r3, sp, #5056	; 0x13c0
   1ac24:	add	r3, r3, #40	; 0x28
   1ac28:	str	r2, [r3]
   1ac2c:	add	r3, sp, #5056	; 0x13c0
   1ac30:	add	r3, r3, #32
   1ac34:	ldrd	r2, [r3]
   1ac38:	add	ip, sp, #5056	; 0x13c0
   1ac3c:	add	ip, ip, #40	; 0x28
   1ac40:	ldrd	r6, [ip]
   1ac44:	eor	r2, r2, r6
   1ac48:	eor	r3, r3, r7
   1ac4c:	mov	r6, r0
   1ac50:	mov	r7, r1
   1ac54:	lsl	r1, r1, #25
   1ac58:	orr	r1, r1, r6, lsr #7
   1ac5c:	add	r0, sp, #5056	; 0x13c0
   1ac60:	add	r0, r0, #52	; 0x34
   1ac64:	str	r1, [r0]
   1ac68:	lsl	r1, r6, #25
   1ac6c:	orr	r1, r1, r7, lsr #7
   1ac70:	add	r0, sp, #5056	; 0x13c0
   1ac74:	add	r0, r0, #48	; 0x30
   1ac78:	str	r1, [r0]
   1ac7c:	ldrd	r6, [r0]
   1ac80:	eor	r6, r6, r2
   1ac84:	eor	r7, r7, r3
   1ac88:	strd	r6, [sp]
   1ac8c:	ldrd	r2, [sp, #40]	; 0x28
   1ac90:	ldrd	r6, [sp, #56]	; 0x38
   1ac94:	orr	r6, r6, r2
   1ac98:	orr	r7, r7, r3
   1ac9c:	mov	r0, r6
   1aca0:	mov	r1, r7
   1aca4:	ldrd	r6, [sp, #168]	; 0xa8
   1aca8:	and	r6, r6, r0
   1acac:	and	r7, r7, r1
   1acb0:	mov	r0, r6
   1acb4:	mov	r1, r7
   1acb8:	ldrd	r6, [sp, #56]	; 0x38
   1acbc:	and	r6, r6, r2
   1acc0:	and	r7, r7, r3
   1acc4:	orr	r2, r6, r0
   1acc8:	orr	r3, r7, r1
   1accc:	mov	r0, r2
   1acd0:	mov	r1, r3
   1acd4:	ldrd	r2, [sp]
   1acd8:	adds	r2, r2, r0
   1acdc:	adc	r3, r3, r1
   1ace0:	adds	r4, r4, r2
   1ace4:	adc	r5, r5, r3
   1ace8:	strd	r4, [sp, #176]	; 0xb0
   1acec:	ldrd	r4, [sp, #112]	; 0x70
   1acf0:	lsr	r3, r4, #1
   1acf4:	orr	r1, r3, r5, lsl #31
   1acf8:	add	r3, sp, #5056	; 0x13c0
   1acfc:	add	r3, r3, #56	; 0x38
   1ad00:	str	r1, [r3]
   1ad04:	lsr	r3, r5, #1
   1ad08:	orr	r1, r3, r4, lsl #31
   1ad0c:	add	r3, sp, #5056	; 0x13c0
   1ad10:	add	r3, r3, #60	; 0x3c
   1ad14:	str	r1, [r3]
   1ad18:	lsr	r3, r4, #8
   1ad1c:	orr	r1, r3, r5, lsl #24
   1ad20:	add	r3, sp, #5120	; 0x1400
   1ad24:	str	r1, [r3]
   1ad28:	lsr	r3, r5, #8
   1ad2c:	orr	r1, r3, r4, lsl #24
   1ad30:	add	r3, sp, #5120	; 0x1400
   1ad34:	add	r3, r3, #4
   1ad38:	str	r1, [r3]
   1ad3c:	add	r3, sp, #5056	; 0x13c0
   1ad40:	add	r3, r3, #56	; 0x38
   1ad44:	ldrd	r2, [r3]
   1ad48:	add	r1, sp, #5120	; 0x1400
   1ad4c:	ldrd	r6, [r1]
   1ad50:	eor	r2, r2, r6
   1ad54:	eor	r3, r3, r7
   1ad58:	lsr	r1, r4, #7
   1ad5c:	orr	r1, r1, r5, lsl #25
   1ad60:	str	r1, [sp, #824]	; 0x338
   1ad64:	lsr	r1, r5, #7
   1ad68:	str	r1, [sp, #828]	; 0x33c
   1ad6c:	add	r1, sp, #824	; 0x338
   1ad70:	ldrd	r6, [r1]
   1ad74:	eor	r6, r6, r2
   1ad78:	eor	r7, r7, r3
   1ad7c:	ldrd	r0, [sp, #96]	; 0x60
   1ad80:	adds	r0, r0, r6
   1ad84:	adc	r1, r1, r7
   1ad88:	ldrd	r4, [sp, #152]	; 0x98
   1ad8c:	adds	r4, r4, r0
   1ad90:	adc	r5, r5, r1
   1ad94:	mov	r2, r4
   1ad98:	mov	r3, r5
   1ad9c:	ldrd	r4, [sp, #88]	; 0x58
   1ada0:	lsr	r1, r4, #19
   1ada4:	orr	r1, r1, r5, lsl #13
   1ada8:	add	r0, sp, #5120	; 0x1400
   1adac:	add	r0, r0, #8
   1adb0:	str	r1, [r0]
   1adb4:	lsr	r1, r5, #19
   1adb8:	orr	r1, r1, r4, lsl #13
   1adbc:	add	r0, sp, #5120	; 0x1400
   1adc0:	add	r0, r0, #12
   1adc4:	str	r1, [r0]
   1adc8:	lsl	r1, r5, #3
   1adcc:	orr	r1, r1, r4, lsr #29
   1add0:	add	r0, sp, #5120	; 0x1400
   1add4:	add	r0, r0, #20
   1add8:	str	r1, [r0]
   1addc:	lsl	r1, r4, #3
   1ade0:	orr	r1, r1, r5, lsr #29
   1ade4:	add	r0, sp, #5120	; 0x1400
   1ade8:	add	r0, r0, #16
   1adec:	str	r1, [r0]
   1adf0:	add	r1, sp, #5120	; 0x1400
   1adf4:	add	r1, r1, #8
   1adf8:	ldrd	r6, [r1]
   1adfc:	ldrd	r0, [r0]
   1ae00:	eor	r6, r6, r0
   1ae04:	eor	r7, r7, r1
   1ae08:	mov	r0, r6
   1ae0c:	mov	r1, r7
   1ae10:	lsr	ip, r4, #6
   1ae14:	orr	ip, ip, r5, lsl #26
   1ae18:	str	ip, [sp, #832]	; 0x340
   1ae1c:	lsr	ip, r5, #6
   1ae20:	str	ip, [sp, #836]	; 0x344
   1ae24:	add	ip, sp, #832	; 0x340
   1ae28:	ldrd	r6, [ip]
   1ae2c:	eor	r6, r6, r0
   1ae30:	eor	r7, r7, r1
   1ae34:	adds	r4, r2, r6
   1ae38:	adc	r5, r3, r7
   1ae3c:	mov	r6, r4
   1ae40:	mov	r7, r5
   1ae44:	ldrd	r0, [sp, #48]	; 0x30
   1ae48:	eor	r0, r0, r8
   1ae4c:	eor	r1, r1, r9
   1ae50:	mov	r4, sl
   1ae54:	mov	r5, fp
   1ae58:	mov	r2, sl
   1ae5c:	mov	r3, fp
   1ae60:	and	r2, r2, r0
   1ae64:	and	r3, r3, r1
   1ae68:	ldrd	sl, [sp, #48]	; 0x30
   1ae6c:	eor	sl, sl, r2
   1ae70:	eor	fp, fp, r3
   1ae74:	mov	r0, sl
   1ae78:	mov	r1, fp
   1ae7c:	b	1ae90 <abort@plt+0xa9b0>
   1ae80:			; <UNDEFINED> instruction: 0x7763e373
   1ae84:	blpl	fe74d7c8 <stderr@@GLIBC_2.4+0xfe71c780>
   1ae88:	ldrtle	fp, [r2], r3, lsr #17
   1ae8c:	stmdavs	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
   1ae90:	sub	r3, pc, #16
   1ae94:	ldrd	r2, [r3]
   1ae98:	strd	r6, [sp, #96]	; 0x60
   1ae9c:	adds	sl, r6, r2
   1aea0:	adc	fp, r7, r3
   1aea4:	mov	r2, sl
   1aea8:	mov	r3, fp
   1aeac:	ldrd	sl, [sp, #64]	; 0x40
   1aeb0:	adds	sl, sl, r2
   1aeb4:	adc	fp, fp, r3
   1aeb8:	adds	r0, r0, sl
   1aebc:	adc	r1, r1, fp
   1aec0:	lsr	r3, r4, #14
   1aec4:	orr	ip, r3, r5, lsl #18
   1aec8:	add	r3, sp, #5120	; 0x1400
   1aecc:	add	r3, r3, #24
   1aed0:	str	ip, [r3]
   1aed4:	lsr	r3, r5, #14
   1aed8:	orr	ip, r3, r4, lsl #18
   1aedc:	add	r3, sp, #5120	; 0x1400
   1aee0:	add	r3, r3, #28
   1aee4:	str	ip, [r3]
   1aee8:	lsr	r3, r4, #18
   1aeec:	orr	ip, r3, r5, lsl #14
   1aef0:	add	r3, sp, #5120	; 0x1400
   1aef4:	add	r3, r3, #32
   1aef8:	str	ip, [r3]
   1aefc:	lsr	r3, r5, #18
   1af00:	orr	ip, r3, r4, lsl #14
   1af04:	add	r3, sp, #5120	; 0x1400
   1af08:	add	r3, r3, #36	; 0x24
   1af0c:	str	ip, [r3]
   1af10:	add	r3, sp, #5120	; 0x1400
   1af14:	add	r3, r3, #24
   1af18:	ldrd	r2, [r3]
   1af1c:	add	ip, sp, #5120	; 0x1400
   1af20:	add	ip, ip, #32
   1af24:	ldrd	r6, [ip]
   1af28:	eor	r2, r2, r6
   1af2c:	eor	r3, r3, r7
   1af30:	lsl	ip, r5, #23
   1af34:	orr	ip, ip, r4, lsr #9
   1af38:	add	r6, sp, #5120	; 0x1400
   1af3c:	add	r6, r6, #44	; 0x2c
   1af40:	str	ip, [r6]
   1af44:	lsl	ip, r4, #23
   1af48:	orr	ip, ip, r5, lsr #9
   1af4c:	add	r6, sp, #5120	; 0x1400
   1af50:	add	r6, r6, #40	; 0x28
   1af54:	str	ip, [r6]
   1af58:	ldrd	r6, [r6]
   1af5c:	eor	r6, r6, r2
   1af60:	eor	r7, r7, r3
   1af64:	adds	r6, r0, r6
   1af68:	adc	r7, r1, r7
   1af6c:	mov	r2, r6
   1af70:	mov	r3, r7
   1af74:	ldrd	r6, [sp, #168]	; 0xa8
   1af78:	strd	r2, [sp]
   1af7c:	adds	r6, r6, r2
   1af80:	adc	r7, r7, r3
   1af84:	strd	r6, [sp, #64]	; 0x40
   1af88:	ldrd	sl, [sp, #176]	; 0xb0
   1af8c:	lsr	r3, sl, #28
   1af90:	orr	r1, r3, fp, lsl #4
   1af94:	add	r3, sp, #5120	; 0x1400
   1af98:	add	r3, r3, #48	; 0x30
   1af9c:	str	r1, [r3]
   1afa0:	lsr	r3, fp, #28
   1afa4:	orr	r1, r3, sl, lsl #4
   1afa8:	add	r3, sp, #5120	; 0x1400
   1afac:	add	r3, r3, #52	; 0x34
   1afb0:	str	r1, [r3]
   1afb4:	lsl	r3, fp, #30
   1afb8:	orr	r1, r3, sl, lsr #2
   1afbc:	add	r3, sp, #5120	; 0x1400
   1afc0:	add	r3, r3, #60	; 0x3c
   1afc4:	str	r1, [r3]
   1afc8:	lsl	r3, sl, #30
   1afcc:	orr	r1, r3, fp, lsr #2
   1afd0:	add	r3, sp, #5120	; 0x1400
   1afd4:	add	r3, r3, #56	; 0x38
   1afd8:	str	r1, [r3]
   1afdc:	add	r3, sp, #5120	; 0x1400
   1afe0:	add	r3, r3, #48	; 0x30
   1afe4:	ldrd	r6, [r3]
   1afe8:	add	r3, sp, #5120	; 0x1400
   1afec:	add	r3, r3, #56	; 0x38
   1aff0:	ldrd	r2, [r3]
   1aff4:	eor	r6, r6, r2
   1aff8:	eor	r7, r7, r3
   1affc:	mov	r2, r6
   1b000:	mov	r3, r7
   1b004:	lsl	r1, fp, #25
   1b008:	orr	r1, r1, sl, lsr #7
   1b00c:	add	r0, sp, #5184	; 0x1440
   1b010:	add	r0, r0, #4
   1b014:	str	r1, [r0]
   1b018:	lsl	r1, sl, #25
   1b01c:	orr	r1, r1, fp, lsr #7
   1b020:	add	r0, sp, #5184	; 0x1440
   1b024:	str	r1, [r0]
   1b028:	ldrd	r6, [r0]
   1b02c:	eor	r6, r6, r2
   1b030:	eor	r7, r7, r3
   1b034:	strd	r6, [sp, #168]	; 0xa8
   1b038:	ldrd	r6, [sp, #40]	; 0x28
   1b03c:	orr	r2, r6, sl
   1b040:	orr	r3, r7, fp
   1b044:	mov	r0, r2
   1b048:	mov	r1, r3
   1b04c:	ldrd	r2, [sp, #56]	; 0x38
   1b050:	and	r2, r2, r0
   1b054:	and	r3, r3, r1
   1b058:	mov	r0, r2
   1b05c:	mov	r1, r3
   1b060:	mov	r2, r6
   1b064:	mov	r3, r7
   1b068:	and	r2, r2, sl
   1b06c:	and	r3, r3, fp
   1b070:	orr	r2, r2, r0
   1b074:	orr	r3, r3, r1
   1b078:	mov	r0, r2
   1b07c:	mov	r1, r3
   1b080:	ldrd	r2, [sp, #168]	; 0xa8
   1b084:	adds	r2, r2, r0
   1b088:	adc	r3, r3, r1
   1b08c:	ldrd	r6, [sp]
   1b090:	adds	r6, r6, r2
   1b094:	adc	r7, r7, r3
   1b098:	strd	r6, [sp, #168]	; 0xa8
   1b09c:	ldrd	r0, [sp, #120]	; 0x78
   1b0a0:	lsr	r3, r0, #1
   1b0a4:	orr	ip, r3, r1, lsl #31
   1b0a8:	add	r3, sp, #5184	; 0x1440
   1b0ac:	add	r3, r3, #8
   1b0b0:	str	ip, [r3]
   1b0b4:	lsr	r3, r1, #1
   1b0b8:	orr	ip, r3, r0, lsl #31
   1b0bc:	add	r3, sp, #5184	; 0x1440
   1b0c0:	add	r3, r3, #12
   1b0c4:	str	ip, [r3]
   1b0c8:	lsr	r3, r0, #8
   1b0cc:	orr	ip, r3, r1, lsl #24
   1b0d0:	add	r3, sp, #5184	; 0x1440
   1b0d4:	add	r3, r3, #16
   1b0d8:	str	ip, [r3]
   1b0dc:	lsr	r3, r1, #8
   1b0e0:	orr	ip, r3, r0, lsl #24
   1b0e4:	add	r3, sp, #5184	; 0x1440
   1b0e8:	add	r3, r3, #20
   1b0ec:	str	ip, [r3]
   1b0f0:	add	r3, sp, #5184	; 0x1440
   1b0f4:	add	r3, r3, #8
   1b0f8:	ldrd	r2, [r3]
   1b0fc:	add	ip, sp, #5184	; 0x1440
   1b100:	add	ip, ip, #16
   1b104:	ldrd	r6, [ip]
   1b108:	eor	r2, r2, r6
   1b10c:	eor	r3, r3, r7
   1b110:	lsr	ip, r0, #7
   1b114:	orr	ip, ip, r1, lsl #25
   1b118:	str	ip, [sp, #840]	; 0x348
   1b11c:	lsr	r1, r1, #7
   1b120:	str	r1, [sp, #844]	; 0x34c
   1b124:	add	r1, sp, #840	; 0x348
   1b128:	ldrd	r6, [r1]
   1b12c:	eor	r6, r6, r2
   1b130:	eor	r7, r7, r3
   1b134:	ldrd	r0, [sp, #112]	; 0x70
   1b138:	adds	r0, r0, r6
   1b13c:	adc	r1, r1, r7
   1b140:	mov	r2, r0
   1b144:	mov	r3, r1
   1b148:	ldrd	r0, [sp, #160]	; 0xa0
   1b14c:	adds	r0, r0, r2
   1b150:	adc	r1, r1, r3
   1b154:	mov	r2, r0
   1b158:	mov	r3, r1
   1b15c:	ldrd	r6, [sp, #32]
   1b160:	lsr	r1, r6, #19
   1b164:	orr	r1, r1, r7, lsl #13
   1b168:	add	r0, sp, #5184	; 0x1440
   1b16c:	add	r0, r0, #24
   1b170:	str	r1, [r0]
   1b174:	lsr	r1, r7, #19
   1b178:	orr	r1, r1, r6, lsl #13
   1b17c:	add	r0, sp, #5184	; 0x1440
   1b180:	add	r0, r0, #28
   1b184:	str	r1, [r0]
   1b188:	lsl	r1, r7, #3
   1b18c:	orr	r1, r1, r6, lsr #29
   1b190:	add	r0, sp, #5184	; 0x1440
   1b194:	add	r0, r0, #36	; 0x24
   1b198:	str	r1, [r0]
   1b19c:	lsl	r1, r6, #3
   1b1a0:	orr	r1, r1, r7, lsr #29
   1b1a4:	add	r0, sp, #5184	; 0x1440
   1b1a8:	add	r0, r0, #32
   1b1ac:	str	r1, [r0]
   1b1b0:	add	r1, sp, #5184	; 0x1440
   1b1b4:	add	r1, r1, #24
   1b1b8:	ldrd	r6, [r1]
   1b1bc:	ldrd	r0, [r0]
   1b1c0:	eor	r6, r6, r0
   1b1c4:	eor	r7, r7, r1
   1b1c8:	mov	r0, r6
   1b1cc:	mov	r1, r7
   1b1d0:	ldrd	r6, [sp, #32]
   1b1d4:	lsr	ip, r6, #6
   1b1d8:	orr	ip, ip, r7, lsl #26
   1b1dc:	str	ip, [sp, #848]	; 0x350
   1b1e0:	ldr	ip, [sp, #36]	; 0x24
   1b1e4:	lsr	ip, ip, #6
   1b1e8:	str	ip, [sp, #852]	; 0x354
   1b1ec:	add	ip, sp, #848	; 0x350
   1b1f0:	ldrd	r6, [ip]
   1b1f4:	eor	r6, r6, r0
   1b1f8:	eor	r7, r7, r1
   1b1fc:	adds	r6, r2, r6
   1b200:	adc	r7, r3, r7
   1b204:	strd	r4, [sp, #184]	; 0xb8
   1b208:	mov	r0, r4
   1b20c:	mov	r1, r5
   1b210:	eor	r0, r0, r8
   1b214:	eor	r1, r1, r9
   1b218:	ldrd	r4, [sp, #64]	; 0x40
   1b21c:	and	r4, r4, r0
   1b220:	and	r5, r5, r1
   1b224:	mov	r0, r4
   1b228:	mov	r1, r5
   1b22c:	eor	r0, r0, r8
   1b230:	eor	r1, r1, r9
   1b234:	add	r3, pc, #892	; 0x37c
   1b238:	ldrd	r2, [r3]
   1b23c:	strd	r6, [sp, #112]	; 0x70
   1b240:	adds	r6, r6, r2
   1b244:	adc	r7, r7, r3
   1b248:	mov	r2, r6
   1b24c:	mov	r3, r7
   1b250:	ldrd	r6, [sp, #48]	; 0x30
   1b254:	adds	r6, r6, r2
   1b258:	adc	r7, r7, r3
   1b25c:	adds	r0, r0, r6
   1b260:	adc	r1, r1, r7
   1b264:	ldrd	r4, [sp, #64]	; 0x40
   1b268:	lsr	r3, r4, #14
   1b26c:	orr	ip, r3, r5, lsl #18
   1b270:	add	r3, sp, #5184	; 0x1440
   1b274:	add	r3, r3, #40	; 0x28
   1b278:	str	ip, [r3]
   1b27c:	lsr	r3, r5, #14
   1b280:	orr	ip, r3, r4, lsl #18
   1b284:	add	r3, sp, #5184	; 0x1440
   1b288:	add	r3, r3, #44	; 0x2c
   1b28c:	str	ip, [r3]
   1b290:	lsr	r3, r4, #18
   1b294:	orr	ip, r3, r5, lsl #14
   1b298:	add	r3, sp, #5184	; 0x1440
   1b29c:	add	r3, r3, #48	; 0x30
   1b2a0:	str	ip, [r3]
   1b2a4:	lsr	r3, r5, #18
   1b2a8:	orr	ip, r3, r4, lsl #14
   1b2ac:	add	r3, sp, #5184	; 0x1440
   1b2b0:	add	r3, r3, #52	; 0x34
   1b2b4:	str	ip, [r3]
   1b2b8:	add	r3, sp, #5184	; 0x1440
   1b2bc:	add	r3, r3, #40	; 0x28
   1b2c0:	ldrd	r2, [r3]
   1b2c4:	add	ip, sp, #5184	; 0x1440
   1b2c8:	add	ip, ip, #48	; 0x30
   1b2cc:	ldrd	r6, [ip]
   1b2d0:	eor	r2, r2, r6
   1b2d4:	eor	r3, r3, r7
   1b2d8:	lsl	ip, r5, #23
   1b2dc:	orr	ip, ip, r4, lsr #9
   1b2e0:	add	r6, sp, #5184	; 0x1440
   1b2e4:	add	r6, r6, #60	; 0x3c
   1b2e8:	str	ip, [r6]
   1b2ec:	lsl	ip, r4, #23
   1b2f0:	orr	ip, ip, r5, lsr #9
   1b2f4:	add	r4, sp, #5184	; 0x1440
   1b2f8:	add	r4, r4, #56	; 0x38
   1b2fc:	str	ip, [r4]
   1b300:	ldrd	r6, [r4]
   1b304:	eor	r6, r6, r2
   1b308:	eor	r7, r7, r3
   1b30c:	adds	r6, r0, r6
   1b310:	adc	r7, r1, r7
   1b314:	mov	r2, r6
   1b318:	mov	r3, r7
   1b31c:	strd	r2, [sp]
   1b320:	ldrd	r0, [sp, #56]	; 0x38
   1b324:	adds	r0, r0, r6
   1b328:	adc	r1, r1, r7
   1b32c:	mov	r2, r0
   1b330:	mov	r3, r1
   1b334:	strd	r2, [sp, #56]	; 0x38
   1b338:	ldrd	r6, [sp, #168]	; 0xa8
   1b33c:	lsr	r3, r6, #28
   1b340:	orr	r1, r3, r7, lsl #4
   1b344:	add	r3, sp, #5248	; 0x1480
   1b348:	str	r1, [r3]
   1b34c:	lsr	r3, r7, #28
   1b350:	orr	r1, r3, r6, lsl #4
   1b354:	add	r3, sp, #5248	; 0x1480
   1b358:	add	r3, r3, #4
   1b35c:	str	r1, [r3]
   1b360:	lsl	r3, r7, #30
   1b364:	orr	r1, r3, r6, lsr #2
   1b368:	add	r3, sp, #5248	; 0x1480
   1b36c:	add	r3, r3, #12
   1b370:	str	r1, [r3]
   1b374:	lsl	r3, r6, #30
   1b378:	orr	r1, r3, r7, lsr #2
   1b37c:	add	r3, sp, #5248	; 0x1480
   1b380:	add	r3, r3, #8
   1b384:	str	r1, [r3]
   1b388:	add	r3, sp, #5248	; 0x1480
   1b38c:	ldrd	r2, [r3]
   1b390:	add	r1, sp, #5248	; 0x1480
   1b394:	add	r1, r1, #8
   1b398:	ldrd	r4, [r1]
   1b39c:	eor	r2, r2, r4
   1b3a0:	eor	r3, r3, r5
   1b3a4:	lsl	r1, r7, #25
   1b3a8:	orr	r1, r1, r6, lsr #7
   1b3ac:	add	r0, sp, #5248	; 0x1480
   1b3b0:	add	r0, r0, #20
   1b3b4:	str	r1, [r0]
   1b3b8:	lsl	r1, r6, #25
   1b3bc:	orr	r1, r1, r7, lsr #7
   1b3c0:	add	r0, sp, #5248	; 0x1480
   1b3c4:	add	r0, r0, #16
   1b3c8:	str	r1, [r0]
   1b3cc:	ldrd	r4, [r0]
   1b3d0:	eor	r4, r4, r2
   1b3d4:	eor	r5, r5, r3
   1b3d8:	mov	r2, r4
   1b3dc:	mov	r3, r5
   1b3e0:	mov	r4, sl
   1b3e4:	mov	r5, fp
   1b3e8:	orr	sl, sl, r6
   1b3ec:	orr	fp, fp, r7
   1b3f0:	mov	r0, sl
   1b3f4:	mov	r1, fp
   1b3f8:	ldrd	sl, [sp, #40]	; 0x28
   1b3fc:	and	sl, sl, r0
   1b400:	and	fp, fp, r1
   1b404:	mov	r0, sl
   1b408:	mov	r1, fp
   1b40c:	mov	sl, r4
   1b410:	mov	fp, r5
   1b414:	and	sl, sl, r6
   1b418:	and	fp, fp, r7
   1b41c:	orr	r0, r0, sl
   1b420:	orr	r1, r1, fp
   1b424:	adds	r0, r0, r2
   1b428:	adc	r1, r1, r3
   1b42c:	ldrd	r2, [sp]
   1b430:	adds	r2, r2, r0
   1b434:	adc	r3, r3, r1
   1b438:	strd	r2, [sp]
   1b43c:	ldrd	sl, [sp, #8]
   1b440:	lsr	r3, sl, #1
   1b444:	orr	r2, r3, fp, lsl #31
   1b448:	add	r3, sp, #5248	; 0x1480
   1b44c:	add	r3, r3, #24
   1b450:	str	r2, [r3]
   1b454:	lsr	r3, fp, #1
   1b458:	orr	r2, r3, sl, lsl #31
   1b45c:	add	r3, sp, #5248	; 0x1480
   1b460:	add	r3, r3, #28
   1b464:	str	r2, [r3]
   1b468:	lsr	r3, sl, #8
   1b46c:	orr	r2, r3, fp, lsl #24
   1b470:	add	r3, sp, #5248	; 0x1480
   1b474:	add	r3, r3, #32
   1b478:	str	r2, [r3]
   1b47c:	lsr	r3, fp, #8
   1b480:	orr	r2, r3, sl, lsl #24
   1b484:	add	r3, sp, #5248	; 0x1480
   1b488:	add	r3, r3, #36	; 0x24
   1b48c:	str	r2, [r3]
   1b490:	add	r3, sp, #5248	; 0x1480
   1b494:	add	r3, r3, #24
   1b498:	ldrd	r2, [r3]
   1b49c:	add	r1, sp, #5248	; 0x1480
   1b4a0:	add	r1, r1, #32
   1b4a4:	ldrd	r4, [r1]
   1b4a8:	eor	r2, r2, r4
   1b4ac:	eor	r3, r3, r5
   1b4b0:	lsr	r1, sl, #7
   1b4b4:	orr	r1, r1, fp, lsl #25
   1b4b8:	str	r1, [sp, #856]	; 0x358
   1b4bc:	lsr	r1, fp, #7
   1b4c0:	str	r1, [sp, #860]	; 0x35c
   1b4c4:	add	r1, sp, #856	; 0x358
   1b4c8:	ldrd	r4, [r1]
   1b4cc:	eor	r4, r4, r2
   1b4d0:	eor	r5, r5, r3
   1b4d4:	ldrd	r0, [sp, #120]	; 0x78
   1b4d8:	adds	r0, r0, r4
   1b4dc:	adc	r1, r1, r5
   1b4e0:	ldrd	sl, [sp, #24]
   1b4e4:	adds	sl, sl, r0
   1b4e8:	adc	fp, fp, r1
   1b4ec:	mov	r2, sl
   1b4f0:	mov	r3, fp
   1b4f4:	ldrd	sl, [sp, #96]	; 0x60
   1b4f8:	lsr	r1, sl, #19
   1b4fc:	orr	r1, r1, fp, lsl #13
   1b500:	add	r0, sp, #5248	; 0x1480
   1b504:	add	r0, r0, #40	; 0x28
   1b508:	str	r1, [r0]
   1b50c:	lsr	r1, fp, #19
   1b510:	orr	r1, r1, sl, lsl #13
   1b514:	add	r0, sp, #5248	; 0x1480
   1b518:	add	r0, r0, #44	; 0x2c
   1b51c:	str	r1, [r0]
   1b520:	lsl	r1, fp, #3
   1b524:	orr	r1, r1, sl, lsr #29
   1b528:	add	r0, sp, #5248	; 0x1480
   1b52c:	add	r0, r0, #52	; 0x34
   1b530:	str	r1, [r0]
   1b534:	lsl	r1, sl, #3
   1b538:	orr	r1, r1, fp, lsr #29
   1b53c:	add	r0, sp, #5248	; 0x1480
   1b540:	add	r0, r0, #48	; 0x30
   1b544:	str	r1, [r0]
   1b548:	add	r1, sp, #5248	; 0x1480
   1b54c:	add	r1, r1, #40	; 0x28
   1b550:	ldrd	r4, [r1]
   1b554:	ldrd	r0, [r0]
   1b558:	eor	r4, r4, r0
   1b55c:	eor	r5, r5, r1
   1b560:	mov	r0, r4
   1b564:	mov	r1, r5
   1b568:	lsr	ip, sl, #6
   1b56c:	orr	ip, ip, fp, lsl #26
   1b570:	str	ip, [sp, #864]	; 0x360
   1b574:	lsr	ip, fp, #6
   1b578:	str	ip, [sp, #868]	; 0x364
   1b57c:	add	ip, sp, #864	; 0x360
   1b580:	ldrd	r4, [ip]
   1b584:	eor	r4, r4, r0
   1b588:	eor	r5, r5, r1
   1b58c:	adds	r4, r2, r4
   1b590:	adc	r5, r3, r5
   1b594:	mov	sl, r4
   1b598:	mov	fp, r5
   1b59c:	ldrd	r4, [sp, #184]	; 0xb8
   1b5a0:	ldrd	r2, [sp, #64]	; 0x40
   1b5a4:	eor	r2, r2, r4
   1b5a8:	eor	r3, r3, r5
   1b5ac:	mov	r0, r2
   1b5b0:	mov	r1, r3
   1b5b4:	b	1b5c8 <abort@plt+0xb0e8>
   1b5b8:	sfmpl	f3, 3, [pc, #1008]!	; 1b9b0 <abort@plt+0xb4d0>
   1b5bc:	strvc	r8, [pc], #750	; 1b5c4 <abort@plt+0xb0e4>
   1b5c0:	tstmi	r7, #96, 30	; 0x180
   1b5c4:	stmiavc	r5!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}
   1b5c8:	ldrd	r2, [sp, #56]	; 0x38
   1b5cc:	and	r2, r2, r0
   1b5d0:	and	r3, r3, r1
   1b5d4:	mov	r0, r2
   1b5d8:	mov	r1, r3
   1b5dc:	mov	r2, r4
   1b5e0:	mov	r3, r5
   1b5e4:	eor	r2, r2, r0
   1b5e8:	eor	r3, r3, r1
   1b5ec:	mov	r0, r2
   1b5f0:	mov	r1, r3
   1b5f4:	sub	r3, pc, #60	; 0x3c
   1b5f8:	ldrd	r2, [r3]
   1b5fc:	strd	sl, [sp, #48]	; 0x30
   1b600:	adds	sl, sl, r2
   1b604:	adc	fp, fp, r3
   1b608:	adds	r8, r8, sl
   1b60c:	adc	r9, r9, fp
   1b610:	adds	r0, r0, r8
   1b614:	adc	r1, r1, r9
   1b618:	ldrd	sl, [sp, #56]	; 0x38
   1b61c:	lsr	r3, sl, #14
   1b620:	orr	r2, r3, fp, lsl #18
   1b624:	add	r3, sp, #5248	; 0x1480
   1b628:	add	r3, r3, #56	; 0x38
   1b62c:	str	r2, [r3]
   1b630:	lsr	r3, fp, #14
   1b634:	orr	r2, r3, sl, lsl #18
   1b638:	add	r3, sp, #5248	; 0x1480
   1b63c:	add	r3, r3, #60	; 0x3c
   1b640:	str	r2, [r3]
   1b644:	lsr	r3, sl, #18
   1b648:	orr	r2, r3, fp, lsl #14
   1b64c:	add	r3, sp, #5312	; 0x14c0
   1b650:	str	r2, [r3]
   1b654:	lsr	r3, fp, #18
   1b658:	orr	r2, r3, sl, lsl #14
   1b65c:	add	r3, sp, #5312	; 0x14c0
   1b660:	add	r3, r3, #4
   1b664:	str	r2, [r3]
   1b668:	add	r3, sp, #5248	; 0x1480
   1b66c:	add	r3, r3, #56	; 0x38
   1b670:	ldrd	r2, [r3]
   1b674:	add	ip, sp, #5312	; 0x14c0
   1b678:	ldrd	r8, [ip]
   1b67c:	eor	r2, r2, r8
   1b680:	eor	r3, r3, r9
   1b684:	lsl	ip, fp, #23
   1b688:	mov	r8, sl
   1b68c:	mov	r9, fp
   1b690:	orr	ip, ip, sl, lsr #9
   1b694:	add	sl, sp, #5312	; 0x14c0
   1b698:	add	sl, sl, #12
   1b69c:	str	ip, [sl]
   1b6a0:	lsl	ip, r8, #23
   1b6a4:	orr	ip, ip, r9, lsr #9
   1b6a8:	add	r8, sp, #5312	; 0x14c0
   1b6ac:	add	r8, r8, #8
   1b6b0:	str	ip, [r8]
   1b6b4:	ldrd	r8, [r8]
   1b6b8:	eor	r8, r8, r2
   1b6bc:	eor	r9, r9, r3
   1b6c0:	adds	r8, r0, r8
   1b6c4:	adc	r9, r1, r9
   1b6c8:	mov	r2, r8
   1b6cc:	mov	r3, r9
   1b6d0:	ldrd	r8, [sp, #40]	; 0x28
   1b6d4:	strd	r2, [sp, #40]	; 0x28
   1b6d8:	adds	r8, r8, r2
   1b6dc:	adc	r9, r9, r3
   1b6e0:	ldrd	sl, [sp]
   1b6e4:	lsr	r3, sl, #28
   1b6e8:	orr	r1, r3, fp, lsl #4
   1b6ec:	add	r3, sp, #5312	; 0x14c0
   1b6f0:	add	r3, r3, #16
   1b6f4:	str	r1, [r3]
   1b6f8:	lsr	r3, fp, #28
   1b6fc:	orr	r1, r3, sl, lsl #4
   1b700:	add	r3, sp, #5312	; 0x14c0
   1b704:	add	r3, r3, #20
   1b708:	str	r1, [r3]
   1b70c:	lsl	r3, fp, #30
   1b710:	orr	r1, r3, sl, lsr #2
   1b714:	add	r3, sp, #5312	; 0x14c0
   1b718:	add	r3, r3, #28
   1b71c:	str	r1, [r3]
   1b720:	lsl	r3, sl, #30
   1b724:	orr	r1, r3, fp, lsr #2
   1b728:	add	r3, sp, #5312	; 0x14c0
   1b72c:	add	r3, r3, #24
   1b730:	str	r1, [r3]
   1b734:	add	r3, sp, #5312	; 0x14c0
   1b738:	add	r3, r3, #16
   1b73c:	ldrd	r2, [r3]
   1b740:	add	r1, sp, #5312	; 0x14c0
   1b744:	add	r1, r1, #24
   1b748:	ldrd	sl, [r1]
   1b74c:	eor	r2, r2, sl
   1b750:	eor	r3, r3, fp
   1b754:	ldrd	sl, [sp]
   1b758:	lsl	r1, fp, #25
   1b75c:	orr	r1, r1, sl, lsr #7
   1b760:	add	r0, sp, #5312	; 0x14c0
   1b764:	add	r0, r0, #36	; 0x24
   1b768:	str	r1, [r0]
   1b76c:	lsl	r1, sl, #25
   1b770:	orr	r1, r1, fp, lsr #7
   1b774:	add	r0, sp, #5312	; 0x14c0
   1b778:	add	r0, r0, #32
   1b77c:	str	r1, [r0]
   1b780:	ldrd	sl, [r0]
   1b784:	eor	sl, sl, r2
   1b788:	eor	fp, fp, r3
   1b78c:	mov	r2, sl
   1b790:	mov	r3, fp
   1b794:	ldrd	r0, [sp]
   1b798:	orr	r0, r0, r6
   1b79c:	orr	r1, r1, r7
   1b7a0:	ldrd	sl, [sp, #176]	; 0xb0
   1b7a4:	and	sl, sl, r0
   1b7a8:	and	fp, fp, r1
   1b7ac:	mov	r0, sl
   1b7b0:	mov	r1, fp
   1b7b4:	ldrd	r6, [sp, #168]	; 0xa8
   1b7b8:	ldrd	sl, [sp]
   1b7bc:	and	sl, sl, r6
   1b7c0:	and	fp, fp, r7
   1b7c4:	orr	r6, sl, r0
   1b7c8:	orr	r7, fp, r1
   1b7cc:	adds	r0, r6, r2
   1b7d0:	adc	r1, r7, r3
   1b7d4:	ldrd	r2, [sp, #40]	; 0x28
   1b7d8:	adds	r2, r2, r0
   1b7dc:	adc	r3, r3, r1
   1b7e0:	strd	r2, [sp, #40]	; 0x28
   1b7e4:	ldrd	r0, [sp, #104]	; 0x68
   1b7e8:	lsr	r3, r0, #1
   1b7ec:	orr	ip, r3, r1, lsl #31
   1b7f0:	add	r3, sp, #5312	; 0x14c0
   1b7f4:	add	r3, r3, #40	; 0x28
   1b7f8:	str	ip, [r3]
   1b7fc:	lsr	r3, r1, #1
   1b800:	orr	ip, r3, r0, lsl #31
   1b804:	add	r3, sp, #5312	; 0x14c0
   1b808:	add	r3, r3, #44	; 0x2c
   1b80c:	str	ip, [r3]
   1b810:	lsr	r3, r0, #8
   1b814:	orr	ip, r3, r1, lsl #24
   1b818:	add	r3, sp, #5312	; 0x14c0
   1b81c:	add	r3, r3, #48	; 0x30
   1b820:	str	ip, [r3]
   1b824:	lsr	r3, r1, #8
   1b828:	orr	ip, r3, r0, lsl #24
   1b82c:	add	r3, sp, #5312	; 0x14c0
   1b830:	add	r3, r3, #52	; 0x34
   1b834:	str	ip, [r3]
   1b838:	add	r3, sp, #5312	; 0x14c0
   1b83c:	add	r3, r3, #40	; 0x28
   1b840:	ldrd	r2, [r3]
   1b844:	add	ip, sp, #5312	; 0x14c0
   1b848:	add	ip, ip, #48	; 0x30
   1b84c:	ldrd	r6, [ip]
   1b850:	eor	r2, r2, r6
   1b854:	eor	r3, r3, r7
   1b858:	lsr	ip, r0, #7
   1b85c:	orr	ip, ip, r1, lsl #25
   1b860:	str	ip, [sp, #872]	; 0x368
   1b864:	lsr	r1, r1, #7
   1b868:	str	r1, [sp, #876]	; 0x36c
   1b86c:	add	r1, sp, #872	; 0x368
   1b870:	ldrd	r6, [r1]
   1b874:	eor	r6, r6, r2
   1b878:	eor	r7, r7, r3
   1b87c:	ldrd	r0, [sp, #8]
   1b880:	adds	r0, r0, r6
   1b884:	adc	r1, r1, r7
   1b888:	ldrd	sl, [sp, #72]	; 0x48
   1b88c:	adds	sl, sl, r0
   1b890:	adc	fp, fp, r1
   1b894:	mov	r2, sl
   1b898:	mov	r3, fp
   1b89c:	ldrd	sl, [sp, #112]	; 0x70
   1b8a0:	lsr	r1, sl, #19
   1b8a4:	orr	r1, r1, fp, lsl #13
   1b8a8:	add	r0, sp, #5312	; 0x14c0
   1b8ac:	add	r0, r0, #56	; 0x38
   1b8b0:	str	r1, [r0]
   1b8b4:	lsr	r1, fp, #19
   1b8b8:	orr	r1, r1, sl, lsl #13
   1b8bc:	add	r0, sp, #5312	; 0x14c0
   1b8c0:	add	r0, r0, #60	; 0x3c
   1b8c4:	str	r1, [r0]
   1b8c8:	lsl	r1, fp, #3
   1b8cc:	orr	r1, r1, sl, lsr #29
   1b8d0:	add	r0, sp, #5376	; 0x1500
   1b8d4:	add	r0, r0, #4
   1b8d8:	str	r1, [r0]
   1b8dc:	lsl	r1, sl, #3
   1b8e0:	orr	r1, r1, fp, lsr #29
   1b8e4:	add	r0, sp, #5376	; 0x1500
   1b8e8:	str	r1, [r0]
   1b8ec:	add	r1, sp, #5312	; 0x14c0
   1b8f0:	add	r1, r1, #56	; 0x38
   1b8f4:	ldrd	r6, [r1]
   1b8f8:	ldrd	r0, [r0]
   1b8fc:	eor	r6, r6, r0
   1b900:	eor	r7, r7, r1
   1b904:	mov	r0, r6
   1b908:	mov	r1, r7
   1b90c:	lsr	ip, sl, #6
   1b910:	orr	ip, ip, fp, lsl #26
   1b914:	str	ip, [sp, #880]	; 0x370
   1b918:	lsr	ip, fp, #6
   1b91c:	str	ip, [sp, #884]	; 0x374
   1b920:	add	ip, sp, #880	; 0x370
   1b924:	ldrd	r6, [ip]
   1b928:	eor	r6, r6, r0
   1b92c:	eor	r7, r7, r1
   1b930:	adds	sl, r2, r6
   1b934:	adc	fp, r3, r7
   1b938:	ldrd	r2, [sp, #64]	; 0x40
   1b93c:	mov	r0, r2
   1b940:	mov	r1, r3
   1b944:	ldrd	r6, [sp, #56]	; 0x38
   1b948:	eor	r0, r0, r6
   1b94c:	eor	r1, r1, r7
   1b950:	and	r0, r0, r8
   1b954:	and	r1, r1, r9
   1b958:	eor	r2, r2, r0
   1b95c:	eor	r3, r3, r1
   1b960:	mov	r0, r2
   1b964:	mov	r1, r3
   1b968:	add	r3, pc, #896	; 0x380
   1b96c:	ldrd	r2, [r3]
   1b970:	strd	sl, [sp, #8]
   1b974:	adds	sl, sl, r2
   1b978:	adc	fp, fp, r3
   1b97c:	adds	r4, r4, sl
   1b980:	adc	r5, r5, fp
   1b984:	adds	r0, r0, r4
   1b988:	adc	r1, r1, r5
   1b98c:	lsr	r3, r8, #14
   1b990:	orr	ip, r3, r9, lsl #18
   1b994:	add	r3, sp, #5376	; 0x1500
   1b998:	add	r3, r3, #8
   1b99c:	str	ip, [r3]
   1b9a0:	lsr	r3, r9, #14
   1b9a4:	orr	ip, r3, r8, lsl #18
   1b9a8:	add	r3, sp, #5376	; 0x1500
   1b9ac:	add	r3, r3, #12
   1b9b0:	str	ip, [r3]
   1b9b4:	lsr	r3, r8, #18
   1b9b8:	orr	ip, r3, r9, lsl #14
   1b9bc:	add	r3, sp, #5376	; 0x1500
   1b9c0:	add	r3, r3, #16
   1b9c4:	str	ip, [r3]
   1b9c8:	lsr	r3, r9, #18
   1b9cc:	orr	ip, r3, r8, lsl #14
   1b9d0:	add	r3, sp, #5376	; 0x1500
   1b9d4:	add	r3, r3, #20
   1b9d8:	str	ip, [r3]
   1b9dc:	add	r3, sp, #5376	; 0x1500
   1b9e0:	add	r3, r3, #8
   1b9e4:	ldrd	r2, [r3]
   1b9e8:	add	ip, sp, #5376	; 0x1500
   1b9ec:	add	ip, ip, #16
   1b9f0:	ldrd	r6, [ip]
   1b9f4:	eor	r2, r2, r6
   1b9f8:	eor	r3, r3, r7
   1b9fc:	lsl	ip, r9, #23
   1ba00:	orr	ip, ip, r8, lsr #9
   1ba04:	add	r4, sp, #5376	; 0x1500
   1ba08:	add	r4, r4, #28
   1ba0c:	str	ip, [r4]
   1ba10:	lsl	ip, r8, #23
   1ba14:	orr	ip, ip, r9, lsr #9
   1ba18:	add	r4, sp, #5376	; 0x1500
   1ba1c:	add	r4, r4, #24
   1ba20:	str	ip, [r4]
   1ba24:	ldrd	r6, [r4]
   1ba28:	eor	r6, r6, r2
   1ba2c:	eor	r7, r7, r3
   1ba30:	adds	r4, r0, r6
   1ba34:	adc	r5, r1, r7
   1ba38:	ldrd	sl, [sp, #176]	; 0xb0
   1ba3c:	adds	sl, sl, r4
   1ba40:	adc	fp, fp, r5
   1ba44:	ldrd	r0, [sp, #40]	; 0x28
   1ba48:	lsr	r3, r0, #28
   1ba4c:	orr	r2, r3, r1, lsl #4
   1ba50:	add	r3, sp, #5376	; 0x1500
   1ba54:	add	r3, r3, #32
   1ba58:	str	r2, [r3]
   1ba5c:	lsr	r3, r1, #28
   1ba60:	orr	r2, r3, r0, lsl #4
   1ba64:	add	r3, sp, #5376	; 0x1500
   1ba68:	add	r3, r3, #36	; 0x24
   1ba6c:	str	r2, [r3]
   1ba70:	lsl	r3, r1, #30
   1ba74:	orr	r2, r3, r0, lsr #2
   1ba78:	add	r3, sp, #5376	; 0x1500
   1ba7c:	add	r3, r3, #44	; 0x2c
   1ba80:	str	r2, [r3]
   1ba84:	lsl	r3, r0, #30
   1ba88:	orr	r2, r3, r1, lsr #2
   1ba8c:	add	r3, sp, #5376	; 0x1500
   1ba90:	add	r3, r3, #40	; 0x28
   1ba94:	str	r2, [r3]
   1ba98:	add	r3, sp, #5376	; 0x1500
   1ba9c:	add	r3, r3, #32
   1baa0:	ldrd	r2, [r3]
   1baa4:	add	ip, sp, #5376	; 0x1500
   1baa8:	add	ip, ip, #40	; 0x28
   1baac:	ldrd	r6, [ip]
   1bab0:	eor	r2, r2, r6
   1bab4:	eor	r3, r3, r7
   1bab8:	mov	r6, r0
   1babc:	mov	r7, r1
   1bac0:	lsl	r1, r1, #25
   1bac4:	orr	r1, r1, r6, lsr #7
   1bac8:	add	r0, sp, #5376	; 0x1500
   1bacc:	add	r0, r0, #52	; 0x34
   1bad0:	str	r1, [r0]
   1bad4:	lsl	r1, r6, #25
   1bad8:	orr	r1, r1, r7, lsr #7
   1badc:	add	r0, sp, #5376	; 0x1500
   1bae0:	add	r0, r0, #48	; 0x30
   1bae4:	str	r1, [r0]
   1bae8:	ldrd	r6, [r0]
   1baec:	eor	r6, r6, r2
   1baf0:	eor	r7, r7, r3
   1baf4:	strd	r6, [sp, #120]	; 0x78
   1baf8:	ldrd	r2, [sp, #40]	; 0x28
   1bafc:	ldrd	r6, [sp]
   1bb00:	orr	r6, r6, r2
   1bb04:	orr	r7, r7, r3
   1bb08:	mov	r0, r6
   1bb0c:	mov	r1, r7
   1bb10:	ldrd	r6, [sp, #168]	; 0xa8
   1bb14:	and	r6, r6, r0
   1bb18:	and	r7, r7, r1
   1bb1c:	mov	r0, r6
   1bb20:	mov	r1, r7
   1bb24:	ldrd	r6, [sp]
   1bb28:	and	r6, r6, r2
   1bb2c:	and	r7, r7, r3
   1bb30:	orr	r2, r6, r0
   1bb34:	orr	r3, r7, r1
   1bb38:	mov	r0, r2
   1bb3c:	mov	r1, r3
   1bb40:	ldrd	r2, [sp, #120]	; 0x78
   1bb44:	adds	r2, r2, r0
   1bb48:	adc	r3, r3, r1
   1bb4c:	adds	r4, r4, r2
   1bb50:	adc	r5, r5, r3
   1bb54:	strd	r4, [sp, #176]	; 0xb0
   1bb58:	ldrd	r4, [sp, #128]	; 0x80
   1bb5c:	lsr	r3, r4, #1
   1bb60:	orr	r1, r3, r5, lsl #31
   1bb64:	add	r3, sp, #5376	; 0x1500
   1bb68:	add	r3, r3, #56	; 0x38
   1bb6c:	str	r1, [r3]
   1bb70:	lsr	r3, r5, #1
   1bb74:	orr	r1, r3, r4, lsl #31
   1bb78:	add	r3, sp, #5376	; 0x1500
   1bb7c:	add	r3, r3, #60	; 0x3c
   1bb80:	str	r1, [r3]
   1bb84:	lsr	r3, r4, #8
   1bb88:	orr	r1, r3, r5, lsl #24
   1bb8c:	add	r3, sp, #5440	; 0x1540
   1bb90:	str	r1, [r3]
   1bb94:	lsr	r3, r5, #8
   1bb98:	orr	r1, r3, r4, lsl #24
   1bb9c:	add	r3, sp, #5440	; 0x1540
   1bba0:	add	r3, r3, #4
   1bba4:	str	r1, [r3]
   1bba8:	add	r3, sp, #5376	; 0x1500
   1bbac:	add	r3, r3, #56	; 0x38
   1bbb0:	ldrd	r2, [r3]
   1bbb4:	add	r1, sp, #5440	; 0x1540
   1bbb8:	ldrd	r6, [r1]
   1bbbc:	eor	r2, r2, r6
   1bbc0:	eor	r3, r3, r7
   1bbc4:	lsr	r1, r4, #7
   1bbc8:	orr	r1, r1, r5, lsl #25
   1bbcc:	str	r1, [sp, #888]	; 0x378
   1bbd0:	lsr	r1, r5, #7
   1bbd4:	str	r1, [sp, #892]	; 0x37c
   1bbd8:	add	r1, sp, #888	; 0x378
   1bbdc:	ldrd	r6, [r1]
   1bbe0:	eor	r6, r6, r2
   1bbe4:	eor	r7, r7, r3
   1bbe8:	ldrd	r0, [sp, #104]	; 0x68
   1bbec:	adds	r0, r0, r6
   1bbf0:	adc	r1, r1, r7
   1bbf4:	ldrd	r4, [sp, #80]	; 0x50
   1bbf8:	adds	r4, r4, r0
   1bbfc:	adc	r5, r5, r1
   1bc00:	mov	r2, r4
   1bc04:	mov	r3, r5
   1bc08:	ldrd	r4, [sp, #48]	; 0x30
   1bc0c:	lsr	r1, r4, #19
   1bc10:	orr	r1, r1, r5, lsl #13
   1bc14:	add	r0, sp, #5440	; 0x1540
   1bc18:	add	r0, r0, #8
   1bc1c:	str	r1, [r0]
   1bc20:	lsr	r1, r5, #19
   1bc24:	orr	r1, r1, r4, lsl #13
   1bc28:	add	r0, sp, #5440	; 0x1540
   1bc2c:	add	r0, r0, #12
   1bc30:	str	r1, [r0]
   1bc34:	lsl	r1, r5, #3
   1bc38:	orr	r1, r1, r4, lsr #29
   1bc3c:	add	r0, sp, #5440	; 0x1540
   1bc40:	add	r0, r0, #20
   1bc44:	str	r1, [r0]
   1bc48:	lsl	r1, r4, #3
   1bc4c:	orr	r1, r1, r5, lsr #29
   1bc50:	add	r0, sp, #5440	; 0x1540
   1bc54:	add	r0, r0, #16
   1bc58:	str	r1, [r0]
   1bc5c:	add	r1, sp, #5440	; 0x1540
   1bc60:	add	r1, r1, #8
   1bc64:	ldrd	r6, [r1]
   1bc68:	ldrd	r0, [r0]
   1bc6c:	eor	r6, r6, r0
   1bc70:	eor	r7, r7, r1
   1bc74:	mov	r0, r6
   1bc78:	mov	r1, r7
   1bc7c:	lsr	ip, r4, #6
   1bc80:	orr	ip, ip, r5, lsl #26
   1bc84:	str	ip, [sp, #896]	; 0x380
   1bc88:	lsr	ip, r5, #6
   1bc8c:	str	ip, [sp, #900]	; 0x384
   1bc90:	add	ip, sp, #896	; 0x380
   1bc94:	ldrd	r6, [ip]
   1bc98:	eor	r6, r6, r0
   1bc9c:	eor	r7, r7, r1
   1bca0:	adds	r4, r2, r6
   1bca4:	adc	r5, r3, r7
   1bca8:	mov	r6, r4
   1bcac:	mov	r7, r5
   1bcb0:	ldrd	r0, [sp, #56]	; 0x38
   1bcb4:	eor	r0, r0, r8
   1bcb8:	eor	r1, r1, r9
   1bcbc:	mov	r4, sl
   1bcc0:	mov	r5, fp
   1bcc4:	mov	r2, sl
   1bcc8:	mov	r3, fp
   1bccc:	and	r2, r2, r0
   1bcd0:	and	r3, r3, r1
   1bcd4:	ldrd	sl, [sp, #56]	; 0x38
   1bcd8:	eor	sl, sl, r2
   1bcdc:	eor	fp, fp, r3
   1bce0:	mov	r0, sl
   1bce4:	mov	r1, fp
   1bce8:	b	1bd00 <abort@plt+0xb820>
   1bcec:	nop			; (mov r0, r0)
   1bcf0:	mvnsge	sl, r2, ror fp
   1bcf4:	strbhi	r7, [r8], #2068	; 0x814
   1bcf8:	bne	192a4b0 <stderr@@GLIBC_2.4+0x18f9468>
   1bcfc:	sfmhi	f0, 2, [r7], {8}
   1bd00:	sub	r3, pc, #16
   1bd04:	ldrd	r2, [r3]
   1bd08:	strd	r6, [sp, #104]	; 0x68
   1bd0c:	adds	sl, r6, r2
   1bd10:	adc	fp, r7, r3
   1bd14:	mov	r2, sl
   1bd18:	mov	r3, fp
   1bd1c:	ldrd	sl, [sp, #64]	; 0x40
   1bd20:	adds	sl, sl, r2
   1bd24:	adc	fp, fp, r3
   1bd28:	adds	r0, r0, sl
   1bd2c:	adc	r1, r1, fp
   1bd30:	lsr	r3, r4, #14
   1bd34:	orr	ip, r3, r5, lsl #18
   1bd38:	add	r3, sp, #5440	; 0x1540
   1bd3c:	add	r3, r3, #24
   1bd40:	str	ip, [r3]
   1bd44:	lsr	r3, r5, #14
   1bd48:	orr	ip, r3, r4, lsl #18
   1bd4c:	add	r3, sp, #5440	; 0x1540
   1bd50:	add	r3, r3, #28
   1bd54:	str	ip, [r3]
   1bd58:	lsr	r3, r4, #18
   1bd5c:	orr	ip, r3, r5, lsl #14
   1bd60:	add	r3, sp, #5440	; 0x1540
   1bd64:	add	r3, r3, #32
   1bd68:	str	ip, [r3]
   1bd6c:	lsr	r3, r5, #18
   1bd70:	orr	ip, r3, r4, lsl #14
   1bd74:	add	r3, sp, #5440	; 0x1540
   1bd78:	add	r3, r3, #36	; 0x24
   1bd7c:	str	ip, [r3]
   1bd80:	add	r3, sp, #5440	; 0x1540
   1bd84:	add	r3, r3, #24
   1bd88:	ldrd	r2, [r3]
   1bd8c:	add	ip, sp, #5440	; 0x1540
   1bd90:	add	ip, ip, #32
   1bd94:	ldrd	r6, [ip]
   1bd98:	eor	r2, r2, r6
   1bd9c:	eor	r3, r3, r7
   1bda0:	lsl	ip, r5, #23
   1bda4:	orr	ip, ip, r4, lsr #9
   1bda8:	add	r6, sp, #5440	; 0x1540
   1bdac:	add	r6, r6, #44	; 0x2c
   1bdb0:	str	ip, [r6]
   1bdb4:	lsl	ip, r4, #23
   1bdb8:	orr	ip, ip, r5, lsr #9
   1bdbc:	add	r6, sp, #5440	; 0x1540
   1bdc0:	add	r6, r6, #40	; 0x28
   1bdc4:	str	ip, [r6]
   1bdc8:	ldrd	r6, [r6]
   1bdcc:	eor	r6, r6, r2
   1bdd0:	eor	r7, r7, r3
   1bdd4:	adds	r6, r0, r6
   1bdd8:	adc	r7, r1, r7
   1bddc:	mov	r2, r6
   1bde0:	mov	r3, r7
   1bde4:	ldrd	r6, [sp, #168]	; 0xa8
   1bde8:	strd	r2, [sp, #120]	; 0x78
   1bdec:	adds	r6, r6, r2
   1bdf0:	adc	r7, r7, r3
   1bdf4:	strd	r6, [sp, #64]	; 0x40
   1bdf8:	ldrd	sl, [sp, #176]	; 0xb0
   1bdfc:	lsr	r3, sl, #28
   1be00:	orr	r1, r3, fp, lsl #4
   1be04:	add	r3, sp, #5440	; 0x1540
   1be08:	add	r3, r3, #48	; 0x30
   1be0c:	str	r1, [r3]
   1be10:	lsr	r3, fp, #28
   1be14:	orr	r1, r3, sl, lsl #4
   1be18:	add	r3, sp, #5440	; 0x1540
   1be1c:	add	r3, r3, #52	; 0x34
   1be20:	str	r1, [r3]
   1be24:	lsl	r3, fp, #30
   1be28:	orr	r1, r3, sl, lsr #2
   1be2c:	add	r3, sp, #5440	; 0x1540
   1be30:	add	r3, r3, #60	; 0x3c
   1be34:	str	r1, [r3]
   1be38:	lsl	r3, sl, #30
   1be3c:	orr	r1, r3, fp, lsr #2
   1be40:	add	r3, sp, #5440	; 0x1540
   1be44:	add	r3, r3, #56	; 0x38
   1be48:	str	r1, [r3]
   1be4c:	add	r3, sp, #5440	; 0x1540
   1be50:	add	r3, r3, #48	; 0x30
   1be54:	ldrd	r6, [r3]
   1be58:	add	r3, sp, #5440	; 0x1540
   1be5c:	add	r3, r3, #56	; 0x38
   1be60:	ldrd	r2, [r3]
   1be64:	eor	r6, r6, r2
   1be68:	eor	r7, r7, r3
   1be6c:	mov	r2, r6
   1be70:	mov	r3, r7
   1be74:	lsl	r1, fp, #25
   1be78:	orr	r1, r1, sl, lsr #7
   1be7c:	add	r0, sp, #5504	; 0x1580
   1be80:	add	r0, r0, #4
   1be84:	str	r1, [r0]
   1be88:	lsl	r1, sl, #25
   1be8c:	orr	r1, r1, fp, lsr #7
   1be90:	add	r0, sp, #5504	; 0x1580
   1be94:	str	r1, [r0]
   1be98:	ldrd	r6, [r0]
   1be9c:	eor	r6, r6, r2
   1bea0:	eor	r7, r7, r3
   1bea4:	strd	r6, [sp, #168]	; 0xa8
   1bea8:	ldrd	r6, [sp, #40]	; 0x28
   1beac:	orr	r2, r6, sl
   1beb0:	orr	r3, r7, fp
   1beb4:	mov	r0, r2
   1beb8:	mov	r1, r3
   1bebc:	ldrd	r2, [sp]
   1bec0:	and	r2, r2, r0
   1bec4:	and	r3, r3, r1
   1bec8:	mov	r0, r2
   1becc:	mov	r1, r3
   1bed0:	mov	r2, r6
   1bed4:	mov	r3, r7
   1bed8:	and	r2, r2, sl
   1bedc:	and	r3, r3, fp
   1bee0:	orr	r2, r2, r0
   1bee4:	orr	r3, r3, r1
   1bee8:	mov	r0, r2
   1beec:	mov	r1, r3
   1bef0:	ldrd	r2, [sp, #168]	; 0xa8
   1bef4:	adds	r2, r2, r0
   1bef8:	adc	r3, r3, r1
   1befc:	ldrd	r6, [sp, #120]	; 0x78
   1bf00:	adds	r6, r6, r2
   1bf04:	adc	r7, r7, r3
   1bf08:	strd	r6, [sp, #168]	; 0xa8
   1bf0c:	ldrd	r0, [sp, #136]	; 0x88
   1bf10:	lsr	r3, r0, #1
   1bf14:	orr	ip, r3, r1, lsl #31
   1bf18:	add	r3, sp, #5504	; 0x1580
   1bf1c:	add	r3, r3, #8
   1bf20:	str	ip, [r3]
   1bf24:	lsr	r3, r1, #1
   1bf28:	orr	ip, r3, r0, lsl #31
   1bf2c:	add	r3, sp, #5504	; 0x1580
   1bf30:	add	r3, r3, #12
   1bf34:	str	ip, [r3]
   1bf38:	lsr	r3, r0, #8
   1bf3c:	orr	ip, r3, r1, lsl #24
   1bf40:	add	r3, sp, #5504	; 0x1580
   1bf44:	add	r3, r3, #16
   1bf48:	str	ip, [r3]
   1bf4c:	lsr	r3, r1, #8
   1bf50:	orr	ip, r3, r0, lsl #24
   1bf54:	add	r3, sp, #5504	; 0x1580
   1bf58:	add	r3, r3, #20
   1bf5c:	str	ip, [r3]
   1bf60:	add	r3, sp, #5504	; 0x1580
   1bf64:	add	r3, r3, #8
   1bf68:	ldrd	r2, [r3]
   1bf6c:	add	ip, sp, #5504	; 0x1580
   1bf70:	add	ip, ip, #16
   1bf74:	ldrd	r6, [ip]
   1bf78:	eor	r2, r2, r6
   1bf7c:	eor	r3, r3, r7
   1bf80:	lsr	ip, r0, #7
   1bf84:	orr	ip, ip, r1, lsl #25
   1bf88:	str	ip, [sp, #904]	; 0x388
   1bf8c:	lsr	r1, r1, #7
   1bf90:	str	r1, [sp, #908]	; 0x38c
   1bf94:	add	r1, sp, #904	; 0x388
   1bf98:	ldrd	r6, [r1]
   1bf9c:	eor	r6, r6, r2
   1bfa0:	eor	r7, r7, r3
   1bfa4:	ldrd	r0, [sp, #128]	; 0x80
   1bfa8:	adds	r0, r0, r6
   1bfac:	adc	r1, r1, r7
   1bfb0:	mov	r2, r0
   1bfb4:	mov	r3, r1
   1bfb8:	ldrd	r0, [sp, #88]	; 0x58
   1bfbc:	adds	r0, r0, r2
   1bfc0:	adc	r1, r1, r3
   1bfc4:	mov	r2, r0
   1bfc8:	mov	r3, r1
   1bfcc:	ldrd	r6, [sp, #8]
   1bfd0:	lsr	r1, r6, #19
   1bfd4:	orr	r1, r1, r7, lsl #13
   1bfd8:	add	r0, sp, #5504	; 0x1580
   1bfdc:	add	r0, r0, #24
   1bfe0:	str	r1, [r0]
   1bfe4:	lsr	r1, r7, #19
   1bfe8:	orr	r1, r1, r6, lsl #13
   1bfec:	add	r0, sp, #5504	; 0x1580
   1bff0:	add	r0, r0, #28
   1bff4:	str	r1, [r0]
   1bff8:	lsl	r1, r7, #3
   1bffc:	orr	r1, r1, r6, lsr #29
   1c000:	add	r0, sp, #5504	; 0x1580
   1c004:	add	r0, r0, #36	; 0x24
   1c008:	str	r1, [r0]
   1c00c:	lsl	r1, r6, #3
   1c010:	orr	r1, r1, r7, lsr #29
   1c014:	add	r0, sp, #5504	; 0x1580
   1c018:	add	r0, r0, #32
   1c01c:	str	r1, [r0]
   1c020:	add	r1, sp, #5504	; 0x1580
   1c024:	add	r1, r1, #24
   1c028:	ldrd	r6, [r1]
   1c02c:	ldrd	r0, [r0]
   1c030:	eor	r6, r6, r0
   1c034:	eor	r7, r7, r1
   1c038:	mov	r0, r6
   1c03c:	mov	r1, r7
   1c040:	ldrd	r6, [sp, #8]
   1c044:	lsr	ip, r6, #6
   1c048:	orr	ip, ip, r7, lsl #26
   1c04c:	str	ip, [sp, #912]	; 0x390
   1c050:	ldr	ip, [sp, #12]
   1c054:	lsr	ip, ip, #6
   1c058:	str	ip, [sp, #916]	; 0x394
   1c05c:	add	ip, sp, #912	; 0x390
   1c060:	ldrd	r6, [ip]
   1c064:	eor	r6, r6, r0
   1c068:	eor	r7, r7, r1
   1c06c:	adds	r6, r2, r6
   1c070:	adc	r7, r3, r7
   1c074:	strd	r4, [sp, #128]	; 0x80
   1c078:	mov	r0, r4
   1c07c:	mov	r1, r5
   1c080:	eor	r0, r0, r8
   1c084:	eor	r1, r1, r9
   1c088:	ldrd	r4, [sp, #64]	; 0x40
   1c08c:	and	r4, r4, r0
   1c090:	and	r5, r5, r1
   1c094:	mov	r0, r4
   1c098:	mov	r1, r5
   1c09c:	eor	r0, r0, r8
   1c0a0:	eor	r1, r1, r9
   1c0a4:	add	r3, pc, #900	; 0x384
   1c0a8:	ldrd	r2, [r3]
   1c0ac:	strd	r6, [sp, #120]	; 0x78
   1c0b0:	adds	r6, r6, r2
   1c0b4:	adc	r7, r7, r3
   1c0b8:	mov	r2, r6
   1c0bc:	mov	r3, r7
   1c0c0:	ldrd	r6, [sp, #56]	; 0x38
   1c0c4:	adds	r6, r6, r2
   1c0c8:	adc	r7, r7, r3
   1c0cc:	adds	r0, r0, r6
   1c0d0:	adc	r1, r1, r7
   1c0d4:	ldrd	r4, [sp, #64]	; 0x40
   1c0d8:	lsr	r3, r4, #14
   1c0dc:	orr	ip, r3, r5, lsl #18
   1c0e0:	add	r3, sp, #5504	; 0x1580
   1c0e4:	add	r3, r3, #40	; 0x28
   1c0e8:	str	ip, [r3]
   1c0ec:	lsr	r3, r5, #14
   1c0f0:	orr	ip, r3, r4, lsl #18
   1c0f4:	add	r3, sp, #5504	; 0x1580
   1c0f8:	add	r3, r3, #44	; 0x2c
   1c0fc:	str	ip, [r3]
   1c100:	lsr	r3, r4, #18
   1c104:	orr	ip, r3, r5, lsl #14
   1c108:	add	r3, sp, #5504	; 0x1580
   1c10c:	add	r3, r3, #48	; 0x30
   1c110:	str	ip, [r3]
   1c114:	lsr	r3, r5, #18
   1c118:	orr	ip, r3, r4, lsl #14
   1c11c:	add	r3, sp, #5504	; 0x1580
   1c120:	add	r3, r3, #52	; 0x34
   1c124:	str	ip, [r3]
   1c128:	add	r3, sp, #5504	; 0x1580
   1c12c:	add	r3, r3, #40	; 0x28
   1c130:	ldrd	r2, [r3]
   1c134:	add	ip, sp, #5504	; 0x1580
   1c138:	add	ip, ip, #48	; 0x30
   1c13c:	ldrd	r6, [ip]
   1c140:	eor	r2, r2, r6
   1c144:	eor	r3, r3, r7
   1c148:	lsl	ip, r5, #23
   1c14c:	mov	r6, r4
   1c150:	orr	ip, ip, r4, lsr #9
   1c154:	add	r4, sp, #5504	; 0x1580
   1c158:	add	r4, r4, #60	; 0x3c
   1c15c:	str	ip, [r4]
   1c160:	lsl	ip, r6, #23
   1c164:	orr	ip, ip, r5, lsr #9
   1c168:	add	r4, sp, #5504	; 0x1580
   1c16c:	add	r4, r4, #56	; 0x38
   1c170:	str	ip, [r4]
   1c174:	ldrd	r6, [r4]
   1c178:	eor	r6, r6, r2
   1c17c:	eor	r7, r7, r3
   1c180:	adds	r6, r0, r6
   1c184:	adc	r7, r1, r7
   1c188:	mov	r2, r6
   1c18c:	mov	r3, r7
   1c190:	strd	r2, [sp, #56]	; 0x38
   1c194:	ldrd	r0, [sp]
   1c198:	adds	r0, r0, r6
   1c19c:	adc	r1, r1, r7
   1c1a0:	mov	r2, r0
   1c1a4:	mov	r3, r1
   1c1a8:	strd	r2, [sp]
   1c1ac:	ldrd	r6, [sp, #168]	; 0xa8
   1c1b0:	lsr	r3, r6, #28
   1c1b4:	orr	r1, r3, r7, lsl #4
   1c1b8:	add	r3, sp, #5568	; 0x15c0
   1c1bc:	str	r1, [r3]
   1c1c0:	lsr	r3, r7, #28
   1c1c4:	orr	r1, r3, r6, lsl #4
   1c1c8:	add	r3, sp, #5568	; 0x15c0
   1c1cc:	add	r3, r3, #4
   1c1d0:	str	r1, [r3]
   1c1d4:	lsl	r3, r7, #30
   1c1d8:	orr	r1, r3, r6, lsr #2
   1c1dc:	add	r3, sp, #5568	; 0x15c0
   1c1e0:	add	r3, r3, #12
   1c1e4:	str	r1, [r3]
   1c1e8:	lsl	r3, r6, #30
   1c1ec:	orr	r1, r3, r7, lsr #2
   1c1f0:	add	r3, sp, #5568	; 0x15c0
   1c1f4:	add	r3, r3, #8
   1c1f8:	str	r1, [r3]
   1c1fc:	add	r3, sp, #5568	; 0x15c0
   1c200:	ldrd	r2, [r3]
   1c204:	add	r1, sp, #5568	; 0x15c0
   1c208:	add	r1, r1, #8
   1c20c:	ldrd	r4, [r1]
   1c210:	eor	r2, r2, r4
   1c214:	eor	r3, r3, r5
   1c218:	lsl	r1, r7, #25
   1c21c:	orr	r1, r1, r6, lsr #7
   1c220:	add	r0, sp, #5568	; 0x15c0
   1c224:	add	r0, r0, #20
   1c228:	str	r1, [r0]
   1c22c:	lsl	r1, r6, #25
   1c230:	orr	r1, r1, r7, lsr #7
   1c234:	add	r0, sp, #5568	; 0x15c0
   1c238:	add	r0, r0, #16
   1c23c:	str	r1, [r0]
   1c240:	ldrd	r4, [r0]
   1c244:	eor	r4, r4, r2
   1c248:	eor	r5, r5, r3
   1c24c:	mov	r2, r4
   1c250:	mov	r3, r5
   1c254:	mov	r4, sl
   1c258:	mov	r5, fp
   1c25c:	orr	sl, sl, r6
   1c260:	orr	fp, fp, r7
   1c264:	mov	r0, sl
   1c268:	mov	r1, fp
   1c26c:	ldrd	sl, [sp, #40]	; 0x28
   1c270:	and	sl, sl, r0
   1c274:	and	fp, fp, r1
   1c278:	mov	r0, sl
   1c27c:	mov	r1, fp
   1c280:	mov	sl, r4
   1c284:	mov	fp, r5
   1c288:	and	sl, sl, r6
   1c28c:	and	fp, fp, r7
   1c290:	orr	r0, r0, sl
   1c294:	orr	r1, r1, fp
   1c298:	adds	r0, r0, r2
   1c29c:	adc	r1, r1, r3
   1c2a0:	ldrd	r2, [sp, #56]	; 0x38
   1c2a4:	adds	r2, r2, r0
   1c2a8:	adc	r3, r3, r1
   1c2ac:	strd	r2, [sp, #56]	; 0x38
   1c2b0:	ldrd	sl, [sp, #16]
   1c2b4:	lsr	r3, sl, #1
   1c2b8:	orr	r2, r3, fp, lsl #31
   1c2bc:	add	r3, sp, #5568	; 0x15c0
   1c2c0:	add	r3, r3, #24
   1c2c4:	str	r2, [r3]
   1c2c8:	lsr	r3, fp, #1
   1c2cc:	orr	r2, r3, sl, lsl #31
   1c2d0:	add	r3, sp, #5568	; 0x15c0
   1c2d4:	add	r3, r3, #28
   1c2d8:	str	r2, [r3]
   1c2dc:	lsr	r3, sl, #8
   1c2e0:	orr	r2, r3, fp, lsl #24
   1c2e4:	add	r3, sp, #5568	; 0x15c0
   1c2e8:	add	r3, r3, #32
   1c2ec:	str	r2, [r3]
   1c2f0:	lsr	r3, fp, #8
   1c2f4:	orr	r2, r3, sl, lsl #24
   1c2f8:	add	r3, sp, #5568	; 0x15c0
   1c2fc:	add	r3, r3, #36	; 0x24
   1c300:	str	r2, [r3]
   1c304:	add	r3, sp, #5568	; 0x15c0
   1c308:	add	r3, r3, #24
   1c30c:	ldrd	r2, [r3]
   1c310:	add	r1, sp, #5568	; 0x15c0
   1c314:	add	r1, r1, #32
   1c318:	ldrd	r6, [r1]
   1c31c:	eor	r2, r2, r6
   1c320:	eor	r3, r3, r7
   1c324:	lsr	r1, sl, #7
   1c328:	orr	r1, r1, fp, lsl #25
   1c32c:	str	r1, [sp, #920]	; 0x398
   1c330:	lsr	r1, fp, #7
   1c334:	str	r1, [sp, #924]	; 0x39c
   1c338:	add	r1, sp, #920	; 0x398
   1c33c:	ldrd	r6, [r1]
   1c340:	eor	r6, r6, r2
   1c344:	eor	r7, r7, r3
   1c348:	ldrd	r0, [sp, #136]	; 0x88
   1c34c:	adds	r0, r0, r6
   1c350:	adc	r1, r1, r7
   1c354:	ldrd	r4, [sp, #32]
   1c358:	adds	r4, r4, r0
   1c35c:	adc	r5, r5, r1
   1c360:	mov	r2, r4
   1c364:	mov	r3, r5
   1c368:	ldrd	r4, [sp, #104]	; 0x68
   1c36c:	lsr	r1, r4, #19
   1c370:	orr	r1, r1, r5, lsl #13
   1c374:	add	r0, sp, #5568	; 0x15c0
   1c378:	add	r0, r0, #40	; 0x28
   1c37c:	str	r1, [r0]
   1c380:	lsr	r1, r5, #19
   1c384:	orr	r1, r1, r4, lsl #13
   1c388:	add	r0, sp, #5568	; 0x15c0
   1c38c:	add	r0, r0, #44	; 0x2c
   1c390:	str	r1, [r0]
   1c394:	lsl	r1, r5, #3
   1c398:	orr	r1, r1, r4, lsr #29
   1c39c:	add	r0, sp, #5568	; 0x15c0
   1c3a0:	add	r0, r0, #52	; 0x34
   1c3a4:	str	r1, [r0]
   1c3a8:	lsl	r1, r4, #3
   1c3ac:	orr	r1, r1, r5, lsr #29
   1c3b0:	add	r0, sp, #5568	; 0x15c0
   1c3b4:	add	r0, r0, #48	; 0x30
   1c3b8:	str	r1, [r0]
   1c3bc:	add	r1, sp, #5568	; 0x15c0
   1c3c0:	add	r1, r1, #40	; 0x28
   1c3c4:	ldrd	r6, [r1]
   1c3c8:	ldrd	sl, [r0]
   1c3cc:	eor	r6, r6, sl
   1c3d0:	eor	r7, r7, fp
   1c3d4:	mov	r0, r6
   1c3d8:	mov	r1, r7
   1c3dc:	lsr	ip, r4, #6
   1c3e0:	orr	ip, ip, r5, lsl #26
   1c3e4:	str	ip, [sp, #928]	; 0x3a0
   1c3e8:	lsr	ip, r5, #6
   1c3ec:	str	ip, [sp, #932]	; 0x3a4
   1c3f0:	add	ip, sp, #928	; 0x3a0
   1c3f4:	ldrd	r6, [ip]
   1c3f8:	eor	r6, r6, r0
   1c3fc:	eor	r7, r7, r1
   1c400:	adds	r4, r2, r6
   1c404:	adc	r5, r3, r7
   1c408:	mov	sl, r4
   1c40c:	mov	fp, r5
   1c410:	ldrd	r4, [sp, #128]	; 0x80
   1c414:	ldrd	r2, [sp, #64]	; 0x40
   1c418:	eor	r2, r2, r4
   1c41c:	eor	r3, r3, r5
   1c420:	mov	r0, r2
   1c424:	mov	r1, r3
   1c428:	b	1c440 <abort@plt+0xbf60>
   1c42c:	nop			; (mov r0, r0)
   1c430:	cmncs	r3, #40, 28	; 0x280
   1c434:	ldrshtls	pc, [lr], sl	; <UNPREDICTABLE>
   1c438:	cdple	13, 8, cr11, cr2, cr9, {7}
   1c43c:	ldrbge	r6, [r0], #-3307	; 0xfffff315
   1c440:	ldrd	r6, [sp]
   1c444:	mov	r2, r6
   1c448:	mov	r3, r7
   1c44c:	and	r2, r2, r0
   1c450:	and	r3, r3, r1
   1c454:	mov	r0, r2
   1c458:	mov	r1, r3
   1c45c:	strd	r4, [sp, #184]	; 0xb8
   1c460:	mov	r2, r4
   1c464:	mov	r3, r5
   1c468:	eor	r2, r2, r0
   1c46c:	eor	r3, r3, r1
   1c470:	mov	r0, r2
   1c474:	mov	r1, r3
   1c478:	sub	r3, pc, #72	; 0x48
   1c47c:	ldrd	r2, [r3]
   1c480:	strd	sl, [sp, #128]	; 0x80
   1c484:	adds	sl, sl, r2
   1c488:	adc	fp, fp, r3
   1c48c:	adds	r8, r8, sl
   1c490:	adc	r9, r9, fp
   1c494:	adds	r0, r0, r8
   1c498:	adc	r1, r1, r9
   1c49c:	lsr	r3, r6, #14
   1c4a0:	orr	r2, r3, r7, lsl #18
   1c4a4:	add	r3, sp, #5568	; 0x15c0
   1c4a8:	add	r3, r3, #56	; 0x38
   1c4ac:	str	r2, [r3]
   1c4b0:	lsr	r3, r7, #14
   1c4b4:	orr	r2, r3, r6, lsl #18
   1c4b8:	add	r3, sp, #5568	; 0x15c0
   1c4bc:	add	r3, r3, #60	; 0x3c
   1c4c0:	str	r2, [r3]
   1c4c4:	lsr	r3, r6, #18
   1c4c8:	orr	r2, r3, r7, lsl #14
   1c4cc:	add	r3, sp, #5632	; 0x1600
   1c4d0:	str	r2, [r3]
   1c4d4:	lsr	r3, r7, #18
   1c4d8:	orr	r2, r3, r6, lsl #14
   1c4dc:	add	r3, sp, #5632	; 0x1600
   1c4e0:	add	r3, r3, #4
   1c4e4:	str	r2, [r3]
   1c4e8:	add	r3, sp, #5568	; 0x15c0
   1c4ec:	add	r3, r3, #56	; 0x38
   1c4f0:	ldrd	r2, [r3]
   1c4f4:	add	ip, sp, #5632	; 0x1600
   1c4f8:	ldrd	r8, [ip]
   1c4fc:	eor	r2, r2, r8
   1c500:	eor	r3, r3, r9
   1c504:	lsl	ip, r7, #23
   1c508:	orr	ip, ip, r6, lsr #9
   1c50c:	add	r4, sp, #5632	; 0x1600
   1c510:	add	r4, r4, #12
   1c514:	str	ip, [r4]
   1c518:	lsl	ip, r6, #23
   1c51c:	orr	ip, ip, r7, lsr #9
   1c520:	add	r4, sp, #5632	; 0x1600
   1c524:	add	r4, r4, #8
   1c528:	str	ip, [r4]
   1c52c:	ldrd	r8, [r4]
   1c530:	eor	r8, r8, r2
   1c534:	eor	r9, r9, r3
   1c538:	adds	r8, r0, r8
   1c53c:	adc	r9, r1, r9
   1c540:	mov	r6, r8
   1c544:	mov	r7, r9
   1c548:	ldrd	r8, [sp, #40]	; 0x28
   1c54c:	adds	r8, r8, r6
   1c550:	adc	r9, r9, r7
   1c554:	strd	r8, [sp, #40]	; 0x28
   1c558:	ldrd	r4, [sp, #56]	; 0x38
   1c55c:	lsr	r3, r4, #28
   1c560:	orr	r2, r3, r5, lsl #4
   1c564:	add	r3, sp, #5632	; 0x1600
   1c568:	add	r3, r3, #16
   1c56c:	str	r2, [r3]
   1c570:	lsr	r3, r5, #28
   1c574:	orr	r2, r3, r4, lsl #4
   1c578:	add	r3, sp, #5632	; 0x1600
   1c57c:	add	r3, r3, #20
   1c580:	str	r2, [r3]
   1c584:	lsl	r3, r5, #30
   1c588:	orr	r2, r3, r4, lsr #2
   1c58c:	add	r3, sp, #5632	; 0x1600
   1c590:	add	r3, r3, #28
   1c594:	str	r2, [r3]
   1c598:	lsl	r3, r4, #30
   1c59c:	orr	r2, r3, r5, lsr #2
   1c5a0:	add	r3, sp, #5632	; 0x1600
   1c5a4:	add	r3, r3, #24
   1c5a8:	str	r2, [r3]
   1c5ac:	add	r3, sp, #5632	; 0x1600
   1c5b0:	add	r3, r3, #16
   1c5b4:	ldrd	r2, [r3]
   1c5b8:	add	r1, sp, #5632	; 0x1600
   1c5bc:	add	r1, r1, #24
   1c5c0:	ldrd	sl, [r1]
   1c5c4:	eor	r2, r2, sl
   1c5c8:	eor	r3, r3, fp
   1c5cc:	lsl	r1, r5, #25
   1c5d0:	orr	r1, r1, r4, lsr #7
   1c5d4:	add	r0, sp, #5632	; 0x1600
   1c5d8:	add	r0, r0, #36	; 0x24
   1c5dc:	str	r1, [r0]
   1c5e0:	lsl	r1, r4, #25
   1c5e4:	orr	r1, r1, r5, lsr #7
   1c5e8:	add	r0, sp, #5632	; 0x1600
   1c5ec:	add	r0, r0, #32
   1c5f0:	str	r1, [r0]
   1c5f4:	ldrd	sl, [r0]
   1c5f8:	eor	sl, sl, r2
   1c5fc:	eor	fp, fp, r3
   1c600:	mov	r2, sl
   1c604:	mov	r3, fp
   1c608:	ldrd	r8, [sp, #168]	; 0xa8
   1c60c:	orr	r0, r4, r8
   1c610:	orr	r1, r5, r9
   1c614:	ldrd	sl, [sp, #176]	; 0xb0
   1c618:	and	sl, sl, r0
   1c61c:	and	fp, fp, r1
   1c620:	mov	r0, sl
   1c624:	mov	r1, fp
   1c628:	and	r4, r4, r8
   1c62c:	and	r5, r5, r9
   1c630:	orr	sl, r4, r0
   1c634:	orr	fp, r5, r1
   1c638:	adds	r0, sl, r2
   1c63c:	adc	r1, fp, r3
   1c640:	adds	r2, r6, r0
   1c644:	adc	r3, r7, r1
   1c648:	strd	r2, [sp, #136]	; 0x88
   1c64c:	ldrd	r0, [sp, #144]	; 0x90
   1c650:	lsr	r3, r0, #1
   1c654:	orr	ip, r3, r1, lsl #31
   1c658:	add	r3, sp, #5632	; 0x1600
   1c65c:	add	r3, r3, #40	; 0x28
   1c660:	str	ip, [r3]
   1c664:	lsr	r3, r1, #1
   1c668:	orr	ip, r3, r0, lsl #31
   1c66c:	add	r3, sp, #5632	; 0x1600
   1c670:	add	r3, r3, #44	; 0x2c
   1c674:	str	ip, [r3]
   1c678:	lsr	r3, r0, #8
   1c67c:	orr	ip, r3, r1, lsl #24
   1c680:	add	r3, sp, #5632	; 0x1600
   1c684:	add	r3, r3, #48	; 0x30
   1c688:	str	ip, [r3]
   1c68c:	lsr	r3, r1, #8
   1c690:	orr	ip, r3, r0, lsl #24
   1c694:	add	r3, sp, #5632	; 0x1600
   1c698:	add	r3, r3, #52	; 0x34
   1c69c:	str	ip, [r3]
   1c6a0:	add	r3, sp, #5632	; 0x1600
   1c6a4:	add	r3, r3, #40	; 0x28
   1c6a8:	ldrd	r2, [r3]
   1c6ac:	add	ip, sp, #5632	; 0x1600
   1c6b0:	add	ip, ip, #48	; 0x30
   1c6b4:	ldrd	sl, [ip]
   1c6b8:	eor	r2, r2, sl
   1c6bc:	eor	r3, r3, fp
   1c6c0:	lsr	ip, r0, #7
   1c6c4:	orr	ip, ip, r1, lsl #25
   1c6c8:	str	ip, [sp, #936]	; 0x3a8
   1c6cc:	lsr	r1, r1, #7
   1c6d0:	str	r1, [sp, #940]	; 0x3ac
   1c6d4:	add	r1, sp, #936	; 0x3a8
   1c6d8:	ldrd	sl, [r1]
   1c6dc:	eor	sl, sl, r2
   1c6e0:	eor	fp, fp, r3
   1c6e4:	ldrd	r0, [sp, #16]
   1c6e8:	adds	r0, r0, sl
   1c6ec:	adc	r1, r1, fp
   1c6f0:	ldrd	sl, [sp, #96]	; 0x60
   1c6f4:	adds	sl, sl, r0
   1c6f8:	adc	fp, fp, r1
   1c6fc:	mov	r2, sl
   1c700:	mov	r3, fp
   1c704:	ldrd	sl, [sp, #120]	; 0x78
   1c708:	lsr	r1, sl, #19
   1c70c:	orr	r1, r1, fp, lsl #13
   1c710:	add	r0, sp, #5632	; 0x1600
   1c714:	add	r0, r0, #56	; 0x38
   1c718:	str	r1, [r0]
   1c71c:	lsr	r1, fp, #19
   1c720:	orr	r1, r1, sl, lsl #13
   1c724:	add	r0, sp, #5632	; 0x1600
   1c728:	add	r0, r0, #60	; 0x3c
   1c72c:	str	r1, [r0]
   1c730:	lsl	r1, fp, #3
   1c734:	orr	r1, r1, sl, lsr #29
   1c738:	add	r0, sp, #5696	; 0x1640
   1c73c:	add	r0, r0, #4
   1c740:	str	r1, [r0]
   1c744:	lsl	r1, sl, #3
   1c748:	orr	r1, r1, fp, lsr #29
   1c74c:	add	r0, sp, #5696	; 0x1640
   1c750:	str	r1, [r0]
   1c754:	add	r1, sp, #5632	; 0x1600
   1c758:	add	r1, r1, #56	; 0x38
   1c75c:	ldrd	r0, [r1]
   1c760:	add	ip, sp, #5696	; 0x1640
   1c764:	ldrd	r6, [ip]
   1c768:	eor	r0, r0, r6
   1c76c:	eor	r1, r1, r7
   1c770:	lsr	ip, sl, #6
   1c774:	orr	ip, ip, fp, lsl #26
   1c778:	str	ip, [sp, #944]	; 0x3b0
   1c77c:	lsr	ip, fp, #6
   1c780:	str	ip, [sp, #948]	; 0x3b4
   1c784:	add	ip, sp, #944	; 0x3b0
   1c788:	ldrd	sl, [ip]
   1c78c:	eor	sl, sl, r0
   1c790:	eor	fp, fp, r1
   1c794:	adds	sl, r2, sl
   1c798:	adc	fp, r3, fp
   1c79c:	ldrd	r6, [sp, #64]	; 0x40
   1c7a0:	mov	r0, r6
   1c7a4:	mov	r1, r7
   1c7a8:	ldrd	r2, [sp]
   1c7ac:	eor	r0, r0, r2
   1c7b0:	eor	r1, r1, r3
   1c7b4:	ldrd	r2, [sp, #40]	; 0x28
   1c7b8:	and	r2, r2, r0
   1c7bc:	and	r3, r3, r1
   1c7c0:	eor	r6, r6, r2
   1c7c4:	eor	r7, r7, r3
   1c7c8:	add	r3, pc, #896	; 0x380
   1c7cc:	ldrd	r2, [r3]
   1c7d0:	strd	sl, [sp, #168]	; 0xa8
   1c7d4:	adds	sl, sl, r2
   1c7d8:	adc	fp, fp, r3
   1c7dc:	ldrd	r4, [sp, #184]	; 0xb8
   1c7e0:	adds	r4, r4, sl
   1c7e4:	adc	r5, r5, fp
   1c7e8:	adds	r0, r6, r4
   1c7ec:	adc	r1, r7, r5
   1c7f0:	ldrd	sl, [sp, #40]	; 0x28
   1c7f4:	lsr	r3, sl, #14
   1c7f8:	orr	ip, r3, fp, lsl #18
   1c7fc:	add	r3, sp, #5696	; 0x1640
   1c800:	add	r3, r3, #8
   1c804:	str	ip, [r3]
   1c808:	lsr	r3, fp, #14
   1c80c:	orr	ip, r3, sl, lsl #18
   1c810:	add	r3, sp, #5696	; 0x1640
   1c814:	add	r3, r3, #12
   1c818:	str	ip, [r3]
   1c81c:	lsr	r3, sl, #18
   1c820:	orr	ip, r3, fp, lsl #14
   1c824:	add	r3, sp, #5696	; 0x1640
   1c828:	add	r3, r3, #16
   1c82c:	str	ip, [r3]
   1c830:	lsr	r3, fp, #18
   1c834:	orr	ip, r3, sl, lsl #14
   1c838:	add	r3, sp, #5696	; 0x1640
   1c83c:	add	r3, r3, #20
   1c840:	str	ip, [r3]
   1c844:	add	r3, sp, #5696	; 0x1640
   1c848:	add	r3, r3, #8
   1c84c:	ldrd	r2, [r3]
   1c850:	add	ip, sp, #5696	; 0x1640
   1c854:	add	ip, ip, #16
   1c858:	ldrd	r6, [ip]
   1c85c:	eor	r2, r2, r6
   1c860:	eor	r3, r3, r7
   1c864:	lsl	ip, fp, #23
   1c868:	orr	ip, ip, sl, lsr #9
   1c86c:	add	r4, sp, #5696	; 0x1640
   1c870:	add	r4, r4, #28
   1c874:	str	ip, [r4]
   1c878:	lsl	ip, sl, #23
   1c87c:	orr	ip, ip, fp, lsr #9
   1c880:	add	r4, sp, #5696	; 0x1640
   1c884:	add	r4, r4, #24
   1c888:	str	ip, [r4]
   1c88c:	ldrd	r4, [r4]
   1c890:	eor	r4, r4, r2
   1c894:	eor	r5, r5, r3
   1c898:	adds	r4, r0, r4
   1c89c:	adc	r5, r1, r5
   1c8a0:	ldrd	sl, [sp, #176]	; 0xb0
   1c8a4:	adds	sl, sl, r4
   1c8a8:	adc	fp, fp, r5
   1c8ac:	ldrd	r6, [sp, #136]	; 0x88
   1c8b0:	lsr	r3, r6, #28
   1c8b4:	orr	r1, r3, r7, lsl #4
   1c8b8:	add	r3, sp, #5696	; 0x1640
   1c8bc:	add	r3, r3, #32
   1c8c0:	str	r1, [r3]
   1c8c4:	lsr	r3, r7, #28
   1c8c8:	orr	r1, r3, r6, lsl #4
   1c8cc:	add	r3, sp, #5696	; 0x1640
   1c8d0:	add	r3, r3, #36	; 0x24
   1c8d4:	str	r1, [r3]
   1c8d8:	lsl	r3, r7, #30
   1c8dc:	orr	r1, r3, r6, lsr #2
   1c8e0:	add	r3, sp, #5696	; 0x1640
   1c8e4:	add	r3, r3, #44	; 0x2c
   1c8e8:	str	r1, [r3]
   1c8ec:	lsl	r3, r6, #30
   1c8f0:	orr	r1, r3, r7, lsr #2
   1c8f4:	add	r3, sp, #5696	; 0x1640
   1c8f8:	add	r3, r3, #40	; 0x28
   1c8fc:	str	r1, [r3]
   1c900:	add	r3, sp, #5696	; 0x1640
   1c904:	add	r3, r3, #32
   1c908:	ldrd	r2, [r3]
   1c90c:	add	r1, sp, #5696	; 0x1640
   1c910:	add	r1, r1, #40	; 0x28
   1c914:	ldrd	r0, [r1]
   1c918:	eor	r2, r2, r0
   1c91c:	eor	r3, r3, r1
   1c920:	lsl	r1, r7, #25
   1c924:	orr	r1, r1, r6, lsr #7
   1c928:	add	r0, sp, #5696	; 0x1640
   1c92c:	add	r0, r0, #52	; 0x34
   1c930:	str	r1, [r0]
   1c934:	lsl	r1, r6, #25
   1c938:	mov	ip, r7
   1c93c:	orr	r1, r1, r7, lsr #7
   1c940:	add	r0, sp, #5696	; 0x1640
   1c944:	add	r0, r0, #48	; 0x30
   1c948:	str	r1, [r0]
   1c94c:	ldrd	r0, [r0]
   1c950:	eor	r0, r0, r2
   1c954:	eor	r1, r1, r3
   1c958:	strd	r0, [sp, #16]
   1c95c:	ldrd	r2, [sp, #56]	; 0x38
   1c960:	orr	r2, r2, r6
   1c964:	orr	r3, r3, r7
   1c968:	mov	r0, r2
   1c96c:	mov	r1, r3
   1c970:	mov	r2, r8
   1c974:	mov	r3, r9
   1c978:	and	r2, r2, r0
   1c97c:	and	r3, r3, r1
   1c980:	mov	r0, r2
   1c984:	mov	r1, r3
   1c988:	mov	r2, r6
   1c98c:	ldrd	r6, [sp, #56]	; 0x38
   1c990:	and	r6, r6, r2
   1c994:	and	r7, r7, ip
   1c998:	orr	r2, r6, r0
   1c99c:	orr	r3, r7, r1
   1c9a0:	mov	r0, r2
   1c9a4:	mov	r1, r3
   1c9a8:	ldrd	r2, [sp, #16]
   1c9ac:	adds	r2, r2, r0
   1c9b0:	adc	r3, r3, r1
   1c9b4:	adds	r4, r4, r2
   1c9b8:	adc	r5, r5, r3
   1c9bc:	strd	r4, [sp, #184]	; 0xb8
   1c9c0:	ldrd	r4, [sp, #152]	; 0x98
   1c9c4:	lsr	r3, r4, #1
   1c9c8:	orr	ip, r3, r5, lsl #31
   1c9cc:	add	r3, sp, #5696	; 0x1640
   1c9d0:	add	r3, r3, #56	; 0x38
   1c9d4:	str	ip, [r3]
   1c9d8:	lsr	r3, r5, #1
   1c9dc:	orr	ip, r3, r4, lsl #31
   1c9e0:	add	r3, sp, #5696	; 0x1640
   1c9e4:	add	r3, r3, #60	; 0x3c
   1c9e8:	str	ip, [r3]
   1c9ec:	lsr	r3, r4, #8
   1c9f0:	orr	ip, r3, r5, lsl #24
   1c9f4:	add	r3, sp, #5760	; 0x1680
   1c9f8:	str	ip, [r3]
   1c9fc:	lsr	r3, r5, #8
   1ca00:	orr	r1, r3, r4, lsl #24
   1ca04:	add	r3, sp, #5760	; 0x1680
   1ca08:	add	r3, r3, #4
   1ca0c:	str	r1, [r3]
   1ca10:	add	r3, sp, #5696	; 0x1640
   1ca14:	add	r3, r3, #56	; 0x38
   1ca18:	ldrd	r2, [r3]
   1ca1c:	add	r1, sp, #5760	; 0x1680
   1ca20:	ldrd	r0, [r1]
   1ca24:	eor	r2, r2, r0
   1ca28:	eor	r3, r3, r1
   1ca2c:	mov	r0, r2
   1ca30:	mov	r1, r3
   1ca34:	lsr	ip, r4, #7
   1ca38:	orr	ip, ip, r5, lsl #25
   1ca3c:	str	ip, [sp, #952]	; 0x3b8
   1ca40:	lsr	ip, r5, #7
   1ca44:	str	ip, [sp, #956]	; 0x3bc
   1ca48:	add	r3, sp, #952	; 0x3b8
   1ca4c:	ldrd	r2, [r3]
   1ca50:	eor	r2, r2, r0
   1ca54:	eor	r3, r3, r1
   1ca58:	mov	r0, r2
   1ca5c:	mov	r1, r3
   1ca60:	ldrd	r2, [sp, #144]	; 0x90
   1ca64:	adds	r2, r2, r0
   1ca68:	adc	r3, r3, r1
   1ca6c:	mov	r0, r2
   1ca70:	mov	r1, r3
   1ca74:	ldrd	r2, [sp, #112]	; 0x70
   1ca78:	adds	r2, r2, r0
   1ca7c:	adc	r3, r3, r1
   1ca80:	mov	r0, r2
   1ca84:	mov	r1, r3
   1ca88:	ldrd	r4, [sp, #128]	; 0x80
   1ca8c:	lsr	r3, r4, #19
   1ca90:	orr	ip, r3, r5, lsl #13
   1ca94:	add	r3, sp, #5760	; 0x1680
   1ca98:	add	r3, r3, #8
   1ca9c:	str	ip, [r3]
   1caa0:	lsr	r3, r5, #19
   1caa4:	orr	ip, r3, r4, lsl #13
   1caa8:	add	r3, sp, #5760	; 0x1680
   1caac:	add	r3, r3, #12
   1cab0:	str	ip, [r3]
   1cab4:	lsl	r3, r5, #3
   1cab8:	orr	ip, r3, r4, lsr #29
   1cabc:	add	r3, sp, #5760	; 0x1680
   1cac0:	add	r3, r3, #20
   1cac4:	str	ip, [r3]
   1cac8:	lsl	r3, r4, #3
   1cacc:	orr	ip, r3, r5, lsr #29
   1cad0:	add	r3, sp, #5760	; 0x1680
   1cad4:	add	r3, r3, #16
   1cad8:	str	ip, [r3]
   1cadc:	add	r3, sp, #5760	; 0x1680
   1cae0:	add	r3, r3, #8
   1cae4:	ldrd	r2, [r3]
   1cae8:	add	ip, sp, #5760	; 0x1680
   1caec:	add	ip, ip, #16
   1caf0:	ldrd	r6, [ip]
   1caf4:	eor	r2, r2, r6
   1caf8:	eor	r3, r3, r7
   1cafc:	lsr	ip, r4, #6
   1cb00:	orr	ip, ip, r5, lsl #26
   1cb04:	str	ip, [sp, #960]	; 0x3c0
   1cb08:	lsr	ip, r5, #6
   1cb0c:	str	ip, [sp, #964]	; 0x3c4
   1cb10:	add	ip, sp, #960	; 0x3c0
   1cb14:	ldrd	r4, [ip]
   1cb18:	eor	r4, r4, r2
   1cb1c:	eor	r5, r5, r3
   1cb20:	adds	r4, r0, r4
   1cb24:	adc	r5, r1, r5
   1cb28:	mov	r6, r4
   1cb2c:	mov	r7, r5
   1cb30:	ldrd	r0, [sp]
   1cb34:	ldrd	r4, [sp, #40]	; 0x28
   1cb38:	eor	r0, r0, r4
   1cb3c:	eor	r1, r1, r5
   1cb40:	mov	r4, sl
   1cb44:	mov	r5, fp
   1cb48:	mov	r2, sl
   1cb4c:	b	1cb60 <abort@plt+0xc680>
   1cb50:	sbclt	r7, r6, #344064	; 0x54000
   1cb54:	mrclt	3, 7, sl, cr9, cr7, {7}
   1cb58:	cmn	r2, #-1409286144	; 0xac000000
   1cb5c:			; <UNDEFINED> instruction: 0xc67178f2
   1cb60:	mov	r3, fp
   1cb64:	and	r2, r2, r0
   1cb68:	and	r3, r3, r1
   1cb6c:	mov	r0, r2
   1cb70:	mov	r1, r3
   1cb74:	ldrd	r2, [sp]
   1cb78:	eor	r2, r2, r0
   1cb7c:	eor	r3, r3, r1
   1cb80:	mov	r0, r2
   1cb84:	mov	r1, r3
   1cb88:	sub	r3, pc, #56	; 0x38
   1cb8c:	ldrd	r2, [r3]
   1cb90:	strd	r6, [sp, #144]	; 0x90
   1cb94:	adds	sl, r6, r2
   1cb98:	adc	fp, r7, r3
   1cb9c:	mov	r2, sl
   1cba0:	mov	r3, fp
   1cba4:	ldrd	sl, [sp, #64]	; 0x40
   1cba8:	adds	sl, sl, r2
   1cbac:	adc	fp, fp, r3
   1cbb0:	adds	r0, r0, sl
   1cbb4:	adc	r1, r1, fp
   1cbb8:	lsr	r3, r4, #14
   1cbbc:	orr	ip, r3, r5, lsl #18
   1cbc0:	add	r3, sp, #5760	; 0x1680
   1cbc4:	add	r3, r3, #24
   1cbc8:	str	ip, [r3]
   1cbcc:	lsr	r3, r5, #14
   1cbd0:	orr	ip, r3, r4, lsl #18
   1cbd4:	add	r3, sp, #5760	; 0x1680
   1cbd8:	add	r3, r3, #28
   1cbdc:	str	ip, [r3]
   1cbe0:	lsr	r3, r4, #18
   1cbe4:	orr	ip, r3, r5, lsl #14
   1cbe8:	add	r3, sp, #5760	; 0x1680
   1cbec:	add	r3, r3, #32
   1cbf0:	str	ip, [r3]
   1cbf4:	lsr	r3, r5, #18
   1cbf8:	orr	ip, r3, r4, lsl #14
   1cbfc:	add	r3, sp, #5760	; 0x1680
   1cc00:	add	r3, r3, #36	; 0x24
   1cc04:	str	ip, [r3]
   1cc08:	add	r3, sp, #5760	; 0x1680
   1cc0c:	add	r3, r3, #24
   1cc10:	ldrd	r2, [r3]
   1cc14:	add	ip, sp, #5760	; 0x1680
   1cc18:	add	ip, ip, #32
   1cc1c:	ldrd	r6, [ip]
   1cc20:	eor	r2, r2, r6
   1cc24:	eor	r3, r3, r7
   1cc28:	lsl	ip, r5, #23
   1cc2c:	orr	ip, ip, r4, lsr #9
   1cc30:	add	r6, sp, #5760	; 0x1680
   1cc34:	add	r6, r6, #44	; 0x2c
   1cc38:	str	ip, [r6]
   1cc3c:	lsl	ip, r4, #23
   1cc40:	strd	r4, [sp, #176]	; 0xb0
   1cc44:	orr	ip, ip, r5, lsr #9
   1cc48:	add	r4, sp, #5760	; 0x1680
   1cc4c:	add	r4, r4, #40	; 0x28
   1cc50:	str	ip, [r4]
   1cc54:	ldrd	sl, [r4]
   1cc58:	eor	sl, sl, r2
   1cc5c:	eor	fp, fp, r3
   1cc60:	adds	sl, r0, sl
   1cc64:	adc	fp, r1, fp
   1cc68:	mov	r2, r8
   1cc6c:	mov	r3, r9
   1cc70:	mov	r8, sl
   1cc74:	mov	r9, fp
   1cc78:	adds	r2, r2, sl
   1cc7c:	adc	r3, r3, fp
   1cc80:	mov	sl, r2
   1cc84:	mov	fp, r3
   1cc88:	ldrd	r4, [sp, #184]	; 0xb8
   1cc8c:	lsr	r3, r4, #28
   1cc90:	orr	r1, r3, r5, lsl #4
   1cc94:	add	r3, sp, #5760	; 0x1680
   1cc98:	add	r3, r3, #48	; 0x30
   1cc9c:	str	r1, [r3]
   1cca0:	lsr	r3, r5, #28
   1cca4:	orr	r1, r3, r4, lsl #4
   1cca8:	add	r3, sp, #5760	; 0x1680
   1ccac:	add	r3, r3, #52	; 0x34
   1ccb0:	str	r1, [r3]
   1ccb4:	lsl	r3, r5, #30
   1ccb8:	orr	r1, r3, r4, lsr #2
   1ccbc:	add	r3, sp, #5760	; 0x1680
   1ccc0:	add	r3, r3, #60	; 0x3c
   1ccc4:	str	r1, [r3]
   1ccc8:	lsl	r3, r4, #30
   1cccc:	orr	r1, r3, r5, lsr #2
   1ccd0:	add	r3, sp, #5760	; 0x1680
   1ccd4:	add	r3, r3, #56	; 0x38
   1ccd8:	str	r1, [r3]
   1ccdc:	add	r3, sp, #5760	; 0x1680
   1cce0:	add	r3, r3, #48	; 0x30
   1cce4:	ldrd	r2, [r3]
   1cce8:	add	r1, sp, #5760	; 0x1680
   1ccec:	add	r1, r1, #56	; 0x38
   1ccf0:	ldrd	r6, [r1]
   1ccf4:	eor	r2, r2, r6
   1ccf8:	eor	r3, r3, r7
   1ccfc:	lsl	r1, r5, #25
   1cd00:	orr	r1, r1, r4, lsr #7
   1cd04:	add	r0, sp, #5824	; 0x16c0
   1cd08:	add	r0, r0, #4
   1cd0c:	str	r1, [r0]
   1cd10:	lsl	r1, r4, #25
   1cd14:	orr	r1, r1, r5, lsr #7
   1cd18:	add	r0, sp, #5824	; 0x16c0
   1cd1c:	str	r1, [r0]
   1cd20:	ldrd	r0, [r0]
   1cd24:	eor	r0, r0, r2
   1cd28:	eor	r1, r1, r3
   1cd2c:	strd	r0, [sp, #16]
   1cd30:	ldrd	r6, [sp, #136]	; 0x88
   1cd34:	orr	r2, r6, r4
   1cd38:	orr	r3, r7, r5
   1cd3c:	mov	r0, r2
   1cd40:	mov	r1, r3
   1cd44:	ldrd	r2, [sp, #56]	; 0x38
   1cd48:	and	r2, r2, r0
   1cd4c:	and	r3, r3, r1
   1cd50:	mov	r0, r2
   1cd54:	mov	r1, r3
   1cd58:	and	r6, r6, r4
   1cd5c:	and	r7, r7, r5
   1cd60:	orr	r6, r6, r0
   1cd64:	orr	r7, r7, r1
   1cd68:	mov	r0, r6
   1cd6c:	mov	r1, r7
   1cd70:	ldrd	r6, [sp, #16]
   1cd74:	adds	r6, r6, r0
   1cd78:	adc	r7, r7, r1
   1cd7c:	adds	r2, r8, r6
   1cd80:	adc	r3, r9, r7
   1cd84:	strd	r2, [sp, #64]	; 0x40
   1cd88:	ldrd	r0, [sp, #160]	; 0xa0
   1cd8c:	lsr	r3, r0, #1
   1cd90:	orr	ip, r3, r1, lsl #31
   1cd94:	add	r3, sp, #5824	; 0x16c0
   1cd98:	add	r3, r3, #8
   1cd9c:	str	ip, [r3]
   1cda0:	lsr	r3, r1, #1
   1cda4:	orr	ip, r3, r0, lsl #31
   1cda8:	add	r3, sp, #5824	; 0x16c0
   1cdac:	add	r3, r3, #12
   1cdb0:	str	ip, [r3]
   1cdb4:	lsr	r3, r0, #8
   1cdb8:	orr	ip, r3, r1, lsl #24
   1cdbc:	add	r3, sp, #5824	; 0x16c0
   1cdc0:	add	r3, r3, #16
   1cdc4:	str	ip, [r3]
   1cdc8:	lsr	r3, r1, #8
   1cdcc:	orr	ip, r3, r0, lsl #24
   1cdd0:	add	r3, sp, #5824	; 0x16c0
   1cdd4:	add	r3, r3, #20
   1cdd8:	str	ip, [r3]
   1cddc:	add	r3, sp, #5824	; 0x16c0
   1cde0:	add	r3, r3, #8
   1cde4:	ldrd	r2, [r3]
   1cde8:	add	ip, sp, #5824	; 0x16c0
   1cdec:	add	ip, ip, #16
   1cdf0:	ldrd	r6, [ip]
   1cdf4:	eor	r2, r2, r6
   1cdf8:	eor	r3, r3, r7
   1cdfc:	lsr	ip, r0, #7
   1ce00:	orr	ip, ip, r1, lsl #25
   1ce04:	str	ip, [sp, #968]	; 0x3c8
   1ce08:	lsr	r1, r1, #7
   1ce0c:	str	r1, [sp, #972]	; 0x3cc
   1ce10:	add	r1, sp, #968	; 0x3c8
   1ce14:	ldrd	r6, [r1]
   1ce18:	eor	r6, r6, r2
   1ce1c:	eor	r7, r7, r3
   1ce20:	ldrd	r0, [sp, #152]	; 0x98
   1ce24:	adds	r0, r0, r6
   1ce28:	adc	r1, r1, r7
   1ce2c:	mov	r2, r0
   1ce30:	mov	r3, r1
   1ce34:	ldrd	r0, [sp, #48]	; 0x30
   1ce38:	adds	r0, r0, r2
   1ce3c:	adc	r1, r1, r3
   1ce40:	strd	r0, [sp, #16]
   1ce44:	ldrd	r6, [sp, #168]	; 0xa8
   1ce48:	lsr	r1, r6, #19
   1ce4c:	orr	r1, r1, r7, lsl #13
   1ce50:	add	r3, sp, #5824	; 0x16c0
   1ce54:	add	r3, r3, #24
   1ce58:	str	r1, [r3]
   1ce5c:	lsr	r1, r7, #19
   1ce60:	orr	r1, r1, r6, lsl #13
   1ce64:	add	r3, sp, #5824	; 0x16c0
   1ce68:	add	r3, r3, #28
   1ce6c:	str	r1, [r3]
   1ce70:	lsl	r1, r7, #3
   1ce74:	orr	r1, r1, r6, lsr #29
   1ce78:	add	r3, sp, #5824	; 0x16c0
   1ce7c:	add	r3, r3, #36	; 0x24
   1ce80:	str	r1, [r3]
   1ce84:	lsl	r1, r6, #3
   1ce88:	orr	r1, r1, r7, lsr #29
   1ce8c:	add	r3, sp, #5824	; 0x16c0
   1ce90:	add	r3, r3, #32
   1ce94:	str	r1, [r3]
   1ce98:	add	r3, sp, #5824	; 0x16c0
   1ce9c:	add	r3, r3, #24
   1cea0:	ldrd	r0, [r3]
   1cea4:	add	r3, sp, #5824	; 0x16c0
   1cea8:	add	r3, r3, #32
   1ceac:	ldrd	r2, [r3]
   1ceb0:	eor	r0, r0, r2
   1ceb4:	eor	r1, r1, r3
   1ceb8:	lsr	ip, r6, #6
   1cebc:	orr	ip, ip, r7, lsl #26
   1cec0:	str	ip, [sp, #976]	; 0x3d0
   1cec4:	lsr	ip, r7, #6
   1cec8:	str	ip, [sp, #980]	; 0x3d4
   1cecc:	add	r3, sp, #976	; 0x3d0
   1ced0:	ldrd	r6, [r3]
   1ced4:	eor	r6, r6, r0
   1ced8:	eor	r7, r7, r1
   1cedc:	ldrd	r8, [sp, #16]
   1cee0:	adds	r8, r8, r6
   1cee4:	adc	r9, r9, r7
   1cee8:	mov	r6, r8
   1ceec:	mov	r7, r9
   1cef0:	mov	r2, r8
   1cef4:	mov	r3, r9
   1cef8:	add	r1, sp, #7104	; 0x1bc0
   1cefc:	add	r1, r1, #16
   1cf00:	strd	r2, [r1]
   1cf04:	ldrd	r0, [sp, #176]	; 0xb0
   1cf08:	ldrd	r2, [sp, #40]	; 0x28
   1cf0c:	mov	r8, r2
   1cf10:	mov	r9, r3
   1cf14:	eor	r8, r8, r0
   1cf18:	eor	r9, r9, r1
   1cf1c:	mov	r0, r8
   1cf20:	mov	r1, r9
   1cf24:	and	r0, r0, sl
   1cf28:	and	r1, r1, fp
   1cf2c:	mov	r8, r2
   1cf30:	mov	r9, r3
   1cf34:	eor	r8, r8, r0
   1cf38:	eor	r9, r9, r1
   1cf3c:	add	r3, pc, #900	; 0x384
   1cf40:	ldrd	r2, [r3]
   1cf44:	strd	r6, [sp, #192]	; 0xc0
   1cf48:	adds	r6, r6, r2
   1cf4c:	adc	r7, r7, r3
   1cf50:	mov	r2, r6
   1cf54:	mov	r3, r7
   1cf58:	ldrd	r6, [sp]
   1cf5c:	adds	r6, r6, r2
   1cf60:	adc	r7, r7, r3
   1cf64:	adds	r0, r8, r6
   1cf68:	adc	r1, r9, r7
   1cf6c:	lsr	r3, sl, #14
   1cf70:	orr	ip, r3, fp, lsl #18
   1cf74:	add	r3, sp, #5824	; 0x16c0
   1cf78:	add	r3, r3, #40	; 0x28
   1cf7c:	str	ip, [r3]
   1cf80:	lsr	r3, fp, #14
   1cf84:	orr	ip, r3, sl, lsl #18
   1cf88:	add	r3, sp, #5824	; 0x16c0
   1cf8c:	add	r3, r3, #44	; 0x2c
   1cf90:	str	ip, [r3]
   1cf94:	lsr	r3, sl, #18
   1cf98:	orr	ip, r3, fp, lsl #14
   1cf9c:	add	r3, sp, #5824	; 0x16c0
   1cfa0:	add	r3, r3, #48	; 0x30
   1cfa4:	str	ip, [r3]
   1cfa8:	lsr	r3, fp, #18
   1cfac:	orr	ip, r3, sl, lsl #14
   1cfb0:	add	r3, sp, #5824	; 0x16c0
   1cfb4:	add	r3, r3, #52	; 0x34
   1cfb8:	str	ip, [r3]
   1cfbc:	add	r3, sp, #5824	; 0x16c0
   1cfc0:	add	r3, r3, #40	; 0x28
   1cfc4:	ldrd	r2, [r3]
   1cfc8:	add	ip, sp, #5824	; 0x16c0
   1cfcc:	add	ip, ip, #48	; 0x30
   1cfd0:	ldrd	r6, [ip]
   1cfd4:	eor	r2, r2, r6
   1cfd8:	eor	r3, r3, r7
   1cfdc:	lsl	ip, fp, #23
   1cfe0:	orr	ip, ip, sl, lsr #9
   1cfe4:	add	r6, sp, #5824	; 0x16c0
   1cfe8:	add	r6, r6, #60	; 0x3c
   1cfec:	str	ip, [r6]
   1cff0:	lsl	ip, sl, #23
   1cff4:	orr	ip, ip, fp, lsr #9
   1cff8:	add	r6, sp, #5824	; 0x16c0
   1cffc:	add	r6, r6, #56	; 0x38
   1d000:	str	ip, [r6]
   1d004:	ldrd	r6, [r6]
   1d008:	eor	r6, r6, r2
   1d00c:	eor	r7, r7, r3
   1d010:	adds	r6, r0, r6
   1d014:	adc	r7, r1, r7
   1d018:	mov	r2, r6
   1d01c:	mov	r3, r7
   1d020:	strd	r2, [sp]
   1d024:	ldrd	r0, [sp, #56]	; 0x38
   1d028:	adds	r0, r0, r6
   1d02c:	adc	r1, r1, r7
   1d030:	mov	r6, r0
   1d034:	mov	r7, r1
   1d038:	ldrd	r0, [sp, #64]	; 0x40
   1d03c:	lsr	r3, r0, #28
   1d040:	orr	ip, r3, r1, lsl #4
   1d044:	add	r3, sp, #5888	; 0x1700
   1d048:	str	ip, [r3]
   1d04c:	lsr	r3, r1, #28
   1d050:	orr	ip, r3, r0, lsl #4
   1d054:	add	r3, sp, #5888	; 0x1700
   1d058:	add	r3, r3, #4
   1d05c:	str	ip, [r3]
   1d060:	lsl	r3, r1, #30
   1d064:	orr	ip, r3, r0, lsr #2
   1d068:	add	r3, sp, #5888	; 0x1700
   1d06c:	add	r3, r3, #12
   1d070:	str	ip, [r3]
   1d074:	lsl	r3, r0, #30
   1d078:	orr	ip, r3, r1, lsr #2
   1d07c:	add	r3, sp, #5888	; 0x1700
   1d080:	add	r3, r3, #8
   1d084:	str	ip, [r3]
   1d088:	add	r3, sp, #5888	; 0x1700
   1d08c:	ldrd	r2, [r3]
   1d090:	add	ip, sp, #5888	; 0x1700
   1d094:	add	ip, ip, #8
   1d098:	ldrd	r8, [ip]
   1d09c:	eor	r2, r2, r8
   1d0a0:	eor	r3, r3, r9
   1d0a4:	mov	r8, r0
   1d0a8:	mov	r9, r1
   1d0ac:	lsl	r1, r1, #25
   1d0b0:	orr	r1, r1, r8, lsr #7
   1d0b4:	add	r0, sp, #5888	; 0x1700
   1d0b8:	add	r0, r0, #20
   1d0bc:	str	r1, [r0]
   1d0c0:	lsl	r1, r8, #25
   1d0c4:	orr	r1, r1, r9, lsr #7
   1d0c8:	add	r0, sp, #5888	; 0x1700
   1d0cc:	add	r0, r0, #16
   1d0d0:	str	r1, [r0]
   1d0d4:	ldrd	r0, [r0]
   1d0d8:	eor	r0, r0, r2
   1d0dc:	eor	r1, r1, r3
   1d0e0:	strd	r0, [sp, #16]
   1d0e4:	orr	r0, r4, r8
   1d0e8:	orr	r1, r5, r9
   1d0ec:	ldrd	r2, [sp, #136]	; 0x88
   1d0f0:	and	r2, r2, r0
   1d0f4:	and	r3, r3, r1
   1d0f8:	mov	r0, r2
   1d0fc:	mov	r1, r3
   1d100:	and	r4, r4, r8
   1d104:	and	r5, r5, r9
   1d108:	orr	r0, r0, r4
   1d10c:	orr	r1, r1, r5
   1d110:	ldrd	r2, [sp, #16]
   1d114:	adds	r2, r2, r0
   1d118:	adc	r3, r3, r1
   1d11c:	mov	r0, r2
   1d120:	mov	r1, r3
   1d124:	ldrd	r2, [sp]
   1d128:	adds	r2, r2, r0
   1d12c:	adc	r3, r3, r1
   1d130:	strd	r2, [sp]
   1d134:	ldrd	r0, [sp, #24]
   1d138:	lsr	r3, r0, #1
   1d13c:	orr	ip, r3, r1, lsl #31
   1d140:	add	r3, sp, #5888	; 0x1700
   1d144:	add	r3, r3, #24
   1d148:	str	ip, [r3]
   1d14c:	lsr	r3, r1, #1
   1d150:	orr	ip, r3, r0, lsl #31
   1d154:	add	r3, sp, #5888	; 0x1700
   1d158:	add	r3, r3, #28
   1d15c:	str	ip, [r3]
   1d160:	lsr	r3, r0, #8
   1d164:	orr	ip, r3, r1, lsl #24
   1d168:	add	r3, sp, #5888	; 0x1700
   1d16c:	add	r3, r3, #32
   1d170:	str	ip, [r3]
   1d174:	lsr	r3, r1, #8
   1d178:	orr	ip, r3, r0, lsl #24
   1d17c:	add	r3, sp, #5888	; 0x1700
   1d180:	add	r3, r3, #36	; 0x24
   1d184:	str	ip, [r3]
   1d188:	add	r3, sp, #5888	; 0x1700
   1d18c:	add	r3, r3, #24
   1d190:	ldrd	r2, [r3]
   1d194:	add	ip, sp, #5888	; 0x1700
   1d198:	add	ip, ip, #32
   1d19c:	ldrd	r8, [ip]
   1d1a0:	eor	r2, r2, r8
   1d1a4:	eor	r3, r3, r9
   1d1a8:	lsr	ip, r0, #7
   1d1ac:	orr	ip, ip, r1, lsl #25
   1d1b0:	str	ip, [sp, #984]	; 0x3d8
   1d1b4:	lsr	r1, r1, #7
   1d1b8:	str	r1, [sp, #988]	; 0x3dc
   1d1bc:	add	r1, sp, #984	; 0x3d8
   1d1c0:	ldrd	r4, [r1]
   1d1c4:	eor	r4, r4, r2
   1d1c8:	eor	r5, r5, r3
   1d1cc:	ldrd	r0, [sp, #160]	; 0xa0
   1d1d0:	adds	r0, r0, r4
   1d1d4:	adc	r1, r1, r5
   1d1d8:	ldrd	r4, [sp, #8]
   1d1dc:	adds	r4, r4, r0
   1d1e0:	adc	r5, r5, r1
   1d1e4:	mov	r2, r4
   1d1e8:	mov	r3, r5
   1d1ec:	ldrd	r4, [sp, #144]	; 0x90
   1d1f0:	lsr	r1, r4, #19
   1d1f4:	orr	r1, r1, r5, lsl #13
   1d1f8:	add	r0, sp, #5888	; 0x1700
   1d1fc:	add	r0, r0, #40	; 0x28
   1d200:	str	r1, [r0]
   1d204:	lsr	r1, r5, #19
   1d208:	orr	r1, r1, r4, lsl #13
   1d20c:	add	r0, sp, #5888	; 0x1700
   1d210:	add	r0, r0, #44	; 0x2c
   1d214:	str	r1, [r0]
   1d218:	lsl	r1, r5, #3
   1d21c:	orr	r1, r1, r4, lsr #29
   1d220:	add	r0, sp, #5888	; 0x1700
   1d224:	add	r0, r0, #52	; 0x34
   1d228:	str	r1, [r0]
   1d22c:	lsl	r1, r4, #3
   1d230:	orr	r1, r1, r5, lsr #29
   1d234:	add	r0, sp, #5888	; 0x1700
   1d238:	add	r0, r0, #48	; 0x30
   1d23c:	str	r1, [r0]
   1d240:	add	r1, sp, #5888	; 0x1700
   1d244:	add	r1, r1, #40	; 0x28
   1d248:	ldrd	r0, [r1]
   1d24c:	add	ip, sp, #5888	; 0x1700
   1d250:	add	ip, ip, #48	; 0x30
   1d254:	ldrd	r8, [ip]
   1d258:	eor	r0, r0, r8
   1d25c:	eor	r1, r1, r9
   1d260:	lsr	ip, r4, #6
   1d264:	orr	ip, ip, r5, lsl #26
   1d268:	str	ip, [sp, #992]	; 0x3e0
   1d26c:	lsr	ip, r5, #6
   1d270:	str	ip, [sp, #996]	; 0x3e4
   1d274:	add	ip, sp, #992	; 0x3e0
   1d278:	ldrd	r4, [ip]
   1d27c:	eor	r4, r4, r0
   1d280:	eor	r5, r5, r1
   1d284:	adds	r4, r2, r4
   1d288:	adc	r5, r3, r5
   1d28c:	mov	r8, r4
   1d290:	mov	r9, r5
   1d294:	mov	r2, r4
   1d298:	mov	r3, r5
   1d29c:	add	r1, sp, #7104	; 0x1bc0
   1d2a0:	add	r1, r1, #24
   1d2a4:	strd	r2, [r1]
   1d2a8:	ldrd	r4, [sp, #176]	; 0xb0
   1d2ac:	mov	r0, r4
   1d2b0:	mov	r1, r5
   1d2b4:	eor	r0, r0, sl
   1d2b8:	eor	r1, r1, fp
   1d2bc:	and	r0, r0, r6
   1d2c0:	b	1d2d8 <abort@plt+0xcdf8>
   1d2c4:	nop			; (mov r0, r0)
   1d2c8:	b	9b5940 <stderr@@GLIBC_2.4+0x9848f8>
   1d2cc:	bgt	9ece0c <stderr@@GLIBC_2.4+0x9bbdc4>
   1d2d0:	biccs	ip, r0, r7, lsl #4
   1d2d4:	orrle	fp, r6, r7, asr #17
   1d2d8:	and	r1, r1, r7
   1d2dc:	mov	r2, r4
   1d2e0:	mov	r3, r5
   1d2e4:	eor	r2, r2, r0
   1d2e8:	eor	r3, r3, r1
   1d2ec:	mov	r0, r2
   1d2f0:	mov	r1, r3
   1d2f4:	sub	r3, pc, #44	; 0x2c
   1d2f8:	ldrd	r2, [r3]
   1d2fc:	strd	r8, [sp, #152]	; 0x98
   1d300:	adds	r4, r8, r2
   1d304:	adc	r5, r9, r3
   1d308:	mov	r2, r4
   1d30c:	mov	r3, r5
   1d310:	ldrd	r4, [sp, #40]	; 0x28
   1d314:	adds	r4, r4, r2
   1d318:	adc	r5, r5, r3
   1d31c:	adds	r0, r0, r4
   1d320:	adc	r1, r1, r5
   1d324:	lsr	r3, r6, #14
   1d328:	orr	ip, r3, r7, lsl #18
   1d32c:	add	r3, sp, #5888	; 0x1700
   1d330:	add	r3, r3, #56	; 0x38
   1d334:	str	ip, [r3]
   1d338:	lsr	r3, r7, #14
   1d33c:	orr	ip, r3, r6, lsl #18
   1d340:	add	r3, sp, #5888	; 0x1700
   1d344:	add	r3, r3, #60	; 0x3c
   1d348:	str	ip, [r3]
   1d34c:	lsr	r3, r6, #18
   1d350:	orr	ip, r3, r7, lsl #14
   1d354:	add	r3, sp, #5952	; 0x1740
   1d358:	str	ip, [r3]
   1d35c:	lsr	r3, r7, #18
   1d360:	orr	ip, r3, r6, lsl #14
   1d364:	add	r3, sp, #5952	; 0x1740
   1d368:	add	r3, r3, #4
   1d36c:	str	ip, [r3]
   1d370:	add	r3, sp, #5888	; 0x1700
   1d374:	add	r3, r3, #56	; 0x38
   1d378:	ldrd	r8, [r3]
   1d37c:	add	r3, sp, #5952	; 0x1740
   1d380:	ldrd	r2, [r3]
   1d384:	eor	r8, r8, r2
   1d388:	eor	r9, r9, r3
   1d38c:	mov	r2, r8
   1d390:	mov	r3, r9
   1d394:	lsl	ip, r7, #23
   1d398:	orr	ip, ip, r6, lsr #9
   1d39c:	add	r4, sp, #5952	; 0x1740
   1d3a0:	add	r4, r4, #12
   1d3a4:	str	ip, [r4]
   1d3a8:	lsl	ip, r6, #23
   1d3ac:	orr	ip, ip, r7, lsr #9
   1d3b0:	add	r4, sp, #5952	; 0x1740
   1d3b4:	add	r4, r4, #8
   1d3b8:	str	ip, [r4]
   1d3bc:	ldrd	r8, [r4]
   1d3c0:	eor	r8, r8, r2
   1d3c4:	eor	r9, r9, r3
   1d3c8:	adds	r8, r0, r8
   1d3cc:	adc	r9, r1, r9
   1d3d0:	mov	r4, r8
   1d3d4:	mov	r5, r9
   1d3d8:	ldrd	r8, [sp, #136]	; 0x88
   1d3dc:	adds	r8, r8, r4
   1d3e0:	adc	r9, r9, r5
   1d3e4:	strd	r8, [sp, #16]
   1d3e8:	ldrd	r8, [sp]
   1d3ec:	lsr	r3, r8, #28
   1d3f0:	orr	r1, r3, r9, lsl #4
   1d3f4:	add	r3, sp, #5952	; 0x1740
   1d3f8:	add	r3, r3, #16
   1d3fc:	str	r1, [r3]
   1d400:	lsr	r3, r9, #28
   1d404:	orr	r1, r3, r8, lsl #4
   1d408:	add	r3, sp, #5952	; 0x1740
   1d40c:	add	r3, r3, #20
   1d410:	str	r1, [r3]
   1d414:	lsl	r3, r9, #30
   1d418:	orr	r1, r3, r8, lsr #2
   1d41c:	add	r3, sp, #5952	; 0x1740
   1d420:	add	r3, r3, #28
   1d424:	str	r1, [r3]
   1d428:	lsl	r3, r8, #30
   1d42c:	orr	r1, r3, r9, lsr #2
   1d430:	add	r3, sp, #5952	; 0x1740
   1d434:	add	r3, r3, #24
   1d438:	str	r1, [r3]
   1d43c:	add	r3, sp, #5952	; 0x1740
   1d440:	add	r3, r3, #16
   1d444:	ldrd	r8, [r3]
   1d448:	add	r3, sp, #5952	; 0x1740
   1d44c:	add	r3, r3, #24
   1d450:	ldrd	r2, [r3]
   1d454:	eor	r8, r8, r2
   1d458:	eor	r9, r9, r3
   1d45c:	mov	r2, r8
   1d460:	mov	r3, r9
   1d464:	ldrd	r8, [sp]
   1d468:	lsl	r1, r9, #25
   1d46c:	orr	r1, r1, r8, lsr #7
   1d470:	add	r0, sp, #5952	; 0x1740
   1d474:	add	r0, r0, #36	; 0x24
   1d478:	str	r1, [r0]
   1d47c:	lsl	r1, r8, #25
   1d480:	orr	r1, r1, r9, lsr #7
   1d484:	add	r0, sp, #5952	; 0x1740
   1d488:	add	r0, r0, #32
   1d48c:	str	r1, [r0]
   1d490:	ldrd	r8, [r0]
   1d494:	eor	r8, r8, r2
   1d498:	eor	r9, r9, r3
   1d49c:	strd	r8, [sp, #40]	; 0x28
   1d4a0:	ldrd	r8, [sp, #64]	; 0x40
   1d4a4:	ldrd	r0, [sp]
   1d4a8:	orr	r0, r0, r8
   1d4ac:	orr	r1, r1, r9
   1d4b0:	ldrd	r2, [sp, #184]	; 0xb8
   1d4b4:	and	r2, r2, r0
   1d4b8:	and	r3, r3, r1
   1d4bc:	mov	r0, r2
   1d4c0:	mov	r1, r3
   1d4c4:	ldrd	r8, [sp, #64]	; 0x40
   1d4c8:	ldrd	r2, [sp]
   1d4cc:	and	r2, r2, r8
   1d4d0:	and	r3, r3, r9
   1d4d4:	orr	r8, r2, r0
   1d4d8:	orr	r9, r3, r1
   1d4dc:	mov	r0, r8
   1d4e0:	mov	r1, r9
   1d4e4:	ldrd	r8, [sp, #40]	; 0x28
   1d4e8:	adds	r8, r8, r0
   1d4ec:	adc	r9, r9, r1
   1d4f0:	adds	r2, r4, r8
   1d4f4:	adc	r3, r5, r9
   1d4f8:	strd	r2, [sp, #40]	; 0x28
   1d4fc:	ldrd	r0, [sp, #72]	; 0x48
   1d500:	lsr	r3, r0, #1
   1d504:	orr	ip, r3, r1, lsl #31
   1d508:	add	r3, sp, #5952	; 0x1740
   1d50c:	add	r3, r3, #40	; 0x28
   1d510:	str	ip, [r3]
   1d514:	lsr	r3, r1, #1
   1d518:	orr	ip, r3, r0, lsl #31
   1d51c:	add	r3, sp, #5952	; 0x1740
   1d520:	add	r3, r3, #44	; 0x2c
   1d524:	str	ip, [r3]
   1d528:	lsr	r3, r0, #8
   1d52c:	orr	ip, r3, r1, lsl #24
   1d530:	add	r3, sp, #5952	; 0x1740
   1d534:	add	r3, r3, #48	; 0x30
   1d538:	str	ip, [r3]
   1d53c:	lsr	r3, r1, #8
   1d540:	orr	ip, r3, r0, lsl #24
   1d544:	add	r3, sp, #5952	; 0x1740
   1d548:	add	r3, r3, #52	; 0x34
   1d54c:	str	ip, [r3]
   1d550:	add	r3, sp, #5952	; 0x1740
   1d554:	add	r3, r3, #40	; 0x28
   1d558:	ldrd	r2, [r3]
   1d55c:	add	ip, sp, #5952	; 0x1740
   1d560:	add	ip, ip, #48	; 0x30
   1d564:	ldrd	r4, [ip]
   1d568:	eor	r2, r2, r4
   1d56c:	eor	r3, r3, r5
   1d570:	lsr	ip, r0, #7
   1d574:	orr	ip, ip, r1, lsl #25
   1d578:	str	ip, [sp, #1000]	; 0x3e8
   1d57c:	lsr	r1, r1, #7
   1d580:	str	r1, [sp, #1004]	; 0x3ec
   1d584:	add	r1, sp, #1000	; 0x3e8
   1d588:	ldrd	r4, [r1]
   1d58c:	eor	r4, r4, r2
   1d590:	eor	r5, r5, r3
   1d594:	ldrd	r0, [sp, #24]
   1d598:	adds	r0, r0, r4
   1d59c:	adc	r1, r1, r5
   1d5a0:	ldrd	r4, [sp, #104]	; 0x68
   1d5a4:	adds	r4, r4, r0
   1d5a8:	adc	r5, r5, r1
   1d5ac:	mov	r2, r4
   1d5b0:	mov	r3, r5
   1d5b4:	ldrd	r4, [sp, #192]	; 0xc0
   1d5b8:	lsr	r1, r4, #19
   1d5bc:	orr	r1, r1, r5, lsl #13
   1d5c0:	add	r0, sp, #5952	; 0x1740
   1d5c4:	add	r0, r0, #56	; 0x38
   1d5c8:	str	r1, [r0]
   1d5cc:	lsr	r1, r5, #19
   1d5d0:	orr	r1, r1, r4, lsl #13
   1d5d4:	add	r0, sp, #5952	; 0x1740
   1d5d8:	add	r0, r0, #60	; 0x3c
   1d5dc:	str	r1, [r0]
   1d5e0:	lsl	r1, r5, #3
   1d5e4:	orr	r1, r1, r4, lsr #29
   1d5e8:	add	r0, sp, #6016	; 0x1780
   1d5ec:	add	r0, r0, #4
   1d5f0:	str	r1, [r0]
   1d5f4:	lsl	r1, r4, #3
   1d5f8:	orr	r1, r1, r5, lsr #29
   1d5fc:	add	r0, sp, #6016	; 0x1780
   1d600:	str	r1, [r0]
   1d604:	add	r1, sp, #5952	; 0x1740
   1d608:	add	r1, r1, #56	; 0x38
   1d60c:	ldrd	r0, [r1]
   1d610:	add	ip, sp, #6016	; 0x1780
   1d614:	ldrd	r8, [ip]
   1d618:	eor	r0, r0, r8
   1d61c:	eor	r1, r1, r9
   1d620:	lsr	ip, r4, #6
   1d624:	orr	ip, ip, r5, lsl #26
   1d628:	str	ip, [sp, #1008]	; 0x3f0
   1d62c:	lsr	ip, r5, #6
   1d630:	str	ip, [sp, #1012]	; 0x3f4
   1d634:	add	ip, sp, #1008	; 0x3f0
   1d638:	ldrd	r4, [ip]
   1d63c:	eor	r4, r4, r0
   1d640:	eor	r5, r5, r1
   1d644:	adds	r4, r2, r4
   1d648:	adc	r5, r3, r5
   1d64c:	mov	r2, r4
   1d650:	mov	r3, r5
   1d654:	add	r1, sp, #7104	; 0x1bc0
   1d658:	add	r1, r1, #32
   1d65c:	strd	r2, [r1]
   1d660:	eor	r0, sl, r6
   1d664:	eor	r1, fp, r7
   1d668:	ldrd	r8, [sp, #16]
   1d66c:	and	r8, r8, r0
   1d670:	and	r9, r9, r1
   1d674:	mov	r0, r8
   1d678:	mov	r1, r9
   1d67c:	eor	r0, r0, sl
   1d680:	eor	r1, r1, fp
   1d684:	add	r3, pc, #884	; 0x374
   1d688:	ldrd	r2, [r3]
   1d68c:	strd	r4, [sp, #56]	; 0x38
   1d690:	adds	r4, r4, r2
   1d694:	adc	r5, r5, r3
   1d698:	mov	r2, r4
   1d69c:	mov	r3, r5
   1d6a0:	ldrd	r4, [sp, #176]	; 0xb0
   1d6a4:	adds	r4, r4, r2
   1d6a8:	adc	r5, r5, r3
   1d6ac:	adds	r0, r0, r4
   1d6b0:	adc	r1, r1, r5
   1d6b4:	ldrd	r4, [sp, #16]
   1d6b8:	lsr	r3, r4, #14
   1d6bc:	orr	ip, r3, r5, lsl #18
   1d6c0:	add	r3, sp, #6016	; 0x1780
   1d6c4:	add	r3, r3, #8
   1d6c8:	str	ip, [r3]
   1d6cc:	lsr	r3, r5, #14
   1d6d0:	orr	ip, r3, r4, lsl #18
   1d6d4:	add	r3, sp, #6016	; 0x1780
   1d6d8:	add	r3, r3, #12
   1d6dc:	str	ip, [r3]
   1d6e0:	lsr	r3, r4, #18
   1d6e4:	orr	ip, r3, r5, lsl #14
   1d6e8:	add	r3, sp, #6016	; 0x1780
   1d6ec:	add	r3, r3, #16
   1d6f0:	str	ip, [r3]
   1d6f4:	lsr	r3, r5, #18
   1d6f8:	orr	ip, r3, r4, lsl #14
   1d6fc:	add	r3, sp, #6016	; 0x1780
   1d700:	add	r3, r3, #20
   1d704:	str	ip, [r3]
   1d708:	add	r3, sp, #6016	; 0x1780
   1d70c:	add	r3, r3, #8
   1d710:	ldrd	r2, [r3]
   1d714:	add	ip, sp, #6016	; 0x1780
   1d718:	add	ip, ip, #16
   1d71c:	ldrd	r8, [ip]
   1d720:	eor	r2, r2, r8
   1d724:	eor	r3, r3, r9
   1d728:	lsl	ip, r5, #23
   1d72c:	orr	ip, ip, r4, lsr #9
   1d730:	add	r8, sp, #6016	; 0x1780
   1d734:	add	r8, r8, #28
   1d738:	str	ip, [r8]
   1d73c:	lsl	ip, r4, #23
   1d740:	orr	ip, ip, r5, lsr #9
   1d744:	add	r4, sp, #6016	; 0x1780
   1d748:	add	r4, r4, #24
   1d74c:	str	ip, [r4]
   1d750:	ldrd	r4, [r4]
   1d754:	eor	r4, r4, r2
   1d758:	eor	r5, r5, r3
   1d75c:	adds	r4, r0, r4
   1d760:	adc	r5, r1, r5
   1d764:	ldrd	r2, [sp, #184]	; 0xb8
   1d768:	strd	r4, [sp, #24]
   1d76c:	adds	r2, r2, r4
   1d770:	adc	r3, r3, r5
   1d774:	mov	r4, r2
   1d778:	mov	r5, r3
   1d77c:	ldrd	r8, [sp, #40]	; 0x28
   1d780:	lsr	r3, r8, #28
   1d784:	orr	r1, r3, r9, lsl #4
   1d788:	add	r3, sp, #6016	; 0x1780
   1d78c:	add	r3, r3, #32
   1d790:	str	r1, [r3]
   1d794:	lsr	r3, r9, #28
   1d798:	orr	r1, r3, r8, lsl #4
   1d79c:	add	r3, sp, #6016	; 0x1780
   1d7a0:	add	r3, r3, #36	; 0x24
   1d7a4:	str	r1, [r3]
   1d7a8:	lsl	r3, r9, #30
   1d7ac:	orr	r1, r3, r8, lsr #2
   1d7b0:	add	r3, sp, #6016	; 0x1780
   1d7b4:	add	r3, r3, #44	; 0x2c
   1d7b8:	str	r1, [r3]
   1d7bc:	lsl	r3, r8, #30
   1d7c0:	orr	r1, r3, r9, lsr #2
   1d7c4:	add	r3, sp, #6016	; 0x1780
   1d7c8:	add	r3, r3, #40	; 0x28
   1d7cc:	str	r1, [r3]
   1d7d0:	add	r3, sp, #6016	; 0x1780
   1d7d4:	add	r3, r3, #32
   1d7d8:	ldrd	r2, [r3]
   1d7dc:	add	r1, sp, #6016	; 0x1780
   1d7e0:	add	r1, r1, #40	; 0x28
   1d7e4:	ldrd	r0, [r1]
   1d7e8:	eor	r2, r2, r0
   1d7ec:	eor	r3, r3, r1
   1d7f0:	lsl	r1, r9, #25
   1d7f4:	orr	r1, r1, r8, lsr #7
   1d7f8:	add	r0, sp, #6016	; 0x1780
   1d7fc:	add	r0, r0, #52	; 0x34
   1d800:	str	r1, [r0]
   1d804:	lsl	r1, r8, #25
   1d808:	mov	ip, r9
   1d80c:	orr	r1, r1, r9, lsr #7
   1d810:	add	r0, sp, #6016	; 0x1780
   1d814:	add	r0, r0, #48	; 0x30
   1d818:	str	r1, [r0]
   1d81c:	ldrd	r0, [r0]
   1d820:	eor	r0, r0, r2
   1d824:	eor	r1, r1, r3
   1d828:	strd	r0, [sp, #136]	; 0x88
   1d82c:	ldrd	r2, [sp]
   1d830:	orr	r2, r2, r8
   1d834:	orr	r3, r3, r9
   1d838:	mov	r0, r2
   1d83c:	mov	r1, r3
   1d840:	ldrd	r2, [sp, #64]	; 0x40
   1d844:	and	r2, r2, r0
   1d848:	and	r3, r3, r1
   1d84c:	mov	r0, r2
   1d850:	mov	r1, r3
   1d854:	mov	r2, r8
   1d858:	ldrd	r8, [sp]
   1d85c:	and	r8, r8, r2
   1d860:	and	r9, r9, ip
   1d864:	orr	r2, r8, r0
   1d868:	orr	r3, r9, r1
   1d86c:	ldrd	r8, [sp, #136]	; 0x88
   1d870:	adds	r8, r8, r2
   1d874:	adc	r9, r9, r3
   1d878:	ldrd	r2, [sp, #24]
   1d87c:	adds	r2, r2, r8
   1d880:	adc	r3, r3, r9
   1d884:	strd	r2, [sp, #136]	; 0x88
   1d888:	ldrd	r0, [sp, #80]	; 0x50
   1d88c:	lsr	r3, r0, #1
   1d890:	orr	ip, r3, r1, lsl #31
   1d894:	add	r3, sp, #6016	; 0x1780
   1d898:	add	r3, r3, #56	; 0x38
   1d89c:	str	ip, [r3]
   1d8a0:	lsr	r3, r1, #1
   1d8a4:	orr	ip, r3, r0, lsl #31
   1d8a8:	add	r3, sp, #6016	; 0x1780
   1d8ac:	add	r3, r3, #60	; 0x3c
   1d8b0:	str	ip, [r3]
   1d8b4:	lsr	r3, r0, #8
   1d8b8:	orr	ip, r3, r1, lsl #24
   1d8bc:	add	r3, sp, #6080	; 0x17c0
   1d8c0:	str	ip, [r3]
   1d8c4:	lsr	r3, r1, #8
   1d8c8:	orr	ip, r3, r0, lsl #24
   1d8cc:	add	r3, sp, #6080	; 0x17c0
   1d8d0:	add	r3, r3, #4
   1d8d4:	str	ip, [r3]
   1d8d8:	add	r3, sp, #6016	; 0x1780
   1d8dc:	add	r3, r3, #56	; 0x38
   1d8e0:	ldrd	r8, [r3]
   1d8e4:	add	r3, sp, #6080	; 0x17c0
   1d8e8:	ldrd	r2, [r3]
   1d8ec:	eor	r8, r8, r2
   1d8f0:	eor	r9, r9, r3
   1d8f4:	mov	r2, r8
   1d8f8:	mov	r3, r9
   1d8fc:	lsr	ip, r0, #7
   1d900:	orr	ip, ip, r1, lsl #25
   1d904:	str	ip, [sp, #1016]	; 0x3f8
   1d908:	lsr	r1, r1, #7
   1d90c:	str	r1, [sp, #1020]	; 0x3fc
   1d910:	add	r1, sp, #1016	; 0x3f8
   1d914:	ldrd	r8, [r1]
   1d918:	eor	r8, r8, r2
   1d91c:	eor	r9, r9, r3
   1d920:	ldrd	r0, [sp, #72]	; 0x48
   1d924:	adds	r0, r0, r8
   1d928:	adc	r1, r1, r9
   1d92c:	mov	r2, r0
   1d930:	mov	r3, r1
   1d934:	ldrd	r0, [sp, #120]	; 0x78
   1d938:	adds	r0, r0, r2
   1d93c:	adc	r1, r1, r3
   1d940:	mov	r2, r0
   1d944:	mov	r3, r1
   1d948:	ldrd	r8, [sp, #152]	; 0x98
   1d94c:	lsr	r1, r8, #19
   1d950:	orr	r1, r1, r9, lsl #13
   1d954:	add	r0, sp, #6080	; 0x17c0
   1d958:	add	r0, r0, #8
   1d95c:	str	r1, [r0]
   1d960:	lsr	r1, r9, #19
   1d964:	orr	r1, r1, r8, lsl #13
   1d968:	add	r0, sp, #6080	; 0x17c0
   1d96c:	add	r0, r0, #12
   1d970:	str	r1, [r0]
   1d974:	lsl	r1, r9, #3
   1d978:	orr	r1, r1, r8, lsr #29
   1d97c:	add	r0, sp, #6080	; 0x17c0
   1d980:	add	r0, r0, #20
   1d984:	str	r1, [r0]
   1d988:	lsl	r1, r8, #3
   1d98c:	orr	r1, r1, r9, lsr #29
   1d990:	add	r0, sp, #6080	; 0x17c0
   1d994:	add	r0, r0, #16
   1d998:	str	r1, [r0]
   1d99c:	add	r1, sp, #6080	; 0x17c0
   1d9a0:	add	r1, r1, #8
   1d9a4:	ldrd	r0, [r1]
   1d9a8:	add	ip, sp, #6080	; 0x17c0
   1d9ac:	add	ip, ip, #16
   1d9b0:	ldrd	r8, [ip]
   1d9b4:	eor	r0, r0, r8
   1d9b8:	eor	r1, r1, r9
   1d9bc:	strd	r0, [sp, #24]
   1d9c0:	ldrd	r8, [sp, #152]	; 0x98
   1d9c4:	lsr	ip, r8, #6
   1d9c8:	orr	ip, ip, r9, lsl #26
   1d9cc:	str	ip, [sp, #1024]	; 0x400
   1d9d0:	lsr	r1, r9, #6
   1d9d4:	str	r1, [sp, #1028]	; 0x404
   1d9d8:	add	r1, sp, #1024	; 0x400
   1d9dc:	ldrd	r8, [r1]
   1d9e0:	ldrd	r0, [sp, #24]
   1d9e4:	eor	r0, r0, r8
   1d9e8:	eor	r1, r1, r9
   1d9ec:	adds	r8, r2, r0
   1d9f0:	adc	r9, r3, r1
   1d9f4:	add	r3, sp, #7104	; 0x1bc0
   1d9f8:	b	1da10 <abort@plt+0xd530>
   1d9fc:	nop			; (mov r0, r0)
   1da00:			; <UNDEFINED> instruction: 0xcde0eb1e
   1da04:	b	ff6bd164 <stderr@@GLIBC_2.4+0xff68c11c>
   1da08:	mcr	1, 3, sp, cr14, cr8, {3}
   1da0c:			; <UNDEFINED> instruction: 0xf57d4f7f
   1da10:	add	r3, r3, #40	; 0x28
   1da14:	strd	r8, [r3]
   1da18:	ldrd	r0, [sp, #16]
   1da1c:	eor	r0, r0, r6
   1da20:	eor	r1, r1, r7
   1da24:	strd	r4, [sp, #72]	; 0x48
   1da28:	and	r4, r4, r0
   1da2c:	and	r5, r5, r1
   1da30:	mov	r0, r4
   1da34:	mov	r1, r5
   1da38:	eor	r0, r0, r6
   1da3c:	eor	r1, r1, r7
   1da40:	sub	r3, pc, #64	; 0x40
   1da44:	ldrd	r2, [r3]
   1da48:	strd	r8, [sp, #160]	; 0xa0
   1da4c:	adds	r8, r8, r2
   1da50:	adc	r9, r9, r3
   1da54:	adds	sl, sl, r8
   1da58:	adc	fp, fp, r9
   1da5c:	adds	r0, r0, sl
   1da60:	adc	r1, r1, fp
   1da64:	ldrd	r4, [sp, #72]	; 0x48
   1da68:	lsr	r3, r4, #14
   1da6c:	orr	ip, r3, r5, lsl #18
   1da70:	add	r3, sp, #6080	; 0x17c0
   1da74:	add	r3, r3, #24
   1da78:	str	ip, [r3]
   1da7c:	lsr	r3, r5, #14
   1da80:	orr	ip, r3, r4, lsl #18
   1da84:	add	r3, sp, #6080	; 0x17c0
   1da88:	add	r3, r3, #28
   1da8c:	str	ip, [r3]
   1da90:	lsr	r3, r4, #18
   1da94:	orr	ip, r3, r5, lsl #14
   1da98:	add	r3, sp, #6080	; 0x17c0
   1da9c:	add	r3, r3, #32
   1daa0:	str	ip, [r3]
   1daa4:	lsr	r3, r5, #18
   1daa8:	orr	ip, r3, r4, lsl #14
   1daac:	add	r3, sp, #6080	; 0x17c0
   1dab0:	add	r3, r3, #36	; 0x24
   1dab4:	str	ip, [r3]
   1dab8:	add	r3, sp, #6080	; 0x17c0
   1dabc:	add	r3, r3, #24
   1dac0:	ldrd	sl, [r3]
   1dac4:	add	r3, sp, #6080	; 0x17c0
   1dac8:	add	r3, r3, #32
   1dacc:	ldrd	r2, [r3]
   1dad0:	eor	sl, sl, r2
   1dad4:	eor	fp, fp, r3
   1dad8:	mov	r2, sl
   1dadc:	mov	r3, fp
   1dae0:	lsl	ip, r5, #23
   1dae4:	orr	ip, ip, r4, lsr #9
   1dae8:	add	r8, sp, #6080	; 0x17c0
   1daec:	add	r8, r8, #44	; 0x2c
   1daf0:	str	ip, [r8]
   1daf4:	lsl	ip, r4, #23
   1daf8:	orr	ip, ip, r5, lsr #9
   1dafc:	add	r4, sp, #6080	; 0x17c0
   1db00:	add	r4, r4, #40	; 0x28
   1db04:	str	ip, [r4]
   1db08:	ldrd	sl, [r4]
   1db0c:	eor	sl, sl, r2
   1db10:	eor	fp, fp, r3
   1db14:	adds	r8, r0, sl
   1db18:	adc	r9, r1, fp
   1db1c:	ldrd	sl, [sp, #64]	; 0x40
   1db20:	strd	r8, [sp, #64]	; 0x40
   1db24:	adds	sl, sl, r8
   1db28:	adc	fp, fp, r9
   1db2c:	strd	sl, [sp, #24]
   1db30:	ldrd	r4, [sp, #136]	; 0x88
   1db34:	lsr	r3, r4, #28
   1db38:	orr	r1, r3, r5, lsl #4
   1db3c:	add	r3, sp, #6080	; 0x17c0
   1db40:	add	r3, r3, #48	; 0x30
   1db44:	str	r1, [r3]
   1db48:	lsr	r3, r5, #28
   1db4c:	orr	r1, r3, r4, lsl #4
   1db50:	add	r3, sp, #6080	; 0x17c0
   1db54:	add	r3, r3, #52	; 0x34
   1db58:	str	r1, [r3]
   1db5c:	lsl	r3, r5, #30
   1db60:	orr	r1, r3, r4, lsr #2
   1db64:	add	r3, sp, #6080	; 0x17c0
   1db68:	add	r3, r3, #60	; 0x3c
   1db6c:	str	r1, [r3]
   1db70:	lsl	r3, r4, #30
   1db74:	orr	r1, r3, r5, lsr #2
   1db78:	add	r3, sp, #6080	; 0x17c0
   1db7c:	add	r3, r3, #56	; 0x38
   1db80:	str	r1, [r3]
   1db84:	add	r3, sp, #6080	; 0x17c0
   1db88:	add	r3, r3, #48	; 0x30
   1db8c:	ldrd	sl, [r3]
   1db90:	add	r3, sp, #6080	; 0x17c0
   1db94:	add	r3, r3, #56	; 0x38
   1db98:	ldrd	r2, [r3]
   1db9c:	eor	sl, sl, r2
   1dba0:	eor	fp, fp, r3
   1dba4:	mov	r2, sl
   1dba8:	mov	r3, fp
   1dbac:	lsl	r1, r5, #25
   1dbb0:	orr	r1, r1, r4, lsr #7
   1dbb4:	add	r0, sp, #6144	; 0x1800
   1dbb8:	add	r0, r0, #4
   1dbbc:	str	r1, [r0]
   1dbc0:	lsl	r1, r4, #25
   1dbc4:	orr	r1, r1, r5, lsr #7
   1dbc8:	add	r0, sp, #6144	; 0x1800
   1dbcc:	str	r1, [r0]
   1dbd0:	ldrd	sl, [r0]
   1dbd4:	eor	sl, sl, r2
   1dbd8:	eor	fp, fp, r3
   1dbdc:	ldrd	r8, [sp, #40]	; 0x28
   1dbe0:	orr	r2, r8, r4
   1dbe4:	orr	r3, r9, r5
   1dbe8:	mov	r0, r2
   1dbec:	mov	r1, r3
   1dbf0:	ldrd	r2, [sp]
   1dbf4:	and	r2, r2, r0
   1dbf8:	and	r3, r3, r1
   1dbfc:	mov	r0, r2
   1dc00:	mov	r1, r3
   1dc04:	and	r8, r8, r4
   1dc08:	and	r9, r9, r5
   1dc0c:	orr	r8, r8, r0
   1dc10:	orr	r9, r9, r1
   1dc14:	adds	r0, r8, sl
   1dc18:	adc	r1, r9, fp
   1dc1c:	ldrd	r2, [sp, #64]	; 0x40
   1dc20:	adds	r2, r2, r0
   1dc24:	adc	r3, r3, r1
   1dc28:	mov	r8, r2
   1dc2c:	mov	r9, r3
   1dc30:	ldrd	r0, [sp, #88]	; 0x58
   1dc34:	lsr	r3, r0, #1
   1dc38:	orr	ip, r3, r1, lsl #31
   1dc3c:	add	r3, sp, #6144	; 0x1800
   1dc40:	add	r3, r3, #8
   1dc44:	str	ip, [r3]
   1dc48:	lsr	r3, r1, #1
   1dc4c:	orr	ip, r3, r0, lsl #31
   1dc50:	add	r3, sp, #6144	; 0x1800
   1dc54:	add	r3, r3, #12
   1dc58:	str	ip, [r3]
   1dc5c:	lsr	r3, r0, #8
   1dc60:	orr	ip, r3, r1, lsl #24
   1dc64:	add	r3, sp, #6144	; 0x1800
   1dc68:	add	r3, r3, #16
   1dc6c:	str	ip, [r3]
   1dc70:	lsr	r3, r1, #8
   1dc74:	orr	ip, r3, r0, lsl #24
   1dc78:	add	r3, sp, #6144	; 0x1800
   1dc7c:	add	r3, r3, #20
   1dc80:	str	ip, [r3]
   1dc84:	add	r3, sp, #6144	; 0x1800
   1dc88:	add	r3, r3, #8
   1dc8c:	ldrd	sl, [r3]
   1dc90:	add	r3, sp, #6144	; 0x1800
   1dc94:	add	r3, r3, #16
   1dc98:	ldrd	r2, [r3]
   1dc9c:	eor	sl, sl, r2
   1dca0:	eor	fp, fp, r3
   1dca4:	mov	r2, sl
   1dca8:	mov	r3, fp
   1dcac:	lsr	ip, r0, #7
   1dcb0:	orr	ip, ip, r1, lsl #25
   1dcb4:	str	ip, [sp, #1032]	; 0x408
   1dcb8:	lsr	r1, r1, #7
   1dcbc:	str	r1, [sp, #1036]	; 0x40c
   1dcc0:	add	r1, sp, #1024	; 0x400
   1dcc4:	add	r1, r1, #8
   1dcc8:	ldrd	sl, [r1]
   1dccc:	eor	sl, sl, r2
   1dcd0:	eor	fp, fp, r3
   1dcd4:	ldrd	r0, [sp, #80]	; 0x50
   1dcd8:	adds	r0, r0, sl
   1dcdc:	adc	r1, r1, fp
   1dce0:	mov	r2, r0
   1dce4:	mov	r3, r1
   1dce8:	ldrd	r0, [sp, #128]	; 0x80
   1dcec:	adds	r0, r0, r2
   1dcf0:	adc	r1, r1, r3
   1dcf4:	mov	r2, r0
   1dcf8:	mov	r3, r1
   1dcfc:	ldrd	sl, [sp, #56]	; 0x38
   1dd00:	lsr	r1, sl, #19
   1dd04:	orr	r1, r1, fp, lsl #13
   1dd08:	add	r0, sp, #6144	; 0x1800
   1dd0c:	add	r0, r0, #24
   1dd10:	str	r1, [r0]
   1dd14:	lsr	r1, fp, #19
   1dd18:	orr	r1, r1, sl, lsl #13
   1dd1c:	add	r0, sp, #6144	; 0x1800
   1dd20:	add	r0, r0, #28
   1dd24:	str	r1, [r0]
   1dd28:	lsl	r1, fp, #3
   1dd2c:	orr	r1, r1, sl, lsr #29
   1dd30:	add	r0, sp, #6144	; 0x1800
   1dd34:	add	r0, r0, #36	; 0x24
   1dd38:	str	r1, [r0]
   1dd3c:	lsl	r1, sl, #3
   1dd40:	orr	r1, r1, fp, lsr #29
   1dd44:	add	r0, sp, #6144	; 0x1800
   1dd48:	add	r0, r0, #32
   1dd4c:	str	r1, [r0]
   1dd50:	add	r1, sp, #6144	; 0x1800
   1dd54:	add	r1, r1, #24
   1dd58:	ldrd	sl, [r1]
   1dd5c:	ldrd	r0, [r0]
   1dd60:	eor	sl, sl, r0
   1dd64:	eor	fp, fp, r1
   1dd68:	mov	r0, sl
   1dd6c:	mov	r1, fp
   1dd70:	ldrd	sl, [sp, #56]	; 0x38
   1dd74:	lsr	ip, sl, #6
   1dd78:	orr	ip, ip, fp, lsl #26
   1dd7c:	str	ip, [sp, #1040]	; 0x410
   1dd80:	ldr	ip, [sp, #60]	; 0x3c
   1dd84:	lsr	ip, ip, #6
   1dd88:	str	ip, [sp, #1044]	; 0x414
   1dd8c:	add	ip, sp, #1040	; 0x410
   1dd90:	ldrd	sl, [ip]
   1dd94:	eor	sl, sl, r0
   1dd98:	eor	fp, fp, r1
   1dd9c:	adds	sl, r2, sl
   1dda0:	adc	fp, r3, fp
   1dda4:	add	r3, sp, #7104	; 0x1bc0
   1dda8:	add	r3, r3, #48	; 0x30
   1ddac:	strd	sl, [r3]
   1ddb0:	ldrd	r0, [sp, #72]	; 0x48
   1ddb4:	ldrd	r2, [sp, #16]
   1ddb8:	eor	r2, r2, r0
   1ddbc:	eor	r3, r3, r1
   1ddc0:	mov	r0, r2
   1ddc4:	mov	r1, r3
   1ddc8:	ldrd	r2, [sp, #24]
   1ddcc:	and	r2, r2, r0
   1ddd0:	and	r3, r3, r1
   1ddd4:	mov	r0, r2
   1ddd8:	mov	r1, r3
   1dddc:	ldrd	r2, [sp, #16]
   1dde0:	eor	r2, r2, r0
   1dde4:	eor	r3, r3, r1
   1dde8:	mov	r0, r2
   1ddec:	mov	r1, r3
   1ddf0:	add	r3, pc, #904	; 0x388
   1ddf4:	ldrd	r2, [r3]
   1ddf8:	strd	sl, [sp, #176]	; 0xb0
   1ddfc:	adds	sl, sl, r2
   1de00:	adc	fp, fp, r3
   1de04:	adds	r6, r6, sl
   1de08:	adc	r7, r7, fp
   1de0c:	adds	r0, r0, r6
   1de10:	adc	r1, r1, r7
   1de14:	ldrd	sl, [sp, #24]
   1de18:	lsr	r3, sl, #14
   1de1c:	orr	ip, r3, fp, lsl #18
   1de20:	add	r3, sp, #6144	; 0x1800
   1de24:	add	r3, r3, #40	; 0x28
   1de28:	str	ip, [r3]
   1de2c:	lsr	r3, fp, #14
   1de30:	orr	ip, r3, sl, lsl #18
   1de34:	add	r3, sp, #6144	; 0x1800
   1de38:	add	r3, r3, #44	; 0x2c
   1de3c:	str	ip, [r3]
   1de40:	lsr	r3, sl, #18
   1de44:	orr	ip, r3, fp, lsl #14
   1de48:	add	r3, sp, #6144	; 0x1800
   1de4c:	add	r3, r3, #48	; 0x30
   1de50:	str	ip, [r3]
   1de54:	lsr	r3, fp, #18
   1de58:	orr	ip, r3, sl, lsl #14
   1de5c:	add	r3, sp, #6144	; 0x1800
   1de60:	add	r3, r3, #52	; 0x34
   1de64:	str	ip, [r3]
   1de68:	add	r3, sp, #6144	; 0x1800
   1de6c:	add	r3, r3, #40	; 0x28
   1de70:	ldrd	r2, [r3]
   1de74:	add	ip, sp, #6144	; 0x1800
   1de78:	add	ip, ip, #48	; 0x30
   1de7c:	ldrd	r6, [ip]
   1de80:	eor	r2, r2, r6
   1de84:	eor	r3, r3, r7
   1de88:	lsl	ip, fp, #23
   1de8c:	mov	r6, sl
   1de90:	orr	ip, ip, sl, lsr #9
   1de94:	add	sl, sp, #6144	; 0x1800
   1de98:	add	sl, sl, #60	; 0x3c
   1de9c:	str	ip, [sl]
   1dea0:	lsl	ip, r6, #23
   1dea4:	orr	ip, ip, fp, lsr #9
   1dea8:	add	r6, sp, #6144	; 0x1800
   1deac:	add	r6, r6, #56	; 0x38
   1deb0:	str	ip, [r6]
   1deb4:	ldrd	r6, [r6]
   1deb8:	eor	r6, r6, r2
   1debc:	eor	r7, r7, r3
   1dec0:	adds	r6, r0, r6
   1dec4:	adc	r7, r1, r7
   1dec8:	mov	sl, r6
   1decc:	mov	fp, r7
   1ded0:	ldrd	r2, [sp]
   1ded4:	adds	r2, r2, r6
   1ded8:	adc	r3, r3, r7
   1dedc:	mov	r6, r2
   1dee0:	mov	r7, r3
   1dee4:	lsr	r3, r8, #28
   1dee8:	orr	r1, r3, r9, lsl #4
   1deec:	add	r3, sp, #6208	; 0x1840
   1def0:	str	r1, [r3]
   1def4:	lsr	r3, r9, #28
   1def8:	orr	r1, r3, r8, lsl #4
   1defc:	add	r3, sp, #6208	; 0x1840
   1df00:	add	r3, r3, #4
   1df04:	str	r1, [r3]
   1df08:	lsl	r3, r9, #30
   1df0c:	orr	r1, r3, r8, lsr #2
   1df10:	add	r3, sp, #6208	; 0x1840
   1df14:	add	r3, r3, #12
   1df18:	str	r1, [r3]
   1df1c:	lsl	r3, r8, #30
   1df20:	orr	r1, r3, r9, lsr #2
   1df24:	add	r3, sp, #6208	; 0x1840
   1df28:	add	r3, r3, #8
   1df2c:	str	r1, [r3]
   1df30:	add	r3, sp, #6208	; 0x1840
   1df34:	ldrd	r2, [r3]
   1df38:	add	r1, sp, #6208	; 0x1840
   1df3c:	add	r1, r1, #8
   1df40:	ldrd	r0, [r1]
   1df44:	eor	r2, r2, r0
   1df48:	eor	r3, r3, r1
   1df4c:	lsl	r1, r9, #25
   1df50:	orr	r1, r1, r8, lsr #7
   1df54:	add	r0, sp, #6208	; 0x1840
   1df58:	add	r0, r0, #20
   1df5c:	str	r1, [r0]
   1df60:	lsl	r1, r8, #25
   1df64:	orr	r1, r1, r9, lsr #7
   1df68:	add	r0, sp, #6208	; 0x1840
   1df6c:	add	r0, r0, #16
   1df70:	str	r1, [r0]
   1df74:	ldrd	r0, [r0]
   1df78:	eor	r0, r0, r2
   1df7c:	eor	r1, r1, r3
   1df80:	mov	r2, r0
   1df84:	mov	r3, r1
   1df88:	strd	r8, [sp, #80]	; 0x50
   1df8c:	orr	r0, r4, r8
   1df90:	orr	r1, r5, r9
   1df94:	ldrd	r8, [sp, #40]	; 0x28
   1df98:	and	r8, r8, r0
   1df9c:	and	r9, r9, r1
   1dfa0:	mov	r0, r8
   1dfa4:	mov	r1, r9
   1dfa8:	ldrd	r8, [sp, #80]	; 0x50
   1dfac:	and	r4, r4, r8
   1dfb0:	and	r5, r5, r9
   1dfb4:	orr	r0, r0, r4
   1dfb8:	orr	r1, r1, r5
   1dfbc:	adds	r0, r0, r2
   1dfc0:	adc	r1, r1, r3
   1dfc4:	adds	r2, sl, r0
   1dfc8:	adc	r3, fp, r1
   1dfcc:	strd	r2, [sp]
   1dfd0:	ldrd	r0, [sp, #32]
   1dfd4:	lsr	r3, r0, #1
   1dfd8:	orr	ip, r3, r1, lsl #31
   1dfdc:	add	r3, sp, #6208	; 0x1840
   1dfe0:	add	r3, r3, #24
   1dfe4:	str	ip, [r3]
   1dfe8:	lsr	r3, r1, #1
   1dfec:	orr	ip, r3, r0, lsl #31
   1dff0:	add	r3, sp, #6208	; 0x1840
   1dff4:	add	r3, r3, #28
   1dff8:	str	ip, [r3]
   1dffc:	lsr	r3, r0, #8
   1e000:	orr	ip, r3, r1, lsl #24
   1e004:	add	r3, sp, #6208	; 0x1840
   1e008:	add	r3, r3, #32
   1e00c:	str	ip, [r3]
   1e010:	lsr	r3, r1, #8
   1e014:	orr	ip, r3, r0, lsl #24
   1e018:	add	r3, sp, #6208	; 0x1840
   1e01c:	add	r3, r3, #36	; 0x24
   1e020:	str	ip, [r3]
   1e024:	add	r3, sp, #6208	; 0x1840
   1e028:	add	r3, r3, #24
   1e02c:	ldrd	r2, [r3]
   1e030:	add	ip, sp, #6208	; 0x1840
   1e034:	add	ip, ip, #32
   1e038:	ldrd	sl, [ip]
   1e03c:	eor	r2, r2, sl
   1e040:	eor	r3, r3, fp
   1e044:	lsr	ip, r0, #7
   1e048:	orr	ip, ip, r1, lsl #25
   1e04c:	str	ip, [sp, #1048]	; 0x418
   1e050:	lsr	r1, r1, #7
   1e054:	str	r1, [sp, #1052]	; 0x41c
   1e058:	add	r1, sp, #1040	; 0x410
   1e05c:	add	r1, r1, #8
   1e060:	ldrd	sl, [r1]
   1e064:	eor	sl, sl, r2
   1e068:	eor	fp, fp, r3
   1e06c:	ldrd	r0, [sp, #88]	; 0x58
   1e070:	adds	r0, r0, sl
   1e074:	adc	r1, r1, fp
   1e078:	ldrd	r4, [sp, #168]	; 0xa8
   1e07c:	adds	r4, r4, r0
   1e080:	adc	r5, r5, r1
   1e084:	mov	r2, r4
   1e088:	mov	r3, r5
   1e08c:	ldrd	r8, [sp, #160]	; 0xa0
   1e090:	lsr	r1, r8, #19
   1e094:	orr	r1, r1, r9, lsl #13
   1e098:	add	r0, sp, #6208	; 0x1840
   1e09c:	add	r0, r0, #40	; 0x28
   1e0a0:	str	r1, [r0]
   1e0a4:	lsr	r1, r9, #19
   1e0a8:	orr	r1, r1, r8, lsl #13
   1e0ac:	add	r0, sp, #6208	; 0x1840
   1e0b0:	add	r0, r0, #44	; 0x2c
   1e0b4:	str	r1, [r0]
   1e0b8:	lsl	r1, r9, #3
   1e0bc:	orr	r1, r1, r8, lsr #29
   1e0c0:	add	r0, sp, #6208	; 0x1840
   1e0c4:	add	r0, r0, #52	; 0x34
   1e0c8:	str	r1, [r0]
   1e0cc:	lsl	r1, r8, #3
   1e0d0:	orr	r1, r1, r9, lsr #29
   1e0d4:	add	r0, sp, #6208	; 0x1840
   1e0d8:	add	r0, r0, #48	; 0x30
   1e0dc:	str	r1, [r0]
   1e0e0:	add	r1, sp, #6208	; 0x1840
   1e0e4:	add	r1, r1, #40	; 0x28
   1e0e8:	ldrd	sl, [r1]
   1e0ec:	ldrd	r4, [r0]
   1e0f0:	eor	sl, sl, r4
   1e0f4:	eor	fp, fp, r5
   1e0f8:	mov	r0, sl
   1e0fc:	mov	r1, fp
   1e100:	lsr	ip, r8, #6
   1e104:	orr	ip, ip, r9, lsl #26
   1e108:	str	ip, [sp, #1056]	; 0x420
   1e10c:	lsr	ip, r9, #6
   1e110:	str	ip, [sp, #1060]	; 0x424
   1e114:	add	ip, sp, #1056	; 0x420
   1e118:	ldrd	sl, [ip]
   1e11c:	eor	sl, sl, r0
   1e120:	eor	fp, fp, r1
   1e124:	adds	sl, r2, sl
   1e128:	adc	fp, r3, fp
   1e12c:	mov	r2, sl
   1e130:	mov	r3, fp
   1e134:	add	r1, sp, #7104	; 0x1bc0
   1e138:	add	r1, r1, #56	; 0x38
   1e13c:	strd	r2, [r1]
   1e140:	ldrd	r4, [sp, #72]	; 0x48
   1e144:	ldrd	r2, [sp, #24]
   1e148:	eor	r2, r2, r4
   1e14c:	eor	r3, r3, r5
   1e150:	mov	r0, r2
   1e154:	mov	r1, r3
   1e158:	and	r0, r0, r6
   1e15c:	and	r1, r1, r7
   1e160:	mov	r2, r4
   1e164:	mov	r3, r5
   1e168:	eor	r2, r2, r0
   1e16c:	eor	r3, r3, r1
   1e170:	mov	r0, r2
   1e174:	mov	r1, r3
   1e178:	b	1e190 <abort@plt+0xdcb0>
   1e17c:	nop			; (mov r0, r0)
   1e180:	andsvc	r6, r7, #744	; 0x2e8
   1e184:	ldrbteq	r6, [r0], sl, lsr #15
   1e188:	sbcge	r9, r8, #10878976	; 0xa60000
   1e18c:	beq	18fd8a8 <stderr@@GLIBC_2.4+0x18cc860>
   1e190:	sub	r3, pc, #16
   1e194:	ldrd	r2, [r3]
   1e198:	strd	sl, [sp, #88]	; 0x58
   1e19c:	adds	sl, sl, r2
   1e1a0:	adc	fp, fp, r3
   1e1a4:	ldrd	r8, [sp, #16]
   1e1a8:	adds	r8, r8, sl
   1e1ac:	adc	r9, r9, fp
   1e1b0:	adds	r0, r0, r8
   1e1b4:	adc	r1, r1, r9
   1e1b8:	lsr	r3, r6, #14
   1e1bc:	orr	ip, r3, r7, lsl #18
   1e1c0:	add	r3, sp, #6208	; 0x1840
   1e1c4:	add	r3, r3, #56	; 0x38
   1e1c8:	str	ip, [r3]
   1e1cc:	lsr	r3, r7, #14
   1e1d0:	orr	ip, r3, r6, lsl #18
   1e1d4:	add	r3, sp, #6208	; 0x1840
   1e1d8:	add	r3, r3, #60	; 0x3c
   1e1dc:	str	ip, [r3]
   1e1e0:	lsr	r3, r6, #18
   1e1e4:	orr	ip, r3, r7, lsl #14
   1e1e8:	add	r3, sp, #6272	; 0x1880
   1e1ec:	str	ip, [r3]
   1e1f0:	lsr	r3, r7, #18
   1e1f4:	orr	ip, r3, r6, lsl #14
   1e1f8:	add	r3, sp, #6272	; 0x1880
   1e1fc:	add	r3, r3, #4
   1e200:	str	ip, [r3]
   1e204:	add	r3, sp, #6208	; 0x1840
   1e208:	add	r3, r3, #56	; 0x38
   1e20c:	ldrd	r2, [r3]
   1e210:	add	ip, sp, #6272	; 0x1880
   1e214:	ldrd	r8, [ip]
   1e218:	eor	r2, r2, r8
   1e21c:	eor	r3, r3, r9
   1e220:	lsl	ip, r7, #23
   1e224:	orr	ip, ip, r6, lsr #9
   1e228:	add	r4, sp, #6272	; 0x1880
   1e22c:	add	r4, r4, #12
   1e230:	str	ip, [r4]
   1e234:	lsl	ip, r6, #23
   1e238:	orr	ip, ip, r7, lsr #9
   1e23c:	add	r4, sp, #6272	; 0x1880
   1e240:	add	r4, r4, #8
   1e244:	str	ip, [r4]
   1e248:	ldrd	r8, [r4]
   1e24c:	eor	r8, r8, r2
   1e250:	eor	r9, r9, r3
   1e254:	adds	r8, r0, r8
   1e258:	adc	r9, r1, r9
   1e25c:	mov	r4, r8
   1e260:	mov	r5, r9
   1e264:	ldrd	r8, [sp, #40]	; 0x28
   1e268:	adds	r8, r8, r4
   1e26c:	adc	r9, r9, r5
   1e270:	strd	r8, [sp, #16]
   1e274:	ldrd	sl, [sp]
   1e278:	lsr	r3, sl, #28
   1e27c:	orr	r1, r3, fp, lsl #4
   1e280:	add	r3, sp, #6272	; 0x1880
   1e284:	add	r3, r3, #16
   1e288:	str	r1, [r3]
   1e28c:	lsr	r3, fp, #28
   1e290:	orr	r1, r3, sl, lsl #4
   1e294:	add	r3, sp, #6272	; 0x1880
   1e298:	add	r3, r3, #20
   1e29c:	str	r1, [r3]
   1e2a0:	lsl	r3, fp, #30
   1e2a4:	orr	r1, r3, sl, lsr #2
   1e2a8:	add	r3, sp, #6272	; 0x1880
   1e2ac:	add	r3, r3, #28
   1e2b0:	str	r1, [r3]
   1e2b4:	lsl	r3, sl, #30
   1e2b8:	orr	r1, r3, fp, lsr #2
   1e2bc:	add	r3, sp, #6272	; 0x1880
   1e2c0:	add	r3, r3, #24
   1e2c4:	str	r1, [r3]
   1e2c8:	add	r3, sp, #6272	; 0x1880
   1e2cc:	add	r3, r3, #16
   1e2d0:	ldrd	r2, [r3]
   1e2d4:	add	r1, sp, #6272	; 0x1880
   1e2d8:	add	r1, r1, #24
   1e2dc:	ldrd	r8, [r1]
   1e2e0:	eor	r2, r2, r8
   1e2e4:	eor	r3, r3, r9
   1e2e8:	lsl	r1, fp, #25
   1e2ec:	orr	r1, r1, sl, lsr #7
   1e2f0:	add	r0, sp, #6272	; 0x1880
   1e2f4:	add	r0, r0, #36	; 0x24
   1e2f8:	str	r1, [r0]
   1e2fc:	lsl	r1, sl, #25
   1e300:	orr	r1, r1, fp, lsr #7
   1e304:	add	r0, sp, #6272	; 0x1880
   1e308:	add	r0, r0, #32
   1e30c:	str	r1, [r0]
   1e310:	ldrd	r8, [r0]
   1e314:	eor	r8, r8, r2
   1e318:	eor	r9, r9, r3
   1e31c:	mov	sl, r8
   1e320:	mov	fp, r9
   1e324:	ldrd	r8, [sp, #80]	; 0x50
   1e328:	ldrd	r0, [sp]
   1e32c:	orr	r0, r0, r8
   1e330:	orr	r1, r1, r9
   1e334:	ldrd	r2, [sp, #136]	; 0x88
   1e338:	and	r2, r2, r0
   1e33c:	and	r3, r3, r1
   1e340:	mov	r0, r2
   1e344:	mov	r1, r3
   1e348:	mov	r2, r8
   1e34c:	mov	r3, r9
   1e350:	ldrd	r8, [sp]
   1e354:	and	r8, r8, r2
   1e358:	and	r9, r9, r3
   1e35c:	orr	r2, r8, r0
   1e360:	orr	r3, r9, r1
   1e364:	adds	r0, r2, sl
   1e368:	adc	r1, r3, fp
   1e36c:	adds	r2, r4, r0
   1e370:	adc	r3, r5, r1
   1e374:	strd	r2, [sp, #40]	; 0x28
   1e378:	ldrd	r0, [sp, #96]	; 0x60
   1e37c:	lsr	r3, r0, #1
   1e380:	orr	ip, r3, r1, lsl #31
   1e384:	add	r3, sp, #6272	; 0x1880
   1e388:	add	r3, r3, #40	; 0x28
   1e38c:	str	ip, [r3]
   1e390:	lsr	r3, r1, #1
   1e394:	orr	ip, r3, r0, lsl #31
   1e398:	add	r3, sp, #6272	; 0x1880
   1e39c:	add	r3, r3, #44	; 0x2c
   1e3a0:	str	ip, [r3]
   1e3a4:	lsr	r3, r0, #8
   1e3a8:	orr	ip, r3, r1, lsl #24
   1e3ac:	add	r3, sp, #6272	; 0x1880
   1e3b0:	add	r3, r3, #48	; 0x30
   1e3b4:	str	ip, [r3]
   1e3b8:	lsr	r3, r1, #8
   1e3bc:	orr	ip, r3, r0, lsl #24
   1e3c0:	add	r3, sp, #6272	; 0x1880
   1e3c4:	add	r3, r3, #52	; 0x34
   1e3c8:	str	ip, [r3]
   1e3cc:	add	r3, sp, #6272	; 0x1880
   1e3d0:	add	r3, r3, #40	; 0x28
   1e3d4:	ldrd	r8, [r3]
   1e3d8:	add	r3, sp, #6272	; 0x1880
   1e3dc:	add	r3, r3, #48	; 0x30
   1e3e0:	ldrd	r2, [r3]
   1e3e4:	eor	r8, r8, r2
   1e3e8:	eor	r9, r9, r3
   1e3ec:	mov	r2, r8
   1e3f0:	mov	r3, r9
   1e3f4:	lsr	ip, r0, #7
   1e3f8:	orr	ip, ip, r1, lsl #25
   1e3fc:	str	ip, [sp, #1064]	; 0x428
   1e400:	lsr	r1, r1, #7
   1e404:	str	r1, [sp, #1068]	; 0x42c
   1e408:	add	r1, sp, #1056	; 0x420
   1e40c:	add	r1, r1, #8
   1e410:	ldrd	r8, [r1]
   1e414:	eor	r8, r8, r2
   1e418:	eor	r9, r9, r3
   1e41c:	ldrd	r0, [sp, #32]
   1e420:	adds	r0, r0, r8
   1e424:	adc	r1, r1, r9
   1e428:	ldrd	r4, [sp, #144]	; 0x90
   1e42c:	adds	r4, r4, r0
   1e430:	adc	r5, r5, r1
   1e434:	mov	r2, r4
   1e438:	mov	r3, r5
   1e43c:	ldrd	sl, [sp, #176]	; 0xb0
   1e440:	lsr	r1, sl, #19
   1e444:	orr	r1, r1, fp, lsl #13
   1e448:	add	r0, sp, #6272	; 0x1880
   1e44c:	add	r0, r0, #56	; 0x38
   1e450:	str	r1, [r0]
   1e454:	lsr	r1, fp, #19
   1e458:	orr	r1, r1, sl, lsl #13
   1e45c:	add	r0, sp, #6272	; 0x1880
   1e460:	add	r0, r0, #60	; 0x3c
   1e464:	str	r1, [r0]
   1e468:	lsl	r1, fp, #3
   1e46c:	orr	r1, r1, sl, lsr #29
   1e470:	add	r0, sp, #6336	; 0x18c0
   1e474:	add	r0, r0, #4
   1e478:	str	r1, [r0]
   1e47c:	lsl	r1, sl, #3
   1e480:	orr	r1, r1, fp, lsr #29
   1e484:	add	r0, sp, #6336	; 0x18c0
   1e488:	str	r1, [r0]
   1e48c:	add	r1, sp, #6272	; 0x1880
   1e490:	add	r1, r1, #56	; 0x38
   1e494:	ldrd	r8, [r1]
   1e498:	ldrd	r4, [r0]
   1e49c:	eor	r8, r8, r4
   1e4a0:	eor	r9, r9, r5
   1e4a4:	mov	r0, r8
   1e4a8:	mov	r1, r9
   1e4ac:	lsr	ip, sl, #6
   1e4b0:	orr	ip, ip, fp, lsl #26
   1e4b4:	str	ip, [sp, #1072]	; 0x430
   1e4b8:	lsr	ip, fp, #6
   1e4bc:	str	ip, [sp, #1076]	; 0x434
   1e4c0:	add	ip, sp, #1072	; 0x430
   1e4c4:	ldrd	r8, [ip]
   1e4c8:	eor	r8, r8, r0
   1e4cc:	eor	r9, r9, r1
   1e4d0:	adds	sl, r2, r8
   1e4d4:	adc	fp, r3, r9
   1e4d8:	add	r3, sp, #7168	; 0x1c00
   1e4dc:	strd	sl, [r3]
   1e4e0:	ldrd	r4, [sp, #24]
   1e4e4:	mov	r0, r4
   1e4e8:	mov	r1, r5
   1e4ec:	eor	r0, r0, r6
   1e4f0:	eor	r1, r1, r7
   1e4f4:	ldrd	r8, [sp, #16]
   1e4f8:	mov	r2, r8
   1e4fc:	mov	r3, r9
   1e500:	and	r2, r2, r0
   1e504:	and	r3, r3, r1
   1e508:	mov	r0, r2
   1e50c:	mov	r1, r3
   1e510:	mov	r2, r4
   1e514:	mov	r3, r5
   1e518:	eor	r2, r2, r0
   1e51c:	eor	r3, r3, r1
   1e520:	mov	r0, r2
   1e524:	mov	r1, r3
   1e528:	add	r3, pc, #888	; 0x378
   1e52c:	ldrd	r2, [r3]
   1e530:	strd	sl, [sp, #64]	; 0x40
   1e534:	adds	sl, sl, r2
   1e538:	adc	fp, fp, r3
   1e53c:	ldrd	r4, [sp, #72]	; 0x48
   1e540:	adds	r4, r4, sl
   1e544:	adc	r5, r5, fp
   1e548:	adds	r0, r0, r4
   1e54c:	adc	r1, r1, r5
   1e550:	lsr	r3, r8, #14
   1e554:	mov	r4, r8
   1e558:	mov	r5, r9
   1e55c:	orr	ip, r3, r9, lsl #18
   1e560:	add	r3, sp, #6336	; 0x18c0
   1e564:	add	r3, r3, #8
   1e568:	str	ip, [r3]
   1e56c:	lsr	r3, r9, #14
   1e570:	orr	ip, r3, r8, lsl #18
   1e574:	add	r3, sp, #6336	; 0x18c0
   1e578:	add	r3, r3, #12
   1e57c:	str	ip, [r3]
   1e580:	lsr	r3, r8, #18
   1e584:	orr	ip, r3, r9, lsl #14
   1e588:	add	r3, sp, #6336	; 0x18c0
   1e58c:	add	r3, r3, #16
   1e590:	str	ip, [r3]
   1e594:	lsr	r3, r9, #18
   1e598:	orr	ip, r3, r8, lsl #14
   1e59c:	add	r3, sp, #6336	; 0x18c0
   1e5a0:	add	r3, r3, #20
   1e5a4:	str	ip, [r3]
   1e5a8:	add	r3, sp, #6336	; 0x18c0
   1e5ac:	add	r3, r3, #8
   1e5b0:	ldrd	r8, [r3]
   1e5b4:	add	r3, sp, #6336	; 0x18c0
   1e5b8:	add	r3, r3, #16
   1e5bc:	ldrd	r2, [r3]
   1e5c0:	eor	r8, r8, r2
   1e5c4:	eor	r9, r9, r3
   1e5c8:	mov	r2, r8
   1e5cc:	mov	r3, r9
   1e5d0:	lsl	ip, r5, #23
   1e5d4:	orr	ip, ip, r4, lsr #9
   1e5d8:	add	r8, sp, #6336	; 0x18c0
   1e5dc:	add	r8, r8, #28
   1e5e0:	str	ip, [r8]
   1e5e4:	lsl	ip, r4, #23
   1e5e8:	orr	ip, ip, r5, lsr #9
   1e5ec:	add	r4, sp, #6336	; 0x18c0
   1e5f0:	add	r4, r4, #24
   1e5f4:	str	ip, [r4]
   1e5f8:	ldrd	r8, [r4]
   1e5fc:	eor	r8, r8, r2
   1e600:	eor	r9, r9, r3
   1e604:	adds	r4, r0, r8
   1e608:	adc	r5, r1, r9
   1e60c:	ldrd	r2, [sp, #136]	; 0x88
   1e610:	strd	r4, [sp, #32]
   1e614:	adds	r2, r2, r4
   1e618:	adc	r3, r3, r5
   1e61c:	mov	r4, r2
   1e620:	mov	r5, r3
   1e624:	ldrd	sl, [sp, #40]	; 0x28
   1e628:	lsr	r3, sl, #28
   1e62c:	orr	ip, r3, fp, lsl #4
   1e630:	add	r3, sp, #6336	; 0x18c0
   1e634:	add	r3, r3, #32
   1e638:	str	ip, [r3]
   1e63c:	lsr	r3, fp, #28
   1e640:	orr	ip, r3, sl, lsl #4
   1e644:	add	r3, sp, #6336	; 0x18c0
   1e648:	add	r3, r3, #36	; 0x24
   1e64c:	str	ip, [r3]
   1e650:	lsl	r3, fp, #30
   1e654:	orr	ip, r3, sl, lsr #2
   1e658:	add	r3, sp, #6336	; 0x18c0
   1e65c:	add	r3, r3, #44	; 0x2c
   1e660:	str	ip, [r3]
   1e664:	lsl	r3, sl, #30
   1e668:	orr	ip, r3, fp, lsr #2
   1e66c:	add	r3, sp, #6336	; 0x18c0
   1e670:	add	r3, r3, #40	; 0x28
   1e674:	str	ip, [r3]
   1e678:	add	r3, sp, #6336	; 0x18c0
   1e67c:	add	r3, r3, #32
   1e680:	ldrd	r8, [r3]
   1e684:	add	r3, sp, #6336	; 0x18c0
   1e688:	add	r3, r3, #40	; 0x28
   1e68c:	ldrd	r2, [r3]
   1e690:	eor	r8, r8, r2
   1e694:	eor	r9, r9, r3
   1e698:	mov	r2, r8
   1e69c:	mov	r3, r9
   1e6a0:	lsl	r1, fp, #25
   1e6a4:	orr	r1, r1, sl, lsr #7
   1e6a8:	add	r0, sp, #6336	; 0x18c0
   1e6ac:	add	r0, r0, #52	; 0x34
   1e6b0:	str	r1, [r0]
   1e6b4:	lsl	r1, sl, #25
   1e6b8:	mov	ip, fp
   1e6bc:	orr	r1, r1, fp, lsr #7
   1e6c0:	add	r0, sp, #6336	; 0x18c0
   1e6c4:	add	r0, r0, #48	; 0x30
   1e6c8:	str	r1, [r0]
   1e6cc:	ldrd	r8, [r0]
   1e6d0:	eor	r8, r8, r2
   1e6d4:	eor	r9, r9, r3
   1e6d8:	strd	r8, [sp, #72]	; 0x48
   1e6dc:	mov	r8, sl
   1e6e0:	ldrd	sl, [sp]
   1e6e4:	orr	sl, sl, r8
   1e6e8:	orr	fp, fp, ip
   1e6ec:	ldrd	r2, [sp, #80]	; 0x50
   1e6f0:	and	r2, r2, sl
   1e6f4:	and	r3, r3, fp
   1e6f8:	mov	r0, r2
   1e6fc:	mov	r1, r3
   1e700:	mov	r2, r8
   1e704:	ldrd	r8, [sp]
   1e708:	and	r8, r8, r2
   1e70c:	and	r9, r9, ip
   1e710:	orr	r2, r8, r0
   1e714:	orr	r3, r9, r1
   1e718:	ldrd	sl, [sp, #72]	; 0x48
   1e71c:	adds	sl, sl, r2
   1e720:	adc	fp, fp, r3
   1e724:	ldrd	r2, [sp, #32]
   1e728:	adds	r2, r2, sl
   1e72c:	adc	r3, r3, fp
   1e730:	strd	r2, [sp, #72]	; 0x48
   1e734:	ldrd	r0, [sp, #112]	; 0x70
   1e738:	lsr	r3, r0, #1
   1e73c:	orr	ip, r3, r1, lsl #31
   1e740:	add	r3, sp, #6336	; 0x18c0
   1e744:	add	r3, r3, #56	; 0x38
   1e748:	str	ip, [r3]
   1e74c:	lsr	r3, r1, #1
   1e750:	orr	ip, r3, r0, lsl #31
   1e754:	add	r3, sp, #6336	; 0x18c0
   1e758:	add	r3, r3, #60	; 0x3c
   1e75c:	str	ip, [r3]
   1e760:	lsr	r3, r0, #8
   1e764:	orr	ip, r3, r1, lsl #24
   1e768:	add	r3, sp, #6400	; 0x1900
   1e76c:	str	ip, [r3]
   1e770:	lsr	r3, r1, #8
   1e774:	orr	ip, r3, r0, lsl #24
   1e778:	add	r3, sp, #6400	; 0x1900
   1e77c:	add	r3, r3, #4
   1e780:	str	ip, [r3]
   1e784:	add	r3, sp, #6336	; 0x18c0
   1e788:	add	r3, r3, #56	; 0x38
   1e78c:	ldrd	r8, [r3]
   1e790:	add	r3, sp, #6400	; 0x1900
   1e794:	ldrd	r2, [r3]
   1e798:	eor	r8, r8, r2
   1e79c:	eor	r9, r9, r3
   1e7a0:	mov	r2, r8
   1e7a4:	mov	r3, r9
   1e7a8:	lsr	ip, r0, #7
   1e7ac:	orr	ip, ip, r1, lsl #25
   1e7b0:	str	ip, [sp, #1080]	; 0x438
   1e7b4:	lsr	r1, r1, #7
   1e7b8:	str	r1, [sp, #1084]	; 0x43c
   1e7bc:	add	r1, sp, #1072	; 0x430
   1e7c0:	add	r1, r1, #8
   1e7c4:	ldrd	r8, [r1]
   1e7c8:	eor	r8, r8, r2
   1e7cc:	eor	r9, r9, r3
   1e7d0:	ldrd	r0, [sp, #96]	; 0x60
   1e7d4:	adds	r0, r0, r8
   1e7d8:	adc	r1, r1, r9
   1e7dc:	mov	r2, r0
   1e7e0:	mov	r3, r1
   1e7e4:	ldrd	r0, [sp, #192]	; 0xc0
   1e7e8:	adds	r0, r0, r2
   1e7ec:	adc	r1, r1, r3
   1e7f0:	mov	r2, r0
   1e7f4:	mov	r3, r1
   1e7f8:	ldrd	sl, [sp, #88]	; 0x58
   1e7fc:	lsr	r1, sl, #19
   1e800:	orr	r1, r1, fp, lsl #13
   1e804:	add	r0, sp, #6400	; 0x1900
   1e808:	add	r0, r0, #8
   1e80c:	str	r1, [r0]
   1e810:	lsr	r1, fp, #19
   1e814:	orr	r1, r1, sl, lsl #13
   1e818:	add	r0, sp, #6400	; 0x1900
   1e81c:	add	r0, r0, #12
   1e820:	str	r1, [r0]
   1e824:	lsl	r1, fp, #3
   1e828:	orr	r1, r1, sl, lsr #29
   1e82c:	add	r0, sp, #6400	; 0x1900
   1e830:	add	r0, r0, #20
   1e834:	str	r1, [r0]
   1e838:	lsl	r1, sl, #3
   1e83c:	orr	r1, r1, fp, lsr #29
   1e840:	add	r0, sp, #6400	; 0x1900
   1e844:	add	r0, r0, #16
   1e848:	str	r1, [r0]
   1e84c:	add	r1, sp, #6400	; 0x1900
   1e850:	add	r1, r1, #8
   1e854:	ldrd	r8, [r1]
   1e858:	ldrd	r0, [r0]
   1e85c:	eor	r8, r8, r0
   1e860:	eor	r9, r9, r1
   1e864:	mov	r0, r8
   1e868:	mov	r1, r9
   1e86c:	lsr	ip, sl, #6
   1e870:	orr	ip, ip, fp, lsl #26
   1e874:	str	ip, [sp, #1088]	; 0x440
   1e878:	lsr	ip, fp, #6
   1e87c:	str	ip, [sp, #1092]	; 0x444
   1e880:	add	ip, sp, #1088	; 0x440
   1e884:	ldrd	r8, [ip]
   1e888:	eor	r8, r8, r0
   1e88c:	eor	r9, r9, r1
   1e890:	adds	sl, r2, r8
   1e894:	adc	fp, r3, r9
   1e898:	add	r3, sp, #7168	; 0x1c00
   1e89c:	add	r3, r3, #8
   1e8a0:	strd	sl, [r3]
   1e8a4:	b	1e8b8 <abort@plt+0xe3d8>
   1e8a8:	cdplt	13, 15, cr0, cr9, cr14, {5}
   1e8ac:	teqne	pc, r4, lsl #16
   1e8b0:	tstne	ip, #7077888	; 0x6c0000
   1e8b4:	blne	1c61590 <stderr@@GLIBC_2.4+0x1c30548>
   1e8b8:	ldrd	r0, [sp, #16]
   1e8bc:	eor	r0, r0, r6
   1e8c0:	eor	r1, r1, r7
   1e8c4:	mov	r8, r4
   1e8c8:	mov	r9, r5
   1e8cc:	and	r4, r4, r0
   1e8d0:	and	r5, r5, r1
   1e8d4:	mov	r0, r4
   1e8d8:	mov	r1, r5
   1e8dc:	eor	r0, r0, r6
   1e8e0:	eor	r1, r1, r7
   1e8e4:	sub	r3, pc, #60	; 0x3c
   1e8e8:	ldrd	r2, [r3]
   1e8ec:	strd	sl, [sp, #96]	; 0x60
   1e8f0:	adds	sl, sl, r2
   1e8f4:	adc	fp, fp, r3
   1e8f8:	mov	r2, sl
   1e8fc:	mov	r3, fp
   1e900:	ldrd	sl, [sp, #24]
   1e904:	adds	sl, sl, r2
   1e908:	adc	fp, fp, r3
   1e90c:	adds	r0, r0, sl
   1e910:	adc	r1, r1, fp
   1e914:	lsr	r3, r8, #14
   1e918:	mov	r4, r8
   1e91c:	mov	r5, r9
   1e920:	orr	ip, r3, r9, lsl #18
   1e924:	add	r3, sp, #6400	; 0x1900
   1e928:	add	r3, r3, #24
   1e92c:	str	ip, [r3]
   1e930:	lsr	r3, r9, #14
   1e934:	orr	ip, r3, r8, lsl #18
   1e938:	add	r3, sp, #6400	; 0x1900
   1e93c:	add	r3, r3, #28
   1e940:	str	ip, [r3]
   1e944:	lsr	r3, r8, #18
   1e948:	orr	ip, r3, r9, lsl #14
   1e94c:	add	r3, sp, #6400	; 0x1900
   1e950:	add	r3, r3, #32
   1e954:	str	ip, [r3]
   1e958:	lsr	r3, r9, #18
   1e95c:	orr	ip, r3, r8, lsl #14
   1e960:	add	r3, sp, #6400	; 0x1900
   1e964:	add	r3, r3, #36	; 0x24
   1e968:	str	ip, [r3]
   1e96c:	add	r3, sp, #6400	; 0x1900
   1e970:	add	r3, r3, #24
   1e974:	ldrd	r8, [r3]
   1e978:	add	r3, sp, #6400	; 0x1900
   1e97c:	add	r3, r3, #32
   1e980:	ldrd	r2, [r3]
   1e984:	eor	r8, r8, r2
   1e988:	eor	r9, r9, r3
   1e98c:	mov	r2, r8
   1e990:	mov	r3, r9
   1e994:	lsl	ip, r5, #23
   1e998:	orr	ip, ip, r4, lsr #9
   1e99c:	add	r8, sp, #6400	; 0x1900
   1e9a0:	add	r8, r8, #44	; 0x2c
   1e9a4:	str	ip, [r8]
   1e9a8:	lsl	ip, r4, #23
   1e9ac:	strd	r4, [sp, #32]
   1e9b0:	orr	ip, ip, r5, lsr #9
   1e9b4:	add	r4, sp, #6400	; 0x1900
   1e9b8:	add	r4, r4, #40	; 0x28
   1e9bc:	str	ip, [r4]
   1e9c0:	ldrd	r8, [r4]
   1e9c4:	eor	r8, r8, r2
   1e9c8:	eor	r9, r9, r3
   1e9cc:	adds	sl, r0, r8
   1e9d0:	adc	fp, r1, r9
   1e9d4:	mov	r2, sl
   1e9d8:	mov	r3, fp
   1e9dc:	ldrd	sl, [sp, #80]	; 0x50
   1e9e0:	strd	r2, [sp, #24]
   1e9e4:	adds	sl, sl, r2
   1e9e8:	adc	fp, fp, r3
   1e9ec:	ldrd	r4, [sp, #72]	; 0x48
   1e9f0:	lsr	r3, r4, #28
   1e9f4:	orr	r1, r3, r5, lsl #4
   1e9f8:	add	r3, sp, #6400	; 0x1900
   1e9fc:	add	r3, r3, #48	; 0x30
   1ea00:	str	r1, [r3]
   1ea04:	lsr	r3, r5, #28
   1ea08:	orr	r1, r3, r4, lsl #4
   1ea0c:	add	r3, sp, #6400	; 0x1900
   1ea10:	add	r3, r3, #52	; 0x34
   1ea14:	str	r1, [r3]
   1ea18:	lsl	r3, r5, #30
   1ea1c:	orr	r1, r3, r4, lsr #2
   1ea20:	add	r3, sp, #6400	; 0x1900
   1ea24:	add	r3, r3, #60	; 0x3c
   1ea28:	str	r1, [r3]
   1ea2c:	lsl	r3, r4, #30
   1ea30:	orr	r1, r3, r5, lsr #2
   1ea34:	add	r3, sp, #6400	; 0x1900
   1ea38:	add	r3, r3, #56	; 0x38
   1ea3c:	str	r1, [r3]
   1ea40:	add	r3, sp, #6400	; 0x1900
   1ea44:	add	r3, r3, #48	; 0x30
   1ea48:	ldrd	r8, [r3]
   1ea4c:	add	r3, sp, #6400	; 0x1900
   1ea50:	add	r3, r3, #56	; 0x38
   1ea54:	ldrd	r2, [r3]
   1ea58:	eor	r8, r8, r2
   1ea5c:	eor	r9, r9, r3
   1ea60:	mov	r2, r8
   1ea64:	mov	r3, r9
   1ea68:	lsl	r1, r5, #25
   1ea6c:	orr	r1, r1, r4, lsr #7
   1ea70:	add	r0, sp, #6464	; 0x1940
   1ea74:	add	r0, r0, #4
   1ea78:	str	r1, [r0]
   1ea7c:	lsl	r1, r4, #25
   1ea80:	orr	r1, r1, r5, lsr #7
   1ea84:	add	r0, sp, #6464	; 0x1940
   1ea88:	str	r1, [r0]
   1ea8c:	ldrd	r8, [r0]
   1ea90:	eor	r8, r8, r2
   1ea94:	eor	r9, r9, r3
   1ea98:	strd	r8, [sp, #72]	; 0x48
   1ea9c:	ldrd	r8, [sp, #40]	; 0x28
   1eaa0:	orr	r2, r8, r4
   1eaa4:	orr	r3, r9, r5
   1eaa8:	mov	r0, r2
   1eaac:	mov	r1, r3
   1eab0:	ldrd	r2, [sp]
   1eab4:	and	r2, r2, r0
   1eab8:	and	r3, r3, r1
   1eabc:	strd	r2, [sp, #80]	; 0x50
   1eac0:	mov	r0, r8
   1eac4:	mov	r1, r9
   1eac8:	and	r0, r0, r4
   1eacc:	and	r1, r1, r5
   1ead0:	mov	r2, r0
   1ead4:	mov	r3, r1
   1ead8:	ldrd	r0, [sp, #80]	; 0x50
   1eadc:	orr	r0, r0, r2
   1eae0:	orr	r1, r1, r3
   1eae4:	ldrd	r8, [sp, #72]	; 0x48
   1eae8:	adds	r8, r8, r0
   1eaec:	adc	r9, r9, r1
   1eaf0:	ldrd	r2, [sp, #24]
   1eaf4:	adds	r2, r2, r8
   1eaf8:	adc	r3, r3, r9
   1eafc:	strd	r2, [sp, #24]
   1eb00:	ldrd	r0, [sp, #48]	; 0x30
   1eb04:	lsr	r3, r0, #1
   1eb08:	orr	ip, r3, r1, lsl #31
   1eb0c:	add	r3, sp, #6464	; 0x1940
   1eb10:	add	r3, r3, #8
   1eb14:	str	ip, [r3]
   1eb18:	lsr	r3, r1, #1
   1eb1c:	orr	ip, r3, r0, lsl #31
   1eb20:	add	r3, sp, #6464	; 0x1940
   1eb24:	add	r3, r3, #12
   1eb28:	str	ip, [r3]
   1eb2c:	lsr	r3, r0, #8
   1eb30:	orr	ip, r3, r1, lsl #24
   1eb34:	add	r3, sp, #6464	; 0x1940
   1eb38:	add	r3, r3, #16
   1eb3c:	str	ip, [r3]
   1eb40:	lsr	r3, r1, #8
   1eb44:	orr	r1, r3, r0, lsl #24
   1eb48:	add	r3, sp, #6464	; 0x1940
   1eb4c:	add	r3, r3, #20
   1eb50:	str	r1, [r3]
   1eb54:	add	r3, sp, #6464	; 0x1940
   1eb58:	add	r3, r3, #8
   1eb5c:	ldrd	r8, [r3]
   1eb60:	add	r3, sp, #6464	; 0x1940
   1eb64:	add	r3, r3, #16
   1eb68:	ldrd	r2, [r3]
   1eb6c:	eor	r8, r8, r2
   1eb70:	eor	r9, r9, r3
   1eb74:	mov	r0, r8
   1eb78:	mov	r1, r9
   1eb7c:	ldrd	r2, [sp, #48]	; 0x30
   1eb80:	lsr	ip, r2, #7
   1eb84:	orr	ip, ip, r3, lsl #25
   1eb88:	str	ip, [sp, #1096]	; 0x448
   1eb8c:	lsr	ip, r3, #7
   1eb90:	str	ip, [sp, #1100]	; 0x44c
   1eb94:	add	r3, sp, #1088	; 0x440
   1eb98:	add	r3, r3, #8
   1eb9c:	ldrd	r8, [r3]
   1eba0:	eor	r8, r8, r0
   1eba4:	eor	r9, r9, r1
   1eba8:	ldrd	r2, [sp, #112]	; 0x70
   1ebac:	adds	r2, r2, r8
   1ebb0:	adc	r3, r3, r9
   1ebb4:	mov	r0, r2
   1ebb8:	mov	r1, r3
   1ebbc:	ldrd	r2, [sp, #152]	; 0x98
   1ebc0:	adds	r2, r2, r0
   1ebc4:	adc	r3, r3, r1
   1ebc8:	mov	r0, r2
   1ebcc:	mov	r1, r3
   1ebd0:	ldrd	r8, [sp, #64]	; 0x40
   1ebd4:	lsr	r3, r8, #19
   1ebd8:	orr	ip, r3, r9, lsl #13
   1ebdc:	add	r3, sp, #6464	; 0x1940
   1ebe0:	add	r3, r3, #24
   1ebe4:	str	ip, [r3]
   1ebe8:	lsr	r3, r9, #19
   1ebec:	orr	ip, r3, r8, lsl #13
   1ebf0:	add	r3, sp, #6464	; 0x1940
   1ebf4:	add	r3, r3, #28
   1ebf8:	str	ip, [r3]
   1ebfc:	lsl	r3, r9, #3
   1ec00:	orr	ip, r3, r8, lsr #29
   1ec04:	add	r3, sp, #6464	; 0x1940
   1ec08:	add	r3, r3, #36	; 0x24
   1ec0c:	str	ip, [r3]
   1ec10:	lsl	r3, r8, #3
   1ec14:	orr	ip, r3, r9, lsr #29
   1ec18:	add	r3, sp, #6464	; 0x1940
   1ec1c:	add	r3, r3, #32
   1ec20:	str	ip, [r3]
   1ec24:	add	r3, sp, #6464	; 0x1940
   1ec28:	add	r3, r3, #24
   1ec2c:	ldrd	r8, [r3]
   1ec30:	add	r3, sp, #6464	; 0x1940
   1ec34:	add	r3, r3, #32
   1ec38:	ldrd	r2, [r3]
   1ec3c:	eor	r8, r8, r2
   1ec40:	eor	r9, r9, r3
   1ec44:	mov	r2, r8
   1ec48:	mov	r3, r9
   1ec4c:	ldrd	r8, [sp, #64]	; 0x40
   1ec50:	lsr	ip, r8, #6
   1ec54:	orr	ip, ip, r9, lsl #26
   1ec58:	str	ip, [sp, #1104]	; 0x450
   1ec5c:	ldr	ip, [sp, #68]	; 0x44
   1ec60:	lsr	ip, ip, #6
   1ec64:	str	ip, [sp, #1108]	; 0x454
   1ec68:	add	ip, sp, #1104	; 0x450
   1ec6c:	ldrd	r8, [ip]
   1ec70:	eor	r8, r8, r2
   1ec74:	eor	r9, r9, r3
   1ec78:	adds	r8, r0, r8
   1ec7c:	adc	r9, r1, r9
   1ec80:	add	r3, sp, #7168	; 0x1c00
   1ec84:	add	r3, r3, #16
   1ec88:	strd	r8, [r3]
   1ec8c:	ldrd	r0, [sp, #32]
   1ec90:	ldrd	r2, [sp, #16]
   1ec94:	eor	r2, r2, r0
   1ec98:	eor	r3, r3, r1
   1ec9c:	mov	r0, r2
   1eca0:	mov	r1, r3
   1eca4:	and	r0, r0, sl
   1eca8:	and	r1, r1, fp
   1ecac:	ldrd	r2, [sp, #16]
   1ecb0:	eor	r2, r2, r0
   1ecb4:	eor	r3, r3, r1
   1ecb8:	mov	r0, r2
   1ecbc:	mov	r1, r3
   1ecc0:	add	r3, pc, #896	; 0x380
   1ecc4:	ldrd	r2, [r3]
   1ecc8:	strd	r8, [sp, #80]	; 0x50
   1eccc:	adds	r8, r8, r2
   1ecd0:	adc	r9, r9, r3
   1ecd4:	adds	r6, r6, r8
   1ecd8:	adc	r7, r7, r9
   1ecdc:	adds	r0, r0, r6
   1ece0:	adc	r1, r1, r7
   1ece4:	lsr	r3, sl, #14
   1ece8:	orr	ip, r3, fp, lsl #18
   1ecec:	add	r3, sp, #6464	; 0x1940
   1ecf0:	add	r3, r3, #40	; 0x28
   1ecf4:	str	ip, [r3]
   1ecf8:	lsr	r3, fp, #14
   1ecfc:	orr	ip, r3, sl, lsl #18
   1ed00:	add	r3, sp, #6464	; 0x1940
   1ed04:	add	r3, r3, #44	; 0x2c
   1ed08:	str	ip, [r3]
   1ed0c:	lsr	r3, sl, #18
   1ed10:	orr	ip, r3, fp, lsl #14
   1ed14:	add	r3, sp, #6464	; 0x1940
   1ed18:	add	r3, r3, #48	; 0x30
   1ed1c:	str	ip, [r3]
   1ed20:	lsr	r3, fp, #18
   1ed24:	orr	ip, r3, sl, lsl #14
   1ed28:	add	r3, sp, #6464	; 0x1940
   1ed2c:	add	r3, r3, #52	; 0x34
   1ed30:	str	ip, [r3]
   1ed34:	add	r3, sp, #6464	; 0x1940
   1ed38:	add	r3, r3, #40	; 0x28
   1ed3c:	ldrd	r2, [r3]
   1ed40:	add	ip, sp, #6464	; 0x1940
   1ed44:	add	ip, ip, #48	; 0x30
   1ed48:	ldrd	r6, [ip]
   1ed4c:	eor	r2, r2, r6
   1ed50:	eor	r3, r3, r7
   1ed54:	lsl	ip, fp, #23
   1ed58:	orr	ip, ip, sl, lsr #9
   1ed5c:	add	r6, sp, #6464	; 0x1940
   1ed60:	add	r6, r6, #60	; 0x3c
   1ed64:	str	ip, [r6]
   1ed68:	lsl	ip, sl, #23
   1ed6c:	orr	ip, ip, fp, lsr #9
   1ed70:	add	r6, sp, #6464	; 0x1940
   1ed74:	add	r6, r6, #56	; 0x38
   1ed78:	str	ip, [r6]
   1ed7c:	ldrd	r6, [r6]
   1ed80:	eor	r6, r6, r2
   1ed84:	eor	r7, r7, r3
   1ed88:	adds	r6, r0, r6
   1ed8c:	adc	r7, r1, r7
   1ed90:	strd	r6, [sp, #112]	; 0x70
   1ed94:	ldrd	r2, [sp]
   1ed98:	adds	r2, r2, r6
   1ed9c:	adc	r3, r3, r7
   1eda0:	mov	r6, r2
   1eda4:	mov	r7, r3
   1eda8:	ldrd	r0, [sp, #24]
   1edac:	lsr	r3, r0, #28
   1edb0:	orr	ip, r3, r1, lsl #4
   1edb4:	add	r3, sp, #6528	; 0x1980
   1edb8:	str	ip, [r3]
   1edbc:	lsr	r3, r1, #28
   1edc0:	orr	ip, r3, r0, lsl #4
   1edc4:	add	r3, sp, #6528	; 0x1980
   1edc8:	add	r3, r3, #4
   1edcc:	str	ip, [r3]
   1edd0:	lsl	r3, r1, #30
   1edd4:	orr	ip, r3, r0, lsr #2
   1edd8:	add	r3, sp, #6528	; 0x1980
   1eddc:	add	r3, r3, #12
   1ede0:	str	ip, [r3]
   1ede4:	lsl	r3, r0, #30
   1ede8:	orr	ip, r3, r1, lsr #2
   1edec:	add	r3, sp, #6528	; 0x1980
   1edf0:	add	r3, r3, #8
   1edf4:	str	ip, [r3]
   1edf8:	add	r3, sp, #6528	; 0x1980
   1edfc:	ldrd	r2, [r3]
   1ee00:	add	ip, sp, #6528	; 0x1980
   1ee04:	add	ip, ip, #8
   1ee08:	ldrd	r8, [ip]
   1ee0c:	eor	r2, r2, r8
   1ee10:	eor	r3, r3, r9
   1ee14:	mov	r8, r0
   1ee18:	mov	r9, r1
   1ee1c:	lsl	r1, r1, #25
   1ee20:	orr	r1, r1, r8, lsr #7
   1ee24:	add	r0, sp, #6528	; 0x1980
   1ee28:	add	r0, r0, #20
   1ee2c:	str	r1, [r0]
   1ee30:	lsl	r1, r8, #25
   1ee34:	orr	r1, r1, r9, lsr #7
   1ee38:	add	r0, sp, #6528	; 0x1980
   1ee3c:	add	r0, r0, #16
   1ee40:	str	r1, [r0]
   1ee44:	ldrd	r0, [r0]
   1ee48:	eor	r0, r0, r2
   1ee4c:	eor	r1, r1, r3
   1ee50:	strd	r0, [sp]
   1ee54:	orr	r0, r4, r8
   1ee58:	orr	r1, r5, r9
   1ee5c:	ldrd	r2, [sp, #40]	; 0x28
   1ee60:	and	r2, r2, r0
   1ee64:	and	r3, r3, r1
   1ee68:	mov	r0, r2
   1ee6c:	mov	r1, r3
   1ee70:	strd	r4, [sp, #72]	; 0x48
   1ee74:	and	r4, r4, r8
   1ee78:	and	r5, r5, r9
   1ee7c:	orr	r0, r0, r4
   1ee80:	orr	r1, r1, r5
   1ee84:	ldrd	r4, [sp]
   1ee88:	adds	r4, r4, r0
   1ee8c:	adc	r5, r5, r1
   1ee90:	ldrd	r8, [sp, #112]	; 0x70
   1ee94:	adds	r8, r8, r4
   1ee98:	adc	r9, r9, r5
   1ee9c:	strd	r8, [sp]
   1eea0:	ldrd	r0, [sp, #8]
   1eea4:	lsr	r3, r0, #1
   1eea8:	orr	ip, r3, r1, lsl #31
   1eeac:	add	r3, sp, #6528	; 0x1980
   1eeb0:	add	r3, r3, #24
   1eeb4:	str	ip, [r3]
   1eeb8:	lsr	r3, r1, #1
   1eebc:	orr	ip, r3, r0, lsl #31
   1eec0:	add	r3, sp, #6528	; 0x1980
   1eec4:	add	r3, r3, #28
   1eec8:	str	ip, [r3]
   1eecc:	lsr	r3, r0, #8
   1eed0:	orr	ip, r3, r1, lsl #24
   1eed4:	add	r3, sp, #6528	; 0x1980
   1eed8:	add	r3, r3, #32
   1eedc:	str	ip, [r3]
   1eee0:	lsr	r3, r1, #8
   1eee4:	orr	ip, r3, r0, lsl #24
   1eee8:	add	r3, sp, #6528	; 0x1980
   1eeec:	add	r3, r3, #36	; 0x24
   1eef0:	str	ip, [r3]
   1eef4:	add	r3, sp, #6528	; 0x1980
   1eef8:	add	r3, r3, #24
   1eefc:	ldrd	r8, [r3]
   1ef00:	add	r3, sp, #6528	; 0x1980
   1ef04:	add	r3, r3, #32
   1ef08:	ldrd	r2, [r3]
   1ef0c:	eor	r8, r8, r2
   1ef10:	eor	r9, r9, r3
   1ef14:	mov	r2, r8
   1ef18:	mov	r3, r9
   1ef1c:	lsr	ip, r0, #7
   1ef20:	orr	ip, ip, r1, lsl #25
   1ef24:	str	ip, [sp, #1112]	; 0x458
   1ef28:	lsr	r1, r1, #7
   1ef2c:	str	r1, [sp, #1116]	; 0x45c
   1ef30:	add	r1, sp, #1104	; 0x450
   1ef34:	add	r1, r1, #8
   1ef38:	ldrd	r8, [r1]
   1ef3c:	eor	r8, r8, r2
   1ef40:	eor	r9, r9, r3
   1ef44:	ldrd	r0, [sp, #48]	; 0x30
   1ef48:	adds	r0, r0, r8
   1ef4c:	adc	r1, r1, r9
   1ef50:	mov	r2, r0
   1ef54:	mov	r3, r1
   1ef58:	ldrd	r0, [sp, #56]	; 0x38
   1ef5c:	adds	r0, r0, r2
   1ef60:	adc	r1, r1, r3
   1ef64:	mov	r2, r0
   1ef68:	mov	r3, r1
   1ef6c:	ldrd	r4, [sp, #96]	; 0x60
   1ef70:	lsr	r1, r4, #19
   1ef74:	orr	r1, r1, r5, lsl #13
   1ef78:	add	r0, sp, #6528	; 0x1980
   1ef7c:	add	r0, r0, #40	; 0x28
   1ef80:	str	r1, [r0]
   1ef84:	lsr	r1, r5, #19
   1ef88:	orr	r1, r1, r4, lsl #13
   1ef8c:	add	r0, sp, #6528	; 0x1980
   1ef90:	add	r0, r0, #44	; 0x2c
   1ef94:	str	r1, [r0]
   1ef98:	lsl	r1, r5, #3
   1ef9c:	orr	r1, r1, r4, lsr #29
   1efa0:	add	r0, sp, #6528	; 0x1980
   1efa4:	add	r0, r0, #52	; 0x34
   1efa8:	str	r1, [r0]
   1efac:	lsl	r1, r4, #3
   1efb0:	orr	r1, r1, r5, lsr #29
   1efb4:	add	r0, sp, #6528	; 0x1980
   1efb8:	add	r0, r0, #48	; 0x30
   1efbc:	str	r1, [r0]
   1efc0:	add	r1, sp, #6528	; 0x1980
   1efc4:	add	r1, r1, #40	; 0x28
   1efc8:	ldrd	r8, [r1]
   1efcc:	ldrd	r0, [r0]
   1efd0:	eor	r8, r8, r0
   1efd4:	eor	r9, r9, r1
   1efd8:	mov	r0, r8
   1efdc:	mov	r1, r9
   1efe0:	lsr	ip, r4, #6
   1efe4:	orr	ip, ip, r5, lsl #26
   1efe8:	str	ip, [sp, #1120]	; 0x460
   1efec:	lsr	ip, r5, #6
   1eff0:	str	ip, [sp, #1124]	; 0x464
   1eff4:	add	ip, sp, #1120	; 0x460
   1eff8:	ldrd	r8, [ip]
   1effc:	eor	r8, r8, r0
   1f000:	eor	r9, r9, r1
   1f004:	adds	r8, r2, r8
   1f008:	adc	r9, r3, r9
   1f00c:	add	r3, sp, #7168	; 0x1c00
   1f010:	add	r3, r3, #24
   1f014:	strd	r8, [r3]
   1f018:	ldrd	r4, [sp, #32]
   1f01c:	mov	r0, r4
   1f020:	mov	r1, r5
   1f024:	eor	r0, r0, sl
   1f028:	eor	r1, r1, fp
   1f02c:	and	r0, r0, r6
   1f030:	and	r1, r1, r7
   1f034:	mov	r2, r4
   1f038:	mov	r3, r5
   1f03c:	eor	r2, r2, r0
   1f040:	eor	r3, r3, r1
   1f044:	b	1f058 <abort@plt+0xeb78>
   1f048:	movwcs	r7, #19844	; 0x4d84
   1f04c:	ldmcs	fp, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
   1f050:	smullmi	r2, r7, r3, r4
   1f054:	sbccc	sl, sl, #125952	; 0x1ec00
   1f058:	mov	r0, r2
   1f05c:	mov	r1, r3
   1f060:	sub	r3, pc, #24
   1f064:	ldrd	r2, [r3]
   1f068:	strd	r8, [sp, #48]	; 0x30
   1f06c:	adds	r8, r8, r2
   1f070:	adc	r9, r9, r3
   1f074:	mov	r2, r8
   1f078:	mov	r3, r9
   1f07c:	ldrd	r8, [sp, #16]
   1f080:	adds	r8, r8, r2
   1f084:	adc	r9, r9, r3
   1f088:	adds	r0, r0, r8
   1f08c:	adc	r1, r1, r9
   1f090:	lsr	r3, r6, #14
   1f094:	orr	ip, r3, r7, lsl #18
   1f098:	add	r3, sp, #6528	; 0x1980
   1f09c:	add	r3, r3, #56	; 0x38
   1f0a0:	str	ip, [r3]
   1f0a4:	lsr	r3, r7, #14
   1f0a8:	orr	ip, r3, r6, lsl #18
   1f0ac:	add	r3, sp, #6528	; 0x1980
   1f0b0:	add	r3, r3, #60	; 0x3c
   1f0b4:	str	ip, [r3]
   1f0b8:	lsr	r3, r6, #18
   1f0bc:	orr	ip, r3, r7, lsl #14
   1f0c0:	add	r3, sp, #6592	; 0x19c0
   1f0c4:	str	ip, [r3]
   1f0c8:	lsr	r3, r7, #18
   1f0cc:	orr	ip, r3, r6, lsl #14
   1f0d0:	add	r3, sp, #6592	; 0x19c0
   1f0d4:	add	r3, r3, #4
   1f0d8:	str	ip, [r3]
   1f0dc:	add	r3, sp, #6528	; 0x1980
   1f0e0:	add	r3, r3, #56	; 0x38
   1f0e4:	ldrd	r2, [r3]
   1f0e8:	add	ip, sp, #6592	; 0x19c0
   1f0ec:	ldrd	r8, [ip]
   1f0f0:	eor	r2, r2, r8
   1f0f4:	eor	r3, r3, r9
   1f0f8:	lsl	ip, r7, #23
   1f0fc:	orr	ip, ip, r6, lsr #9
   1f100:	add	r4, sp, #6592	; 0x19c0
   1f104:	add	r4, r4, #12
   1f108:	str	ip, [r4]
   1f10c:	lsl	ip, r6, #23
   1f110:	orr	ip, ip, r7, lsr #9
   1f114:	add	r4, sp, #6592	; 0x19c0
   1f118:	add	r4, r4, #8
   1f11c:	str	ip, [r4]
   1f120:	ldrd	r8, [r4]
   1f124:	eor	r8, r8, r2
   1f128:	eor	r9, r9, r3
   1f12c:	adds	r8, r0, r8
   1f130:	adc	r9, r1, r9
   1f134:	mov	r4, r8
   1f138:	mov	r5, r9
   1f13c:	ldrd	r2, [sp, #40]	; 0x28
   1f140:	strd	r4, [sp, #16]
   1f144:	adds	r2, r2, r8
   1f148:	adc	r3, r3, r9
   1f14c:	mov	r8, r2
   1f150:	mov	r9, r3
   1f154:	ldrd	r4, [sp]
   1f158:	lsr	r3, r4, #28
   1f15c:	orr	r1, r3, r5, lsl #4
   1f160:	add	r3, sp, #6592	; 0x19c0
   1f164:	add	r3, r3, #16
   1f168:	str	r1, [r3]
   1f16c:	lsr	r3, r5, #28
   1f170:	orr	r1, r3, r4, lsl #4
   1f174:	add	r3, sp, #6592	; 0x19c0
   1f178:	add	r3, r3, #20
   1f17c:	str	r1, [r3]
   1f180:	lsl	r3, r5, #30
   1f184:	orr	r1, r3, r4, lsr #2
   1f188:	add	r3, sp, #6592	; 0x19c0
   1f18c:	add	r3, r3, #28
   1f190:	str	r1, [r3]
   1f194:	lsl	r3, r4, #30
   1f198:	orr	r1, r3, r5, lsr #2
   1f19c:	add	r3, sp, #6592	; 0x19c0
   1f1a0:	add	r3, r3, #24
   1f1a4:	str	r1, [r3]
   1f1a8:	add	r3, sp, #6592	; 0x19c0
   1f1ac:	add	r3, r3, #16
   1f1b0:	ldrd	r2, [r3]
   1f1b4:	add	r1, sp, #6592	; 0x19c0
   1f1b8:	add	r1, r1, #24
   1f1bc:	ldrd	r0, [r1]
   1f1c0:	eor	r2, r2, r0
   1f1c4:	eor	r3, r3, r1
   1f1c8:	lsl	r1, r5, #25
   1f1cc:	orr	r1, r1, r4, lsr #7
   1f1d0:	add	r0, sp, #6592	; 0x19c0
   1f1d4:	add	r0, r0, #36	; 0x24
   1f1d8:	str	r1, [r0]
   1f1dc:	lsl	r1, r4, #25
   1f1e0:	orr	r1, r1, r5, lsr #7
   1f1e4:	add	r0, sp, #6592	; 0x19c0
   1f1e8:	add	r0, r0, #32
   1f1ec:	str	r1, [r0]
   1f1f0:	ldrd	r0, [r0]
   1f1f4:	eor	r0, r0, r2
   1f1f8:	eor	r1, r1, r3
   1f1fc:	strd	r0, [sp, #40]	; 0x28
   1f200:	ldrd	r2, [sp, #24]
   1f204:	orr	r0, r4, r2
   1f208:	orr	r1, r5, r3
   1f20c:	ldrd	r2, [sp, #72]	; 0x48
   1f210:	and	r2, r2, r0
   1f214:	and	r3, r3, r1
   1f218:	mov	r0, r2
   1f21c:	mov	r1, r3
   1f220:	ldrd	r2, [sp, #24]
   1f224:	and	r4, r4, r2
   1f228:	and	r5, r5, r3
   1f22c:	orr	r2, r4, r0
   1f230:	orr	r3, r5, r1
   1f234:	mov	r0, r2
   1f238:	mov	r1, r3
   1f23c:	ldrd	r2, [sp, #40]	; 0x28
   1f240:	adds	r2, r2, r0
   1f244:	adc	r3, r3, r1
   1f248:	ldrd	r4, [sp, #16]
   1f24c:	adds	r4, r4, r2
   1f250:	adc	r5, r5, r3
   1f254:	strd	r4, [sp, #40]	; 0x28
   1f258:	ldrd	r0, [sp, #104]	; 0x68
   1f25c:	lsr	r3, r0, #1
   1f260:	orr	ip, r3, r1, lsl #31
   1f264:	add	r3, sp, #6592	; 0x19c0
   1f268:	add	r3, r3, #40	; 0x28
   1f26c:	str	ip, [r3]
   1f270:	lsr	r3, r1, #1
   1f274:	orr	ip, r3, r0, lsl #31
   1f278:	add	r3, sp, #6592	; 0x19c0
   1f27c:	add	r3, r3, #44	; 0x2c
   1f280:	str	ip, [r3]
   1f284:	lsr	r3, r0, #8
   1f288:	orr	ip, r3, r1, lsl #24
   1f28c:	add	r3, sp, #6592	; 0x19c0
   1f290:	add	r3, r3, #48	; 0x30
   1f294:	str	ip, [r3]
   1f298:	lsr	r3, r1, #8
   1f29c:	orr	ip, r3, r0, lsl #24
   1f2a0:	add	r3, sp, #6592	; 0x19c0
   1f2a4:	add	r3, r3, #52	; 0x34
   1f2a8:	str	ip, [r3]
   1f2ac:	add	r3, sp, #6592	; 0x19c0
   1f2b0:	add	r3, r3, #40	; 0x28
   1f2b4:	ldrd	r2, [r3]
   1f2b8:	add	ip, sp, #6592	; 0x19c0
   1f2bc:	add	ip, ip, #48	; 0x30
   1f2c0:	ldrd	r4, [ip]
   1f2c4:	eor	r2, r2, r4
   1f2c8:	eor	r3, r3, r5
   1f2cc:	lsr	ip, r0, #7
   1f2d0:	orr	ip, ip, r1, lsl #25
   1f2d4:	str	ip, [sp, #1128]	; 0x468
   1f2d8:	lsr	r1, r1, #7
   1f2dc:	str	r1, [sp, #1132]	; 0x46c
   1f2e0:	add	r1, sp, #1120	; 0x460
   1f2e4:	add	r1, r1, #8
   1f2e8:	ldrd	r0, [r1]
   1f2ec:	eor	r0, r0, r2
   1f2f0:	eor	r1, r1, r3
   1f2f4:	mov	r2, r0
   1f2f8:	mov	r3, r1
   1f2fc:	ldrd	r0, [sp, #8]
   1f300:	adds	r0, r0, r2
   1f304:	adc	r1, r1, r3
   1f308:	mov	r2, r0
   1f30c:	mov	r3, r1
   1f310:	ldrd	r0, [sp, #160]	; 0xa0
   1f314:	adds	r0, r0, r2
   1f318:	adc	r1, r1, r3
   1f31c:	strd	r0, [sp, #8]
   1f320:	ldrd	r4, [sp, #80]	; 0x50
   1f324:	lsr	r1, r4, #19
   1f328:	orr	r1, r1, r5, lsl #13
   1f32c:	add	r3, sp, #6592	; 0x19c0
   1f330:	add	r3, r3, #56	; 0x38
   1f334:	str	r1, [r3]
   1f338:	lsr	r1, r5, #19
   1f33c:	orr	r1, r1, r4, lsl #13
   1f340:	add	r3, sp, #6592	; 0x19c0
   1f344:	add	r3, r3, #60	; 0x3c
   1f348:	str	r1, [r3]
   1f34c:	lsl	r1, r5, #3
   1f350:	orr	r1, r1, r4, lsr #29
   1f354:	add	r3, sp, #6656	; 0x1a00
   1f358:	add	r3, r3, #4
   1f35c:	str	r1, [r3]
   1f360:	lsl	r1, r4, #3
   1f364:	orr	r1, r1, r5, lsr #29
   1f368:	add	r3, sp, #6656	; 0x1a00
   1f36c:	str	r1, [r3]
   1f370:	add	r3, sp, #6592	; 0x19c0
   1f374:	add	r3, r3, #56	; 0x38
   1f378:	ldrd	r0, [r3]
   1f37c:	add	r3, sp, #6656	; 0x1a00
   1f380:	ldrd	r2, [r3]
   1f384:	eor	r0, r0, r2
   1f388:	eor	r1, r1, r3
   1f38c:	lsr	ip, r4, #6
   1f390:	orr	ip, ip, r5, lsl #26
   1f394:	str	ip, [sp, #1136]	; 0x470
   1f398:	lsr	ip, r5, #6
   1f39c:	str	ip, [sp, #1140]	; 0x474
   1f3a0:	add	r3, sp, #1136	; 0x470
   1f3a4:	ldrd	r4, [r3]
   1f3a8:	eor	r4, r4, r0
   1f3ac:	eor	r5, r5, r1
   1f3b0:	ldrd	r2, [sp, #8]
   1f3b4:	adds	r2, r2, r4
   1f3b8:	adc	r3, r3, r5
   1f3bc:	mov	r4, r2
   1f3c0:	mov	r5, r3
   1f3c4:	add	r1, sp, #7168	; 0x1c00
   1f3c8:	add	r1, r1, #32
   1f3cc:	strd	r2, [r1]
   1f3d0:	eor	r0, sl, r6
   1f3d4:	eor	r1, fp, r7
   1f3d8:	and	r0, r0, r8
   1f3dc:	and	r1, r1, r9
   1f3e0:	eor	r0, r0, sl
   1f3e4:	eor	r1, r1, fp
   1f3e8:	add	r3, pc, #880	; 0x370
   1f3ec:	ldrd	r2, [r3]
   1f3f0:	strd	r4, [sp, #112]	; 0x70
   1f3f4:	adds	r4, r4, r2
   1f3f8:	adc	r5, r5, r3
   1f3fc:	mov	r2, r4
   1f400:	mov	r3, r5
   1f404:	ldrd	r4, [sp, #32]
   1f408:	adds	r4, r4, r2
   1f40c:	adc	r5, r5, r3
   1f410:	adds	r0, r0, r4
   1f414:	adc	r1, r1, r5
   1f418:	lsr	r3, r8, #14
   1f41c:	orr	ip, r3, r9, lsl #18
   1f420:	add	r3, sp, #6656	; 0x1a00
   1f424:	add	r3, r3, #8
   1f428:	str	ip, [r3]
   1f42c:	lsr	r3, r9, #14
   1f430:	orr	ip, r3, r8, lsl #18
   1f434:	add	r3, sp, #6656	; 0x1a00
   1f438:	add	r3, r3, #12
   1f43c:	str	ip, [r3]
   1f440:	lsr	r3, r8, #18
   1f444:	orr	ip, r3, r9, lsl #14
   1f448:	add	r3, sp, #6656	; 0x1a00
   1f44c:	add	r3, r3, #16
   1f450:	str	ip, [r3]
   1f454:	lsr	r3, r9, #18
   1f458:	orr	ip, r3, r8, lsl #14
   1f45c:	add	r3, sp, #6656	; 0x1a00
   1f460:	add	r3, r3, #20
   1f464:	str	ip, [r3]
   1f468:	add	r3, sp, #6656	; 0x1a00
   1f46c:	add	r3, r3, #8
   1f470:	ldrd	r2, [r3]
   1f474:	add	ip, sp, #6656	; 0x1a00
   1f478:	add	ip, ip, #16
   1f47c:	ldrd	r4, [ip]
   1f480:	eor	r2, r2, r4
   1f484:	eor	r3, r3, r5
   1f488:	lsl	ip, r9, #23
   1f48c:	orr	ip, ip, r8, lsr #9
   1f490:	add	r4, sp, #6656	; 0x1a00
   1f494:	add	r4, r4, #28
   1f498:	str	ip, [r4]
   1f49c:	lsl	ip, r8, #23
   1f4a0:	orr	ip, ip, r9, lsr #9
   1f4a4:	add	r4, sp, #6656	; 0x1a00
   1f4a8:	add	r4, r4, #24
   1f4ac:	str	ip, [r4]
   1f4b0:	ldrd	r4, [r4]
   1f4b4:	eor	r4, r4, r2
   1f4b8:	eor	r5, r5, r3
   1f4bc:	adds	r4, r0, r4
   1f4c0:	adc	r5, r1, r5
   1f4c4:	mov	r0, r4
   1f4c8:	mov	r1, r5
   1f4cc:	ldrd	r2, [sp, #72]	; 0x48
   1f4d0:	strd	r0, [sp, #8]
   1f4d4:	adds	r2, r2, r4
   1f4d8:	adc	r3, r3, r5
   1f4dc:	strd	r2, [sp, #56]	; 0x38
   1f4e0:	ldrd	r4, [sp, #40]	; 0x28
   1f4e4:	lsr	r3, r4, #28
   1f4e8:	orr	r1, r3, r5, lsl #4
   1f4ec:	add	r3, sp, #6656	; 0x1a00
   1f4f0:	add	r3, r3, #32
   1f4f4:	str	r1, [r3]
   1f4f8:	lsr	r3, r5, #28
   1f4fc:	orr	r1, r3, r4, lsl #4
   1f500:	add	r3, sp, #6656	; 0x1a00
   1f504:	add	r3, r3, #36	; 0x24
   1f508:	str	r1, [r3]
   1f50c:	lsl	r3, r5, #30
   1f510:	orr	r1, r3, r4, lsr #2
   1f514:	add	r3, sp, #6656	; 0x1a00
   1f518:	add	r3, r3, #44	; 0x2c
   1f51c:	str	r1, [r3]
   1f520:	lsl	r3, r4, #30
   1f524:	orr	r1, r3, r5, lsr #2
   1f528:	add	r3, sp, #6656	; 0x1a00
   1f52c:	add	r3, r3, #40	; 0x28
   1f530:	str	r1, [r3]
   1f534:	add	r3, sp, #6656	; 0x1a00
   1f538:	add	r3, r3, #32
   1f53c:	ldrd	r2, [r3]
   1f540:	add	r1, sp, #6656	; 0x1a00
   1f544:	add	r1, r1, #40	; 0x28
   1f548:	ldrd	r0, [r1]
   1f54c:	eor	r2, r2, r0
   1f550:	eor	r3, r3, r1
   1f554:	lsl	r1, r5, #25
   1f558:	orr	r1, r1, r4, lsr #7
   1f55c:	add	r0, sp, #6656	; 0x1a00
   1f560:	add	r0, r0, #52	; 0x34
   1f564:	str	r1, [r0]
   1f568:	lsl	r1, r4, #25
   1f56c:	mov	ip, r5
   1f570:	orr	r1, r1, r5, lsr #7
   1f574:	add	r0, sp, #6656	; 0x1a00
   1f578:	add	r0, r0, #48	; 0x30
   1f57c:	str	r1, [r0]
   1f580:	ldrd	r0, [r0]
   1f584:	eor	r0, r0, r2
   1f588:	eor	r1, r1, r3
   1f58c:	strd	r0, [sp, #16]
   1f590:	mov	r2, r4
   1f594:	ldrd	r4, [sp]
   1f598:	orr	r4, r4, r2
   1f59c:	orr	r5, r5, ip
   1f5a0:	mov	r0, r4
   1f5a4:	mov	r1, r5
   1f5a8:	ldrd	r4, [sp, #24]
   1f5ac:	and	r4, r4, r0
   1f5b0:	and	r5, r5, r1
   1f5b4:	mov	r0, r4
   1f5b8:	mov	r1, r5
   1f5bc:	ldrd	r4, [sp]
   1f5c0:	and	r4, r4, r2
   1f5c4:	and	r5, r5, ip
   1f5c8:	orr	r4, r4, r0
   1f5cc:	orr	r5, r5, r1
   1f5d0:	ldrd	r2, [sp, #16]
   1f5d4:	adds	r2, r2, r4
   1f5d8:	adc	r3, r3, r5
   1f5dc:	ldrd	r4, [sp, #8]
   1f5e0:	adds	r4, r4, r2
   1f5e4:	adc	r5, r5, r3
   1f5e8:	strd	r4, [sp, #8]
   1f5ec:	ldrd	r4, [sp, #120]	; 0x78
   1f5f0:	lsr	r3, r4, #1
   1f5f4:	orr	r1, r3, r5, lsl #31
   1f5f8:	add	r3, sp, #6656	; 0x1a00
   1f5fc:	add	r3, r3, #56	; 0x38
   1f600:	str	r1, [r3]
   1f604:	lsr	r3, r5, #1
   1f608:	orr	r1, r3, r4, lsl #31
   1f60c:	add	r3, sp, #6656	; 0x1a00
   1f610:	add	r3, r3, #60	; 0x3c
   1f614:	str	r1, [r3]
   1f618:	lsr	r3, r4, #8
   1f61c:	orr	r1, r3, r5, lsl #24
   1f620:	add	r3, sp, #6720	; 0x1a40
   1f624:	str	r1, [r3]
   1f628:	lsr	r3, r5, #8
   1f62c:	orr	r1, r3, r4, lsl #24
   1f630:	add	r3, sp, #6720	; 0x1a40
   1f634:	add	r3, r3, #4
   1f638:	str	r1, [r3]
   1f63c:	add	r3, sp, #6656	; 0x1a00
   1f640:	add	r3, r3, #56	; 0x38
   1f644:	ldrd	r2, [r3]
   1f648:	add	r1, sp, #6720	; 0x1a40
   1f64c:	ldrd	r0, [r1]
   1f650:	eor	r2, r2, r0
   1f654:	eor	r3, r3, r1
   1f658:	lsr	r1, r4, #7
   1f65c:	orr	r1, r1, r5, lsl #25
   1f660:	str	r1, [sp, #1144]	; 0x478
   1f664:	lsr	r1, r5, #7
   1f668:	str	r1, [sp, #1148]	; 0x47c
   1f66c:	add	r1, sp, #1136	; 0x470
   1f670:	add	r1, r1, #8
   1f674:	ldrd	r0, [r1]
   1f678:	eor	r0, r0, r2
   1f67c:	eor	r1, r1, r3
   1f680:	mov	r2, r0
   1f684:	mov	r3, r1
   1f688:	ldrd	r0, [sp, #104]	; 0x68
   1f68c:	adds	r0, r0, r2
   1f690:	adc	r1, r1, r3
   1f694:	mov	r2, r0
   1f698:	mov	r3, r1
   1f69c:	ldrd	r0, [sp, #176]	; 0xb0
   1f6a0:	adds	r0, r0, r2
   1f6a4:	adc	r1, r1, r3
   1f6a8:	strd	r0, [sp, #16]
   1f6ac:	ldrd	r4, [sp, #48]	; 0x30
   1f6b0:	lsr	r1, r4, #19
   1f6b4:	orr	r1, r1, r5, lsl #13
   1f6b8:	add	r3, sp, #6720	; 0x1a40
   1f6bc:	add	r3, r3, #8
   1f6c0:	str	r1, [r3]
   1f6c4:	lsr	r1, r5, #19
   1f6c8:	orr	r1, r1, r4, lsl #13
   1f6cc:	add	r3, sp, #6720	; 0x1a40
   1f6d0:	add	r3, r3, #12
   1f6d4:	str	r1, [r3]
   1f6d8:	lsl	r1, r5, #3
   1f6dc:	orr	r1, r1, r4, lsr #29
   1f6e0:	add	r3, sp, #6720	; 0x1a40
   1f6e4:	add	r3, r3, #20
   1f6e8:	str	r1, [r3]
   1f6ec:	lsl	r1, r4, #3
   1f6f0:	orr	r1, r1, r5, lsr #29
   1f6f4:	add	r3, sp, #6720	; 0x1a40
   1f6f8:	add	r3, r3, #16
   1f6fc:	str	r1, [r3]
   1f700:	add	r3, sp, #6720	; 0x1a40
   1f704:	add	r3, r3, #8
   1f708:	ldrd	r0, [r3]
   1f70c:	add	r3, sp, #6720	; 0x1a40
   1f710:	add	r3, r3, #16
   1f714:	ldrd	r2, [r3]
   1f718:	eor	r0, r0, r2
   1f71c:	eor	r1, r1, r3
   1f720:	lsr	ip, r4, #6
   1f724:	orr	ip, ip, r5, lsl #26
   1f728:	str	ip, [sp, #1152]	; 0x480
   1f72c:	lsr	ip, r5, #6
   1f730:	str	ip, [sp, #1156]	; 0x484
   1f734:	add	r3, sp, #1152	; 0x480
   1f738:	ldrd	r4, [r3]
   1f73c:	eor	r4, r4, r0
   1f740:	eor	r5, r5, r1
   1f744:	ldrd	r2, [sp, #16]
   1f748:	adds	r2, r2, r4
   1f74c:	adc	r3, r3, r5
   1f750:	strd	r2, [sp, #48]	; 0x30
   1f754:	add	r1, sp, #7168	; 0x1c00
   1f758:	add	r1, r1, #40	; 0x28
   1f75c:	b	1f770 <abort@plt+0xf290>
   1f760:	strbne	fp, [r9, #3772]	; 0xebc
   1f764:	ldccc	14, cr11, [lr], {10}
   1f768:	ldcls	13, cr0, [r0], {76}	; 0x4c
   1f76c:	tstmi	sp, #196, 14	; 0x3100000
   1f770:	strd	r2, [r1]
   1f774:	eor	r0, r6, r8
   1f778:	eor	r1, r7, r9
   1f77c:	ldrd	r4, [sp, #56]	; 0x38
   1f780:	and	r4, r4, r0
   1f784:	and	r5, r5, r1
   1f788:	mov	r0, r4
   1f78c:	mov	r1, r5
   1f790:	eor	r0, r0, r6
   1f794:	eor	r1, r1, r7
   1f798:	sub	r3, pc, #56	; 0x38
   1f79c:	ldrd	r2, [r3]
   1f7a0:	ldrd	r4, [sp, #48]	; 0x30
   1f7a4:	adds	r4, r4, r2
   1f7a8:	adc	r5, r5, r3
   1f7ac:	adds	sl, sl, r4
   1f7b0:	adc	fp, fp, r5
   1f7b4:	adds	r0, r0, sl
   1f7b8:	adc	r1, r1, fp
   1f7bc:	ldrd	r4, [sp, #56]	; 0x38
   1f7c0:	lsr	r3, r4, #14
   1f7c4:	orr	ip, r3, r5, lsl #18
   1f7c8:	add	r3, sp, #6720	; 0x1a40
   1f7cc:	add	r3, r3, #24
   1f7d0:	str	ip, [r3]
   1f7d4:	lsr	r3, r5, #14
   1f7d8:	orr	ip, r3, r4, lsl #18
   1f7dc:	add	r3, sp, #6720	; 0x1a40
   1f7e0:	add	r3, r3, #28
   1f7e4:	str	ip, [r3]
   1f7e8:	lsr	r3, r4, #18
   1f7ec:	orr	ip, r3, r5, lsl #14
   1f7f0:	add	r3, sp, #6720	; 0x1a40
   1f7f4:	add	r3, r3, #32
   1f7f8:	str	ip, [r3]
   1f7fc:	lsr	r3, r5, #18
   1f800:	orr	ip, r3, r4, lsl #14
   1f804:	add	r3, sp, #6720	; 0x1a40
   1f808:	add	r3, r3, #36	; 0x24
   1f80c:	str	ip, [r3]
   1f810:	add	r3, sp, #6720	; 0x1a40
   1f814:	add	r3, r3, #24
   1f818:	ldrd	r2, [r3]
   1f81c:	add	ip, sp, #6720	; 0x1a40
   1f820:	add	ip, ip, #32
   1f824:	ldrd	sl, [ip]
   1f828:	eor	r2, r2, sl
   1f82c:	eor	r3, r3, fp
   1f830:	lsl	ip, r5, #23
   1f834:	orr	ip, ip, r4, lsr #9
   1f838:	add	sl, sp, #6720	; 0x1a40
   1f83c:	add	sl, sl, #44	; 0x2c
   1f840:	str	ip, [sl]
   1f844:	lsl	ip, r4, #23
   1f848:	orr	ip, ip, r5, lsr #9
   1f84c:	add	r4, sp, #6720	; 0x1a40
   1f850:	add	r4, r4, #40	; 0x28
   1f854:	str	ip, [r4]
   1f858:	ldrd	sl, [r4]
   1f85c:	eor	sl, sl, r2
   1f860:	eor	fp, fp, r3
   1f864:	adds	sl, r0, sl
   1f868:	adc	fp, r1, fp
   1f86c:	mov	r2, sl
   1f870:	mov	r3, fp
   1f874:	ldrd	sl, [sp, #24]
   1f878:	strd	r2, [sp, #24]
   1f87c:	adds	sl, sl, r2
   1f880:	adc	fp, fp, r3
   1f884:	strd	sl, [sp, #16]
   1f888:	ldrd	sl, [sp, #8]
   1f88c:	lsr	r3, sl, #28
   1f890:	orr	r1, r3, fp, lsl #4
   1f894:	add	r3, sp, #6720	; 0x1a40
   1f898:	add	r3, r3, #48	; 0x30
   1f89c:	str	r1, [r3]
   1f8a0:	lsr	r3, fp, #28
   1f8a4:	orr	r1, r3, sl, lsl #4
   1f8a8:	add	r3, sp, #6720	; 0x1a40
   1f8ac:	add	r3, r3, #52	; 0x34
   1f8b0:	str	r1, [r3]
   1f8b4:	lsl	r3, fp, #30
   1f8b8:	orr	r1, r3, sl, lsr #2
   1f8bc:	add	r3, sp, #6720	; 0x1a40
   1f8c0:	add	r3, r3, #60	; 0x3c
   1f8c4:	str	r1, [r3]
   1f8c8:	lsl	r3, sl, #30
   1f8cc:	orr	r1, r3, fp, lsr #2
   1f8d0:	add	r3, sp, #6720	; 0x1a40
   1f8d4:	add	r3, r3, #56	; 0x38
   1f8d8:	str	r1, [r3]
   1f8dc:	add	r3, sp, #6720	; 0x1a40
   1f8e0:	add	r3, r3, #48	; 0x30
   1f8e4:	ldrd	r2, [r3]
   1f8e8:	add	r1, sp, #6720	; 0x1a40
   1f8ec:	add	r1, r1, #56	; 0x38
   1f8f0:	ldrd	r0, [r1]
   1f8f4:	eor	r2, r2, r0
   1f8f8:	eor	r3, r3, r1
   1f8fc:	lsl	r1, fp, #25
   1f900:	orr	r1, r1, sl, lsr #7
   1f904:	add	r0, sp, #6784	; 0x1a80
   1f908:	add	r0, r0, #4
   1f90c:	str	r1, [r0]
   1f910:	lsl	r1, sl, #25
   1f914:	orr	r1, r1, fp, lsr #7
   1f918:	add	r0, sp, #6784	; 0x1a80
   1f91c:	str	r1, [r0]
   1f920:	ldrd	r0, [r0]
   1f924:	eor	r0, r0, r2
   1f928:	eor	r1, r1, r3
   1f92c:	strd	r0, [sp, #32]
   1f930:	ldrd	r2, [sp, #40]	; 0x28
   1f934:	orr	r0, r2, sl
   1f938:	orr	r1, r3, fp
   1f93c:	ldrd	r4, [sp]
   1f940:	and	r4, r4, r0
   1f944:	and	r5, r5, r1
   1f948:	mov	r0, r4
   1f94c:	mov	r1, r5
   1f950:	and	r2, r2, sl
   1f954:	and	r3, r3, fp
   1f958:	orr	r2, r2, r0
   1f95c:	orr	r3, r3, r1
   1f960:	mov	r0, r2
   1f964:	mov	r1, r3
   1f968:	ldrd	r2, [sp, #32]
   1f96c:	adds	r2, r2, r0
   1f970:	adc	r3, r3, r1
   1f974:	mov	r0, r2
   1f978:	mov	r1, r3
   1f97c:	ldrd	r2, [sp, #24]
   1f980:	adds	r2, r2, r0
   1f984:	adc	r3, r3, r1
   1f988:	strd	r2, [sp, #24]
   1f98c:	ldrd	r0, [sp, #128]	; 0x80
   1f990:	lsr	r3, r0, #1
   1f994:	orr	ip, r3, r1, lsl #31
   1f998:	add	r3, sp, #6784	; 0x1a80
   1f99c:	add	r3, r3, #8
   1f9a0:	str	ip, [r3]
   1f9a4:	lsr	r3, r1, #1
   1f9a8:	orr	ip, r3, r0, lsl #31
   1f9ac:	add	r3, sp, #6784	; 0x1a80
   1f9b0:	add	r3, r3, #12
   1f9b4:	str	ip, [r3]
   1f9b8:	lsr	r3, r0, #8
   1f9bc:	orr	ip, r3, r1, lsl #24
   1f9c0:	add	r3, sp, #6784	; 0x1a80
   1f9c4:	add	r3, r3, #16
   1f9c8:	str	ip, [r3]
   1f9cc:	lsr	r3, r1, #8
   1f9d0:	orr	ip, r3, r0, lsl #24
   1f9d4:	add	r3, sp, #6784	; 0x1a80
   1f9d8:	add	r3, r3, #20
   1f9dc:	str	ip, [r3]
   1f9e0:	add	r3, sp, #6784	; 0x1a80
   1f9e4:	add	r3, r3, #8
   1f9e8:	ldrd	r2, [r3]
   1f9ec:	add	ip, sp, #6784	; 0x1a80
   1f9f0:	add	ip, ip, #16
   1f9f4:	ldrd	r4, [ip]
   1f9f8:	eor	r2, r2, r4
   1f9fc:	eor	r3, r3, r5
   1fa00:	lsr	ip, r0, #7
   1fa04:	orr	ip, ip, r1, lsl #25
   1fa08:	str	ip, [sp, #1160]	; 0x488
   1fa0c:	lsr	r1, r1, #7
   1fa10:	str	r1, [sp, #1164]	; 0x48c
   1fa14:	add	r1, sp, #1152	; 0x480
   1fa18:	add	r1, r1, #8
   1fa1c:	ldrd	r0, [r1]
   1fa20:	eor	r0, r0, r2
   1fa24:	eor	r1, r1, r3
   1fa28:	ldrd	r4, [sp, #120]	; 0x78
   1fa2c:	adds	r4, r4, r0
   1fa30:	adc	r5, r5, r1
   1fa34:	ldrd	r0, [sp, #88]	; 0x58
   1fa38:	adds	r0, r0, r4
   1fa3c:	adc	r1, r1, r5
   1fa40:	mov	r2, r0
   1fa44:	mov	r3, r1
   1fa48:	ldrd	r4, [sp, #112]	; 0x70
   1fa4c:	lsr	r1, r4, #19
   1fa50:	orr	r1, r1, r5, lsl #13
   1fa54:	add	r0, sp, #6784	; 0x1a80
   1fa58:	add	r0, r0, #24
   1fa5c:	str	r1, [r0]
   1fa60:	lsr	r1, r5, #19
   1fa64:	orr	r1, r1, r4, lsl #13
   1fa68:	add	r0, sp, #6784	; 0x1a80
   1fa6c:	add	r0, r0, #28
   1fa70:	str	r1, [r0]
   1fa74:	lsl	r1, r5, #3
   1fa78:	orr	r1, r1, r4, lsr #29
   1fa7c:	add	r0, sp, #6784	; 0x1a80
   1fa80:	add	r0, r0, #36	; 0x24
   1fa84:	str	r1, [r0]
   1fa88:	lsl	r1, r4, #3
   1fa8c:	orr	r1, r1, r5, lsr #29
   1fa90:	add	r0, sp, #6784	; 0x1a80
   1fa94:	add	r0, r0, #32
   1fa98:	str	r1, [r0]
   1fa9c:	add	r1, sp, #6784	; 0x1a80
   1faa0:	add	r1, r1, #24
   1faa4:	ldrd	r0, [r1]
   1faa8:	add	ip, sp, #6784	; 0x1a80
   1faac:	add	ip, ip, #32
   1fab0:	ldrd	sl, [ip]
   1fab4:	eor	r0, r0, sl
   1fab8:	eor	r1, r1, fp
   1fabc:	lsr	ip, r4, #6
   1fac0:	orr	ip, ip, r5, lsl #26
   1fac4:	str	ip, [sp, #1168]	; 0x490
   1fac8:	lsr	ip, r5, #6
   1facc:	str	ip, [sp, #1172]	; 0x494
   1fad0:	add	ip, sp, #1168	; 0x490
   1fad4:	ldrd	r4, [ip]
   1fad8:	eor	r4, r4, r0
   1fadc:	eor	r5, r5, r1
   1fae0:	adds	r4, r2, r4
   1fae4:	adc	r5, r3, r5
   1fae8:	mov	r2, r4
   1faec:	mov	r3, r5
   1faf0:	add	r1, sp, #7168	; 0x1c00
   1faf4:	add	r1, r1, #48	; 0x30
   1faf8:	strd	r2, [r1]
   1fafc:	ldrd	r0, [sp, #56]	; 0x38
   1fb00:	eor	r0, r0, r8
   1fb04:	eor	r1, r1, r9
   1fb08:	ldrd	sl, [sp, #16]
   1fb0c:	and	sl, sl, r0
   1fb10:	and	fp, fp, r1
   1fb14:	mov	r0, sl
   1fb18:	mov	r1, fp
   1fb1c:	eor	r0, r0, r8
   1fb20:	eor	r1, r1, r9
   1fb24:	add	r3, pc, #892	; 0x37c
   1fb28:	ldrd	r2, [r3]
   1fb2c:	strd	r4, [sp, #72]	; 0x48
   1fb30:	adds	r4, r4, r2
   1fb34:	adc	r5, r5, r3
   1fb38:	adds	r6, r6, r4
   1fb3c:	adc	r7, r7, r5
   1fb40:	adds	r0, r0, r6
   1fb44:	adc	r1, r1, r7
   1fb48:	ldrd	r4, [sp, #16]
   1fb4c:	lsr	r3, r4, #14
   1fb50:	orr	ip, r3, r5, lsl #18
   1fb54:	add	r3, sp, #6784	; 0x1a80
   1fb58:	add	r3, r3, #40	; 0x28
   1fb5c:	str	ip, [r3]
   1fb60:	lsr	r3, r5, #14
   1fb64:	orr	ip, r3, r4, lsl #18
   1fb68:	add	r3, sp, #6784	; 0x1a80
   1fb6c:	add	r3, r3, #44	; 0x2c
   1fb70:	str	ip, [r3]
   1fb74:	lsr	r3, r4, #18
   1fb78:	orr	ip, r3, r5, lsl #14
   1fb7c:	add	r3, sp, #6784	; 0x1a80
   1fb80:	add	r3, r3, #48	; 0x30
   1fb84:	str	ip, [r3]
   1fb88:	lsr	r3, r5, #18
   1fb8c:	orr	ip, r3, r4, lsl #14
   1fb90:	add	r3, sp, #6784	; 0x1a80
   1fb94:	add	r3, r3, #52	; 0x34
   1fb98:	str	ip, [r3]
   1fb9c:	add	r3, sp, #6784	; 0x1a80
   1fba0:	add	r3, r3, #40	; 0x28
   1fba4:	ldrd	r2, [r3]
   1fba8:	add	ip, sp, #6784	; 0x1a80
   1fbac:	add	ip, ip, #48	; 0x30
   1fbb0:	ldrd	sl, [ip]
   1fbb4:	eor	r2, r2, sl
   1fbb8:	eor	r3, r3, fp
   1fbbc:	mov	r6, r2
   1fbc0:	mov	r7, r3
   1fbc4:	lsl	r3, r5, #23
   1fbc8:	orr	ip, r3, r4, lsr #9
   1fbcc:	add	r3, sp, #6784	; 0x1a80
   1fbd0:	add	r3, r3, #60	; 0x3c
   1fbd4:	str	ip, [r3]
   1fbd8:	lsl	r3, r4, #23
   1fbdc:	orr	ip, r3, r5, lsr #9
   1fbe0:	add	r3, sp, #6784	; 0x1a80
   1fbe4:	add	r3, r3, #56	; 0x38
   1fbe8:	str	ip, [r3]
   1fbec:	ldrd	r2, [r3]
   1fbf0:	eor	r2, r2, r6
   1fbf4:	eor	r3, r3, r7
   1fbf8:	adds	r6, r0, r2
   1fbfc:	adc	r7, r1, r3
   1fc00:	ldrd	r2, [sp]
   1fc04:	adds	r2, r2, r6
   1fc08:	adc	r3, r3, r7
   1fc0c:	strd	r2, [sp, #32]
   1fc10:	ldrd	r4, [sp, #24]
   1fc14:	lsr	r3, r4, #28
   1fc18:	orr	r1, r3, r5, lsl #4
   1fc1c:	add	r3, sp, #6848	; 0x1ac0
   1fc20:	str	r1, [r3]
   1fc24:	lsr	r3, r5, #28
   1fc28:	orr	r1, r3, r4, lsl #4
   1fc2c:	add	r3, sp, #6848	; 0x1ac0
   1fc30:	add	r3, r3, #4
   1fc34:	str	r1, [r3]
   1fc38:	lsl	r3, r5, #30
   1fc3c:	orr	r1, r3, r4, lsr #2
   1fc40:	add	r3, sp, #6848	; 0x1ac0
   1fc44:	add	r3, r3, #12
   1fc48:	str	r1, [r3]
   1fc4c:	lsl	r3, r4, #30
   1fc50:	orr	r1, r3, r5, lsr #2
   1fc54:	add	r3, sp, #6848	; 0x1ac0
   1fc58:	add	r3, r3, #8
   1fc5c:	str	r1, [r3]
   1fc60:	add	r3, sp, #6848	; 0x1ac0
   1fc64:	ldrd	r2, [r3]
   1fc68:	add	r1, sp, #6848	; 0x1ac0
   1fc6c:	add	r1, r1, #8
   1fc70:	ldrd	sl, [r1]
   1fc74:	eor	r2, r2, sl
   1fc78:	eor	r3, r3, fp
   1fc7c:	mov	r0, r2
   1fc80:	mov	r1, r3
   1fc84:	lsl	r3, r5, #25
   1fc88:	orr	ip, r3, r4, lsr #7
   1fc8c:	add	r3, sp, #6848	; 0x1ac0
   1fc90:	add	r3, r3, #20
   1fc94:	str	ip, [r3]
   1fc98:	lsl	r3, r4, #25
   1fc9c:	orr	ip, r3, r5, lsr #7
   1fca0:	add	r3, sp, #6848	; 0x1ac0
   1fca4:	add	r3, r3, #16
   1fca8:	str	ip, [r3]
   1fcac:	ldrd	r2, [r3]
   1fcb0:	eor	r2, r2, r0
   1fcb4:	eor	r3, r3, r1
   1fcb8:	mov	r4, r2
   1fcbc:	mov	r5, r3
   1fcc0:	ldrd	sl, [sp, #8]
   1fcc4:	ldrd	r0, [sp, #24]
   1fcc8:	orr	r2, sl, r0
   1fccc:	orr	r3, fp, r1
   1fcd0:	ldrd	r0, [sp, #40]	; 0x28
   1fcd4:	and	r0, r0, r2
   1fcd8:	and	r1, r1, r3
   1fcdc:	mov	r2, r0
   1fce0:	mov	r3, r1
   1fce4:	mov	r0, sl
   1fce8:	mov	r1, fp
   1fcec:	ldrd	sl, [sp, #24]
   1fcf0:	and	r0, r0, sl
   1fcf4:	and	r1, r1, fp
   1fcf8:	orr	r2, r2, r0
   1fcfc:	orr	r3, r3, r1
   1fd00:	adds	r2, r2, r4
   1fd04:	adc	r3, r3, r5
   1fd08:	adds	r0, r6, r2
   1fd0c:	adc	r1, r7, r3
   1fd10:	strd	r0, [sp]
   1fd14:	ldrd	r6, [sp, #168]	; 0xa8
   1fd18:	lsr	r3, r6, #1
   1fd1c:	orr	r1, r3, r7, lsl #31
   1fd20:	add	r3, sp, #6848	; 0x1ac0
   1fd24:	add	r3, r3, #24
   1fd28:	str	r1, [r3]
   1fd2c:	lsr	r3, r7, #1
   1fd30:	orr	r1, r3, r6, lsl #31
   1fd34:	add	r3, sp, #6848	; 0x1ac0
   1fd38:	add	r3, r3, #28
   1fd3c:	str	r1, [r3]
   1fd40:	lsr	r3, r6, #8
   1fd44:	orr	r1, r3, r7, lsl #24
   1fd48:	add	r3, sp, #6848	; 0x1ac0
   1fd4c:	add	r3, r3, #32
   1fd50:	str	r1, [r3]
   1fd54:	lsr	r3, r7, #8
   1fd58:	orr	r1, r3, r6, lsl #24
   1fd5c:	add	r3, sp, #6848	; 0x1ac0
   1fd60:	add	r3, r3, #36	; 0x24
   1fd64:	str	r1, [r3]
   1fd68:	add	r3, sp, #6848	; 0x1ac0
   1fd6c:	add	r3, r3, #24
   1fd70:	ldrd	r2, [r3]
   1fd74:	add	r1, sp, #6848	; 0x1ac0
   1fd78:	add	r1, r1, #32
   1fd7c:	ldrd	r0, [r1]
   1fd80:	eor	r2, r2, r0
   1fd84:	eor	r3, r3, r1
   1fd88:	lsr	r1, r6, #7
   1fd8c:	orr	r1, r1, r7, lsl #25
   1fd90:	str	r1, [sp, #1176]	; 0x498
   1fd94:	lsr	r1, r7, #7
   1fd98:	str	r1, [sp, #1180]	; 0x49c
   1fd9c:	add	r1, sp, #1168	; 0x490
   1fda0:	add	r1, r1, #8
   1fda4:	ldrd	r6, [r1]
   1fda8:	eor	r6, r6, r2
   1fdac:	eor	r7, r7, r3
   1fdb0:	mov	r2, r6
   1fdb4:	mov	r3, r7
   1fdb8:	ldrd	r6, [sp, #128]	; 0x80
   1fdbc:	adds	r6, r6, r2
   1fdc0:	adc	r7, r7, r3
   1fdc4:	mov	r2, r6
   1fdc8:	mov	r3, r7
   1fdcc:	ldrd	r6, [sp, #64]	; 0x40
   1fdd0:	adds	r6, r6, r2
   1fdd4:	adc	r7, r7, r3
   1fdd8:	mov	r2, r6
   1fddc:	mov	r3, r7
   1fde0:	ldrd	r6, [sp, #48]	; 0x30
   1fde4:	lsr	r1, r6, #19
   1fde8:	orr	r1, r1, r7, lsl #13
   1fdec:	add	r0, sp, #6848	; 0x1ac0
   1fdf0:	add	r0, r0, #40	; 0x28
   1fdf4:	str	r1, [r0]
   1fdf8:	lsr	r1, r7, #19
   1fdfc:	orr	r1, r1, r6, lsl #13
   1fe00:	add	r0, sp, #6848	; 0x1ac0
   1fe04:	add	r0, r0, #44	; 0x2c
   1fe08:	str	r1, [r0]
   1fe0c:	lsl	r1, r7, #3
   1fe10:	orr	r1, r1, r6, lsr #29
   1fe14:	add	r0, sp, #6848	; 0x1ac0
   1fe18:	add	r0, r0, #52	; 0x34
   1fe1c:	str	r1, [r0]
   1fe20:	lsl	r1, r6, #3
   1fe24:	orr	r1, r1, r7, lsr #29
   1fe28:	add	r0, sp, #6848	; 0x1ac0
   1fe2c:	add	r0, r0, #48	; 0x30
   1fe30:	str	r1, [r0]
   1fe34:	add	r1, sp, #6848	; 0x1ac0
   1fe38:	add	r1, r1, #40	; 0x28
   1fe3c:	ldrd	r0, [r1]
   1fe40:	add	ip, sp, #6848	; 0x1ac0
   1fe44:	add	ip, ip, #48	; 0x30
   1fe48:	ldrd	r4, [ip]
   1fe4c:	eor	r0, r0, r4
   1fe50:	eor	r1, r1, r5
   1fe54:	lsr	ip, r6, #6
   1fe58:	orr	ip, ip, r7, lsl #26
   1fe5c:	str	ip, [sp, #1184]	; 0x4a0
   1fe60:	lsr	ip, r7, #6
   1fe64:	str	ip, [sp, #1188]	; 0x4a4
   1fe68:	add	ip, sp, #1184	; 0x4a0
   1fe6c:	ldrd	r6, [ip]
   1fe70:	eor	r6, r6, r0
   1fe74:	eor	r7, r7, r1
   1fe78:	adds	r4, r2, r6
   1fe7c:	adc	r5, r3, r7
   1fe80:	strd	r4, [sp, #48]	; 0x30
   1fe84:	mov	r2, r4
   1fe88:	mov	r3, r5
   1fe8c:	add	r1, sp, #7168	; 0x1c00
   1fe90:	add	r1, r1, #56	; 0x38
   1fe94:	strd	r2, [r1]
   1fe98:	ldrd	r4, [sp, #56]	; 0x38
   1fe9c:	ldrd	r6, [sp, #16]
   1fea0:	b	1feb8 <abort@plt+0xf9d8>
   1fea4:	nop			; (mov r0, r0)
   1fea8:	blgt	fb0988 <stderr@@GLIBC_2.4+0xf7f940>
   1feac:	cfstrdmi	mvd13, [r5], {190}	; 0xbe
   1feb0:	stc2l	14, cr7, [r5], #-168	; 0xffffff58
   1feb4:	ldmdbpl	pc!, {r2, r3, r4, r7, r8, fp, sp}^	; <UNPREDICTABLE>
   1feb8:	eor	r6, r6, r4
   1febc:	eor	r7, r7, r5
   1fec0:	mov	r0, r6
   1fec4:	mov	r1, r7
   1fec8:	ldrd	r6, [sp, #32]
   1fecc:	and	r6, r6, r0
   1fed0:	and	r7, r7, r1
   1fed4:	mov	r2, r4
   1fed8:	mov	r3, r5
   1fedc:	eor	r2, r2, r6
   1fee0:	eor	r3, r3, r7
   1fee4:	mov	r0, r2
   1fee8:	mov	r1, r3
   1feec:	sub	r3, pc, #68	; 0x44
   1fef0:	ldrd	r2, [r3]
   1fef4:	ldrd	r6, [sp, #48]	; 0x30
   1fef8:	adds	r6, r6, r2
   1fefc:	adc	r7, r7, r3
   1ff00:	adds	r2, r6, r8
   1ff04:	adc	r3, r7, r9
   1ff08:	adds	r0, r0, r2
   1ff0c:	adc	r1, r1, r3
   1ff10:	ldrd	r8, [sp, #32]
   1ff14:	lsr	r3, r8, #14
   1ff18:	orr	ip, r3, r9, lsl #18
   1ff1c:	add	r3, sp, #6848	; 0x1ac0
   1ff20:	add	r3, r3, #56	; 0x38
   1ff24:	str	ip, [r3]
   1ff28:	lsr	r3, r9, #14
   1ff2c:	orr	ip, r3, r8, lsl #18
   1ff30:	add	r3, sp, #6848	; 0x1ac0
   1ff34:	add	r3, r3, #60	; 0x3c
   1ff38:	str	ip, [r3]
   1ff3c:	lsr	r3, r8, #18
   1ff40:	orr	ip, r3, r9, lsl #14
   1ff44:	add	r3, sp, #6912	; 0x1b00
   1ff48:	str	ip, [r3]
   1ff4c:	lsr	r3, r9, #18
   1ff50:	orr	ip, r3, r8, lsl #14
   1ff54:	add	r3, sp, #6912	; 0x1b00
   1ff58:	add	r3, r3, #4
   1ff5c:	str	ip, [r3]
   1ff60:	add	r3, sp, #6848	; 0x1ac0
   1ff64:	add	r3, r3, #56	; 0x38
   1ff68:	ldrd	r2, [r3]
   1ff6c:	add	ip, sp, #6912	; 0x1b00
   1ff70:	ldrd	r6, [ip]
   1ff74:	eor	r2, r2, r6
   1ff78:	eor	r3, r3, r7
   1ff7c:	lsl	ip, r9, #23
   1ff80:	orr	ip, ip, r8, lsr #9
   1ff84:	add	r6, sp, #6912	; 0x1b00
   1ff88:	add	r6, r6, #12
   1ff8c:	str	ip, [r6]
   1ff90:	lsl	ip, r8, #23
   1ff94:	orr	ip, ip, r9, lsr #9
   1ff98:	add	r6, sp, #6912	; 0x1b00
   1ff9c:	add	r6, r6, #8
   1ffa0:	str	ip, [r6]
   1ffa4:	ldrd	r6, [r6]
   1ffa8:	eor	r6, r6, r2
   1ffac:	eor	r7, r7, r3
   1ffb0:	adds	r8, r0, r6
   1ffb4:	adc	r9, r1, r7
   1ffb8:	mov	r2, r8
   1ffbc:	mov	r3, r9
   1ffc0:	ldrd	r0, [sp, #40]	; 0x28
   1ffc4:	strd	r2, [sp, #40]	; 0x28
   1ffc8:	adds	r2, r8, r0
   1ffcc:	adc	r3, r9, r1
   1ffd0:	mov	r6, r2
   1ffd4:	mov	r7, r3
   1ffd8:	ldrd	r8, [sp]
   1ffdc:	lsr	r3, r8, #28
   1ffe0:	orr	r1, r3, r9, lsl #4
   1ffe4:	add	r3, sp, #6912	; 0x1b00
   1ffe8:	add	r3, r3, #16
   1ffec:	str	r1, [r3]
   1fff0:	lsr	r3, r9, #28
   1fff4:	orr	r1, r3, r8, lsl #4
   1fff8:	add	r3, sp, #6912	; 0x1b00
   1fffc:	add	r3, r3, #20
   20000:	str	r1, [r3]
   20004:	lsl	r3, r9, #30
   20008:	orr	r1, r3, r8, lsr #2
   2000c:	add	r3, sp, #6912	; 0x1b00
   20010:	add	r3, r3, #28
   20014:	str	r1, [r3]
   20018:	lsl	r3, r8, #30
   2001c:	orr	r1, r3, r9, lsr #2
   20020:	add	r3, sp, #6912	; 0x1b00
   20024:	add	r3, r3, #24
   20028:	str	r1, [r3]
   2002c:	add	r3, sp, #6912	; 0x1b00
   20030:	add	r3, r3, #16
   20034:	ldrd	r2, [r3]
   20038:	add	r1, sp, #6912	; 0x1b00
   2003c:	add	r1, r1, #24
   20040:	ldrd	r8, [r1]
   20044:	eor	r2, r2, r8
   20048:	eor	r3, r3, r9
   2004c:	ldrd	r8, [sp]
   20050:	lsl	r1, r9, #25
   20054:	orr	r1, r1, r8, lsr #7
   20058:	add	r0, sp, #6912	; 0x1b00
   2005c:	add	r0, r0, #36	; 0x24
   20060:	str	r1, [r0]
   20064:	lsl	r1, r8, #25
   20068:	orr	r1, r1, r9, lsr #7
   2006c:	add	r0, sp, #6912	; 0x1b00
   20070:	add	r0, r0, #32
   20074:	str	r1, [r0]
   20078:	ldrd	r8, [r0]
   2007c:	eor	r8, r8, r2
   20080:	eor	r9, r9, r3
   20084:	mov	r2, r8
   20088:	mov	r3, r9
   2008c:	ldrd	r0, [sp]
   20090:	orr	r0, r0, sl
   20094:	orr	r1, r1, fp
   20098:	ldrd	r8, [sp, #8]
   2009c:	and	r8, r8, r0
   200a0:	and	r9, r9, r1
   200a4:	mov	r0, r8
   200a8:	mov	r1, r9
   200ac:	mov	r8, sl
   200b0:	mov	r9, fp
   200b4:	ldrd	sl, [sp]
   200b8:	and	sl, sl, r8
   200bc:	and	fp, fp, r9
   200c0:	orr	r8, sl, r0
   200c4:	orr	r9, fp, r1
   200c8:	adds	r0, r8, r2
   200cc:	adc	r1, r9, r3
   200d0:	ldrd	r8, [sp, #40]	; 0x28
   200d4:	adds	r8, r8, r0
   200d8:	adc	r9, r9, r1
   200dc:	ldrd	r0, [sp, #144]	; 0x90
   200e0:	lsr	r3, r0, #1
   200e4:	orr	ip, r3, r1, lsl #31
   200e8:	add	r3, sp, #6912	; 0x1b00
   200ec:	add	r3, r3, #40	; 0x28
   200f0:	str	ip, [r3]
   200f4:	lsr	r3, r1, #1
   200f8:	orr	ip, r3, r0, lsl #31
   200fc:	add	r3, sp, #6912	; 0x1b00
   20100:	add	r3, r3, #44	; 0x2c
   20104:	str	ip, [r3]
   20108:	lsr	r3, r0, #8
   2010c:	orr	ip, r3, r1, lsl #24
   20110:	add	r3, sp, #6912	; 0x1b00
   20114:	add	r3, r3, #48	; 0x30
   20118:	str	ip, [r3]
   2011c:	lsr	r3, r1, #8
   20120:	orr	ip, r3, r0, lsl #24
   20124:	add	r3, sp, #6912	; 0x1b00
   20128:	add	r3, r3, #52	; 0x34
   2012c:	str	ip, [r3]
   20130:	add	r3, sp, #6912	; 0x1b00
   20134:	add	r3, r3, #40	; 0x28
   20138:	ldrd	r2, [r3]
   2013c:	add	ip, sp, #6912	; 0x1b00
   20140:	add	ip, ip, #48	; 0x30
   20144:	ldrd	sl, [ip]
   20148:	eor	r2, r2, sl
   2014c:	eor	r3, r3, fp
   20150:	lsr	ip, r0, #7
   20154:	orr	ip, ip, r1, lsl #25
   20158:	str	ip, [sp, #1192]	; 0x4a8
   2015c:	lsr	r1, r1, #7
   20160:	str	r1, [sp, #1196]	; 0x4ac
   20164:	add	r1, sp, #1184	; 0x4a0
   20168:	add	r1, r1, #8
   2016c:	ldrd	r0, [r1]
   20170:	eor	r0, r0, r2
   20174:	eor	r1, r1, r3
   20178:	mov	r2, r0
   2017c:	mov	r3, r1
   20180:	ldrd	r0, [sp, #168]	; 0xa8
   20184:	adds	r0, r0, r2
   20188:	adc	r1, r1, r3
   2018c:	mov	r2, r0
   20190:	mov	r3, r1
   20194:	ldrd	r0, [sp, #96]	; 0x60
   20198:	adds	r0, r0, r2
   2019c:	adc	r1, r1, r3
   201a0:	mov	r2, r0
   201a4:	mov	r3, r1
   201a8:	ldrd	sl, [sp, #72]	; 0x48
   201ac:	lsr	r1, sl, #19
   201b0:	orr	r1, r1, fp, lsl #13
   201b4:	add	r0, sp, #6912	; 0x1b00
   201b8:	add	r0, r0, #56	; 0x38
   201bc:	str	r1, [r0]
   201c0:	lsr	r1, fp, #19
   201c4:	orr	r1, r1, sl, lsl #13
   201c8:	add	r0, sp, #6912	; 0x1b00
   201cc:	add	r0, r0, #60	; 0x3c
   201d0:	str	r1, [r0]
   201d4:	lsl	r1, fp, #3
   201d8:	orr	r1, r1, sl, lsr #29
   201dc:	add	r0, sp, #6976	; 0x1b40
   201e0:	add	r0, r0, #4
   201e4:	str	r1, [r0]
   201e8:	lsl	r1, sl, #3
   201ec:	orr	r1, r1, fp, lsr #29
   201f0:	add	r0, sp, #6976	; 0x1b40
   201f4:	str	r1, [r0]
   201f8:	add	r1, sp, #6912	; 0x1b00
   201fc:	add	r1, r1, #56	; 0x38
   20200:	ldrd	r0, [r1]
   20204:	add	ip, sp, #6976	; 0x1b40
   20208:	ldrd	sl, [ip]
   2020c:	eor	r0, r0, sl
   20210:	eor	r1, r1, fp
   20214:	ldrd	sl, [sp, #72]	; 0x48
   20218:	lsr	ip, sl, #6
   2021c:	orr	ip, ip, fp, lsl #26
   20220:	str	ip, [sp, #1200]	; 0x4b0
   20224:	ldr	ip, [sp, #76]	; 0x4c
   20228:	lsr	ip, ip, #6
   2022c:	str	ip, [sp, #1204]	; 0x4b4
   20230:	add	ip, sp, #1200	; 0x4b0
   20234:	ldrd	sl, [ip]
   20238:	eor	sl, sl, r0
   2023c:	eor	fp, fp, r1
   20240:	adds	r2, r2, sl
   20244:	adc	r3, r3, fp
   20248:	add	r1, sp, #7232	; 0x1c40
   2024c:	strd	r2, [r1]
   20250:	ldrd	r0, [sp, #32]
   20254:	ldrd	sl, [sp, #16]
   20258:	eor	sl, sl, r0
   2025c:	eor	fp, fp, r1
   20260:	strd	r6, [sp, #40]	; 0x28
   20264:	and	r6, r6, sl
   20268:	and	r7, r7, fp
   2026c:	mov	r0, r6
   20270:	mov	r1, r7
   20274:	ldrd	r6, [sp, #16]
   20278:	eor	r6, r6, r0
   2027c:	eor	r7, r7, r1
   20280:	add	fp, pc, #904	; 0x388
   20284:	ldrd	sl, [fp]
   20288:	adds	sl, sl, r2
   2028c:	adc	fp, fp, r3
   20290:	adds	r4, r4, sl
   20294:	adc	r5, r5, fp
   20298:	adds	r0, r6, r4
   2029c:	adc	r1, r7, r5
   202a0:	ldrd	r6, [sp, #40]	; 0x28
   202a4:	lsr	r3, r6, #14
   202a8:	orr	r2, r3, r7, lsl #18
   202ac:	add	r3, sp, #6976	; 0x1b40
   202b0:	add	r3, r3, #8
   202b4:	str	r2, [r3]
   202b8:	lsr	r3, r7, #14
   202bc:	orr	r2, r3, r6, lsl #18
   202c0:	add	r3, sp, #6976	; 0x1b40
   202c4:	add	r3, r3, #12
   202c8:	str	r2, [r3]
   202cc:	lsr	r3, r6, #18
   202d0:	orr	r2, r3, r7, lsl #14
   202d4:	add	r3, sp, #6976	; 0x1b40
   202d8:	add	r3, r3, #16
   202dc:	str	r2, [r3]
   202e0:	lsr	r3, r7, #18
   202e4:	orr	r2, r3, r6, lsl #14
   202e8:	add	r3, sp, #6976	; 0x1b40
   202ec:	add	r3, r3, #20
   202f0:	str	r2, [r3]
   202f4:	add	r3, sp, #6976	; 0x1b40
   202f8:	add	r3, r3, #8
   202fc:	ldrd	r2, [r3]
   20300:	add	ip, sp, #6976	; 0x1b40
   20304:	add	ip, ip, #16
   20308:	ldrd	sl, [ip]
   2030c:	eor	r2, r2, sl
   20310:	eor	r3, r3, fp
   20314:	lsl	ip, r7, #23
   20318:	orr	ip, ip, r6, lsr #9
   2031c:	add	r4, sp, #6976	; 0x1b40
   20320:	add	r4, r4, #28
   20324:	str	ip, [r4]
   20328:	lsl	ip, r6, #23
   2032c:	orr	ip, ip, r7, lsr #9
   20330:	add	r4, sp, #6976	; 0x1b40
   20334:	add	r4, r4, #24
   20338:	str	ip, [r4]
   2033c:	ldrd	sl, [r4]
   20340:	eor	sl, sl, r2
   20344:	eor	fp, fp, r3
   20348:	adds	r4, r0, sl
   2034c:	adc	r5, r1, fp
   20350:	mov	r2, r4
   20354:	mov	r3, r5
   20358:	ldrd	r0, [sp, #8]
   2035c:	strd	r2, [sp, #8]
   20360:	adds	r0, r0, r4
   20364:	adc	r1, r1, r5
   20368:	mov	sl, r0
   2036c:	mov	fp, r1
   20370:	lsr	r3, r8, #28
   20374:	orr	r1, r3, r9, lsl #4
   20378:	add	r3, sp, #6976	; 0x1b40
   2037c:	add	r3, r3, #32
   20380:	str	r1, [r3]
   20384:	lsr	r3, r9, #28
   20388:	orr	r1, r3, r8, lsl #4
   2038c:	add	r3, sp, #6976	; 0x1b40
   20390:	add	r3, r3, #36	; 0x24
   20394:	str	r1, [r3]
   20398:	lsl	r3, r9, #30
   2039c:	orr	r1, r3, r8, lsr #2
   203a0:	add	r3, sp, #6976	; 0x1b40
   203a4:	add	r3, r3, #44	; 0x2c
   203a8:	str	r1, [r3]
   203ac:	lsl	r3, r8, #30
   203b0:	orr	r1, r3, r9, lsr #2
   203b4:	add	r3, sp, #6976	; 0x1b40
   203b8:	add	r3, r3, #40	; 0x28
   203bc:	str	r1, [r3]
   203c0:	add	r3, sp, #6976	; 0x1b40
   203c4:	add	r3, r3, #32
   203c8:	ldrd	r2, [r3]
   203cc:	add	r1, sp, #6976	; 0x1b40
   203d0:	add	r1, r1, #40	; 0x28
   203d4:	ldrd	r0, [r1]
   203d8:	eor	r2, r2, r0
   203dc:	eor	r3, r3, r1
   203e0:	lsl	r1, r9, #25
   203e4:	orr	r1, r1, r8, lsr #7
   203e8:	add	r0, sp, #6976	; 0x1b40
   203ec:	add	r0, r0, #52	; 0x34
   203f0:	str	r1, [r0]
   203f4:	lsl	r1, r8, #25
   203f8:	orr	r1, r1, r9, lsr #7
   203fc:	add	r0, sp, #6976	; 0x1b40
   20400:	add	r0, r0, #48	; 0x30
   20404:	str	r1, [r0]
   20408:	ldrd	r0, [r0]
   2040c:	eor	r0, r0, r2
   20410:	eor	r1, r1, r3
   20414:	mov	r2, r0
   20418:	mov	r3, r1
   2041c:	ldrd	r0, [sp]
   20420:	orr	r0, r0, r8
   20424:	orr	r1, r1, r9
   20428:	ldrd	r4, [sp, #24]
   2042c:	and	r4, r4, r0
   20430:	and	r5, r5, r1
   20434:	mov	r0, r4
   20438:	mov	r1, r5
   2043c:	ldrd	r4, [sp]
   20440:	and	r4, r4, r8
   20444:	and	r5, r5, r9
   20448:	orr	r4, r4, r0
   2044c:	orr	r5, r5, r1
   20450:	adds	r2, r2, r4
   20454:	adc	r3, r3, r5
   20458:	ldrd	r0, [sp, #8]
   2045c:	adds	r0, r0, r2
   20460:	adc	r1, r1, r3
   20464:	strd	r0, [sp, #8]
   20468:	ldrd	r4, [sp, #192]	; 0xc0
   2046c:	lsr	r1, r4, #1
   20470:	orr	r2, r1, r5, lsl #31
   20474:	add	r3, sp, #6976	; 0x1b40
   20478:	add	r3, r3, #56	; 0x38
   2047c:	str	r2, [r3]
   20480:	lsr	r1, r5, #1
   20484:	orr	r2, r1, r4, lsl #31
   20488:	add	r3, sp, #6976	; 0x1b40
   2048c:	add	r3, r3, #60	; 0x3c
   20490:	str	r2, [r3]
   20494:	lsr	r1, r4, #8
   20498:	orr	r2, r1, r5, lsl #24
   2049c:	add	r3, sp, #7040	; 0x1b80
   204a0:	str	r2, [r3]
   204a4:	lsr	r1, r5, #8
   204a8:	orr	r2, r1, r4, lsl #24
   204ac:	add	r3, sp, #7040	; 0x1b80
   204b0:	add	r3, r3, #4
   204b4:	str	r2, [r3]
   204b8:	add	r3, sp, #6976	; 0x1b40
   204bc:	add	r3, r3, #56	; 0x38
   204c0:	ldrd	r0, [r3]
   204c4:	add	r3, sp, #7040	; 0x1b80
   204c8:	ldrd	r2, [r3]
   204cc:	eor	r0, r0, r2
   204d0:	eor	r1, r1, r3
   204d4:	lsr	r2, r4, #7
   204d8:	orr	r2, r2, r5, lsl #25
   204dc:	str	r2, [sp, #1208]	; 0x4b8
   204e0:	lsr	r2, r5, #7
   204e4:	str	r2, [sp, #1212]	; 0x4bc
   204e8:	add	r3, sp, #1200	; 0x4b0
   204ec:	add	r3, r3, #8
   204f0:	ldrd	r4, [r3]
   204f4:	eor	r4, r4, r0
   204f8:	eor	r5, r5, r1
   204fc:	mov	r0, r4
   20500:	mov	r1, r5
   20504:	ldrd	r4, [sp, #144]	; 0x90
   20508:	adds	r4, r4, r0
   2050c:	adc	r5, r5, r1
   20510:	mov	r0, r4
   20514:	mov	r1, r5
   20518:	ldrd	r4, [sp, #80]	; 0x50
   2051c:	adds	r4, r4, r0
   20520:	adc	r5, r5, r1
   20524:	mov	r0, r4
   20528:	mov	r1, r5
   2052c:	ldrd	r4, [sp, #48]	; 0x30
   20530:	lsr	ip, r4, #19
   20534:	orr	r2, ip, r5, lsl #13
   20538:	add	r3, sp, #7040	; 0x1b80
   2053c:	add	r3, r3, #8
   20540:	str	r2, [r3]
   20544:	lsr	ip, r5, #19
   20548:	orr	r2, ip, r4, lsl #13
   2054c:	add	r3, sp, #7040	; 0x1b80
   20550:	add	r3, r3, #12
   20554:	str	r2, [r3]
   20558:	lsl	ip, r5, #3
   2055c:	orr	r2, ip, r4, lsr #29
   20560:	add	r3, sp, #7040	; 0x1b80
   20564:	add	r3, r3, #20
   20568:	str	r2, [r3]
   2056c:	lsl	ip, r4, #3
   20570:	orr	r2, ip, r5, lsr #29
   20574:	add	r3, sp, #7040	; 0x1b80
   20578:	add	r3, r3, #16
   2057c:	str	r2, [r3]
   20580:	add	r3, sp, #7040	; 0x1b80
   20584:	add	r3, r3, #8
   20588:	ldrd	r4, [r3]
   2058c:	add	r3, sp, #7040	; 0x1b80
   20590:	add	r3, r3, #16
   20594:	ldrd	r2, [r3]
   20598:	eor	r4, r4, r2
   2059c:	eor	r5, r5, r3
   205a0:	ldr	r3, [sp, #48]	; 0x30
   205a4:	lsr	r2, r3, #6
   205a8:	ldr	r3, [sp, #52]	; 0x34
   205ac:	orr	r2, r2, r3, lsl #26
   205b0:	str	r2, [sp, #1216]	; 0x4c0
   205b4:	lsr	r2, r3, #6
   205b8:	str	r2, [sp, #1220]	; 0x4c4
   205bc:	add	r3, sp, #1216	; 0x4c0
   205c0:	ldrd	r2, [r3]
   205c4:	eor	r2, r2, r4
   205c8:	eor	r3, r3, r5
   205cc:	adds	r0, r0, r2
   205d0:	adc	r1, r1, r3
   205d4:	add	r3, sp, #7232	; 0x1c40
   205d8:	add	r3, r3, #8
   205dc:	strd	r0, [r3]
   205e0:	ldrd	r2, [sp, #32]
   205e4:	mov	r4, r2
   205e8:	mov	r5, r3
   205ec:	eor	r4, r4, r6
   205f0:	eor	r5, r5, r7
   205f4:	strd	sl, [sp, #40]	; 0x28
   205f8:	and	sl, sl, r4
   205fc:	and	fp, fp, r5
   20600:	mov	r4, sl
   20604:	mov	r5, fp
   20608:	b	20620 <abort@plt+0x10140>
   2060c:	nop			; (mov r0, r0)
   20610:	bcc	ff5df1c8 <stderr@@GLIBC_2.4+0xff5ae180>
   20614:	svcpl	0x00cb6fab
   20618:	bmi	11f667c <stderr@@GLIBC_2.4+0x11c5634>
   2061c:	mcrrvs	9, 8, r1, r4, cr12	; <UNPREDICTABLE>
   20620:	mov	sl, r2
   20624:	mov	fp, r3
   20628:	eor	sl, sl, r4
   2062c:	eor	fp, fp, r5
   20630:	sub	r3, pc, #32
   20634:	ldrd	r2, [r3]
   20638:	adds	r2, r2, r0
   2063c:	adc	r3, r3, r1
   20640:	mov	r0, r2
   20644:	mov	r1, r3
   20648:	ldrd	r2, [sp, #16]
   2064c:	adds	r2, r2, r0
   20650:	adc	r3, r3, r1
   20654:	adds	r4, sl, r2
   20658:	adc	r5, fp, r3
   2065c:	ldrd	sl, [sp, #40]	; 0x28
   20660:	lsr	r1, sl, #14
   20664:	orr	r2, r1, fp, lsl #18
   20668:	add	r3, sp, #7040	; 0x1b80
   2066c:	add	r3, r3, #24
   20670:	str	r2, [r3]
   20674:	lsr	r1, fp, #14
   20678:	orr	r2, r1, sl, lsl #18
   2067c:	add	r3, sp, #7040	; 0x1b80
   20680:	add	r3, r3, #28
   20684:	str	r2, [r3]
   20688:	lsr	r1, sl, #18
   2068c:	orr	r2, r1, fp, lsl #14
   20690:	add	r3, sp, #7040	; 0x1b80
   20694:	add	r3, r3, #32
   20698:	str	r2, [r3]
   2069c:	lsr	r1, fp, #18
   206a0:	orr	r2, r1, sl, lsl #14
   206a4:	add	r3, sp, #7040	; 0x1b80
   206a8:	add	r3, r3, #36	; 0x24
   206ac:	str	r2, [r3]
   206b0:	add	r3, sp, #7040	; 0x1b80
   206b4:	add	r3, r3, #24
   206b8:	ldrd	r2, [r3]
   206bc:	add	r1, sp, #7040	; 0x1b80
   206c0:	add	r1, r1, #32
   206c4:	ldrd	r0, [r1]
   206c8:	eor	r2, r2, r0
   206cc:	eor	r3, r3, r1
   206d0:	mov	sl, r2
   206d4:	mov	fp, r3
   206d8:	ldr	r2, [sp, #44]	; 0x2c
   206dc:	lsl	r1, r2, #23
   206e0:	ldr	r2, [sp, #40]	; 0x28
   206e4:	orr	r2, r1, r2, lsr #9
   206e8:	add	r3, sp, #7040	; 0x1b80
   206ec:	add	r3, r3, #44	; 0x2c
   206f0:	str	r2, [r3]
   206f4:	ldr	r2, [sp, #40]	; 0x28
   206f8:	lsl	r1, r2, #23
   206fc:	ldr	r2, [sp, #44]	; 0x2c
   20700:	orr	r2, r1, r2, lsr #9
   20704:	add	r3, sp, #7040	; 0x1b80
   20708:	add	r3, r3, #40	; 0x28
   2070c:	str	r2, [r3]
   20710:	ldrd	r2, [r3]
   20714:	eor	r2, r2, sl
   20718:	eor	r3, r3, fp
   2071c:	adds	sl, r2, r4
   20720:	adc	fp, r3, r5
   20724:	ldrd	r4, [sp, #8]
   20728:	lsr	r1, r4, #28
   2072c:	orr	r2, r1, r5, lsl #4
   20730:	add	r3, sp, #7040	; 0x1b80
   20734:	add	r3, r3, #48	; 0x30
   20738:	str	r2, [r3]
   2073c:	lsr	r1, r5, #28
   20740:	orr	r2, r1, r4, lsl #4
   20744:	add	r3, sp, #7040	; 0x1b80
   20748:	add	r3, r3, #52	; 0x34
   2074c:	str	r2, [r3]
   20750:	lsl	r1, r5, #30
   20754:	orr	r2, r1, r4, lsr #2
   20758:	add	r3, sp, #7040	; 0x1b80
   2075c:	add	r3, r3, #60	; 0x3c
   20760:	str	r2, [r3]
   20764:	lsl	r1, r4, #30
   20768:	orr	r2, r1, r5, lsr #2
   2076c:	add	r3, sp, #7040	; 0x1b80
   20770:	add	r3, r3, #56	; 0x38
   20774:	str	r2, [r3]
   20778:	add	r3, sp, #7040	; 0x1b80
   2077c:	add	r3, r3, #48	; 0x30
   20780:	ldrd	r2, [r3]
   20784:	add	r1, sp, #7040	; 0x1b80
   20788:	add	r1, r1, #56	; 0x38
   2078c:	ldrd	r0, [r1]
   20790:	eor	r2, r2, r0
   20794:	eor	r3, r3, r1
   20798:	mov	r4, r2
   2079c:	mov	r5, r3
   207a0:	ldrd	r2, [sp, #8]
   207a4:	lsl	r1, r3, #25
   207a8:	orr	r2, r1, r2, lsr #7
   207ac:	add	r3, sp, #7104	; 0x1bc0
   207b0:	add	r3, r3, #4
   207b4:	str	r2, [r3]
   207b8:	ldrd	r2, [sp, #8]
   207bc:	lsl	r1, r2, #25
   207c0:	orr	r2, r1, r3, lsr #7
   207c4:	add	r3, sp, #7104	; 0x1bc0
   207c8:	str	r2, [r3]
   207cc:	ldrd	r2, [r3]
   207d0:	eor	r2, r2, r4
   207d4:	eor	r3, r3, r5
   207d8:	mov	r4, r2
   207dc:	mov	r5, r3
   207e0:	ldrd	r0, [sp, #8]
   207e4:	orr	r0, r0, r8
   207e8:	orr	r1, r1, r9
   207ec:	ldrd	r2, [sp]
   207f0:	and	r2, r2, r0
   207f4:	and	r3, r3, r1
   207f8:	mov	r0, r2
   207fc:	mov	r1, r3
   20800:	ldrd	r2, [sp, #8]
   20804:	and	r2, r2, r8
   20808:	and	r3, r3, r9
   2080c:	orr	r2, r2, r0
   20810:	orr	r3, r3, r1
   20814:	adds	r4, r4, r2
   20818:	adc	r5, r5, r3
   2081c:	ldrd	r0, [lr]
   20820:	adds	r4, r4, r0
   20824:	adc	r5, r5, r1
   20828:	adds	r4, r4, sl
   2082c:	adc	r5, r5, fp
   20830:	strd	r4, [lr]
   20834:	ldrd	r0, [lr, #8]
   20838:	ldrd	r2, [sp, #8]
   2083c:	adds	r2, r2, r0
   20840:	adc	r3, r3, r1
   20844:	strd	r2, [sp, #48]	; 0x30
   20848:	strd	r2, [lr, #8]
   2084c:	ldrd	r2, [lr, #16]
   20850:	adds	r0, r8, r2
   20854:	adc	r1, r9, r3
   20858:	mov	r2, r0
   2085c:	mov	r3, r1
   20860:	strd	r2, [sp, #16]
   20864:	strd	r2, [lr, #16]
   20868:	ldrd	r2, [lr, #24]
   2086c:	ldrd	r0, [sp]
   20870:	adds	r0, r0, r2
   20874:	adc	r1, r1, r3
   20878:	mov	r2, r0
   2087c:	mov	r3, r1
   20880:	strd	r2, [sp]
   20884:	strd	r2, [lr, #24]
   20888:	ldrd	r2, [lr, #32]
   2088c:	ldrd	r8, [sp, #24]
   20890:	adds	r8, r8, r2
   20894:	adc	r9, r9, r3
   20898:	adds	sl, sl, r8
   2089c:	adc	fp, fp, r9
   208a0:	strd	sl, [lr, #32]
   208a4:	ldrd	r2, [lr, #40]	; 0x28
   208a8:	ldrd	r0, [sp, #40]	; 0x28
   208ac:	adds	r0, r0, r2
   208b0:	adc	r1, r1, r3
   208b4:	strd	r0, [sp, #40]	; 0x28
   208b8:	strd	r0, [lr, #40]	; 0x28
   208bc:	ldrd	r8, [lr, #48]	; 0x30
   208c0:	adds	r6, r6, r8
   208c4:	adc	r7, r7, r9
   208c8:	mov	r8, r6
   208cc:	mov	r9, r7
   208d0:	strd	r8, [lr, #48]	; 0x30
   208d4:	ldrd	r2, [lr, #56]	; 0x38
   208d8:	ldrd	r6, [sp, #32]
   208dc:	adds	r6, r6, r2
   208e0:	adc	r7, r7, r3
   208e4:	strd	r6, [lr, #56]	; 0x38
   208e8:	add	r3, sp, #7104	; 0x1bc0
   208ec:	add	r3, r3, #12
   208f0:	ldr	r2, [r3]
   208f4:	add	r3, sp, #7104	; 0x1bc0
   208f8:	add	r3, r3, #8
   208fc:	ldr	r3, [r3]
   20900:	cmp	r2, r3
   20904:	bhi	10b68 <abort@plt+0x688>
   20908:	add	sp, sp, #7232	; 0x1c40
   2090c:	add	sp, sp, #20
   20910:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20914:	push	{r4, r5, r6, r7, lr}
   20918:	sub	sp, sp, #20
   2091c:	mov	r4, r0
   20920:	ldr	ip, [r0, #80]	; 0x50
   20924:	cmp	ip, #111	; 0x6f
   20928:	movls	lr, #16
   2092c:	movhi	lr, #32
   20930:	mov	r3, #0
   20934:	ldrd	r0, [r0, #64]	; 0x40
   20938:	adds	r0, r0, ip
   2093c:	adc	r1, r1, r3
   20940:	strd	r0, [r4, #64]	; 0x40
   20944:	cmp	r3, r1
   20948:	cmpeq	ip, r0
   2094c:	bls	20960 <abort@plt+0x10480>
   20950:	ldrd	r2, [r4, #72]	; 0x48
   20954:	adds	r2, r2, #1
   20958:	adc	r3, r3, #0
   2095c:	strd	r2, [r4, #72]	; 0x48
   20960:	add	lr, lr, #9
   20964:	lsl	r5, lr, #3
   20968:	ldr	r0, [r4, #72]	; 0x48
   2096c:	ldr	r6, [r4, #76]	; 0x4c
   20970:	lsl	r3, r6, #3
   20974:	orr	r3, r3, r0, lsr #29
   20978:	lsl	r2, r0, #3
   2097c:	lsr	r6, r1, #29
   20980:	mov	r7, #0
   20984:	orr	r2, r2, r6
   20988:	orr	r3, r3, r7
   2098c:	rev	r2, r2
   20990:	rev	r3, r3
   20994:	str	r3, [sp, #8]
   20998:	str	r2, [sp, #12]
   2099c:	add	r2, r4, r5
   209a0:	add	r3, sp, #8
   209a4:	ldm	r3!, {r0, r1}
   209a8:	str	r0, [r4, lr, lsl #3]
   209ac:	str	r1, [r2, #4]
   209b0:	ldr	r2, [r4, #64]	; 0x40
   209b4:	ldr	r3, [r4, #68]	; 0x44
   209b8:	lsl	r3, r3, #3
   209bc:	orr	r3, r3, r2, lsr #29
   209c0:	lsl	r2, r2, #3
   209c4:	rev	r2, r2
   209c8:	rev	r3, r3
   209cc:	str	r3, [sp]
   209d0:	str	r2, [sp, #4]
   209d4:	add	r2, r5, #8
   209d8:	add	lr, r4, r2
   209dc:	mov	r3, sp
   209e0:	ldm	r3!, {r0, r1}
   209e4:	str	r0, [r4, r2]
   209e8:	str	r1, [lr, #4]
   209ec:	add	r6, r4, #88	; 0x58
   209f0:	sub	r2, r5, #88	; 0x58
   209f4:	sub	r2, r2, ip
   209f8:	ldr	r1, [pc, #28]	; 20a1c <abort@plt+0x1053c>
   209fc:	add	r0, r6, ip
   20a00:	bl	10468 <memcpy@plt>
   20a04:	mov	r2, r4
   20a08:	sub	r1, r5, #72	; 0x48
   20a0c:	mov	r0, r6
   20a10:	bl	10ac0 <abort@plt+0x5e0>
   20a14:	add	sp, sp, #20
   20a18:	pop	{r4, r5, r6, r7, pc}
   20a1c:	andeq	r0, r2, r8, asr sp
   20a20:	push	{r4, r5, r6, lr}
   20a24:	mov	r4, r0
   20a28:	mov	r5, r1
   20a2c:	bl	20914 <abort@plt+0x10434>
   20a30:	mov	r1, r5
   20a34:	mov	r0, r4
   20a38:	bl	10a10 <abort@plt+0x530>
   20a3c:	pop	{r4, r5, r6, pc}
   20a40:	push	{r4, r5, r6, lr}
   20a44:	mov	r4, r0
   20a48:	mov	r5, r1
   20a4c:	bl	20914 <abort@plt+0x10434>
   20a50:	mov	r1, r5
   20a54:	mov	r0, r4
   20a58:	bl	10a68 <abort@plt+0x588>
   20a5c:	pop	{r4, r5, r6, pc}
   20a60:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20a64:	mov	r9, r0
   20a68:	mov	r6, r1
   20a6c:	mov	r7, r2
   20a70:	ldr	r4, [r2, #80]	; 0x50
   20a74:	cmp	r4, #0
   20a78:	bne	20b20 <abort@plt+0x10640>
   20a7c:	cmp	r6, #127	; 0x7f
   20a80:	bls	20aec <abort@plt+0x1060c>
   20a84:	tst	r9, #7
   20a88:	beq	20b94 <abort@plt+0x106b4>
   20a8c:	cmp	r6, #128	; 0x80
   20a90:	bls	20aec <abort@plt+0x1060c>
   20a94:	mov	r5, r6
   20a98:	mov	r4, r9
   20a9c:	add	sl, r7, #88	; 0x58
   20aa0:	mov	r8, #128	; 0x80
   20aa4:	mov	r2, r8
   20aa8:	mov	r1, r4
   20aac:	mov	r0, sl
   20ab0:	bl	10468 <memcpy@plt>
   20ab4:	mov	r2, r7
   20ab8:	mov	r1, r8
   20abc:	bl	10ac0 <abort@plt+0x5e0>
   20ac0:	add	r4, r4, #128	; 0x80
   20ac4:	sub	r5, r5, #128	; 0x80
   20ac8:	cmp	r5, #128	; 0x80
   20acc:	bhi	20aa4 <abort@plt+0x105c4>
   20ad0:	sub	r3, r6, #129	; 0x81
   20ad4:	bic	r2, r3, #127	; 0x7f
   20ad8:	add	r2, r2, #128	; 0x80
   20adc:	add	r9, r9, r2
   20ae0:	sub	r6, r6, #128	; 0x80
   20ae4:	bic	r3, r3, #127	; 0x7f
   20ae8:	sub	r6, r6, r3
   20aec:	cmp	r6, #0
   20af0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   20af4:	ldr	r4, [r7, #80]	; 0x50
   20af8:	add	r5, r7, #88	; 0x58
   20afc:	mov	r2, r6
   20b00:	mov	r1, r9
   20b04:	add	r0, r5, r4
   20b08:	bl	10468 <memcpy@plt>
   20b0c:	add	r6, r6, r4
   20b10:	cmp	r6, #127	; 0x7f
   20b14:	bhi	20bb4 <abort@plt+0x106d4>
   20b18:	str	r6, [r7, #80]	; 0x50
   20b1c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20b20:	rsb	r5, r4, #256	; 0x100
   20b24:	cmp	r5, r1
   20b28:	movcs	r5, r1
   20b2c:	add	r8, r2, #88	; 0x58
   20b30:	mov	r2, r5
   20b34:	mov	r1, r0
   20b38:	add	r0, r8, r4
   20b3c:	bl	10468 <memcpy@plt>
   20b40:	ldr	r1, [r7, #80]	; 0x50
   20b44:	add	r1, r5, r1
   20b48:	str	r1, [r7, #80]	; 0x50
   20b4c:	cmp	r1, #128	; 0x80
   20b50:	bhi	20b60 <abort@plt+0x10680>
   20b54:	add	r9, r9, r5
   20b58:	sub	r6, r6, r5
   20b5c:	b	20a7c <abort@plt+0x1059c>
   20b60:	mov	r2, r7
   20b64:	bic	r1, r1, #127	; 0x7f
   20b68:	mov	r0, r8
   20b6c:	bl	10ac0 <abort@plt+0x5e0>
   20b70:	ldr	r2, [r7, #80]	; 0x50
   20b74:	and	r2, r2, #127	; 0x7f
   20b78:	str	r2, [r7, #80]	; 0x50
   20b7c:	add	r1, r4, r5
   20b80:	bic	r1, r1, #127	; 0x7f
   20b84:	add	r1, r8, r1
   20b88:	mov	r0, r8
   20b8c:	bl	10468 <memcpy@plt>
   20b90:	b	20b54 <abort@plt+0x10674>
   20b94:	bic	r4, r6, #127	; 0x7f
   20b98:	mov	r2, r7
   20b9c:	mov	r1, r4
   20ba0:	mov	r0, r9
   20ba4:	bl	10ac0 <abort@plt+0x5e0>
   20ba8:	add	r9, r9, r4
   20bac:	and	r6, r6, #127	; 0x7f
   20bb0:	b	20aec <abort@plt+0x1060c>
   20bb4:	mov	r2, r7
   20bb8:	mov	r1, #128	; 0x80
   20bbc:	mov	r0, r5
   20bc0:	bl	10ac0 <abort@plt+0x5e0>
   20bc4:	sub	r6, r6, #128	; 0x80
   20bc8:	mov	r2, r6
   20bcc:	add	r1, r7, #216	; 0xd8
   20bd0:	mov	r0, r5
   20bd4:	bl	10468 <memcpy@plt>
   20bd8:	b	20b18 <abort@plt+0x10638>
   20bdc:	push	{r4, r5, r6, lr}
   20be0:	sub	sp, sp, #344	; 0x158
   20be4:	mov	r5, r0
   20be8:	mov	r6, r1
   20bec:	mov	r4, r2
   20bf0:	mov	r0, sp
   20bf4:	bl	10890 <abort@plt+0x3b0>
   20bf8:	mov	r2, sp
   20bfc:	mov	r1, r6
   20c00:	mov	r0, r5
   20c04:	bl	20a60 <abort@plt+0x10580>
   20c08:	mov	r1, r4
   20c0c:	mov	r0, sp
   20c10:	bl	20a20 <abort@plt+0x10540>
   20c14:	add	sp, sp, #344	; 0x158
   20c18:	pop	{r4, r5, r6, pc}
   20c1c:	push	{r4, r5, r6, lr}
   20c20:	sub	sp, sp, #344	; 0x158
   20c24:	mov	r5, r0
   20c28:	mov	r6, r1
   20c2c:	mov	r4, r2
   20c30:	mov	r0, sp
   20c34:	bl	10950 <abort@plt+0x470>
   20c38:	mov	r2, sp
   20c3c:	mov	r1, r6
   20c40:	mov	r0, r5
   20c44:	bl	20a60 <abort@plt+0x10580>
   20c48:	mov	r1, r4
   20c4c:	mov	r0, sp
   20c50:	bl	20a40 <abort@plt+0x10560>
   20c54:	add	sp, sp, #344	; 0x158
   20c58:	pop	{r4, r5, r6, pc}
   20c5c:	push	{r4, lr}
   20c60:	cmp	r0, #0
   20c64:	moveq	r0, #1
   20c68:	cmp	r0, #0
   20c6c:	blt	20c78 <abort@plt+0x10798>
   20c70:	bl	10480 <malloc@plt>
   20c74:	pop	{r4, pc}
   20c78:	bl	104b0 <__errno_location@plt>
   20c7c:	mov	r3, #12
   20c80:	str	r3, [r0]
   20c84:	mov	r0, #0
   20c88:	pop	{r4, pc}
   20c8c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20c90:	mov	r7, r0
   20c94:	ldr	r6, [pc, #72]	; 20ce4 <abort@plt+0x10804>
   20c98:	ldr	r5, [pc, #72]	; 20ce8 <abort@plt+0x10808>
   20c9c:	add	r6, pc, r6
   20ca0:	add	r5, pc, r5
   20ca4:	sub	r6, r6, r5
   20ca8:	mov	r8, r1
   20cac:	mov	r9, r2
   20cb0:	bl	1043c <strtol@plt-0x20>
   20cb4:	asrs	r6, r6, #2
   20cb8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   20cbc:	mov	r4, #0
   20cc0:	add	r4, r4, #1
   20cc4:	ldr	r3, [r5], #4
   20cc8:	mov	r2, r9
   20ccc:	mov	r1, r8
   20cd0:	mov	r0, r7
   20cd4:	blx	r3
   20cd8:	cmp	r6, r4
   20cdc:	bne	20cc0 <abort@plt+0x107e0>
   20ce0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20ce4:	andeq	r0, r1, ip, ror #4
   20ce8:	andeq	r0, r1, r4, ror #4
   20cec:	bx	lr

Disassembly of section .fini:

00020cf0 <.fini>:
   20cf0:	push	{r3, lr}
   20cf4:	pop	{r3, pc}
