

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Thu May  9 22:06:31 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_34 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       63|       63|  0.630 us|  0.630 us|   64|   64|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 32 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 33 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 34 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 35 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 36 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 37 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 38 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 39 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 40 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 41 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 42 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 43 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 44 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 45 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 46 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 47 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 48 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 49 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 50 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %arg1_read, i32 3, i32 63" [d5.cpp:22]   --->   Operation 53 'partselect' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %arg2_read, i32 3, i32 63" [d5.cpp:29]   --->   Operation 54 'partselect' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln91_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %out1_read, i32 3, i32 63" [d5.cpp:91]   --->   Operation 55 'partselect' 'trunc_ln91_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i61 %trunc_ln22_1" [d5.cpp:22]   --->   Operation 56 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i64 %mem, i64 %sext_ln22" [d5.cpp:22]   --->   Operation 57 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d5.cpp:22]   --->   Operation 58 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 59 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d5.cpp:22]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 60 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d5.cpp:22]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 61 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d5.cpp:22]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 62 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d5.cpp:22]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 63 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d5.cpp:22]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 64 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d5.cpp:22]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 65 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr, i32 9" [d5.cpp:22]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln22 = call void @test_Pipeline_ARRAY_1_READ, i64 %mem, i61 %trunc_ln22_1, i64 %arg1_r_8_loc, i64 %arg1_r_7_loc, i64 %arg1_r_6_loc, i64 %arg1_r_5_loc, i64 %arg1_r_4_loc, i64 %arg1_r_3_loc, i64 %arg1_r_2_loc, i64 %arg1_r_1_loc, i64 %arg1_r_loc" [d5.cpp:22]   --->   Operation 66 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 67 [1/2] (1.22ns)   --->   "%call_ln22 = call void @test_Pipeline_ARRAY_1_READ, i64 %mem, i61 %trunc_ln22_1, i64 %arg1_r_8_loc, i64 %arg1_r_7_loc, i64 %arg1_r_6_loc, i64 %arg1_r_5_loc, i64 %arg1_r_4_loc, i64 %arg1_r_3_loc, i64 %arg1_r_2_loc, i64 %arg1_r_1_loc, i64 %arg1_r_loc" [d5.cpp:22]   --->   Operation 67 'call' 'call_ln22' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i61 %trunc_ln29_1" [d5.cpp:29]   --->   Operation 68 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i64 %mem, i64 %sext_ln29" [d5.cpp:29]   --->   Operation 69 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [8/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d5.cpp:29]   --->   Operation 70 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 71 [7/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d5.cpp:29]   --->   Operation 71 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 72 [6/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d5.cpp:29]   --->   Operation 72 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 73 [5/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d5.cpp:29]   --->   Operation 73 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 74 [4/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d5.cpp:29]   --->   Operation 74 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 75 [3/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d5.cpp:29]   --->   Operation 75 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 76 [2/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d5.cpp:29]   --->   Operation 76 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 77 [1/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %mem_addr_1, i32 9" [d5.cpp:29]   --->   Operation 77 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln29 = call void @test_Pipeline_ARRAY_2_READ, i64 %mem, i61 %trunc_ln29_1, i64 %arg2_r_8_loc, i64 %arg2_r_7_loc, i64 %arg2_r_6_loc, i64 %arg2_r_5_loc, i64 %arg2_r_4_loc, i64 %arg2_r_3_loc, i64 %arg2_r_2_loc, i64 %arg2_r_1_loc, i64 %arg2_r_loc" [d5.cpp:29]   --->   Operation 78 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.22>
ST_21 : Operation 79 [1/2] (1.22ns)   --->   "%call_ln29 = call void @test_Pipeline_ARRAY_2_READ, i64 %mem, i61 %trunc_ln29_1, i64 %arg2_r_8_loc, i64 %arg2_r_7_loc, i64 %arg2_r_6_loc, i64 %arg2_r_5_loc, i64 %arg2_r_4_loc, i64 %arg2_r_3_loc, i64 %arg2_r_2_loc, i64 %arg2_r_1_loc, i64 %arg2_r_loc" [d5.cpp:29]   --->   Operation 79 'call' 'call_ln29' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 5.52>
ST_22 : Operation 80 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i64 %arg1_r_8_loc"   --->   Operation 80 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 81 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i64 %arg1_r_7_loc"   --->   Operation 81 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 82 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i64 %arg1_r_6_loc"   --->   Operation 82 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 83 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i64 %arg1_r_5_loc"   --->   Operation 83 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 84 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i64 %arg1_r_4_loc"   --->   Operation 84 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 85 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i64 %arg1_r_3_loc"   --->   Operation 85 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i64 %arg1_r_2_loc"   --->   Operation 86 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 87 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i64 %arg1_r_1_loc"   --->   Operation 87 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 88 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i64 %arg1_r_loc"   --->   Operation 88 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i64 %arg2_r_8_loc"   --->   Operation 89 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 90 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i64 %arg2_r_7_loc"   --->   Operation 90 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i64 %arg2_r_6_loc"   --->   Operation 91 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 92 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i64 %arg2_r_5_loc"   --->   Operation 92 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i64 %arg2_r_4_loc"   --->   Operation 93 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i64 %arg2_r_3_loc"   --->   Operation 94 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i64 %arg2_r_2_loc"   --->   Operation 95 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i64 %arg2_r_1_loc"   --->   Operation 96 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i64 %arg2_r_loc"   --->   Operation 97 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "%empty_26 = shl i64 %arg2_r_8_loc_load, i64 1"   --->   Operation 98 'shl' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%conv45 = zext i64 %empty_26"   --->   Operation 99 'zext' 'conv45' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i64 %arg1_r_8_loc_load" [d5.cpp:43]   --->   Operation 100 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i64 %arg2_r_loc_load" [d5.cpp:43]   --->   Operation 101 'zext' 'zext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 102 '%mul_ln43 = mul i128 %zext_ln43_1, i128 %zext_ln43'
ST_22 : Operation 102 [1/1] (3.22ns)   --->   "%mul_ln43 = mul i128 %zext_ln43_1, i128 %zext_ln43" [d5.cpp:43]   --->   Operation 102 'mul' 'mul_ln43' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 103 '%mul_ln50 = mul i128 %conv45, i128 %zext_ln43'
ST_22 : Operation 103 [1/1] (3.22ns)   --->   "%mul_ln50 = mul i128 %conv45, i128 %zext_ln43" [d5.cpp:50]   --->   Operation 103 'mul' 'mul_ln50' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln50 = shl i64 %arg2_r_7_loc_load, i64 1" [d5.cpp:50]   --->   Operation 104 'shl' 'shl_ln50' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i64 %shl_ln50" [d5.cpp:50]   --->   Operation 105 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 106 '%mul_ln50_1 = mul i128 %zext_ln50, i128 %zext_ln43'
ST_22 : Operation 106 [1/1] (3.22ns)   --->   "%mul_ln50_1 = mul i128 %zext_ln50, i128 %zext_ln43" [d5.cpp:50]   --->   Operation 106 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln50_1 = shl i64 %arg2_r_6_loc_load, i64 1" [d5.cpp:50]   --->   Operation 107 'shl' 'shl_ln50_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i64 %shl_ln50_1" [d5.cpp:50]   --->   Operation 108 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 109 '%mul_ln50_2 = mul i128 %zext_ln50_1, i128 %zext_ln43'
ST_22 : Operation 109 [1/1] (3.22ns)   --->   "%mul_ln50_2 = mul i128 %zext_ln50_1, i128 %zext_ln43" [d5.cpp:50]   --->   Operation 109 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln50_2 = shl i64 %arg2_r_5_loc_load, i64 1" [d5.cpp:50]   --->   Operation 110 'shl' 'shl_ln50_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i64 %shl_ln50_2" [d5.cpp:50]   --->   Operation 111 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 112 '%mul_ln50_3 = mul i128 %zext_ln50_2, i128 %zext_ln43'
ST_22 : Operation 112 [1/1] (3.22ns)   --->   "%mul_ln50_3 = mul i128 %zext_ln50_2, i128 %zext_ln43" [d5.cpp:50]   --->   Operation 112 'mul' 'mul_ln50_3' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln50_3 = shl i64 %arg2_r_4_loc_load, i64 1" [d5.cpp:50]   --->   Operation 113 'shl' 'shl_ln50_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i64 %shl_ln50_3" [d5.cpp:50]   --->   Operation 114 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 115 '%mul_ln50_4 = mul i128 %zext_ln50_3, i128 %zext_ln43'
ST_22 : Operation 115 [1/1] (3.22ns)   --->   "%mul_ln50_4 = mul i128 %zext_ln50_3, i128 %zext_ln43" [d5.cpp:50]   --->   Operation 115 'mul' 'mul_ln50_4' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln50_4 = shl i64 %arg2_r_3_loc_load, i64 1" [d5.cpp:50]   --->   Operation 116 'shl' 'shl_ln50_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i64 %shl_ln50_4" [d5.cpp:50]   --->   Operation 117 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 118 '%mul_ln50_5 = mul i128 %zext_ln50_4, i128 %zext_ln43'
ST_22 : Operation 118 [1/1] (3.22ns)   --->   "%mul_ln50_5 = mul i128 %zext_ln50_4, i128 %zext_ln43" [d5.cpp:50]   --->   Operation 118 'mul' 'mul_ln50_5' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln50_5 = shl i64 %arg2_r_2_loc_load, i64 1" [d5.cpp:50]   --->   Operation 119 'shl' 'shl_ln50_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i64 %shl_ln50_5" [d5.cpp:50]   --->   Operation 120 'zext' 'zext_ln50_5' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 121 '%mul_ln50_6 = mul i128 %zext_ln50_5, i128 %zext_ln43'
ST_22 : Operation 121 [1/1] (3.22ns)   --->   "%mul_ln50_6 = mul i128 %zext_ln50_5, i128 %zext_ln43" [d5.cpp:50]   --->   Operation 121 'mul' 'mul_ln50_6' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln50_6 = shl i64 %arg2_r_1_loc_load, i64 1" [d5.cpp:50]   --->   Operation 122 'shl' 'shl_ln50_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln50_6 = zext i64 %shl_ln50_6" [d5.cpp:50]   --->   Operation 123 'zext' 'zext_ln50_6' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 124 '%mul_ln50_7 = mul i128 %zext_ln50_6, i128 %zext_ln43'
ST_22 : Operation 124 [1/1] (3.22ns)   --->   "%mul_ln50_7 = mul i128 %zext_ln50_6, i128 %zext_ln43" [d5.cpp:50]   --->   Operation 124 'mul' 'mul_ln50_7' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i64 %arg1_r_7_loc_load" [d5.cpp:43]   --->   Operation 125 'zext' 'zext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i64 %arg2_r_1_loc_load" [d5.cpp:43]   --->   Operation 126 'zext' 'zext_ln43_3' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 127 '%mul_ln43_1 = mul i128 %zext_ln43_3, i128 %zext_ln43_2'
ST_22 : Operation 127 [1/1] (3.22ns)   --->   "%mul_ln43_1 = mul i128 %zext_ln43_3, i128 %zext_ln43_2" [d5.cpp:43]   --->   Operation 127 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 128 '%mul_ln50_8 = mul i128 %conv45, i128 %zext_ln43_2'
ST_22 : Operation 128 [1/1] (3.22ns)   --->   "%mul_ln50_8 = mul i128 %conv45, i128 %zext_ln43_2" [d5.cpp:50]   --->   Operation 128 'mul' 'mul_ln50_8' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 129 '%mul_ln50_9 = mul i128 %zext_ln50, i128 %zext_ln43_2'
ST_22 : Operation 129 [1/1] (3.22ns)   --->   "%mul_ln50_9 = mul i128 %zext_ln50, i128 %zext_ln43_2" [d5.cpp:50]   --->   Operation 129 'mul' 'mul_ln50_9' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 130 '%mul_ln50_10 = mul i128 %zext_ln50_1, i128 %zext_ln43_2'
ST_22 : Operation 130 [1/1] (3.22ns)   --->   "%mul_ln50_10 = mul i128 %zext_ln50_1, i128 %zext_ln43_2" [d5.cpp:50]   --->   Operation 130 'mul' 'mul_ln50_10' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 131 '%mul_ln50_11 = mul i128 %zext_ln50_2, i128 %zext_ln43_2'
ST_22 : Operation 131 [1/1] (3.22ns)   --->   "%mul_ln50_11 = mul i128 %zext_ln50_2, i128 %zext_ln43_2" [d5.cpp:50]   --->   Operation 131 'mul' 'mul_ln50_11' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 132 '%mul_ln50_12 = mul i128 %zext_ln50_3, i128 %zext_ln43_2'
ST_22 : Operation 132 [1/1] (3.22ns)   --->   "%mul_ln50_12 = mul i128 %zext_ln50_3, i128 %zext_ln43_2" [d5.cpp:50]   --->   Operation 132 'mul' 'mul_ln50_12' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 133 '%mul_ln50_13 = mul i128 %zext_ln50_4, i128 %zext_ln43_2'
ST_22 : Operation 133 [1/1] (3.22ns)   --->   "%mul_ln50_13 = mul i128 %zext_ln50_4, i128 %zext_ln43_2" [d5.cpp:50]   --->   Operation 133 'mul' 'mul_ln50_13' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 134 '%mul_ln50_14 = mul i128 %zext_ln50_5, i128 %zext_ln43_2'
ST_22 : Operation 134 [1/1] (3.22ns)   --->   "%mul_ln50_14 = mul i128 %zext_ln50_5, i128 %zext_ln43_2" [d5.cpp:50]   --->   Operation 134 'mul' 'mul_ln50_14' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln43_4 = zext i64 %arg1_r_6_loc_load" [d5.cpp:43]   --->   Operation 135 'zext' 'zext_ln43_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln43_5 = zext i64 %arg2_r_2_loc_load" [d5.cpp:43]   --->   Operation 136 'zext' 'zext_ln43_5' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 137 '%mul_ln43_2 = mul i128 %zext_ln43_5, i128 %zext_ln43_4'
ST_22 : Operation 137 [1/1] (3.22ns)   --->   "%mul_ln43_2 = mul i128 %zext_ln43_5, i128 %zext_ln43_4" [d5.cpp:43]   --->   Operation 137 'mul' 'mul_ln43_2' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 138 '%mul_ln50_15 = mul i128 %conv45, i128 %zext_ln43_4'
ST_22 : Operation 138 [1/1] (3.22ns)   --->   "%mul_ln50_15 = mul i128 %conv45, i128 %zext_ln43_4" [d5.cpp:50]   --->   Operation 138 'mul' 'mul_ln50_15' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 139 '%mul_ln50_16 = mul i128 %zext_ln50, i128 %zext_ln43_4'
ST_22 : Operation 139 [1/1] (3.22ns)   --->   "%mul_ln50_16 = mul i128 %zext_ln50, i128 %zext_ln43_4" [d5.cpp:50]   --->   Operation 139 'mul' 'mul_ln50_16' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 140 '%mul_ln50_17 = mul i128 %zext_ln50_1, i128 %zext_ln43_4'
ST_22 : Operation 140 [1/1] (3.22ns)   --->   "%mul_ln50_17 = mul i128 %zext_ln50_1, i128 %zext_ln43_4" [d5.cpp:50]   --->   Operation 140 'mul' 'mul_ln50_17' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 141 '%mul_ln50_18 = mul i128 %zext_ln50_2, i128 %zext_ln43_4'
ST_22 : Operation 141 [1/1] (3.22ns)   --->   "%mul_ln50_18 = mul i128 %zext_ln50_2, i128 %zext_ln43_4" [d5.cpp:50]   --->   Operation 141 'mul' 'mul_ln50_18' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 142 '%mul_ln50_19 = mul i128 %zext_ln50_3, i128 %zext_ln43_4'
ST_22 : Operation 142 [1/1] (3.22ns)   --->   "%mul_ln50_19 = mul i128 %zext_ln50_3, i128 %zext_ln43_4" [d5.cpp:50]   --->   Operation 142 'mul' 'mul_ln50_19' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 143 '%mul_ln50_20 = mul i128 %zext_ln50_4, i128 %zext_ln43_4'
ST_22 : Operation 143 [1/1] (3.22ns)   --->   "%mul_ln50_20 = mul i128 %zext_ln50_4, i128 %zext_ln43_4" [d5.cpp:50]   --->   Operation 143 'mul' 'mul_ln50_20' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln43_6 = zext i64 %arg1_r_5_loc_load" [d5.cpp:43]   --->   Operation 144 'zext' 'zext_ln43_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln43_7 = zext i64 %arg2_r_3_loc_load" [d5.cpp:43]   --->   Operation 145 'zext' 'zext_ln43_7' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 146 '%mul_ln43_3 = mul i128 %zext_ln43_7, i128 %zext_ln43_6'
ST_22 : Operation 146 [1/1] (3.22ns)   --->   "%mul_ln43_3 = mul i128 %zext_ln43_7, i128 %zext_ln43_6" [d5.cpp:43]   --->   Operation 146 'mul' 'mul_ln43_3' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 147 '%mul_ln50_21 = mul i128 %conv45, i128 %zext_ln43_6'
ST_22 : Operation 147 [1/1] (3.22ns)   --->   "%mul_ln50_21 = mul i128 %conv45, i128 %zext_ln43_6" [d5.cpp:50]   --->   Operation 147 'mul' 'mul_ln50_21' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 148 '%mul_ln50_22 = mul i128 %zext_ln50, i128 %zext_ln43_6'
ST_22 : Operation 148 [1/1] (3.22ns)   --->   "%mul_ln50_22 = mul i128 %zext_ln50, i128 %zext_ln43_6" [d5.cpp:50]   --->   Operation 148 'mul' 'mul_ln50_22' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 149 '%mul_ln50_23 = mul i128 %zext_ln50_1, i128 %zext_ln43_6'
ST_22 : Operation 149 [1/1] (3.22ns)   --->   "%mul_ln50_23 = mul i128 %zext_ln50_1, i128 %zext_ln43_6" [d5.cpp:50]   --->   Operation 149 'mul' 'mul_ln50_23' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 150 '%mul_ln50_24 = mul i128 %zext_ln50_2, i128 %zext_ln43_6'
ST_22 : Operation 150 [1/1] (3.22ns)   --->   "%mul_ln50_24 = mul i128 %zext_ln50_2, i128 %zext_ln43_6" [d5.cpp:50]   --->   Operation 150 'mul' 'mul_ln50_24' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 151 '%mul_ln50_25 = mul i128 %zext_ln50_3, i128 %zext_ln43_6'
ST_22 : Operation 151 [1/1] (3.22ns)   --->   "%mul_ln50_25 = mul i128 %zext_ln50_3, i128 %zext_ln43_6" [d5.cpp:50]   --->   Operation 151 'mul' 'mul_ln50_25' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln43_8 = zext i64 %arg1_r_4_loc_load" [d5.cpp:43]   --->   Operation 152 'zext' 'zext_ln43_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln43_9 = zext i64 %arg2_r_4_loc_load" [d5.cpp:43]   --->   Operation 153 'zext' 'zext_ln43_9' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 154 '%mul_ln43_4 = mul i128 %zext_ln43_9, i128 %zext_ln43_8'
ST_22 : Operation 154 [1/1] (3.22ns)   --->   "%mul_ln43_4 = mul i128 %zext_ln43_9, i128 %zext_ln43_8" [d5.cpp:43]   --->   Operation 154 'mul' 'mul_ln43_4' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 155 '%mul_ln50_26 = mul i128 %conv45, i128 %zext_ln43_8'
ST_22 : Operation 155 [1/1] (3.22ns)   --->   "%mul_ln50_26 = mul i128 %conv45, i128 %zext_ln43_8" [d5.cpp:50]   --->   Operation 155 'mul' 'mul_ln50_26' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 156 '%mul_ln50_27 = mul i128 %zext_ln50, i128 %zext_ln43_8'
ST_22 : Operation 156 [1/1] (3.22ns)   --->   "%mul_ln50_27 = mul i128 %zext_ln50, i128 %zext_ln43_8" [d5.cpp:50]   --->   Operation 156 'mul' 'mul_ln50_27' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 157 '%mul_ln50_28 = mul i128 %zext_ln50_1, i128 %zext_ln43_8'
ST_22 : Operation 157 [1/1] (3.22ns)   --->   "%mul_ln50_28 = mul i128 %zext_ln50_1, i128 %zext_ln43_8" [d5.cpp:50]   --->   Operation 157 'mul' 'mul_ln50_28' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 158 '%mul_ln50_29 = mul i128 %zext_ln50_2, i128 %zext_ln43_8'
ST_22 : Operation 158 [1/1] (3.22ns)   --->   "%mul_ln50_29 = mul i128 %zext_ln50_2, i128 %zext_ln43_8" [d5.cpp:50]   --->   Operation 158 'mul' 'mul_ln50_29' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln43_10 = zext i64 %arg1_r_3_loc_load" [d5.cpp:43]   --->   Operation 159 'zext' 'zext_ln43_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln43_11 = zext i64 %arg2_r_5_loc_load" [d5.cpp:43]   --->   Operation 160 'zext' 'zext_ln43_11' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 161 '%mul_ln43_5 = mul i128 %zext_ln43_11, i128 %zext_ln43_10'
ST_22 : Operation 161 [1/1] (3.22ns)   --->   "%mul_ln43_5 = mul i128 %zext_ln43_11, i128 %zext_ln43_10" [d5.cpp:43]   --->   Operation 161 'mul' 'mul_ln43_5' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 162 '%mul_ln50_30 = mul i128 %conv45, i128 %zext_ln43_10'
ST_22 : Operation 162 [1/1] (3.22ns)   --->   "%mul_ln50_30 = mul i128 %conv45, i128 %zext_ln43_10" [d5.cpp:50]   --->   Operation 162 'mul' 'mul_ln50_30' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 163 '%mul_ln50_31 = mul i128 %zext_ln50, i128 %zext_ln43_10'
ST_22 : Operation 163 [1/1] (3.22ns)   --->   "%mul_ln50_31 = mul i128 %zext_ln50, i128 %zext_ln43_10" [d5.cpp:50]   --->   Operation 163 'mul' 'mul_ln50_31' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 164 '%mul_ln50_32 = mul i128 %zext_ln50_1, i128 %zext_ln43_10'
ST_22 : Operation 164 [1/1] (3.22ns)   --->   "%mul_ln50_32 = mul i128 %zext_ln50_1, i128 %zext_ln43_10" [d5.cpp:50]   --->   Operation 164 'mul' 'mul_ln50_32' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln43_12 = zext i64 %arg1_r_2_loc_load" [d5.cpp:43]   --->   Operation 165 'zext' 'zext_ln43_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln43_13 = zext i64 %arg2_r_6_loc_load" [d5.cpp:43]   --->   Operation 166 'zext' 'zext_ln43_13' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 167 '%mul_ln43_6 = mul i128 %zext_ln43_13, i128 %zext_ln43_12'
ST_22 : Operation 167 [1/1] (3.22ns)   --->   "%mul_ln43_6 = mul i128 %zext_ln43_13, i128 %zext_ln43_12" [d5.cpp:43]   --->   Operation 167 'mul' 'mul_ln43_6' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 168 '%mul_ln50_33 = mul i128 %conv45, i128 %zext_ln43_12'
ST_22 : Operation 168 [1/1] (3.22ns)   --->   "%mul_ln50_33 = mul i128 %conv45, i128 %zext_ln43_12" [d5.cpp:50]   --->   Operation 168 'mul' 'mul_ln50_33' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 169 '%mul_ln50_34 = mul i128 %zext_ln50, i128 %zext_ln43_12'
ST_22 : Operation 169 [1/1] (3.22ns)   --->   "%mul_ln50_34 = mul i128 %zext_ln50, i128 %zext_ln43_12" [d5.cpp:50]   --->   Operation 169 'mul' 'mul_ln50_34' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln43_14 = zext i64 %arg1_r_1_loc_load" [d5.cpp:43]   --->   Operation 170 'zext' 'zext_ln43_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln43_15 = zext i64 %arg2_r_7_loc_load" [d5.cpp:43]   --->   Operation 171 'zext' 'zext_ln43_15' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 172 '%mul_ln43_7 = mul i128 %zext_ln43_15, i128 %zext_ln43_14'
ST_22 : Operation 172 [1/1] (3.22ns)   --->   "%mul_ln43_7 = mul i128 %zext_ln43_15, i128 %zext_ln43_14" [d5.cpp:43]   --->   Operation 172 'mul' 'mul_ln43_7' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 173 '%mul_ln50_35 = mul i128 %conv45, i128 %zext_ln43_14'
ST_22 : Operation 173 [1/1] (3.22ns)   --->   "%mul_ln50_35 = mul i128 %conv45, i128 %zext_ln43_14" [d5.cpp:50]   --->   Operation 173 'mul' 'mul_ln50_35' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i64 %arg1_r_loc_load" [d5.cpp:57]   --->   Operation 174 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i64 %arg2_r_8_loc_load" [d5.cpp:57]   --->   Operation 175 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 176 '%mul_ln57 = mul i128 %zext_ln57_1, i128 %zext_ln57'
ST_22 : Operation 176 [1/1] (3.22ns)   --->   "%mul_ln57 = mul i128 %zext_ln57_1, i128 %zext_ln57" [d5.cpp:57]   --->   Operation 176 'mul' 'mul_ln57' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_4 = add i128 %mul_ln43_2, i128 %mul_ln57" [d5.cpp:57]   --->   Operation 177 'add' 'add_ln57_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 178 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln57_5 = add i128 %add_ln57_4, i128 %mul_ln43_3" [d5.cpp:57]   --->   Operation 178 'add' 'add_ln57_5' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln57_3 = trunc i128 %add_ln57_5" [d5.cpp:57]   --->   Operation 179 'trunc' 'trunc_ln57_3' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 180 '%mul_ln72 = mul i128 %zext_ln43_1, i128 %zext_ln43_2'
ST_22 : Operation 180 [1/1] (3.22ns)   --->   "%mul_ln72 = mul i128 %zext_ln43_1, i128 %zext_ln43_2" [d5.cpp:72]   --->   Operation 180 'mul' 'mul_ln72' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 181 '%mul_ln72_1 = mul i128 %zext_ln43_3, i128 %zext_ln43_4'
ST_22 : Operation 181 [1/1] (3.22ns)   --->   "%mul_ln72_1 = mul i128 %zext_ln43_3, i128 %zext_ln43_4" [d5.cpp:72]   --->   Operation 181 'mul' 'mul_ln72_1' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 182 '%mul_ln72_2 = mul i128 %zext_ln43_1, i128 %zext_ln43_4'
ST_22 : Operation 182 [1/1] (3.22ns)   --->   "%mul_ln72_2 = mul i128 %zext_ln43_1, i128 %zext_ln43_4" [d5.cpp:72]   --->   Operation 182 'mul' 'mul_ln72_2' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 183 '%mul_ln72_3 = mul i128 %zext_ln43_5, i128 %zext_ln43_6'
ST_22 : Operation 183 [1/1] (3.22ns)   --->   "%mul_ln72_3 = mul i128 %zext_ln43_5, i128 %zext_ln43_6" [d5.cpp:72]   --->   Operation 183 'mul' 'mul_ln72_3' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 184 '%mul_ln72_4 = mul i128 %zext_ln43_3, i128 %zext_ln43_6'
ST_22 : Operation 184 [1/1] (3.22ns)   --->   "%mul_ln72_4 = mul i128 %zext_ln43_3, i128 %zext_ln43_6" [d5.cpp:72]   --->   Operation 184 'mul' 'mul_ln72_4' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 185 '%mul_ln72_5 = mul i128 %zext_ln43_1, i128 %zext_ln43_6'
ST_22 : Operation 185 [1/1] (3.22ns)   --->   "%mul_ln72_5 = mul i128 %zext_ln43_1, i128 %zext_ln43_6" [d5.cpp:72]   --->   Operation 185 'mul' 'mul_ln72_5' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 186 '%mul_ln72_6 = mul i128 %zext_ln43_7, i128 %zext_ln43_8'
ST_22 : Operation 186 [1/1] (3.22ns)   --->   "%mul_ln72_6 = mul i128 %zext_ln43_7, i128 %zext_ln43_8" [d5.cpp:72]   --->   Operation 186 'mul' 'mul_ln72_6' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 187 '%mul_ln72_7 = mul i128 %zext_ln43_5, i128 %zext_ln43_8'
ST_22 : Operation 187 [1/1] (3.22ns)   --->   "%mul_ln72_7 = mul i128 %zext_ln43_5, i128 %zext_ln43_8" [d5.cpp:72]   --->   Operation 187 'mul' 'mul_ln72_7' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 188 '%mul_ln72_8 = mul i128 %zext_ln43_3, i128 %zext_ln43_8'
ST_22 : Operation 188 [1/1] (3.22ns)   --->   "%mul_ln72_8 = mul i128 %zext_ln43_3, i128 %zext_ln43_8" [d5.cpp:72]   --->   Operation 188 'mul' 'mul_ln72_8' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 189 '%mul_ln72_9 = mul i128 %zext_ln43_1, i128 %zext_ln43_8'
ST_22 : Operation 189 [1/1] (3.22ns)   --->   "%mul_ln72_9 = mul i128 %zext_ln43_1, i128 %zext_ln43_8" [d5.cpp:72]   --->   Operation 189 'mul' 'mul_ln72_9' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 190 '%mul_ln72_10 = mul i128 %zext_ln43_9, i128 %zext_ln43_10'
ST_22 : Operation 190 [1/1] (3.22ns)   --->   "%mul_ln72_10 = mul i128 %zext_ln43_9, i128 %zext_ln43_10" [d5.cpp:72]   --->   Operation 190 'mul' 'mul_ln72_10' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 191 '%mul_ln72_11 = mul i128 %zext_ln43_7, i128 %zext_ln43_10'
ST_22 : Operation 191 [1/1] (3.22ns)   --->   "%mul_ln72_11 = mul i128 %zext_ln43_7, i128 %zext_ln43_10" [d5.cpp:72]   --->   Operation 191 'mul' 'mul_ln72_11' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 192 '%mul_ln72_12 = mul i128 %zext_ln43_5, i128 %zext_ln43_10'
ST_22 : Operation 192 [1/1] (3.22ns)   --->   "%mul_ln72_12 = mul i128 %zext_ln43_5, i128 %zext_ln43_10" [d5.cpp:72]   --->   Operation 192 'mul' 'mul_ln72_12' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 193 '%mul_ln72_13 = mul i128 %zext_ln43_3, i128 %zext_ln43_10'
ST_22 : Operation 193 [1/1] (3.22ns)   --->   "%mul_ln72_13 = mul i128 %zext_ln43_3, i128 %zext_ln43_10" [d5.cpp:72]   --->   Operation 193 'mul' 'mul_ln72_13' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 194 '%mul_ln72_14 = mul i128 %zext_ln43_1, i128 %zext_ln43_10'
ST_22 : Operation 194 [1/1] (3.22ns)   --->   "%mul_ln72_14 = mul i128 %zext_ln43_1, i128 %zext_ln43_10" [d5.cpp:72]   --->   Operation 194 'mul' 'mul_ln72_14' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 195 '%mul_ln72_15 = mul i128 %zext_ln43_11, i128 %zext_ln43_12'
ST_22 : Operation 195 [1/1] (3.22ns)   --->   "%mul_ln72_15 = mul i128 %zext_ln43_11, i128 %zext_ln43_12" [d5.cpp:72]   --->   Operation 195 'mul' 'mul_ln72_15' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 196 '%mul_ln72_16 = mul i128 %zext_ln43_9, i128 %zext_ln43_12'
ST_22 : Operation 196 [1/1] (3.22ns)   --->   "%mul_ln72_16 = mul i128 %zext_ln43_9, i128 %zext_ln43_12" [d5.cpp:72]   --->   Operation 196 'mul' 'mul_ln72_16' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 197 '%mul_ln72_17 = mul i128 %zext_ln43_7, i128 %zext_ln43_12'
ST_22 : Operation 197 [1/1] (3.22ns)   --->   "%mul_ln72_17 = mul i128 %zext_ln43_7, i128 %zext_ln43_12" [d5.cpp:72]   --->   Operation 197 'mul' 'mul_ln72_17' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 198 '%mul_ln72_18 = mul i128 %zext_ln43_5, i128 %zext_ln43_12'
ST_22 : Operation 198 [1/1] (3.22ns)   --->   "%mul_ln72_18 = mul i128 %zext_ln43_5, i128 %zext_ln43_12" [d5.cpp:72]   --->   Operation 198 'mul' 'mul_ln72_18' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 199 '%mul_ln72_19 = mul i128 %zext_ln43_3, i128 %zext_ln43_12'
ST_22 : Operation 199 [1/1] (3.22ns)   --->   "%mul_ln72_19 = mul i128 %zext_ln43_3, i128 %zext_ln43_12" [d5.cpp:72]   --->   Operation 199 'mul' 'mul_ln72_19' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 200 '%mul_ln72_20 = mul i128 %zext_ln43_1, i128 %zext_ln43_12'
ST_22 : Operation 200 [1/1] (3.22ns)   --->   "%mul_ln72_20 = mul i128 %zext_ln43_1, i128 %zext_ln43_12" [d5.cpp:72]   --->   Operation 200 'mul' 'mul_ln72_20' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 201 '%mul_ln72_21 = mul i128 %zext_ln43_13, i128 %zext_ln43_14'
ST_22 : Operation 201 [1/1] (3.22ns)   --->   "%mul_ln72_21 = mul i128 %zext_ln43_13, i128 %zext_ln43_14" [d5.cpp:72]   --->   Operation 201 'mul' 'mul_ln72_21' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 202 '%mul_ln72_22 = mul i128 %zext_ln43_11, i128 %zext_ln43_14'
ST_22 : Operation 202 [1/1] (3.22ns)   --->   "%mul_ln72_22 = mul i128 %zext_ln43_11, i128 %zext_ln43_14" [d5.cpp:72]   --->   Operation 202 'mul' 'mul_ln72_22' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 203 '%mul_ln72_23 = mul i128 %zext_ln43_9, i128 %zext_ln43_14'
ST_22 : Operation 203 [1/1] (3.22ns)   --->   "%mul_ln72_23 = mul i128 %zext_ln43_9, i128 %zext_ln43_14" [d5.cpp:72]   --->   Operation 203 'mul' 'mul_ln72_23' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 204 '%mul_ln72_24 = mul i128 %zext_ln43_7, i128 %zext_ln43_14'
ST_22 : Operation 204 [1/1] (3.22ns)   --->   "%mul_ln72_24 = mul i128 %zext_ln43_7, i128 %zext_ln43_14" [d5.cpp:72]   --->   Operation 204 'mul' 'mul_ln72_24' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 205 '%mul_ln72_25 = mul i128 %zext_ln43_5, i128 %zext_ln43_14'
ST_22 : Operation 205 [1/1] (3.22ns)   --->   "%mul_ln72_25 = mul i128 %zext_ln43_5, i128 %zext_ln43_14" [d5.cpp:72]   --->   Operation 205 'mul' 'mul_ln72_25' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 206 '%mul_ln72_26 = mul i128 %zext_ln43_3, i128 %zext_ln43_14'
ST_22 : Operation 206 [1/1] (3.22ns)   --->   "%mul_ln72_26 = mul i128 %zext_ln43_3, i128 %zext_ln43_14" [d5.cpp:72]   --->   Operation 206 'mul' 'mul_ln72_26' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 207 '%mul_ln72_27 = mul i128 %zext_ln43_1, i128 %zext_ln43_14'
ST_22 : Operation 207 [1/1] (3.22ns)   --->   "%mul_ln72_27 = mul i128 %zext_ln43_1, i128 %zext_ln43_14" [d5.cpp:72]   --->   Operation 207 'mul' 'mul_ln72_27' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 208 '%mul_ln72_28 = mul i128 %zext_ln43_15, i128 %zext_ln57'
ST_22 : Operation 208 [1/1] (3.22ns)   --->   "%mul_ln72_28 = mul i128 %zext_ln43_15, i128 %zext_ln57" [d5.cpp:72]   --->   Operation 208 'mul' 'mul_ln72_28' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_4 = add i128 %mul_ln72_3, i128 %mul_ln50" [d5.cpp:72]   --->   Operation 209 'add' 'add_ln72_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 210 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln72_5 = add i128 %add_ln72_4, i128 %mul_ln72_6" [d5.cpp:72]   --->   Operation 210 'add' 'add_ln72_5' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln72_3 = trunc i128 %add_ln72_5" [d5.cpp:72]   --->   Operation 211 'trunc' 'trunc_ln72_3' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 212 '%mul_ln72_29 = mul i128 %zext_ln43_13, i128 %zext_ln57'
ST_22 : Operation 212 [1/1] (3.22ns)   --->   "%mul_ln72_29 = mul i128 %zext_ln43_13, i128 %zext_ln57" [d5.cpp:72]   --->   Operation 212 'mul' 'mul_ln72_29' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_14 = add i128 %mul_ln72_7, i128 %mul_ln50_8" [d5.cpp:72]   --->   Operation 213 'add' 'add_ln72_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 214 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln72_15 = add i128 %add_ln72_14, i128 %mul_ln72_11" [d5.cpp:72]   --->   Operation 214 'add' 'add_ln72_15' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln72_7 = trunc i128 %add_ln72_15" [d5.cpp:72]   --->   Operation 215 'trunc' 'trunc_ln72_7' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 216 '%mul_ln72_30 = mul i128 %zext_ln43_11, i128 %zext_ln57'
ST_22 : Operation 216 [1/1] (3.22ns)   --->   "%mul_ln72_30 = mul i128 %zext_ln43_11, i128 %zext_ln57" [d5.cpp:72]   --->   Operation 216 'mul' 'mul_ln72_30' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_24 = add i128 %mul_ln72_12, i128 %mul_ln50_15" [d5.cpp:72]   --->   Operation 217 'add' 'add_ln72_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 218 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln72_25 = add i128 %add_ln72_24, i128 %mul_ln72_17" [d5.cpp:72]   --->   Operation 218 'add' 'add_ln72_25' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln72_11 = trunc i128 %add_ln72_25" [d5.cpp:72]   --->   Operation 219 'trunc' 'trunc_ln72_11' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 220 '%mul_ln72_31 = mul i128 %zext_ln43_9, i128 %zext_ln57'
ST_22 : Operation 220 [1/1] (3.22ns)   --->   "%mul_ln72_31 = mul i128 %zext_ln43_9, i128 %zext_ln57" [d5.cpp:72]   --->   Operation 220 'mul' 'mul_ln72_31' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_34 = add i128 %mul_ln72_18, i128 %mul_ln50_21" [d5.cpp:72]   --->   Operation 221 'add' 'add_ln72_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 222 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln72_35 = add i128 %add_ln72_34, i128 %mul_ln72_24" [d5.cpp:72]   --->   Operation 222 'add' 'add_ln72_35' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln72_15 = trunc i128 %add_ln72_35" [d5.cpp:72]   --->   Operation 223 'trunc' 'trunc_ln72_15' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 224 '%mul_ln72_32 = mul i128 %zext_ln43_7, i128 %zext_ln57'
ST_22 : Operation 224 [1/1] (3.22ns)   --->   "%mul_ln72_32 = mul i128 %zext_ln43_7, i128 %zext_ln57" [d5.cpp:72]   --->   Operation 224 'mul' 'mul_ln72_32' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_44 = add i128 %mul_ln72_25, i128 %mul_ln50_26" [d5.cpp:72]   --->   Operation 225 'add' 'add_ln72_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 226 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln72_45 = add i128 %add_ln72_44, i128 %mul_ln72_32" [d5.cpp:72]   --->   Operation 226 'add' 'add_ln72_45' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln72_19 = trunc i128 %add_ln72_45" [d5.cpp:72]   --->   Operation 227 'trunc' 'trunc_ln72_19' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 228 '%mul_ln72_33 = mul i128 %zext_ln43_5, i128 %zext_ln57'
ST_22 : Operation 228 [1/1] (3.22ns)   --->   "%mul_ln72_33 = mul i128 %zext_ln43_5, i128 %zext_ln57" [d5.cpp:72]   --->   Operation 228 'mul' 'mul_ln72_33' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_54 = add i128 %mul_ln72_33, i128 %mul_ln50_30" [d5.cpp:72]   --->   Operation 229 'add' 'add_ln72_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 230 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln72_55 = add i128 %add_ln72_54, i128 %mul_ln50_5" [d5.cpp:72]   --->   Operation 230 'add' 'add_ln72_55' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln72_23 = trunc i128 %add_ln72_55" [d5.cpp:72]   --->   Operation 231 'trunc' 'trunc_ln72_23' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 232 '%mul_ln72_34 = mul i128 %zext_ln43_3, i128 %zext_ln57'
ST_22 : Operation 232 [1/1] (3.22ns)   --->   "%mul_ln72_34 = mul i128 %zext_ln43_3, i128 %zext_ln57" [d5.cpp:72]   --->   Operation 232 'mul' 'mul_ln72_34' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_64 = add i128 %mul_ln50_6, i128 %mul_ln50_33" [d5.cpp:72]   --->   Operation 233 'add' 'add_ln72_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 234 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln72_65 = add i128 %add_ln72_64, i128 %mul_ln50_13" [d5.cpp:72]   --->   Operation 234 'add' 'add_ln72_65' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln72_27 = trunc i128 %add_ln72_65" [d5.cpp:72]   --->   Operation 235 'trunc' 'trunc_ln72_27' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.30ns)   --->   Input mux for Operation 236 '%mul_ln72_35 = mul i128 %zext_ln43_1, i128 %zext_ln57'
ST_22 : Operation 236 [1/1] (3.22ns)   --->   "%mul_ln72_35 = mul i128 %zext_ln43_1, i128 %zext_ln57" [d5.cpp:72]   --->   Operation 236 'mul' 'mul_ln72_35' <Predicate = true> <Delay = 3.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_74 = add i128 %mul_ln50_14, i128 %mul_ln50_35" [d5.cpp:72]   --->   Operation 237 'add' 'add_ln72_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 238 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln72_75 = add i128 %add_ln72_74, i128 %mul_ln50_20" [d5.cpp:72]   --->   Operation 238 'add' 'add_ln72_75' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln72_31 = trunc i128 %add_ln72_75" [d5.cpp:72]   --->   Operation 239 'trunc' 'trunc_ln72_31' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.13>
ST_23 : Operation 240 [1/1] (1.57ns)   --->   "%add_ln57 = add i128 %mul_ln43_6, i128 %mul_ln43_7" [d5.cpp:57]   --->   Operation 240 'add' 'add_ln57' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 241 [1/1] (1.57ns)   --->   "%add_ln57_1 = add i128 %mul_ln43_5, i128 %mul_ln43_4" [d5.cpp:57]   --->   Operation 241 'add' 'add_ln57_1' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i128 %add_ln57" [d5.cpp:57]   --->   Operation 242 'trunc' 'trunc_ln57' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln57_1 = trunc i128 %add_ln57_1" [d5.cpp:57]   --->   Operation 243 'trunc' 'trunc_ln57_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (1.57ns)   --->   "%add_ln57_2 = add i128 %add_ln57_1, i128 %add_ln57" [d5.cpp:57]   --->   Operation 244 'add' 'add_ln57_2' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 245 [1/1] (1.57ns)   --->   "%add_ln57_3 = add i128 %mul_ln43, i128 %mul_ln43_1" [d5.cpp:57]   --->   Operation 245 'add' 'add_ln57_3' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln57_2 = trunc i128 %add_ln57_3" [d5.cpp:57]   --->   Operation 246 'trunc' 'trunc_ln57_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (1.57ns)   --->   "%add_ln57_6 = add i128 %add_ln57_5, i128 %add_ln57_3" [d5.cpp:57]   --->   Operation 247 'add' 'add_ln57_6' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 248 [1/1] (1.09ns)   --->   "%add_ln57_7 = add i57 %trunc_ln57_1, i57 %trunc_ln57" [d5.cpp:57]   --->   Operation 248 'add' 'add_ln57_7' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 249 [1/1] (1.09ns)   --->   "%add_ln57_8 = add i57 %trunc_ln57_3, i57 %trunc_ln57_2" [d5.cpp:57]   --->   Operation 249 'add' 'add_ln57_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 250 [1/1] (1.57ns)   --->   "%add_ln72 = add i128 %mul_ln72_21, i128 %mul_ln72_28" [d5.cpp:72]   --->   Operation 250 'add' 'add_ln72' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 251 [1/1] (1.57ns)   --->   "%add_ln72_1 = add i128 %mul_ln72_15, i128 %mul_ln72_10" [d5.cpp:72]   --->   Operation 251 'add' 'add_ln72_1' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i128 %add_ln72" [d5.cpp:72]   --->   Operation 252 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln72_1 = trunc i128 %add_ln72_1" [d5.cpp:72]   --->   Operation 253 'trunc' 'trunc_ln72_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 254 [1/1] (1.57ns)   --->   "%add_ln72_2 = add i128 %add_ln72_1, i128 %add_ln72" [d5.cpp:72]   --->   Operation 254 'add' 'add_ln72_2' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 255 [1/1] (1.57ns)   --->   "%add_ln72_3 = add i128 %mul_ln72, i128 %mul_ln72_1" [d5.cpp:72]   --->   Operation 255 'add' 'add_ln72_3' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln72_2 = trunc i128 %add_ln72_3" [d5.cpp:72]   --->   Operation 256 'trunc' 'trunc_ln72_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 257 [1/1] (1.57ns)   --->   "%add_ln72_6 = add i128 %add_ln72_5, i128 %add_ln72_3" [d5.cpp:72]   --->   Operation 257 'add' 'add_ln72_6' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 258 [1/1] (1.09ns)   --->   "%add_ln72_7 = add i58 %trunc_ln72_1, i58 %trunc_ln72" [d5.cpp:72]   --->   Operation 258 'add' 'add_ln72_7' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 259 [1/1] (1.09ns)   --->   "%add_ln72_8 = add i58 %trunc_ln72_3, i58 %trunc_ln72_2" [d5.cpp:72]   --->   Operation 259 'add' 'add_ln72_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 260 [1/1] (1.57ns)   --->   "%add_ln72_10 = add i128 %mul_ln72_29, i128 %mul_ln50_1" [d5.cpp:72]   --->   Operation 260 'add' 'add_ln72_10' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 261 [1/1] (1.57ns)   --->   "%add_ln72_11 = add i128 %mul_ln72_22, i128 %mul_ln72_16" [d5.cpp:72]   --->   Operation 261 'add' 'add_ln72_11' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln72_4 = trunc i128 %add_ln72_10" [d5.cpp:72]   --->   Operation 262 'trunc' 'trunc_ln72_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln72_5 = trunc i128 %add_ln72_11" [d5.cpp:72]   --->   Operation 263 'trunc' 'trunc_ln72_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 264 [1/1] (1.57ns)   --->   "%add_ln72_12 = add i128 %add_ln72_11, i128 %add_ln72_10" [d5.cpp:72]   --->   Operation 264 'add' 'add_ln72_12' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 265 [1/1] (1.57ns)   --->   "%add_ln72_13 = add i128 %mul_ln72_2, i128 %mul_ln72_4" [d5.cpp:72]   --->   Operation 265 'add' 'add_ln72_13' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln72_6 = trunc i128 %add_ln72_13" [d5.cpp:72]   --->   Operation 266 'trunc' 'trunc_ln72_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 267 [1/1] (1.57ns)   --->   "%add_ln72_16 = add i128 %add_ln72_15, i128 %add_ln72_13" [d5.cpp:72]   --->   Operation 267 'add' 'add_ln72_16' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 268 [1/1] (1.09ns)   --->   "%add_ln72_17 = add i58 %trunc_ln72_5, i58 %trunc_ln72_4" [d5.cpp:72]   --->   Operation 268 'add' 'add_ln72_17' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 269 [1/1] (1.09ns)   --->   "%add_ln72_18 = add i58 %trunc_ln72_7, i58 %trunc_ln72_6" [d5.cpp:72]   --->   Operation 269 'add' 'add_ln72_18' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 270 [1/1] (1.57ns)   --->   "%add_ln72_20 = add i128 %mul_ln50_2, i128 %mul_ln50_9" [d5.cpp:72]   --->   Operation 270 'add' 'add_ln72_20' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 271 [1/1] (1.57ns)   --->   "%add_ln72_21 = add i128 %mul_ln72_30, i128 %mul_ln72_23" [d5.cpp:72]   --->   Operation 271 'add' 'add_ln72_21' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln72_8 = trunc i128 %add_ln72_20" [d5.cpp:72]   --->   Operation 272 'trunc' 'trunc_ln72_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln72_9 = trunc i128 %add_ln72_21" [d5.cpp:72]   --->   Operation 273 'trunc' 'trunc_ln72_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 274 [1/1] (1.57ns)   --->   "%add_ln72_22 = add i128 %add_ln72_21, i128 %add_ln72_20" [d5.cpp:72]   --->   Operation 274 'add' 'add_ln72_22' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 275 [1/1] (1.57ns)   --->   "%add_ln72_23 = add i128 %mul_ln72_5, i128 %mul_ln72_8" [d5.cpp:72]   --->   Operation 275 'add' 'add_ln72_23' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln72_10 = trunc i128 %add_ln72_23" [d5.cpp:72]   --->   Operation 276 'trunc' 'trunc_ln72_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 277 [1/1] (1.57ns)   --->   "%add_ln72_26 = add i128 %add_ln72_25, i128 %add_ln72_23" [d5.cpp:72]   --->   Operation 277 'add' 'add_ln72_26' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 278 [1/1] (1.09ns)   --->   "%add_ln72_27 = add i58 %trunc_ln72_9, i58 %trunc_ln72_8" [d5.cpp:72]   --->   Operation 278 'add' 'add_ln72_27' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 279 [1/1] (1.09ns)   --->   "%add_ln72_28 = add i58 %trunc_ln72_11, i58 %trunc_ln72_10" [d5.cpp:72]   --->   Operation 279 'add' 'add_ln72_28' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 280 [1/1] (1.57ns)   --->   "%add_ln72_30 = add i128 %mul_ln50_10, i128 %mul_ln50_16" [d5.cpp:72]   --->   Operation 280 'add' 'add_ln72_30' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 281 [1/1] (1.57ns)   --->   "%add_ln72_31 = add i128 %mul_ln50_3, i128 %mul_ln72_31" [d5.cpp:72]   --->   Operation 281 'add' 'add_ln72_31' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln72_12 = trunc i128 %add_ln72_30" [d5.cpp:72]   --->   Operation 282 'trunc' 'trunc_ln72_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln72_13 = trunc i128 %add_ln72_31" [d5.cpp:72]   --->   Operation 283 'trunc' 'trunc_ln72_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 284 [1/1] (1.57ns)   --->   "%add_ln72_32 = add i128 %add_ln72_31, i128 %add_ln72_30" [d5.cpp:72]   --->   Operation 284 'add' 'add_ln72_32' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 285 [1/1] (1.57ns)   --->   "%add_ln72_33 = add i128 %mul_ln72_9, i128 %mul_ln72_13" [d5.cpp:72]   --->   Operation 285 'add' 'add_ln72_33' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln72_14 = trunc i128 %add_ln72_33" [d5.cpp:72]   --->   Operation 286 'trunc' 'trunc_ln72_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 287 [1/1] (1.57ns)   --->   "%add_ln72_36 = add i128 %add_ln72_35, i128 %add_ln72_33" [d5.cpp:72]   --->   Operation 287 'add' 'add_ln72_36' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 288 [1/1] (1.09ns)   --->   "%add_ln72_37 = add i58 %trunc_ln72_13, i58 %trunc_ln72_12" [d5.cpp:72]   --->   Operation 288 'add' 'add_ln72_37' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 289 [1/1] (1.09ns)   --->   "%add_ln72_38 = add i58 %trunc_ln72_15, i58 %trunc_ln72_14" [d5.cpp:72]   --->   Operation 289 'add' 'add_ln72_38' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 290 [1/1] (1.57ns)   --->   "%add_ln72_40 = add i128 %mul_ln50_17, i128 %mul_ln50_22" [d5.cpp:72]   --->   Operation 290 'add' 'add_ln72_40' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 291 [1/1] (1.57ns)   --->   "%add_ln72_41 = add i128 %mul_ln50_11, i128 %mul_ln50_4" [d5.cpp:72]   --->   Operation 291 'add' 'add_ln72_41' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln72_16 = trunc i128 %add_ln72_40" [d5.cpp:72]   --->   Operation 292 'trunc' 'trunc_ln72_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln72_17 = trunc i128 %add_ln72_41" [d5.cpp:72]   --->   Operation 293 'trunc' 'trunc_ln72_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 294 [1/1] (1.57ns)   --->   "%add_ln72_42 = add i128 %add_ln72_41, i128 %add_ln72_40" [d5.cpp:72]   --->   Operation 294 'add' 'add_ln72_42' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 295 [1/1] (1.57ns)   --->   "%add_ln72_43 = add i128 %mul_ln72_14, i128 %mul_ln72_19" [d5.cpp:72]   --->   Operation 295 'add' 'add_ln72_43' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln72_18 = trunc i128 %add_ln72_43" [d5.cpp:72]   --->   Operation 296 'trunc' 'trunc_ln72_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 297 [1/1] (1.57ns)   --->   "%add_ln72_46 = add i128 %add_ln72_45, i128 %add_ln72_43" [d5.cpp:72]   --->   Operation 297 'add' 'add_ln72_46' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 298 [1/1] (1.09ns)   --->   "%add_ln72_47 = add i58 %trunc_ln72_17, i58 %trunc_ln72_16" [d5.cpp:72]   --->   Operation 298 'add' 'add_ln72_47' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 299 [1/1] (1.09ns)   --->   "%add_ln72_48 = add i58 %trunc_ln72_19, i58 %trunc_ln72_18" [d5.cpp:72]   --->   Operation 299 'add' 'add_ln72_48' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_5 = add i128 %add_ln72_46, i128 %add_ln72_42" [d5.cpp:72]   --->   Operation 300 'add' 'arr_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 301 [1/1] (1.57ns)   --->   "%add_ln72_50 = add i128 %mul_ln50_23, i128 %mul_ln50_27" [d5.cpp:72]   --->   Operation 301 'add' 'add_ln72_50' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 302 [1/1] (1.57ns)   --->   "%add_ln72_51 = add i128 %mul_ln50_18, i128 %mul_ln50_12" [d5.cpp:72]   --->   Operation 302 'add' 'add_ln72_51' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln72_20 = trunc i128 %add_ln72_50" [d5.cpp:72]   --->   Operation 303 'trunc' 'trunc_ln72_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln72_21 = trunc i128 %add_ln72_51" [d5.cpp:72]   --->   Operation 304 'trunc' 'trunc_ln72_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 305 [1/1] (1.57ns)   --->   "%add_ln72_52 = add i128 %add_ln72_51, i128 %add_ln72_50" [d5.cpp:72]   --->   Operation 305 'add' 'add_ln72_52' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 306 [1/1] (1.57ns)   --->   "%add_ln72_53 = add i128 %mul_ln72_20, i128 %mul_ln72_26" [d5.cpp:72]   --->   Operation 306 'add' 'add_ln72_53' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln72_22 = trunc i128 %add_ln72_53" [d5.cpp:72]   --->   Operation 307 'trunc' 'trunc_ln72_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 308 [1/1] (1.57ns)   --->   "%add_ln72_56 = add i128 %add_ln72_55, i128 %add_ln72_53" [d5.cpp:72]   --->   Operation 308 'add' 'add_ln72_56' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 309 [1/1] (1.09ns)   --->   "%add_ln72_57 = add i58 %trunc_ln72_21, i58 %trunc_ln72_20" [d5.cpp:72]   --->   Operation 309 'add' 'add_ln72_57' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 310 [1/1] (1.09ns)   --->   "%add_ln72_58 = add i58 %trunc_ln72_23, i58 %trunc_ln72_22" [d5.cpp:72]   --->   Operation 310 'add' 'add_ln72_58' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_6 = add i128 %add_ln72_56, i128 %add_ln72_52" [d5.cpp:72]   --->   Operation 311 'add' 'arr_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 312 [1/1] (1.57ns)   --->   "%add_ln72_60 = add i128 %mul_ln50_28, i128 %mul_ln50_31" [d5.cpp:72]   --->   Operation 312 'add' 'add_ln72_60' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 313 [1/1] (1.57ns)   --->   "%add_ln72_61 = add i128 %mul_ln50_24, i128 %mul_ln50_19" [d5.cpp:72]   --->   Operation 313 'add' 'add_ln72_61' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln72_24 = trunc i128 %add_ln72_60" [d5.cpp:72]   --->   Operation 314 'trunc' 'trunc_ln72_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln72_25 = trunc i128 %add_ln72_61" [d5.cpp:72]   --->   Operation 315 'trunc' 'trunc_ln72_25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 316 [1/1] (1.57ns)   --->   "%add_ln72_62 = add i128 %add_ln72_61, i128 %add_ln72_60" [d5.cpp:72]   --->   Operation 316 'add' 'add_ln72_62' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 317 [1/1] (1.57ns)   --->   "%add_ln72_63 = add i128 %mul_ln72_27, i128 %mul_ln72_34" [d5.cpp:72]   --->   Operation 317 'add' 'add_ln72_63' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln72_26 = trunc i128 %add_ln72_63" [d5.cpp:72]   --->   Operation 318 'trunc' 'trunc_ln72_26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 319 [1/1] (1.57ns)   --->   "%add_ln72_66 = add i128 %add_ln72_65, i128 %add_ln72_63" [d5.cpp:72]   --->   Operation 319 'add' 'add_ln72_66' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 320 [1/1] (1.09ns)   --->   "%add_ln72_67 = add i58 %trunc_ln72_25, i58 %trunc_ln72_24" [d5.cpp:72]   --->   Operation 320 'add' 'add_ln72_67' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 321 [1/1] (1.09ns)   --->   "%add_ln72_68 = add i58 %trunc_ln72_27, i58 %trunc_ln72_26" [d5.cpp:72]   --->   Operation 321 'add' 'add_ln72_68' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_7 = add i128 %add_ln72_66, i128 %add_ln72_62" [d5.cpp:72]   --->   Operation 322 'add' 'arr_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 323 [1/1] (1.57ns)   --->   "%add_ln72_70 = add i128 %mul_ln50_32, i128 %mul_ln50_34" [d5.cpp:72]   --->   Operation 323 'add' 'add_ln72_70' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 324 [1/1] (1.57ns)   --->   "%add_ln72_71 = add i128 %mul_ln50_29, i128 %mul_ln50_25" [d5.cpp:72]   --->   Operation 324 'add' 'add_ln72_71' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln72_28 = trunc i128 %add_ln72_70" [d5.cpp:72]   --->   Operation 325 'trunc' 'trunc_ln72_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln72_29 = trunc i128 %add_ln72_71" [d5.cpp:72]   --->   Operation 326 'trunc' 'trunc_ln72_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_72 = add i128 %add_ln72_71, i128 %add_ln72_70" [d5.cpp:72]   --->   Operation 327 'add' 'add_ln72_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 328 [1/1] (1.57ns)   --->   "%add_ln72_73 = add i128 %mul_ln72_35, i128 %mul_ln50_7" [d5.cpp:72]   --->   Operation 328 'add' 'add_ln72_73' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln72_30 = trunc i128 %add_ln72_73" [d5.cpp:72]   --->   Operation 329 'trunc' 'trunc_ln72_30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 330 [1/1] (1.57ns)   --->   "%add_ln72_76 = add i128 %add_ln72_75, i128 %add_ln72_73" [d5.cpp:72]   --->   Operation 330 'add' 'add_ln72_76' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_77 = add i58 %trunc_ln72_29, i58 %trunc_ln72_28" [d5.cpp:72]   --->   Operation 331 'add' 'add_ln72_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 332 [1/1] (1.09ns)   --->   "%add_ln72_78 = add i58 %trunc_ln72_31, i58 %trunc_ln72_30" [d5.cpp:72]   --->   Operation 332 'add' 'add_ln72_78' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 333 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%arr_8 = add i128 %add_ln72_76, i128 %add_ln72_72" [d5.cpp:72]   --->   Operation 333 'add' 'arr_8' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 334 [1/1] (0.80ns) (root node of TernaryAdder)   --->   "%add_ln79_8 = add i58 %add_ln72_78, i58 %add_ln72_77" [d5.cpp:79]   --->   Operation 334 'add' 'add_ln79_8' <Predicate = true> <Delay = 0.80> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %arr_8, i32 58, i32 127" [d5.cpp:79]   --->   Operation 335 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i70 %trunc_ln2" [d5.cpp:79]   --->   Operation 336 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 337 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln79 = add i128 %arr_7, i128 %sext_ln79" [d5.cpp:79]   --->   Operation 337 'add' 'add_ln79' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln79_2 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln79, i32 58, i32 127" [d5.cpp:79]   --->   Operation 338 'partselect' 'trunc_ln79_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln79_1 = sext i70 %trunc_ln79_2" [d5.cpp:79]   --->   Operation 339 'sext' 'sext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 340 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln79_1 = add i128 %arr_6, i128 %sext_ln79_1" [d5.cpp:79]   --->   Operation 340 'add' 'add_ln79_1' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln79_3 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln79_1, i32 58, i32 127" [d5.cpp:79]   --->   Operation 341 'partselect' 'trunc_ln79_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln79_2 = sext i70 %trunc_ln79_3" [d5.cpp:79]   --->   Operation 342 'sext' 'sext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 343 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln79_2 = add i128 %arr_5, i128 %sext_ln79_2" [d5.cpp:79]   --->   Operation 343 'add' 'add_ln79_2' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln79_4 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln79_2, i32 58, i32 127" [d5.cpp:79]   --->   Operation 344 'partselect' 'trunc_ln79_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80_2 = add i58 %add_ln72_68, i58 %add_ln72_67" [d5.cpp:80]   --->   Operation 345 'add' 'add_ln80_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln80_2 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %arr_8, i32 58, i32 115" [d5.cpp:80]   --->   Operation 346 'partselect' 'trunc_ln80_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 347 [1/1] (0.80ns) (root node of TernaryAdder)   --->   "%add_ln80_1 = add i58 %trunc_ln80_2, i58 %add_ln80_2" [d5.cpp:80]   --->   Operation 347 'add' 'add_ln80_1' <Predicate = true> <Delay = 0.80> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln81_2 = add i58 %add_ln72_58, i58 %add_ln72_57" [d5.cpp:81]   --->   Operation 348 'add' 'add_ln81_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln81_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln79, i32 58, i32 115" [d5.cpp:81]   --->   Operation 349 'partselect' 'trunc_ln81_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 350 [1/1] (0.80ns) (root node of TernaryAdder)   --->   "%add_ln81_1 = add i58 %trunc_ln81_1, i58 %add_ln81_2" [d5.cpp:81]   --->   Operation 350 'add' 'add_ln81_1' <Predicate = true> <Delay = 0.80> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82 = add i58 %add_ln72_48, i58 %add_ln72_47" [d5.cpp:82]   --->   Operation 351 'add' 'add_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln79_1, i32 58, i32 115" [d5.cpp:82]   --->   Operation 352 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 353 [1/1] (0.80ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i58 %trunc_ln5, i58 %add_ln82" [d5.cpp:82]   --->   Operation 353 'add' 'out1_w_3' <Predicate = true> <Delay = 0.80> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln79_2, i32 58, i32 115" [d5.cpp:83]   --->   Operation 354 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr = add i128 %add_ln57_6, i128 %add_ln57_2" [d5.cpp:57]   --->   Operation 355 'add' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_1 = add i128 %add_ln72_6, i128 %add_ln72_2" [d5.cpp:72]   --->   Operation 356 'add' 'arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 357 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_2 = add i128 %add_ln72_16, i128 %add_ln72_12" [d5.cpp:72]   --->   Operation 357 'add' 'arr_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_3 = add i128 %add_ln72_26, i128 %add_ln72_22" [d5.cpp:72]   --->   Operation 358 'add' 'arr_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_4 = add i128 %add_ln72_36, i128 %add_ln72_32" [d5.cpp:72]   --->   Operation 359 'add' 'arr_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln79_3 = sext i70 %trunc_ln79_4" [d5.cpp:79]   --->   Operation 360 'sext' 'sext_ln79_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 361 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln79_3 = add i128 %arr_4, i128 %sext_ln79_3" [d5.cpp:79]   --->   Operation 361 'add' 'add_ln79_3' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln79_5 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln79_3, i32 58, i32 127" [d5.cpp:79]   --->   Operation 362 'partselect' 'trunc_ln79_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln79_4 = sext i70 %trunc_ln79_5" [d5.cpp:79]   --->   Operation 363 'sext' 'sext_ln79_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 364 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln79_4 = add i128 %arr_3, i128 %sext_ln79_4" [d5.cpp:79]   --->   Operation 364 'add' 'add_ln79_4' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln79_6 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln79_4, i32 58, i32 127" [d5.cpp:79]   --->   Operation 365 'partselect' 'trunc_ln79_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln79_5 = sext i70 %trunc_ln79_6" [d5.cpp:79]   --->   Operation 366 'sext' 'sext_ln79_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 367 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln79_5 = add i128 %arr_2, i128 %sext_ln79_5" [d5.cpp:79]   --->   Operation 367 'add' 'add_ln79_5' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln79_7 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln79_5, i32 58, i32 127" [d5.cpp:79]   --->   Operation 368 'partselect' 'trunc_ln79_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln79_6 = sext i70 %trunc_ln79_7" [d5.cpp:79]   --->   Operation 369 'sext' 'sext_ln79_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 370 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln79_6 = add i128 %arr_1, i128 %sext_ln79_6" [d5.cpp:79]   --->   Operation 370 'add' 'add_ln79_6' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln79_8 = partselect i70 @_ssdm_op_PartSelect.i70.i128.i32.i32, i128 %add_ln79_6, i32 58, i32 127" [d5.cpp:79]   --->   Operation 371 'partselect' 'trunc_ln79_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln79_7 = sext i70 %trunc_ln79_8" [d5.cpp:79]   --->   Operation 372 'sext' 'sext_ln79_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 373 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln79_7 = add i128 %arr, i128 %sext_ln79_7" [d5.cpp:79]   --->   Operation 373 'add' 'add_ln79_7' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln79_7, i32 57, i32 114" [d5.cpp:79]   --->   Operation 374 'partselect' 'trunc_ln79_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 375 [1/1] (1.09ns)   --->   "%out1_w = add i58 %trunc_ln79_1, i58 %add_ln79_8" [d5.cpp:79]   --->   Operation 375 'add' 'out1_w' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i58 %add_ln79_8" [d5.cpp:80]   --->   Operation 376 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i71 @_ssdm_op_PartSelect.i71.i128.i32.i32, i128 %add_ln79_7, i32 57, i32 127" [d5.cpp:80]   --->   Operation 377 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i71 %trunc_ln3" [d5.cpp:80]   --->   Operation 378 'sext' 'sext_ln80' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 379 [1/1] (1.13ns)   --->   "%add_ln80 = add i72 %sext_ln80, i72 %zext_ln80" [d5.cpp:80]   --->   Operation 379 'add' 'add_ln80' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln80_1 = partselect i14 @_ssdm_op_PartSelect.i14.i72.i32.i32, i72 %add_ln80, i32 58, i32 71" [d5.cpp:80]   --->   Operation 380 'partselect' 'trunc_ln80_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln80_1 = sext i14 %trunc_ln80_1" [d5.cpp:80]   --->   Operation 381 'sext' 'sext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln80_2 = sext i14 %trunc_ln80_1" [d5.cpp:80]   --->   Operation 382 'sext' 'sext_ln80_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 383 [1/1] (1.09ns)   --->   "%out1_w_1 = add i58 %sext_ln80_2, i58 %add_ln80_1" [d5.cpp:80]   --->   Operation 383 'add' 'out1_w_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i58 %add_ln80_1" [d5.cpp:81]   --->   Operation 384 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 385 [1/1] (1.09ns)   --->   "%add_ln81 = add i60 %sext_ln80_1, i60 %zext_ln81" [d5.cpp:81]   --->   Operation 385 'add' 'add_ln81' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 386 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i60.i32.i32, i60 %add_ln81, i32 58, i32 59" [d5.cpp:81]   --->   Operation 386 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln83 = add i58 %add_ln72_38, i58 %add_ln72_37" [d5.cpp:83]   --->   Operation 387 'add' 'add_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 388 [1/1] (0.80ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i58 %trunc_ln6, i58 %add_ln83" [d5.cpp:83]   --->   Operation 388 'add' 'out1_w_4' <Predicate = true> <Delay = 0.80> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84 = add i58 %add_ln72_28, i58 %add_ln72_27" [d5.cpp:84]   --->   Operation 389 'add' 'add_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln79_3, i32 58, i32 115" [d5.cpp:84]   --->   Operation 390 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 391 [1/1] (0.80ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i58 %trunc_ln7, i58 %add_ln84" [d5.cpp:84]   --->   Operation 391 'add' 'out1_w_5' <Predicate = true> <Delay = 0.80> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln85 = add i58 %add_ln72_18, i58 %add_ln72_17" [d5.cpp:85]   --->   Operation 392 'add' 'add_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln79_4, i32 58, i32 115" [d5.cpp:85]   --->   Operation 393 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 394 [1/1] (0.80ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i58 %trunc_ln8, i58 %add_ln85" [d5.cpp:85]   --->   Operation 394 'add' 'out1_w_6' <Predicate = true> <Delay = 0.80> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln86 = add i58 %add_ln72_8, i58 %add_ln72_7" [d5.cpp:86]   --->   Operation 395 'add' 'add_ln86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i58 @_ssdm_op_PartSelect.i58.i128.i32.i32, i128 %add_ln79_5, i32 58, i32 115" [d5.cpp:86]   --->   Operation 396 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 397 [1/1] (0.80ns) (root node of TernaryAdder)   --->   "%out1_w_7 = add i58 %trunc_ln9, i58 %add_ln86" [d5.cpp:86]   --->   Operation 397 'add' 'out1_w_7' <Predicate = true> <Delay = 0.80> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87 = add i57 %add_ln57_8, i57 %add_ln57_7" [d5.cpp:87]   --->   Operation 398 'add' 'add_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i57 @_ssdm_op_PartSelect.i57.i128.i32.i32, i128 %add_ln79_6, i32 58, i32 114" [d5.cpp:87]   --->   Operation 399 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 400 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%out1_w_8 = add i57 %trunc_ln, i57 %add_ln87" [d5.cpp:87]   --->   Operation 400 'add' 'out1_w_8' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i61 %trunc_ln91_1" [d5.cpp:91]   --->   Operation 401 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 402 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i64 %mem, i64 %sext_ln91" [d5.cpp:91]   --->   Operation 402 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 403 [1/1] (7.30ns)   --->   "%empty_27 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %mem_addr_2, i32 9" [d5.cpp:91]   --->   Operation 403 'writereq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 1.86>
ST_25 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i2 %tmp" [d5.cpp:81]   --->   Operation 404 'sext' 'sext_ln81' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i6 %sext_ln81" [d5.cpp:81]   --->   Operation 405 'zext' 'zext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i58 %add_ln81_1" [d5.cpp:81]   --->   Operation 406 'zext' 'zext_ln81_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 407 [1/1] (1.09ns)   --->   "%out1_w_2 = add i59 %zext_ln81_2, i59 %zext_ln81_1" [d5.cpp:81]   --->   Operation 407 'add' 'out1_w_2' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 408 [2/2] (0.77ns)   --->   "%call_ln91 = call void @test_Pipeline_ARRAY_WRITE, i64 %mem, i61 %trunc_ln91_1, i58 %out1_w, i58 %out1_w_1, i59 %out1_w_2, i58 %out1_w_3, i58 %out1_w_4, i58 %out1_w_5, i58 %out1_w_6, i58 %out1_w_7, i57 %out1_w_8" [d5.cpp:91]   --->   Operation 408 'call' 'call_ln91' <Predicate = true> <Delay = 0.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 409 [1/2] (0.00ns)   --->   "%call_ln91 = call void @test_Pipeline_ARRAY_WRITE, i64 %mem, i61 %trunc_ln91_1, i58 %out1_w, i58 %out1_w_1, i59 %out1_w_2, i58 %out1_w_3, i58 %out1_w_4, i58 %out1_w_5, i58 %out1_w_6, i58 %out1_w_7, i57 %out1_w_8" [d5.cpp:91]   --->   Operation 409 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 410 [5/5] (7.30ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_2" [d5.cpp:96]   --->   Operation 410 'writeresp' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 411 [4/5] (7.30ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_2" [d5.cpp:96]   --->   Operation 411 'writeresp' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 412 [3/5] (7.30ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_2" [d5.cpp:96]   --->   Operation 412 'writeresp' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 413 [2/5] (7.30ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_2" [d5.cpp:96]   --->   Operation 413 'writeresp' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 414 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [d5.cpp:3]   --->   Operation 414 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 415 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mem, void @empty_12, i32 0, i32 0, void @empty, i32 0, i32 9, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 415 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 416 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mem"   --->   Operation 416 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 417 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_4, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 417 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 418 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 418 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 419 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 419 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 420 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 420 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 421 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_7, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 421 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 422 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 422 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 423 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 423 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 424 [1/5] (7.30ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %mem_addr_2" [d5.cpp:96]   --->   Operation 424 'writeresp' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 425 [1/1] (0.00ns)   --->   "%ret_ln96 = ret" [d5.cpp:96]   --->   Operation 425 'ret' 'ret_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d5.cpp:22) [38]  (0.000 ns)
	bus request operation ('empty', d5.cpp:22) on port 'mem' (d5.cpp:22) [39]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:22) on port 'mem' (d5.cpp:22) [39]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:22) on port 'mem' (d5.cpp:22) [39]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:22) on port 'mem' (d5.cpp:22) [39]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:22) on port 'mem' (d5.cpp:22) [39]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:22) on port 'mem' (d5.cpp:22) [39]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:22) on port 'mem' (d5.cpp:22) [39]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:22) on port 'mem' (d5.cpp:22) [39]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln22', d5.cpp:22) to 'test_Pipeline_ARRAY_1_READ' [40]  (1.224 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d5.cpp:29) [52]  (0.000 ns)
	bus request operation ('empty_25', d5.cpp:29) on port 'mem' (d5.cpp:29) [53]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_25', d5.cpp:29) on port 'mem' (d5.cpp:29) [53]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_25', d5.cpp:29) on port 'mem' (d5.cpp:29) [53]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_25', d5.cpp:29) on port 'mem' (d5.cpp:29) [53]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_25', d5.cpp:29) on port 'mem' (d5.cpp:29) [53]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_25', d5.cpp:29) on port 'mem' (d5.cpp:29) [53]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_25', d5.cpp:29) on port 'mem' (d5.cpp:29) [53]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_25', d5.cpp:29) on port 'mem' (d5.cpp:29) [53]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln29', d5.cpp:29) to 'test_Pipeline_ARRAY_2_READ' [54]  (1.224 ns)

 <State 22>: 5.525ns
The critical path consists of the following:
	'load' operation ('arg1_r_6_loc_load') on local variable 'arg1_r_6_loc' [43]  (0.000 ns)
	multiplexor before operation 'mul' with delay (1.303 ns)
'mul' operation ('mul_ln43_2', d5.cpp:43) [103]  (3.227 ns)
	'add' operation ('add_ln57_4', d5.cpp:57) [149]  (0.000 ns)
	'add' operation ('add_ln57_5', d5.cpp:57) [150]  (0.995 ns)

 <State 23>: 7.138ns
The critical path consists of the following:
	'add' operation ('add_ln72_73', d5.cpp:72) [296]  (1.579 ns)
	'add' operation ('add_ln72_76', d5.cpp:72) [301]  (1.579 ns)
	'add' operation ('arr', d5.cpp:72) [304]  (0.995 ns)
	'add' operation ('add_ln79', d5.cpp:79) [308]  (0.995 ns)
	'add' operation ('add_ln79_1', d5.cpp:79) [311]  (0.995 ns)
	'add' operation ('add_ln79_2', d5.cpp:79) [314]  (0.995 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d5.cpp:91) [373]  (0.000 ns)
	bus request operation ('empty_27', d5.cpp:91) on port 'mem' (d5.cpp:91) [374]  (7.300 ns)

 <State 25>: 1.863ns
The critical path consists of the following:
	'add' operation ('out1_w', d5.cpp:81) [352]  (1.093 ns)
	'call' operation ('call_ln91', d5.cpp:91) to 'test_Pipeline_ARRAY_WRITE' [375]  (0.770 ns)

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_28', d5.cpp:96) on port 'mem' (d5.cpp:96) [376]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_28', d5.cpp:96) on port 'mem' (d5.cpp:96) [376]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_28', d5.cpp:96) on port 'mem' (d5.cpp:96) [376]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_28', d5.cpp:96) on port 'mem' (d5.cpp:96) [376]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_28', d5.cpp:96) on port 'mem' (d5.cpp:96) [376]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
