<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title> HeiChips 2025</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>

    <!-- Banner image placeholder -->

        <nav class="title-banner">
        <a href="#ack-section" class="nav-link">Acknowledgment</a>
        <a href="#program-section" class="nav-link">Program</a>
        <!--a href="#instructions-section" class="nav-link">Instructions</a-->
        <!--a href="#presentations-section" class="nav-link">Presentations</a-->
        <!--a href="#materials-section" class="nav-link">Slides and Materials</a-->
        <a href="#past-events-section" class="nav-link">Past Events</a>
        <a href="#award-section" class="nav-link">HeiChips Award</a>
        <!--a href="#venue-section" class="nav-link">Venue</a-->
        <a href="#organizers-section" class="nav-link">Organizers and Contacts</a>
        <!--a href="#contact-section" class="nav-link">Contact</a-->
        <a href="#lecturers-section" class="nav-link">Lecturers</a>
    </nav>
    <img class="banner-image" src="./logos/bgimage.jpg" alt="Banner Image">
    <!-- Acknowledgment -->
    <section id="ack-section" class="wave-animation">
        <h2>Acknowledgment</h2>
	    <p>The HeiChips Summer School series is kindly supported by <a href="https://www.uni-heidelberg.de/en">Heidelberg University</a>, and <a href="https://www.bmbf.de/bmbf/en/home/home_node.html">BMFTR</a></p>HeiChips carries on the <a href=https://fpga-ignite.github.io/> FPGA-Ignite Summer School </a> series as we are now looking into microelectronics much beyond just FPGAs (which was a focus in the first three issues).

	    <p>HeiChips is a one week opportunity for networking, exciting lectures and a hackathon on designing a custom chip <b>(that will be subsequently taped-out on the IHP 130nm BiCMOS Open Source PDK)</b></p> 
           
	    <p>The HeiChips Summer School is kindly supported by <a href=https://www.uni-heidelberg.de/en> Heidelberg University</a> and <a href=https://www.bmbf.de/bmbf/en/home/home_node.html> BMFTR (the German Federal Ministry of Research, Technology and Space)</a>. <b>Attending the event and all social activities is free of charge</b>. However, participants have to arrange travel and accommodation on their own.
	    
	    <p>The free and open-source hardware (FOSH) community has achieved remarkable progress over just the last few years and we have now an ecosystem that is growing fast in ease-of-use, quality and features. HeiChips will address this with classes covering a wide spectrum of topics, including PDK design, analog and digital design but also pad-ring design and everything that is required for a successful tapeout. </p>
    </section>

    <!-- Application -->
    <section id="application-section" class="wave-animation">
        <h2>Application</h2>
	<p> Thanks to support from <a href="https://www.bmbf.de/bmbf/en/home/home_node.html">  BMFTR (the German Federal Ministry of Research, Technology and Space) </a>, HeiChips 2025 is free of charge to attend. (Attendees will have to arrange/pay travel and accommodation on their own.) The Central Hotel and the Ibis are in walking distance to the main train station and the venue and usually reasonably priced) </p>
	<p> Please fill in the form in this link as soon as possible as the number of seats is limited.</p>
	<p><b><a href="https://forms.gle/rfY6hpgzk6ejRNTB9" target="_blank">Application-Form</a></b></p>

	Note that we review applications as they come in and we aim at a one-week turn-around time. Weaker applications will be pushed back and eventually admitted at a later date. <b>The application process closes July 25th or if all seats are allocated</b>. Therefore, early applications are suggested (in particular if you have to plan your travel in advance).
    </section>

    <!-- Venue -->
    <section id="venue-section" class="wave-animation">
	<div>
        <h2>Venue</h2>
	<p> HeiChips 2025 will take place in the <a href="https://www.kip.uni-heidelberg.de/einc/" target="_blank">European Institute for Neuromorphic Computing (EINC)</a>. Street address: Im Neuenheimer Feld 225a, 69120 Heidelberg</p>
	<p>For public transport: leave at bus/tram stop Bunsengymnasium (Bus 31, 37; Tram 21, 24, 25). Google maps works reasonably well or install the VGN app on your phone.</p>
	</div>
	<div class="venue-image-container">
		<a href="https://maps.app.goo.gl/hdYJLKHhZwVGu2yd6" target="_blank">
             <img src="images/map.jpeg" alt="map" >
	        </a>
             <img src="images/venue24-1.JPEG" alt="venue">
             <img src="images/venue24.jpg" alt="venue">
	</div>
	</div>
    </section>

    <!-- Hotels -->
    <section id="hotel-section" class="wave-animation">
        <h2>Hotels</h2>
        <p>It is usually best to directly book a hotel through a major portal.
Hotel Central and the IBIS are close to the main train station and in walking distance to the campus.
    </section>

    <!-- Organizers -->
    <section id="organizers-section" class="wave-animation">
        <h2>Organizers</h2>
	<p><a href="#dirk-id">Dirk Koch</a>, <a href="#riadh-id">Riadh Ben Abdelhamid</a> <a href="https://www.ziti.uni-heidelberg.de/ziti/de/institut/forschung/ag-nct" target="_blank">Novel Computing Technologies</a>, ZITI, Heidelberg University <br>
	<p>Stefan Wallentowitz  <a href="https://wallento.cs.hm.edu/aboutme/" target="_blank">Stefan's home page</a>, <a href="https://hm.edu/" target="_blank">Hochschule München University of Applied Sciences</a> <br>

        <h2>Contact</h2>
        <p>
	<a href="#dirk-id"> Prof. Dirk Koch </a><br>
	Novel Computing Technologies<br>
	Universität Heidelberg<br>
	Institut für Technische Informatik (ZITI)<br>
	Im Neuenheimer Feld 368, 69120 Heidelberg<br>
	dirk.koch@ziti.uni-heidelberg.de 
	</p>
        <p>
	<a href="#riadh-id"> Dr. Riadh Ben Abdelhamid </a><br>
	Novel Computing Technologies<br>
	Universität Heidelberg<br>
	Institut für Technische Informatik (ZITI)<br>
	Im Neuenheimer Feld 368, 69120 Heidelberg<br>
	riadh.benabdelhamid@ziti.uni-heidelberg.de 
	</p>
    </section>

    <!-- Instructions -->
    <!--section id="instructions-section" class="wave-animation">
	    <h2>Instructions</h2> 
	    <p> The virtual machine image contains all the required software for the summer school. Here, you can find the instructions on downloading and installing Virtual Machine software like VirtualBox and KVM/QEMU as well as the corresponding VM-images.</p>

	    <h5>Quick notes on the installation of Virtual Machines (Virtual Box and KVM/QEMU)</h5>
	    <ol>
		    <li><h4> Virtual Machine Software (Host)</h4>

            The virtual machine (VM) image is available in VDI-format for VirtualBox and QCOW2-Format for KVM/QEMU.
            
            If you have already VirtualBox or KVM/QEMU installed, continue to (2).
            
            Decide which virtual machine software to install. If unsure, use VirtualBox (easier installation).
            
            Download VirtualBox for your system here:
	    <a href="https://www.virtualbox.org/wiki/Downloads" target="_blank">Download links for VirtualBox</a> (Install and follow the instructions in the link provided).</li>

            
	    <h5>Link for the Virtual Machine Images:</h5>
            The VM-image is available in two formats. You need only the one that fits to the virtual machine software that you installed.
	    The Virtual Machine image is compressed in 7zip format and available as a Virtual Box Image (VDI) and KVM (QCOW), get it here:
            
	    <br>Compressed KVM VM-image:</h6> <a href="https://www.dropbox.com/scl/fi/w1grfcv5zhyitpwg1jcuw/summer_school_2024.qcow2-Hiko.7z?rlkey=eikp90srp7mzcotrgzlcpclyl&dl=0" target="_blank">KVM link</a>
	    <br>Compressed VDI VM-image:</h6> <a href="https://www.dropbox.com/scl/fi/b5xlqjrock0hmgvulak3i/summer_school_2024.vdi-Hiko.7z?rlkey=7jyd377ioueiwaavf63n0ini1&dl=0" target="_blank">VDI link</a>

		    <li><h4>Extract Virtual Machine</h4>
	    The VM needs to be extracted before starting. If you haven't 7zip installed, install it using the appropriate binary provided in the package (linux, macos, windows, 32- and 64-bit). You can download 7-zip from here: <a href="https://www.7-zip.org/download.html" target="_blank">Download links for 7-zip</a>
            
	    Then extract the image using 7zip. </li>
            
            
		    <li><h4> Start Virtual Machine</h4>
            
			    Using the virtual machine software you chose, create a new virtual machine wich has at least Two CPUs and 20GB of RAM (more is better), and open the corresponding image. Then, start the virtual machine and you should see the Debian-system booting to the graphical login screen.  Done!<br>To log into the VM use:
			    <br><b>Username:</b> user
			    <br><b>Password/root password:</b> FPGAIgnite </li>
            </ol>
            

    </section-->

    <!-- Program -->
    <section id="program-section" class="wave-animation">
        <h2>Program</h2>
           <div class="day-grid">
               <div class="day">
                  <h6>Day 1 (Monday, August 4th)</h6>
		    <ul>
			<li><h4>9:30</h4>Reception and refreshments</li>
			<li><h4>10:00 – 10:30</h4> <b><a href="./pdf_intro/FPGA_Ignite_2024_intro_2.pdf">HeiChips 2025 opening and program introduction</a></b></li>
			<li><h4>10:30 – 11:30</h4> <b>Poster Pitches</b></li>
			<li><h4>11:30 – 12:00</h4> <b>Poster networking coffee</b> <a href="#presentations-section">(click here for more details)</a></li>
			<li><h4>12:00 – 12:45</h4>Hackathon intro (including team forming)</li>
                        <li><h4>12:45 – 14:00</h4> Lunch</li>
			<li><h4>14:00 – 14:45</h4> GreyHound <a href="#keynote-leo-id"> (Leo Moser)</a> <!--a href="./lab-materials/Philipp-lab.pdf"-->KeyNote</a></li>
                        <li><h4>14:45 – 15:10</h4> Coffee break</li>
			<li><h4>15:10 – 15:55</h4> Keynote <b> </b> <a href="#keynote-jennifer-id">Jennifer Hasler</a> Abstract </li>
			<li><h4>16:00</h4> Hike to <a href="https://en.wikipedia.org/wiki/Neuburg_Abbey" target="_blank">Neuburg Abbey</a> (over the <a href="https://www.heidelberg-marketing.de/poi/philosophenweg" target="_blank">Philosophers’ Walk</a>) and dinner (18:00) at <a href="https://gasthof-zum-klostergarten.de/" target="_blank">Klostergarten</a></li>
                 </ul>
               </div>
               <!--  -->
               <div class="day">
		       <h6>Day 2 (Tuesday, August 5th)</h6>
		       <ul>
			       <li><h4>9:00 – 10:30</h4> Kickoff (15 min, <a href="#dirk-id"> Dirk</a>) (15 min max) & Class (<a href="#jennifer-id"> Jennifer Hasler</a>) <br> Analog Design and Floating-gate Technology</br> </li>
			<li><h4>10:30 – 11:00</h4> Coffee break</li>
			<li><h4>11:00 – 12:30</h4> Lab (<a href="#jennifer-id">Jennifer Hasler</a>) <!--a href="https://www.dropbox.com/scl/fo/r5vhut3xw3e7usm7uwigf/AAL-VNPnJ0mdrup8fKsUI1k?dl=0&e=1&preview=2024FpgaIgnite_Cocotb+Marc-Andr%C3%A9+T%C3%A9trault.zip&rlkey=ur4lj89heo88id6474v5yytw1">Lab Materials</a> and <a href="./lab-materials/FPGAIgnite_cocotb_laball.pdf"> Labs PDF </a--></li>
                        <li><h4>12:30 – 13:30</h4> Lunch</li>
			<li><h4>13:30 – 15:00</h4> Class (<a href="#krzysztof-id">Krzysztof</a>) <br>Open-source process design kit based on IHP-SG13G2 technology</br> <!--a href="https://syncandshare.lrz.de/dl/fiUA338jEqgBEoqoiHZMK/tutorial.zip"> Tutorial </a> and <a href="https://prod.liveshare.vsengsaas.visualstudio.com/join?33360A9A02A6925A58C31E6722D8BABC176F"> Lab Materials </a--></li>
			<li><h4>15:00 – 15:30</h4> Coffee break</li>
			<li><h4>15:30 – 17:00</h4> Lab (<a href="#krzysztof-id">Krzysztof</a>) A review of template designs exploring IHP-Open-PDK views and components</br> </li>
			<li><h4>18:30</h4>Dinner at <a href="https://www.tripadvisor.de/Restaurant_Review-g187286-d1320219-Reviews-Zeughaus_Mensa_Im_Marstall-Heidelberg_Baden_Wurttemberg.html">Zeughaus-Mensa</a> and city tour. </li>
		       </ul>
               </div>

               <!--  -->
               <div class="day">
		       <h6>Day 3 (Wednesday, August 6th)</h6>
		       <ul>
			       <li><h4>9:00 – 10:30</h4> Class (<a href="#leo-id">Leo Moser</a>)<!--a href="https://github.com/hm-aemy/cvxif-tutorial"> lab materials</a--> <br> Introduction into LibreLane </br> <p> In this class you will get an introduction to LibreLane, its architecture and how to use it, as well as an overview of what a digital design flow looks like in general.</p></li>
			<li><h4>10:30 – 11:00</h4> Coffee break</li>
			<li><h4>11:00 – 12:30</h4> Lab (<a href="#leo-id">Leo Moser</a>) <!--a href="lab-materials/Dirk-fbulous.pdf"> slides</a> and <a href="lab-materials/Dirk-Tuto.pdf"> Tutorial </a--> <br> Designing Chips with Libre Lane </br> <p> In this lab, you will get hands-on practice using LibreLane to design ASICs with an open source PDK</p></li>
                        <li><h4>12:30 – 13:30</h4> Lunch </li>
			<li><h4>13:30 – 15:00</h4> TBA </li>
			<li><h4>15:00 – 15:30</h4> Coffee break</li>
                        <li><h4>15:30 – 17:00</h4> TBA </li>
			<li><h4>19:00</h4> Surprise Reception</li>
		       </ul>
               </div>

               <!--  -->
               <div class="day">
		       <h6>Day 4 (Thursday, August 7th)</h6>
		       <h5>Hackathon</h5>
		       <ul>
			       <li><h4>9:00 – 10:00</h4> <a> Talk and Hackathon Kickoff</a></li>
			<li><h4>10:30 – 11:00</h4> Coffee break</li>
			<li><h4>11:00 – 12:30</h4> Hackathon ( RTL -> Silicon ) </li>
                        <li><h4>12:30 – 13:30</h4> Lunch</li>
			<li><h4>13:30</h4> Hackathon (RTL -> Silicon ) </li>
		       </ul>
               </div>

               <!--  -->
               <div class="day">
		       <h6>Day 5 (Friday, August 8th)</h6>
		       <h5>Hackathon</h5>
		       <ul>
			<li><h4>9:00 – 16:30</h4> Hackathon</li>
			<li><h4>16:30 </h4> Best Project Award and Wrap-Up</li>
		       </ul>
               </div>
    </section>
    <!-- Presentations -->

    <!-- Main support -->
    <section id="support-section" class="wave-animation">
        <h2>Main Support</h2>
	<div class="support-image-container1">
        <img src="./logos/BMBFnew.jpg" alt="Support Image1" class="support-image1">
	</div>
	<p><b><a href="https://www.bmbf.de/" target="_blank"> BMFTR</a></b></p>
	</div>
    </section>

     <!-- Slides and Materials -->
     <!--section id="materials-section" class="wave-animation">
        <h2>Slides and Materials </h2>
    <p>FPGA Ignite 2024 Opening and Program Introduction | <a href="./pdf_intro/FPGA_Ignite_2024_intro_2.pdf" target="_blank">Slides</a> | <a href="https://youtu.be/vyJNjR_zi8c?si=0Rj4kfY-zhL6UP5T" target="_blank">Video</a> <br>  
	<p>FOSSi Foundation + Open Source Chip Design (<a href="#keynote-philip-id">Philipp Wagner</a>) | <a href="./lab-materials/Philipp-lab.pdf" target="_blank">Slides</a> | <a href="https://youtu.be/S-kktHhouVo?si=d63Tpmem212GEdVE" target="_blank">Video</a> <br>
	<p>Cocotb (<a href="#marc-id">Marc Andre</a>) | <a href="./lab-materials/FPGAIgnite_cocotb_laball.pdf" target="_blank">Slides</a> | <a href="https://www.dropbox.com/scl/fo/r5vhut3xw3e7usm7uwigf/AAL-VNPnJ0mdrup8fKsUI1k?dl=0&e=1&preview=2024FpgaIgnite_Cocotb+Marc-Andr%C3%A9+T%C3%A9trault.zip&rlkey=ur4lj89heo88id6474v5yytw1" target="_blank">Lab Materials</a> | <a href="https://youtu.be/ab0zvuZdbL8?si=Q50VJZTemg6AXgM3" target="_blank">Video</a> <br>
    <p>RISC-V Customization - Basics (<a href="#guy-id">Guy Lemieux</a> and <a href="#stefan-id">Stefan Wallentowitz</a>) | <a href="https://syncandshare.lrz.de/dl/fiUA338jEqgBEoqoiHZMK/tutorial.zip" target="_blank">Slides</a> | <a href="https://prod.liveshare.vsengsaas.visualstudio.com/join?33360A9A02A6925A58C31E6722D8BABC176F" target="_blank">Lab Materials</a> | <a href="https://youtu.be/_6aZQG_gMkE?si=YrwqUQ84dTmZu-Aa" target="_blank">Video</a> <br>
    <p>Testing Instruction Extensions with Cocotb & Icarus (<a href="#stefan-id">Stefan Wallentowitz</a> and <a href="#philip-id">Philipp Wagner</a>) | <a href="https://youtu.be/Ba4LLYR-4lw?si=Gyi2sbdH5oRpBUDh" target="_blank">Video</a> <br>
    <p>RISC-V Customization - Software Analysis Tooling (identify custom instruction), Extending LLVM and Cores (<a href="#stefan-id">Stefan Wallentowitz</a>) | <a href="https://github.com/hm-aemy/cvxif-tutorial" target="_blank">Lab Materials</a> | <a href="https://youtu.be/FGuHzTikoi8?si=VtZb111hnIlwDsQP" target="_blank">Video</a> <br>
    <p>Reconfigurable Instruction Set Extensions using FABulous eFPGAs - when and how (introduction and hands-on tutorial) (<a href="#dirk-id">Dirk Koch</a>) | <a href="lab-materials/Dirk-fbulous.pdf">Slides</a> | <a href="lab-materials/Dirk-Tuto.pdf">Tutorial</a> | <a href="https://youtu.be/kPRer3a5oaM?si=zsAjBJAOzPZcStp6" target="_blank">Video</a> <br> 
    <p>Boosting the efficiency of RISC-V cores: Fine-grain multi-threading and custom instructions, from concepts to implementation (<a href="#riadh-id">Riadh Ben Abdelhamid</a>) | <a href="./lab-materials/custom-instr-Riadh.pdf">Slides</a> | <a href="https://youtu.be/FK6_pgRQsQs?si=Fq5f-WRu_Hpy6CCi" target="_blank">Video</a> <br>
    <p>OpenLane Intro and Demo (<a href="#nguyen-id">Nguyen Dao</a> and Asma Mohsin) | <a href="lab-materials/nguyen-slides.pdf">Slides</a> | <a href="./lab-materials/OpenLaneTutorial-HardeningMacros.pdf" target="_blank">Lab Materials 1</a> |  <a href="./lab-materials/OpenLaneTutorial-HardeningtheCore.pdf" target="_blank">Lab Materials 2</a> | <a href="https://youtu.be/MGIUtWVzK2M?si=SmLMjiQUqMbu59Bg" target="_blank">Video</a> <br>
    <p><a href="https://youtube.com/playlist?list=PLS7pflFEje0q7E9qjQBs6KUMlCCgFuT0t&si=BgSTCzIag99NQwwJ" target="_blank">Playlist Recordings</a> <br>
    </section-->

    <!-- Past Events -->
    <section id="past-events-section" class="wave-animation">
        <h2>Past Summer School Events </h2>
	<p><a href="https://fpga-ignite.github.io/" target="_blank">FPGA Ignite Summer School 2024</a>, ZITI, Heidelberg University <br>
	<p><a href="https://fpga-ignite.github.io/fpga_ignite_2023/index.html" target="_blank">FPGA Ignite Summer School 2023</a>, ZITI, Heidelberg University <br>
	<p><a href="https://fpga-ignite.github.io/fpga_ignite_2022/FPGA_Ignite_2022.pdf" target="_blank">FPGA Ignite Summer School 2022</a>, ZITI, Heidelberg University <br>
    </p>
    </section>

    <!-- Award -->
    <section id="award-section" class="wave-animation">
        <h2>HeiChips Summer School 2025 Award</h2>    
    <div>
    The best project award for the HeiChips 2025 Summer School and Hackathon will be announced on the last day of the event 
	</div>
    <!--div class="award-image-container">
        <img src="images/award.png" alt="award">
    </div-->
    </section>

    <!-- Contact -->

    <!-- keynote -->
    <section id="keynote-section" class="wave-animation">
        <h2>Keynote</h2>
            <div class="keynote-grid">
            <!-- keynote Lecturer 1 -->
            <div class="keynote-lecturer">
		<div class="keynote-lecturer-image-wrapper">
                   <img src="./lecturers/jennifer.jpeg" alt="keynote-Lecturer 1" class="keynote-lecturer-image">
		</div>
		<div class="keynote-lecturer-text" id="keynote-jennifer-id">
                   <h6>Jennifer Hasler</h6>
		   <h7>Keynote</h7><p>
			<p>Jennifer Hasler received her B.S.E. and M.S. degrees in electrical engineering from Arizona State University in August 1991. She received her Ph.D. in computation and neural systems from California Institute of Technology in February 1997. Hasler is a professor at the Georgia Institute of Technology in the School of Electrical and Computer Engineering; Atlanta is the coldest climate in which Hasler has lived. Hasler founded the Integrated Computational Electronics (ICE) laboratory at Georgia Tech, a laboratory affiliated with the Laboratories for Neural Engineering. Hasler is a member of Tau Beta P, Eta Kappa Nu, and the IEEE.</p>
                </div>
            </div>
            <!-- keynote Lecturer 2 -->
            <!--div class="keynote-lecturer">
		<div class="keynote-lecturer-image-wrapper"><img src="./lecturers/philipw.jpeg" alt="keynote-Lecturer 2" class="keynote-lecturer-image"></div>
		   <div class="keynote-lecturer-text" id="keynote-philip-id">
                     <h6>Philipp Wagner</h6><h7> Free and Open Source Silicon is here to stay!</h7>
		        <p> Long gone are the days where open source software was a niche. Today, even most risk-averse companies use open source software. A little bit unnoticed by some, the same success story is repeating itself for chip design right now. In this talk, Philipp will introduce the ideas around free and open source silicon, where we are today, and what a future might look like. You’ll also learn some best practices on how to make the most out of free and open source silicon.
		       </p>
                  </div>
	       </div>
             <!-- keynote Lecturer  -->
	  </div-->
    </section>

    <!-- Lecturers -->
    <section id="lecturers-section" class="wave-animation">
        <h2>Lecturers</h2>
        <div class="lecturers-grid">
            <!-- Lecturer 1 -->
            <div class="lecturer">
		<div class="lecturer-image-wrapper">
                   <img src="./lecturers/jennifer.jpeg" alt="Lecturer 1" class="lecturer-image">
		</div>
		<div class="lecturer-text" id="jennifer-id">
			<h3>Jennifer Hasler</h3><p>Jennifer Hasler received her B.S.E. and M.S. degrees in electrical engineering from Arizona State University in August 1991. She received her Ph.D. in computation and neural systems from California Institute of Technology in February 1997. Hasler is a professor at the Georgia Institute of Technology in the School of Electrical and Computer Engineering; Atlanta is the coldest climate in which Hasler has lived. Hasler founded the Integrated Computational Electronics (ICE) laboratory at Georgia Tech, a laboratory affiliated with the Laboratories for Neural Engineering. Hasler is a member of Tau Beta P, Eta Kappa Nu, and the IEEE.</p>
                </div>
            </div>

            <!-- Lecturer 2 -->
            <div class="lecturer">
		<div class="lecturer-image-wrapper">
                   <img src="./lecturers/stefan.jpg" alt="Lecturer 2" class="lecturer-image">
		</div>
		<div class="lecturer-text" id="stefan-id">
                   <h3>Stefan Wallentowitz</h3>
		   <p>Stefan Wallentowitz is a professor at Munich University of Applied Sciences. He holds a PhD in Electrical Engineering from Technische Universität München and an MBA from RWTH Aachen University.
		   He is currently a member of RISC-V Board of Directors, a Director at the Free and Open Source Silicon Foundation, a Member of the Board of the Security Network Munich, a Advisor on “chip innovation” at TUM Venture Labs and a member of the Steering Committee of the RISC-V Summit Europe held in Munich in June 2024.</p>
		   <p>Stefan will talk about identifying candidates for ISA extensions and how to integrate those into the RISC-V ecosystem.</p>
                </div>
            </div>

            <!-- Lecturer 3 -->
            <div class="lecturer">
		<div class="lecturer-image-wrapper">
                   <img src="./lecturers/herman.jpeg" alt="Lecturer 3" class="lecturer-image">
		</div>
		<div class="lecturer-text" id="herman-id">
			<h3>Krzysztof Herman</h3><p>Krzysztof Herman - graduated from Wroclaw University of Science and Technology, Wroclaw, Poland completing his M.Sc in Acoustics and D.Sc. in Telecommunications engineering in 2007 and 2013 respectively. During early years of his research career worked at Wroclaw University of Science and Technology investigating air coupled ultrasound arrays and beamforming techniques and participated in two polar scientific expeditions to the Arctic and the Antarctic.  In the period of 2015 to 2022 worked as a researcher and an academic teacher at the Department of Electrical and Electronics Engineering, University of the Bio-Bio, Concepcion, Chile. He considers himself to be one of the first "victims" of the open-source silicon movement, in which he got involved a few years ago. Currently works as a research associate at IHP Frankfurt (Oder) developing IHP’s open source PDK and handling open-source MPW submissions.</p>
                </div>
            </div>

            <!-- Lecturer 4 -->
            <div class="lecturer">
		<div class="lecturer-image-wrapper">
                   <img src="./lecturers/leo.jpg" alt="Lecturer 4" class="lecturer-image">
		</div>
		<div class="lecturer-text" id="leo-id">
			<h3>Leo Mosler</h3><p>
			Leo Moser is an Open Source advocate and aspiring chip designer. He is currently finalizing his Master's degree at Graz University of Technology, where he designed Greyhound, a RISC-V SoC with tightly coupled FABulous eFPGA fabricated on IHP's SG13G2 process. Previously, Leo worked at Efabless, where he focused on PDK enablement for the IHP Open Source PDK and on analog automation with CACE. He is excited about the future of the free and open source silicon community.</p>

                </div>
            </div>
            <!-- Lecturer 5 -->
            <div class="lecturer">
		<div class="lecturer-image-wrapper">
                   <img src="./lecturers/me.jpg" alt="Lecturer 5" class="lecturer-image">
		</div>
		<div class="lecturer-text" id="riadh-id">
                   <h3>Riadh Ben Abdelhamid</h3>
		   <p>Riadh is an Ex-Synopsys FPGA engineer on their flagship FPGA emulation system ZEBU. In 2017, he was a Japanese Government Scholarship (MEXT) recipient where he obtained his Master and PhD of Engineering in Computer Science from the University of Tsukuba in March 2020 and 2023 respectively. His research revolves around many-core processor architectures and overlays, High-Performance Computing and reconfigurable accelerators. He is also enthusiast about making his own many-core processor chip start-up. Riadh is currently a postdoctoral researcher at the Novel Computing Technologies Group at Heidelberg University, Germany, where he designed the SPARKLE architecture that was implemented on a VU9P FPGA with 1,024 RISC-V Barrel Processor cores and 16,384 interleaved Hardware Threads, delivering a peak 512,000 MIPS on a single FPGA device.</p>
                </div>
            </div>
            <!-- Lecturer 6 -->
            <!--div class="lecturer">
		<div class="lecturer-image-wrapper">
                   <img src="./lecturers/nguyen.png" alt="Lecturer 6" class="lecturer-image">
		</div>
		<div class="lecturer-text" id="nguyen-id">
                   <h3>Nguyen Dao</h3>
		   <p> Nguyen Dao obtained a Bachelor's degree in Vietnam in 2007. He began his professional journey at Renesas Electronic Vietnam, where he served as a senior hardware design engineer from 2007 to 2010. He then earned both a Master's degree (2012) and a Ph.D. degree (2017) in Sydney, Australia. In 2018, Nguyen joined The University of Manchester as a Research Associate. During this period, his focus was on the integration of memristor ReRAM on Digital Reconfiguration Systems - FPGAs. After his tenure at the university, he worked with Withsecure Ltd. for a year (2022) before joining Agile Analog Ltd. as a staff hardware design engineer. His research and work focus on ASIC designs and implementations, aiming to make significant contributions to the field of ASIC-FPGA designs and continue driving innovation in the industry.</p>
                </div>
            </div-->
            <!-- Lecturer 7 -->
            <div class="lecturer">
		<div class="lecturer-image-wrapper">
                   <img src="./lecturers/dirk.jpg" alt="Lecturer 7" class="lecturer-image">
		</div>
		<div class="lecturer-text" id="dirk-id">
                   <h3>Dirk Koch</h3>
		   <p> Dirk Koch is an expert in FPGA technology. His group maintains the FABulous open-source eFPGA framework and various other FPGA-related projects.</p>
		   <p>His class will briefly introduce the basic concepts of eFPGAs and the FABulous framework.
We will then investigate the methods of using ISA subsetting, hardened custom instructions, reconfigurable custom instructions and software emulated instructions. We will also learn in particular how reconfigurable custom instructions can be made available in a CPU core. With this knowledge, we will run a lab where we will define a custom eFPGA eFPGA and implement custom instructions on that fabric using the open-source tools Yosys and nextpnr.</p>
                </div>
            </div>

        </div>
    </section>

     <!-- Impressions -->
     <!--section id="impressions-section" class="wave-animation">
        <h2>Impressions</h2>     
    <div class="award-image-container">
        <img src="images/PPGA_ignite_impressions.jpg" alt="impressions">
    </div>
    </section-->
</body>
</html>

