AIC32X4_PLLPR,VAR_0
AIC32X4_PLL_CLKIN_MASK,VAR_1
AIC32X4_PLL_CLKIN_SHIFT,VAR_2
regmap_read,FUNC_0
to_clk_aic32x4,FUNC_1
clk_aic32x4_pll_get_parent,FUNC_2
hw,VAR_3
pll,VAR_4
val,VAR_5
