
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.54

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: counter[0]$_DFFE_PP0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.55    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v _089_/A (INV_X1)
    10   17.79    0.04    0.05    0.25 ^ _089_/ZN (INV_X1)
                                         _000_ (net)
                  0.04    0.00    0.25 ^ counter[0]$_DFFE_PP0P_/RN (DFFR_X1)
                                  0.25   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[0]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.23    0.23   library removal time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)


Startpoint: counter[6]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[6]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter[6]$_DFFE_PP0P_/CK (DFFR_X1)
     4    6.43    0.01    0.09    0.09 v counter[6]$_DFFE_PP0P_/Q (DFFR_X1)
                                         counter[6] (net)
                  0.01    0.00    0.09 v _125_/A1 (NAND2_X1)
     1    1.67    0.01    0.02    0.11 ^ _125_/ZN (NAND2_X1)
                                         _041_ (net)
                  0.01    0.00    0.11 ^ _129_/A (OAI21_X1)
     1    1.05    0.01    0.01    0.12 v _129_/ZN (OAI21_X1)
                                         _007_ (net)
                  0.01    0.00    0.12 v counter[6]$_DFFE_PP0P_/D (DFFR_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[6]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: counter[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.55    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v _089_/A (INV_X1)
    10   17.79    0.04    0.05    0.25 ^ _089_/ZN (INV_X1)
                                         _000_ (net)
                  0.04    0.00    0.25 ^ counter[0]$_DFFE_PP0P_/RN (DFFR_X1)
                                  0.25   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter[0]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.05    1.05   library recovery time
                                  1.05   data required time
-----------------------------------------------------------------------------
                                  1.05   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: signal_in (input port clocked by core_clock)
Endpoint: counter[7]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    4.53    0.00    0.00    0.20 ^ signal_in (in)
                                         signal_in (net)
                  0.00    0.00    0.20 ^ _091_/A (BUF_X4)
     7   11.33    0.01    0.02    0.22 ^ _091_/Z (BUF_X4)
                                         _013_ (net)
                  0.01    0.00    0.22 ^ _111_/A1 (NAND2_X1)
     1    3.05    0.01    0.02    0.24 v _111_/ZN (NAND2_X1)
                                         _030_ (net)
                  0.01    0.00    0.24 v _112_/B (AOI211_X2)
     3    5.04    0.04    0.07    0.31 ^ _112_/ZN (AOI211_X2)
                                         _031_ (net)
                  0.04    0.00    0.31 ^ _130_/A4 (NAND4_X1)
     1    2.41    0.02    0.04    0.34 v _130_/ZN (NAND4_X1)
                                         _045_ (net)
                  0.02    0.00    0.34 v _131_/B (XOR2_X1)
     1    3.18    0.01    0.06    0.41 v _131_/Z (XOR2_X1)
                                         _046_ (net)
                  0.01    0.00    0.41 v _132_/A2 (NOR2_X2)
     1    1.13    0.01    0.02    0.43 ^ _132_/ZN (NOR2_X2)
                                         _008_ (net)
                  0.01    0.00    0.43 ^ counter[7]$_DFFE_PP0P_/D (DFFR_X1)
                                  0.43   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter[7]$_DFFE_PP0P_/CK (DFFR_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: counter[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.55    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v _089_/A (INV_X1)
    10   17.79    0.04    0.05    0.25 ^ _089_/ZN (INV_X1)
                                         _000_ (net)
                  0.04    0.00    0.25 ^ counter[0]$_DFFE_PP0P_/RN (DFFR_X1)
                                  0.25   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter[0]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.05    1.05   library recovery time
                                  1.05   data required time
-----------------------------------------------------------------------------
                                  1.05   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: signal_in (input port clocked by core_clock)
Endpoint: counter[7]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    4.53    0.00    0.00    0.20 ^ signal_in (in)
                                         signal_in (net)
                  0.00    0.00    0.20 ^ _091_/A (BUF_X4)
     7   11.33    0.01    0.02    0.22 ^ _091_/Z (BUF_X4)
                                         _013_ (net)
                  0.01    0.00    0.22 ^ _111_/A1 (NAND2_X1)
     1    3.05    0.01    0.02    0.24 v _111_/ZN (NAND2_X1)
                                         _030_ (net)
                  0.01    0.00    0.24 v _112_/B (AOI211_X2)
     3    5.04    0.04    0.07    0.31 ^ _112_/ZN (AOI211_X2)
                                         _031_ (net)
                  0.04    0.00    0.31 ^ _130_/A4 (NAND4_X1)
     1    2.41    0.02    0.04    0.34 v _130_/ZN (NAND4_X1)
                                         _045_ (net)
                  0.02    0.00    0.34 v _131_/B (XOR2_X1)
     1    3.18    0.01    0.06    0.41 v _131_/Z (XOR2_X1)
                                         _046_ (net)
                  0.01    0.00    0.41 v _132_/A2 (NOR2_X2)
     1    1.13    0.01    0.02    0.43 ^ _132_/ZN (NOR2_X2)
                                         _008_ (net)
                  0.01    0.00    0.43 ^ counter[7]$_DFFE_PP0P_/D (DFFR_X1)
                                  0.43   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter[7]$_DFFE_PP0P_/CK (DFFR_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.09e-05   3.35e-06   8.10e-07   7.50e-05  73.0%
Combinational          1.55e-05   1.03e-05   2.00e-06   2.78e-05  27.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.63e-05   1.37e-05   2.81e-06   1.03e-04 100.0%
                          84.0%      13.3%       2.7%
