
---------- Begin Simulation Statistics ----------
simSeconds                                   0.003011                       # Number of seconds simulated (Second)
simTicks                                   3011002500                       # Number of ticks simulated (Tick)
finalTick                                138899290283500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     23.18                       # Real time elapsed on the host (Second)
hostTickRate                                129911792                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   52625284                       # Number of bytes of host memory used (Byte)
simInsts                                     10000021                       # Number of instructions simulated (Count)
simOps                                       11046716                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   431457                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     476617                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                               20                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.000000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.000000                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts                   20                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                     20                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.000000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.000000                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                20                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts               11                       # Number of load instructions (Count)
system.cpu.commitStats0.numRMWLoadInsts             0                       # Number of read-modify-write load instructions executed (Count)
system.cpu.commitStats0.numRMWALoadInsts            0                       # Number of atomic read-modify-write load instructions executed (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numRMWStoreInsts            0                       # Number of read-modify-write store instructions executed (Count)
system.cpu.commitStats0.numRMWAStoreInsts            0                       # Number of atomic read-modify-write store instructions executed (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu            9     45.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     45.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead           11     55.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total           20                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data              6                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::switch_cpus.data      4484678                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           4484684                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data             6                       # number of overall hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data      4484678                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          4484684                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data            5                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::switch_cpus.data         6336                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            6341                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data            5                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data         6336                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           6341                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data    268047828                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    268047828                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data    268047828                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    268047828                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data           11                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::switch_cpus.data      4491014                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4491025                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data           11                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data      4491014                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4491025                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.454545                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.001411                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001412                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.454545                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.001411                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001412                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 42305.528409                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 42272.169689                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 42305.528409                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 42272.169689                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        14775                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           64                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          317                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      46.608833                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           64                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          262                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               262                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data         3821                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          3821                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data         3821                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         3821                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data         2515                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         2515                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data         2515                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         2515                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data    120903992                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    120903992                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data    120903992                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    120903992                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.000560                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000560                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.000560                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000560                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 48073.157853                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 48073.157853                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 48073.157853                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 48073.157853                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   1380                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data            6                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data      3316728                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3316734                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data            5                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data         3300                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          3305                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data    153198000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    153198000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data           11                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data      3320028                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3320039                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.454545                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.000994                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000995                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 46423.636364                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 46353.403933                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data         1242                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         1242                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data         2058                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         2058                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data     96667500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     96667500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.000620                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000620                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 46971.574344                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 46971.574344                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data      1167950                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1167950                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data         3036                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         3036                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data    114849828                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    114849828                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data      1170986                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1170986                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.002593                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002593                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 37829.324111                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 37829.324111                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data         2579                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         2579                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data          457                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          457                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data     24236492                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     24236492                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.000390                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000390                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 53033.899344                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 53033.899344                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 138899290283500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           966.676899                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                39585                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1380                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              28.684783                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick        138896279282000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data     4.999994                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data   961.676905                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.001221                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.234784                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.236005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1134                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          110                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          996                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.276855                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            8984564                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           8984564                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 138899290283500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles           20                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts             11                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses           20                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads            33                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites           19                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs                11                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts                    20                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                      20                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    1                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst             18                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::switch_cpus.inst      2249498                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           2249516                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst            18                       # number of overall hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst      2249498                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          2249516                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            2                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::switch_cpus.inst          708                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             710                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            2                       # number of overall misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst          708                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            710                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst     53012500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     53012500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst     53012500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     53012500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst           20                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::switch_cpus.inst      2250206                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       2250226                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst           20                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst      2250206                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      2250226                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.100000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.000315                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000316                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.100000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.000315                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000316                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 74876.412429                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 74665.492958                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 74876.412429                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 74665.492958                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs           68                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             68                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::switch_cpus.inst          212                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           212                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst          212                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          212                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst          496                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          496                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst          496                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          496                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst     39730000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     39730000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst     39730000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     39730000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000220                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000220                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000220                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000220                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 80100.806452                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 80100.806452                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 80100.806452                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 80100.806452                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst           18                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst      2249498                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         2249516                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            2                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst          708                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           710                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst     53012500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     53012500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst           20                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst      2250206                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      2250226                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.100000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000315                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000316                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 74876.412429                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 74665.492958                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst          212                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          212                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst          496                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          496                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst     39730000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     39730000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000220                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000220                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 80100.806452                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 80100.806452                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 138899290283500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           466.730622                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                   11                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  6                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               1.833333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick        138896279281500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst     1.999999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   464.730623                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.000488                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.113460                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.113948                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          492                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          491                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.120117                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            4500950                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           4500950                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 138899290283500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 138899290283500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 138899290283500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 138899290283500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 138899290283500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.numTransitions               1                       # Number of power state transitions (Count)
system.cpu.power_state.pwrStateResidencyTicks::ON 138896279291000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF   3010992500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.data           1221                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      1221                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.data          1221                       # number of overall hits (Count)
system.l2.overallHits::total                     1221                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                    2                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                    5                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.inst          490                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data         1202                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    1699                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                   2                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                   5                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.inst          490                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data         1202                       # number of overall misses (Count)
system.l2.overallMisses::total                   1699                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst     38976000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data    103098500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          142074500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst     38976000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data    103098500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         142074500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                  2                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                  5                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.inst          490                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data         2423                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  2920                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 2                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data                 5                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst          490                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data         2423                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 2920                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.inst            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.496079                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.581849                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.496079                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.581849                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 79542.857143                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 85772.462562                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83622.424956                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 79542.857143                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 85772.462562                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83622.424956                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrMisses::switch_cpus.inst          490                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data         1202                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                1692                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst          490                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data         1202                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               1692                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst     34076000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data     91078500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      125154500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst     34076000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data     91078500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     125154500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.496079                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.579452                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.496079                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.579452                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 69542.857143                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 75772.462562                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73968.380615                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 69542.857143                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 75772.462562                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73968.380615                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.InvalidateReq.hits::switch_cpus.data           78                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                78                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::switch_cpus.data           10                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              10                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::switch_cpus.data           88                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            88                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::switch_cpus.data     0.113636                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.113636                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::switch_cpus.data           10                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           10                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data       191000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       191000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data     0.113636                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.113636                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data        19100                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        19100                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst             2                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst          490                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              492                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst     38976000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     38976000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::switch_cpus.inst          490                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            492                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 79542.857143                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79219.512195                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst          490                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          490                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst     34076000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     34076000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.995935                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 69542.857143                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69542.857143                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data          112                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   112                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data          253                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 253                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data     21199500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       21199500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data          365                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               365                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.693151                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.693151                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 83792.490119                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 83792.490119                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data          253                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             253                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data     18669500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     18669500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.693151                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.693151                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 73792.490119                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 73792.490119                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data         1109                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1109                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data            5                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data          949                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             954                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data     81899000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     81899000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus.data         2058                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          2063                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.461127                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.462433                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 86300.316122                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 85848.008386                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data          949                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          949                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data     72409000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     72409000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.461127                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.460010                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 76300.316122                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 76300.316122                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::switch_cpus.data            4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::switch_cpus.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          262                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              262                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          262                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          262                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 138899290283500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  1476.791835                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                          250                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                         78                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.205128                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                138896279281500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       1.766950                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         1.999999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data         4.999994                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst   464.729696                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data  1003.295196                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000027                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.000076                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.007091                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.015309                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.022534                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           1695                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::1                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   81                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1612                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.025864                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      36909                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     36909                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 138899290283500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples       490.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples      1202.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000581000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                4090                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        1692                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      1692                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  1692                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1128                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     361                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     145                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      44                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  108288                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              35964101.65717231                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    2928075500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    1730541.08                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst        31360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data        76928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 10415135.822703566402                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 25548965.834468752146                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst          490                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data         1202                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst     13916250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data     41488000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     28400.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     34515.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.inst        31360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data        76928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         108736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst        31360                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        31488                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.inst          490                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data         1202                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            1699                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst          42511                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data         106277                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.inst     10415136                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data     25548966                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          36112889                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        42511                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst     10415136                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      10457647                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         42511                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data        106277                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst     10415136                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data     25548966                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         36112889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 1692                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          245                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           62                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           75                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           65                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          173                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           86                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          100                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          139                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          173                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          142                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           81                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           99                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                23679250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               8460000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           55404250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13994.83                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32744.83                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 953                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            56.32                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          739                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   146.533153                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    94.012005                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   210.900335                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          550     74.42%     74.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           87     11.77%     86.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           31      4.19%     90.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           17      2.30%     92.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           10      1.35%     94.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           11      1.49%     95.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            6      0.81%     96.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      0.41%     96.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           24      3.25%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          739                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            108288                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten              0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               35.964102                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.28                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.28                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               56.32                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 138899290283500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         2084880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         1108140                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        5990460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 237251040.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    276129660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    923668320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1446232500                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   480.315941                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2398560500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    100360000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    512072000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         3191580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1696365                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        6090420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 237251040.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    368175540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    846120960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1462525905                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   485.727230                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2195884500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    100360000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    714748000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 138899290283500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1446                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                253                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               253                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1446                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             10                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         3408                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    3408                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       108736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   108736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1709                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1709    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1709                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 138899290283500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             2141000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            9077000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1709                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                  6021985                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.cpi                       0.602143                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus.ipc                       1.660736                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded                17841305                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded               42                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued               14603061                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued          38068                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined      6794617                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined      7041936                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved           42                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples      5985382                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       2.439788                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      2.451563                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0           1872030     31.28%     31.28% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1            835637     13.96%     45.24% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2            801418     13.39%     58.63% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3            625100     10.44%     69.07% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4            618298     10.33%     79.40% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5            436277      7.29%     86.69% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6            349788      5.84%     92.53% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7            212537      3.55%     96.09% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8            128140      2.14%     98.23% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::9             56039      0.94%     99.16% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::10            36011      0.60%     99.76% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::11            10641      0.18%     99.94% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::12             3466      0.06%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value           12                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total       5985382                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu          170257     13.24%     13.24% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult         534716     41.57%     54.81% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv          245283     19.07%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              6      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMatMultAcc            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            5      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::Matrix               0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixMov            0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixOP             0      0.00%     73.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead         207076     16.10%     89.98% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite        128860     10.02%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdExt              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass            3      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu      9048639     61.96%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult       144986      0.99%     62.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv        53397      0.37%     63.32% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd         4268      0.03%     63.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp        10538      0.07%     63.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt         4641      0.03%     63.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0      0.00%     63.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     63.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv          146      0.00%     63.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc        26952      0.18%     63.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     63.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd         6221      0.04%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu       116916      0.80%     64.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp          109      0.00%     64.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt         5518      0.04%     64.52% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc        34072      0.23%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift        86403      0.59%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::Matrix            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixMov            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixOP            0      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead      3630299     24.86%     90.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite      1429953      9.79%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total     14603061                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 2.424958                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                     1286203                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.088078                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads         34596506                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites        23467948                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses     13037499                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads          1919267                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites         1175021                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses       868076                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses            14868158                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses             1021103                       # Number of vector alu accesses (Count)
system.switch_cpus.numSquashedInsts            324619                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.timesIdled                     344                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                   36603                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.MemDepUnit__0.insertedLoads      4348493                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores      1751763                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads       482456                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores       417553                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__0.MDPLookups      6099971                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__0.LFSTReads      3236142                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.LFSTWrites      1167678                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.hits          900235                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.predictions      6099971                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__1.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__2.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__3.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::Return       134297      4.26%      4.26% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallDirect       122563      3.88%      8.14% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallIndirect            0      0.00%      8.14% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectCond      2639058     83.63%     91.77% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectUncond       258259      8.18%     99.95% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectCond            0      0.00%     99.95% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectUncond         1562      0.05%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::total      3155739                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::Return        70159      4.28%      4.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallDirect        58436      3.57%      7.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallIndirect            0      0.00%      7.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectCond      1391259     84.93%     92.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectUncond       117632      7.18%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectCond            0      0.00%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectUncond          644      0.04%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::total      1638130                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::Return          191      0.11%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallDirect         6893      3.84%      3.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallIndirect            0      0.00%      3.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectCond       169843     94.50%     98.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectUncond         2790      1.55%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectUncond           11      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::total       179728                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::Return        64138      4.23%      4.23% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallDirect        64127      4.23%      8.45% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallIndirect            0      0.00%      8.45% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectCond      1247793     82.22%     90.67% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectUncond       140626      9.27%     99.94% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.94% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectUncond          918      0.06%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::total      1517602                       # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::Return          114      0.07%      0.07% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallDirect         4582      2.93%      3.01% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallIndirect            0      0.00%      3.01% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectCond       150355     96.26%     99.27% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectUncond         1130      0.72%     99.99% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond            9      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::total       156190                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.targetProvider_0::NoTarget      1625301     51.50%     51.50% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::BTB      1395168     44.21%     95.71% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::RAS       134236      4.25%     99.97% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::Indirect         1034      0.03%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::total      3155739                       # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetWrong_0::NoBranch        96299     53.58%     53.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::Return        83271     46.33%     99.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallDirect          158      0.09%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::total       179728                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.condPredicted      2639058                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condPredictedTaken      1061248                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus.branchPred.condIncorrect       179728                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.predTakenBTBMiss        16913                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus.branchPred.NotTakenMispredicted        96457                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus.branchPred.TakenMispredicted        83271                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus.branchPred.BTBLookups      3155739                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates        96255                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits         2508309                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.794840                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.BTBMispredicted        18643                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus.branchPred.indirectLookups         1562                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits         1034                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses          528                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::Return       134297      4.26%      4.26% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallDirect       122563      3.88%      8.14% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallIndirect            0      0.00%      8.14% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectCond      2639058     83.63%     91.77% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectUncond       258259      8.18%     99.95% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     99.95% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectUncond         1562      0.05%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::total      3155739                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::Return       134297     20.74%     20.74% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallDirect         7875      1.22%     21.96% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallIndirect            0      0.00%     21.96% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectCond       495902     76.60%     98.55% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectUncond         7794      1.20%     99.76% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectCond            0      0.00%     99.76% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectUncond         1562      0.24%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::total       647430                       # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallDirect         6893      7.16%      7.16% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallIndirect            0      0.00%      7.16% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectCond        86572     89.94%     97.10% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectUncond         2790      2.90%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::total        96255                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallDirect         6893      7.16%      7.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%      7.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectCond        86572     89.94%     97.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectUncond         2790      2.90%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::total        96255                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 138899290283500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.branchPred.indirectBranchPred.lookups         1562                       # Number of lookups (Count)
system.switch_cpus.branchPred.indirectBranchPred.hits         1034                       # Number of hits of a tag (Count)
system.switch_cpus.branchPred.indirectBranchPred.misses          528                       # Number of misses (Count)
system.switch_cpus.branchPred.indirectBranchPred.targetRecords           11                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords         1573                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus.branchPred.ras.pushes       192722                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus.branchPred.ras.pops         192733                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus.branchPred.ras.squashes       128595                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus.branchPred.ras.used          64138                       # Number of times the RAS is the provider (Count)
system.switch_cpus.branchPred.ras.correct        64024                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.ras.incorrect          114                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus.commit.commitSquashedInsts      6794795                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.branchMispredicts       170048                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples      5295047                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     2.086407                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     3.320924                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0      2426623     45.83%     45.83% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1      1136101     21.46%     67.28% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2       445557      8.41%     75.70% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3       262083      4.95%     80.65% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4       182188      3.44%     84.09% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5       137519      2.60%     86.69% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6        81533      1.54%     88.23% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7       104031      1.96%     90.19% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8       100859      1.90%     92.10% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::9        41146      0.78%     92.87% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::10        39859      0.75%     93.63% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::11        25954      0.49%     94.12% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::12       311594      5.88%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value           12                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total      5295047                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.functionCalls         64127                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu      6840647     61.92%     61.92% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult       140982      1.28%     63.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv        52883      0.48%     63.67% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd         3820      0.03%     63.71% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp         4647      0.04%     63.75% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt         3966      0.04%     63.79% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     63.79% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.79% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv          146      0.00%     63.79% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc        26532      0.24%     64.03% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     64.03% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd         4767      0.04%     64.07% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.07% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu       114047      1.03%     65.10% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp           86      0.00%     65.10% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt         5093      0.05%     65.15% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc        32374      0.29%     65.44% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     65.44% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.44% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.44% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift        82728      0.75%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::Matrix            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixMov            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixOP            0      0.00%     66.19% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead      2567833     23.24%     89.44% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite      1167073     10.56%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total     11047624                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples       311594                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.commitStats0.numInsts     10000929                       # Number of instructions committed (thread level) (Count)
system.switch_cpus.commitStats0.numOps       11047624                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus.commitStats0.numInstsNotNOP     10000001                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus.commitStats0.numOpsNotNOP     11046696                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.commitStats0.cpi          0.602143                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus.commitStats0.ipc          1.660736                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus.commitStats0.numMemRefs      3734906                       # Number of memory references committed (Count)
system.switch_cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus.commitStats0.numIntInsts      9688484                       # Number of integer instructions (Count)
system.switch_cpus.commitStats0.numLoadInsts      2567833                       # Number of load instructions (Count)
system.switch_cpus.commitStats0.numRMWLoadInsts            0                       # Number of read-modify-write load instructions executed (Count)
system.switch_cpus.commitStats0.numRMWALoadInsts            0                       # Number of atomic read-modify-write load instructions executed (Count)
system.switch_cpus.commitStats0.numStoreInsts      1167073                       # Number of store instructions (Count)
system.switch_cpus.commitStats0.numRMWStoreInsts            0                       # Number of read-modify-write store instructions executed (Count)
system.switch_cpus.commitStats0.numRMWAStoreInsts            0                       # Number of atomic read-modify-write store instructions executed (Count)
system.switch_cpus.commitStats0.numVecInsts       827397                       # Number of vector instructions (Count)
system.switch_cpus.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntAlu      6840647     61.92%     61.92% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntMult       140982      1.28%     63.20% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntDiv        52883      0.48%     63.67% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatAdd         3820      0.03%     63.71% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCmp         4647      0.04%     63.75% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCvt         3966      0.04%     63.79% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMult            0      0.00%     63.79% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     63.79% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatDiv          146      0.00%     63.79% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMisc        26532      0.24%     64.03% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     64.03% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAdd         4767      0.04%     64.07% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     64.07% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAlu       114047      1.03%     65.10% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCmp           86      0.00%     65.10% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCvt         5093      0.05%     65.15% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMisc        32374      0.29%     65.44% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMult            0      0.00%     65.44% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.44% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.44% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShift        82728      0.75%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAes            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::Matrix            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     66.19% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemRead      2567833     23.24%     89.44% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemWrite      1167073     10.56%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::total     11047624                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedControl::IsControl      1517602                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsDirectControl      1452546                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsIndirectControl        65056                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCondControl      1247793                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsUncondControl       269809                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCall        64127                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsReturn        64138                       # Class of control type instructions committed (Count)
system.switch_cpus.decode.idleCycles          2063612                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles        883981                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles           2697422                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles        164518                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles         175844                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved      1327605                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred          9962                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts       19820774                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts         22945                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.executeStats0.numInsts     14278440                       # Number of executed instructions (Count)
system.switch_cpus.executeStats0.numNop           973                       # Number of nop insts executed (Count)
system.switch_cpus.executeStats0.numBranches      1902401                       # Number of branches executed (Count)
system.switch_cpus.executeStats0.numLoadInsts      3502793                       # Number of load instructions executed (Count)
system.switch_cpus.executeStats0.numStoreInsts      1393555                       # Number of stores executed (Count)
system.switch_cpus.executeStats0.instRate     2.371052                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.executeStats0.numCCRegReads      4317645                       # Number of times the CC registers were read (Count)
system.switch_cpus.executeStats0.numCCRegWrites      4451388                       # Number of times the CC registers were written (Count)
system.switch_cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus.executeStats0.numIntRegReads     16957783                       # Number of times the integer registers were read (Count)
system.switch_cpus.executeStats0.numIntRegWrites      9168015                       # Number of times the integer registers were written (Count)
system.switch_cpus.executeStats0.numMemRefs      4896348                       # Number of memory refs (Count)
system.switch_cpus.executeStats0.numMiscRegReads      2810990                       # Number of times the Misc registers were read (Count)
system.switch_cpus.executeStats0.numMiscRegWrites        17673                       # Number of times the Misc registers were written (Count)
system.switch_cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus.executeStats0.numVecPredRegReads          273                       # Number of times the predicate registers were read (Count)
system.switch_cpus.executeStats0.numVecPredRegWrites          106                       # Number of times the predicate registers were written (Count)
system.switch_cpus.executeStats0.numVecRegReads       835844                       # Number of times the vector registers were read (Count)
system.switch_cpus.executeStats0.numVecRegWrites       514743                       # Number of times the vector registers were written (Count)
system.switch_cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus.fetch.predictedBranches      1530438                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles               3440815                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles          371054                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.miscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.pendingTrapStallCycles           23                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines           2250206                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes         75707                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples      5985382                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      3.511313                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     4.371588                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0          2772180     46.32%     46.32% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1           253524      4.24%     50.55% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2           429612      7.18%     57.73% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3           222359      3.72%     61.44% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4           530270      8.86%     70.30% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5           166609      2.78%     73.09% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6           121612      2.03%     75.12% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7           139534      2.33%     77.45% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8           160426      2.68%     80.13% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::9           146547      2.45%     82.58% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::10          222191      3.71%     86.29% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::11           94270      1.58%     87.87% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::12          726248     12.13%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value           12                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total      5985382                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetchStats0.numInsts      19350777                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus.fetchStats0.numOps               0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus.fetchStats0.fetchRate     3.213355                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.fetchStats0.numBranches      3155739                       # Number of branches fetched (Count)
system.switch_cpus.fetchStats0.branchRate     0.524036                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetchStats0.icacheStallCycles      2359000                       # ICache total stall cycles (Cycle)
system.switch_cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles            175844                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles             594740                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles            13232                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts       17842320                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts        56477                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts          4348493                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts         1751763                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts            42                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents              5538                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents              474                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents         7181                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect        92723                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect        96384                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.PNDLoadViolations            0                       # Number of mem order violations triggered by a PND load (Count)
system.switch_cpus.iew.branchMispredicts       189107                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit         14012021                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount        13905575                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst           9174891                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst          15754665                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                2.309135                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.582360                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads              110442                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads         1780645                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses          867                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation         7181                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores         584687                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads        52995                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache            315                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples      2567833                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean      3.779683                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    17.363360                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9        2557092     99.58%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19         5800      0.23%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29         2105      0.08%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39          195      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49           45      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59           44      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69           80      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79           65      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89           32      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99          118      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109           75      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119           51      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129           99      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139          136      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149          171      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159          107      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169           42      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179          434      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189           52      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199           30      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209          164      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219           21      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229            9      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239           14      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249            6      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259           26      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269           92      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279           60      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289           48      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299           39      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows          581      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            1                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         2079                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total      2567833                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 138899290283500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 138899290283500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 138899290283500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 138899290283500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   3011002500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles         175844                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles          2171342                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles          653484                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles        99601                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles           2740794                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles        144312                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts       19149733                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents            33                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents         114125                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents            179                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents          14950                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands     21304074                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups            34083575                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups         23110209                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups          1047078                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.vecPredLookups          226                       # Number of vector predicate rename lookups (Count)
system.switch_cpus.rename.committedMaps      12215998                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps          9088027                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing            3468                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts            345671                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                 22825872                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes                36381458                       # The number of ROB writes (Count)
system.switch_cpus.rob.squashedLoads          1953859                       # The number of load instructions squashed (Count)
system.switch_cpus.rob.squashedRMWLoads             0                       # The number of read-modify-write load instructions squashed (Count)
system.switch_cpus.rob.squashedRMWALoads            0                       # The number of atomic read-modify-write load instructions squashed (Count)
system.switch_cpus.rob.squashedStores          643340                       # The number of store instructions squashed (Count)
system.switch_cpus.rob.squashedRMWStores            0                       # The number of read-modify-write store instructions squashed (Count)
system.switch_cpus.rob.squashedRMWAStores            0                       # The number of atomic read-modify-write store instructions squashed (Count)
system.switch_cpus.thread_0.numInsts         10000001                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps           11046696                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp               2561                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          262                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             1118                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                4                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               4                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq               365                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp              365                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            498                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          2063                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            88                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           88                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          990                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         6420                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   7410                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31488                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       172160                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  203648                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               6                       # Total snoops (Count)
system.tol2bus.snoopTraffic                       384                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              3018                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003976                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.062942                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    3006     99.60%     99.60% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      12      0.40%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                3018                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 138899290283500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            2457500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            744000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           3680500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          4398                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         1383                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.030152                       # Number of seconds simulated (Second)
simTicks                                  30151824500                       # Number of ticks simulated (Tick)
finalTick                                138929442108000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    200.19                       # Real time elapsed on the host (Second)
hostTickRate                                150618287                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   52633476                       # Number of bytes of host memory used (Byte)
simInsts                                    110000021                       # Number of instructions simulated (Count)
simOps                                      121782657                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   549486                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     608344                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numOps                      0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                       nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                       nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numRMWLoadInsts             0                       # Number of read-modify-write load instructions executed (Count)
system.cpu.commitStats0.numRMWALoadInsts            0                       # Number of atomic read-modify-write load instructions executed (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numRMWStoreInsts            0                       # Number of read-modify-write store instructions executed (Count)
system.cpu.commitStats0.numRMWAStoreInsts            0                       # Number of atomic read-modify-write store instructions executed (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::switch_cpus.data     44103475                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          44103475                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data     44103475                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         44103475                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data       323212                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          323212                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data       323212                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         323212                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data  16404647159                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  16404647159                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data  16404647159                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  16404647159                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data     44426687                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      44426687                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data     44426687                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     44426687                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.007275                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.007275                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.007275                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.007275                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 50755.068373                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 50755.068373                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 50755.068373                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 50755.068373                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      1596883                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          105                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        52954                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      30.156041                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    26.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        45900                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             45900                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data       247282                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        247282                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data       247282                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       247282                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data        75930                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        75930                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data        75930                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        75930                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data   3783326627                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   3783326627                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data   3783326627                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   3783326627                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.001709                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001709                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.001709                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001709                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 49826.506348                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 49826.506348                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 49826.506348                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 49826.506348                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  72899                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data     32419797                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        32419797                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data        81864                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         81864                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data   2585028000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2585028000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data     32501661                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     32501661                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.002519                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002519                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 31577.103489                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 31577.103489                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data        37108                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        37108                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data        44756                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        44756                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data   1523622500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1523622500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.001377                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001377                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 34042.865761                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 34042.865761                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::switch_cpus.data           40                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              40                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::switch_cpus.data           40                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           40                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.hits::switch_cpus.data         2574                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total         2574                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::switch_cpus.data          259                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          259                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::switch_cpus.data      6049812                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      6049812                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::switch_cpus.data         2833                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total         2833                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::switch_cpus.data     0.091423                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.091423                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::switch_cpus.data 23358.347490                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 23358.347490                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::switch_cpus.data          259                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          259                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::switch_cpus.data      5790812                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      5790812                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::switch_cpus.data     0.091423                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.091423                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus.data 22358.347490                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 22358.347490                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data     11681104                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       11681104                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data       241089                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       241089                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data  13813569347                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  13813569347                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data     11922193                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     11922193                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.020222                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.020222                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 57296.555824                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 57296.555824                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data       210174                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       210174                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data        30915                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        30915                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data   2253913315                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2253913315                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.002593                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002593                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 72906.786835                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 72906.786835                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2240.437372                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             48627405                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              76995                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             631.565751                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data     3.877695                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data  2236.559677                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.000947                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.546035                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.546982                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          119                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3         3955                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           88929315                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          88929315                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                 nan                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                  nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                 nan                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::switch_cpus.inst     21835486                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          21835486                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst     21835486                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         21835486                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst          818                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             818                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst          818                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            818                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst     55634000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     55634000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst     55634000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     55634000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst     21836304                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      21836304                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst     21836304                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     21836304                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.000037                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000037                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.000037                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000037                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 68012.224939                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 68012.224939                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 68012.224939                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 68012.224939                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          781                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            8                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      97.625000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           41                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                41                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst          188                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           188                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst          188                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          188                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst          630                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          630                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst          630                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          630                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst     43811000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     43811000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst     43811000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     43811000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000029                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000029                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000029                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000029                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 69541.269841                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 69541.269841                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 69541.269841                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 69541.269841                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     41                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst     21835486                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        21835486                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst          818                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           818                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst     55634000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     55634000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst     21836304                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     21836304                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000037                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000037                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 68012.224939                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 68012.224939                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst          188                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          188                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst          630                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          630                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst     43811000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     43811000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000029                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000029                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 69541.269841                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 69541.269841                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           641.340026                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             24086119                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1122                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           21467.129234                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   639.340026                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.000488                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.156089                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.156577                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1012                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          475                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          537                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.247070                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           43673238                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          43673238                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.inst             22                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data          31712                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     31734                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.inst            22                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data         31712                       # number of overall hits (Count)
system.l2.overallHits::total                    31734                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus.inst          539                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data        42823                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   43362                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus.inst          539                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data        42823                       # number of overall misses (Count)
system.l2.overallMisses::total                  43362                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst     42506000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data   3273897000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         3316403000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst     42506000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data   3273897000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        3316403000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus.inst          561                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data        74535                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 75096                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst          561                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data        74535                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                75096                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus.inst     0.960784                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.574535                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.577421                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst     0.960784                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.574535                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.577421                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 78860.853432                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 76451.836630                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    76481.781283                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 78860.853432                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 76451.836630                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   76481.781283                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  109                       # number of writebacks (Count)
system.l2.writebacks::total                       109                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus.inst          539                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data        42823                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               43362                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst          539                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data        42823                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              43362                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst     37115501                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data   2845666002                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     2882781503                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst     37115501                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data   2845666002                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    2882781503                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst     0.960784                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.574535                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.577421                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst     0.960784                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.574535                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.577421                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 68859.927644                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 66451.813325                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 66481.746760                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 68859.927644                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 66451.813325                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 66481.746760                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            585                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::switch_cpus.data          645                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               645                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::switch_cpus.data          696                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             696                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::switch_cpus.data         1341                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total          1341                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::switch_cpus.data     0.519016                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.519016                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::switch_cpus.data          696                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          696                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data     13241500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total     13241500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data     0.519016                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.519016                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 19025.143678                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 19025.143678                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::switch_cpus.inst           22                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 22                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst          539                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              539                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst     42506000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     42506000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus.inst          561                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            561                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.960784                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.960784                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 78860.853432                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 78860.853432                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst          539                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          539                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst     37115501                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     37115501                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.960784                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.960784                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 68859.927644                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 68859.927644                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data         1218                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1218                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data        28563                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               28563                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data   2151152500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     2151152500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data        29781                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             29781                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.959101                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.959101                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 75312.554704                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 75312.554704                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data        28563                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           28563                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data   1865521502                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1865521502                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.959101                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.959101                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 65312.519763                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 65312.519763                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data        30494                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             30494                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data        14260                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           14260                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data   1122744500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1122744500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data        44754                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         44754                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.318631                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.318631                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 78733.835905                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 78733.835905                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data        14260                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        14260                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data    980144500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    980144500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.318631                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.318631                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 68733.835905                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 68733.835905                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::switch_cpus.data           52                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   52                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::switch_cpus.data            2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::switch_cpus.data           54                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               54                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::switch_cpus.data     0.037037                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.037037                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMisses::switch_cpus.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data        41000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        41000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data     0.037037                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.037037                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data        20500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        20500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           41                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               41                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           41                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           41                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        45900                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            45900                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        45900                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        45900                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 11545.494978                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       152863                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      46233                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.306361                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     117.525857                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst                2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data         4.804308                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst   640.905478                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 10780.259334                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.001793                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.000073                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.009779                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.164494                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.176170                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          45003                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::2                   52                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                42135                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 2816                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.686691                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1239978                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1239978                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       109.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples       539.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples     42811.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000821906250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               93778                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                 76                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       43362                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        109                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     43362                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      109                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     12                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       5.21                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 43362                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  109                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   18766                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   16356                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    6857                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    1362                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean           8737                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    599.649920                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev  16513.515843                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047            2     40.00%     40.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-4095            2     40.00%     80.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36864-38911            1     20.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                5    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 2775168                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 6976                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              92039803.42881075                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              231362.45038837                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   30034976000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     690919.83                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst        34496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data      2739904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         5120                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 1144076.704214035301                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 90870255.629141107202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 169807.303037333622                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst          539                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data        42823                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          109                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst     14930750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data   1080383750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   9772639500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     27700.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     25229.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  89657243.12                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.inst        34496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data      2740672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        2775168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst        34496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        34496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         6976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         6976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.inst          539                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data        42823                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           43362                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          109                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            109                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.inst      1144077                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data     90895727                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          92039803                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst      1144077                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1144077                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks       231362                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total           231362                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks       231362                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst      1144077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data     90895727                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         92271166                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                43350                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                  80                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         2367                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         2766                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         2718                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2726                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         2718                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         2956                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         2644                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         2494                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         2720                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2808                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         2893                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3063                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         2674                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2731                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         2442                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         2630                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               282502000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             216750000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1095314500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 6516.77                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           25266.77                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               38512                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 41                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            88.84                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           51.25                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         4877                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   569.924134                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   334.760013                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   431.657916                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         1363     27.95%     27.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          512     10.50%     38.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          251      5.15%     43.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          189      3.88%     47.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          173      3.55%     51.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          138      2.83%     53.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           78      1.60%     55.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          123      2.52%     57.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2050     42.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         4877                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           2774400                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten           5120                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               92.014332                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                0.169807                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.72                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.72                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               88.77                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        16336320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         8682960                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      152717460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        125280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2380500720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1422250320                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  10380616320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   14361229380                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   476.297193                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  26970575000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1006980000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2174269500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        18485460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         9825255                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      156801540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        292320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2380500720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1700930160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  10145938560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   14412774015                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   478.006696                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  26356742250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1006980000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2788102250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               14799                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           109                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               465                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              28563                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             28563                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          14799                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            696                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        87996                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   87996                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      2782144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2782144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              44060                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    44060    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                44060                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            62048500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          227718000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          44634                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          583                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                 60303649                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.cpi                       0.602972                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus.ipc                       1.658453                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded               177368235                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded              864                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued              146806004                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued         380925                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined     66633192                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined     70741173                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved          784                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples     60265866                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       2.435973                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      2.448887                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0          19037348     31.59%     31.59% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1           8289733     13.76%     45.34% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2           7914240     13.13%     58.48% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3           6042120     10.03%     68.50% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4           6750166     11.20%     79.70% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5           4347588      7.21%     86.92% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6           3465199      5.75%     92.67% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7           2078642      3.45%     96.12% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8           1269121      2.11%     98.22% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::9            560089      0.93%     99.15% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::10           373631      0.62%     99.77% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::11           104808      0.17%     99.94% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::12            33181      0.06%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value           12                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total      60265866                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu         1673118     10.93%     10.93% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult        6466167     42.25%     53.18% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv         2978954     19.46%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            9      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu             37      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             3      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMatMultAcc            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift           33      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::Matrix               0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixMov            0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixOP             0      0.00%     72.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead        2693053     17.60%     90.25% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite       1492890      9.75%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdExt              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass           62      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu     89489399     60.96%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult      1661731      1.13%     62.09% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv       651409      0.44%     62.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd        43214      0.03%     62.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp       137609      0.09%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt        46965      0.03%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv         1442      0.00%     62.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc       232338      0.16%     62.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     62.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd        71785      0.05%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu      1028385      0.70%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp         1549      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt        58745      0.04%     63.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc       320274      0.22%     63.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     63.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift       742172      0.51%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::Matrix            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixMov            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixOP            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead     37880959     25.80%     90.17% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite     14437966      9.83%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total    146806004                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 2.434446                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                    15304264                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.104248                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads        344892932                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites       232158954                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses    129112713                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads         24670133                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites        11920246                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses      8788176                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses           148775529                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses            13334677                       # Number of vector alu accesses (Count)
system.switch_cpus.numSquashedInsts           3051453                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.timesIdled                     350                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                   37783                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.MemDepUnit__0.insertedLoads     42946367                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores     17730170                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads      5011403                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores      4188468                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__0.MDPLookups     60671582                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__0.LFSTReads     32821615                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.LFSTWrites     11636576                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.hits         9203698                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.predictions     60671582                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__1.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__2.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__3.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::Return      1294795      4.09%      4.09% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallDirect      1178341      3.72%      7.81% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallIndirect          235      0.00%      7.81% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectCond     26621712     84.03%     91.84% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectUncond      2568974      8.11%     99.95% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectCond            0      0.00%     99.95% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectUncond        16391      0.05%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::total     31680448                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::Return       675280      4.18%      4.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallDirect       558880      3.46%      7.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallIndirect          176      0.00%      7.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectCond     13795351     85.32%     92.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectUncond      1133452      7.01%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectCond            0      0.00%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectUncond         5893      0.04%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::total     16169032                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::Return         7450      0.44%      0.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallDirect        59100      3.52%      3.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallIndirect            5      0.00%      3.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectCond      1589226     94.58%     98.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectUncond        24433      1.45%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectUncond           71      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::total      1680285                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::Return       619515      3.99%      3.99% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallDirect       619461      3.99%      7.99% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallIndirect           59      0.00%      7.99% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectCond     12826319     82.69%     90.68% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectUncond      1435523      9.25%     99.93% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.93% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectUncond        10498      0.07%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::total     15511375                       # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::Return         6659      0.46%      0.46% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallDirect        39037      2.67%      3.13% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallIndirect            5      0.00%      3.13% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectCond      1405476     96.17%     99.30% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectUncond        10245      0.70%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond           58      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::total      1461480                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.targetProvider_0::NoTarget     16630865     52.50%     52.50% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::BTB     13743212     43.38%     95.88% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::RAS      1294795      4.09%     99.96% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::Indirect        11576      0.04%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::total     31680448                       # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetWrong_0::NoBranch       881819     52.48%     52.48% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::Return       791016     47.08%     99.56% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallDirect         7450      0.44%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::total      1680285                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.condPredicted     26621712                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condPredictedTaken     10433172                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus.branchPred.condIncorrect      1680285                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.predTakenBTBMiss       149699                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus.branchPred.NotTakenMispredicted       889269                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus.branchPred.TakenMispredicted       791016                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus.branchPred.BTBLookups     31680448                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates       881743                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits        25390654                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.801461                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.BTBMispredicted       161980                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus.branchPred.indirectLookups        16626                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits        11576                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses         5050                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::Return      1294795      4.09%      4.09% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallDirect      1178341      3.72%      7.81% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallIndirect          235      0.00%      7.81% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectCond     26621712     84.03%     91.84% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectUncond      2568974      8.11%     99.95% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     99.95% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectUncond        16391      0.05%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::total     31680448                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::Return      1294795     20.59%     20.59% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallDirect        67147      1.07%     21.65% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallIndirect          235      0.00%     21.66% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectCond      4835705     76.88%     98.54% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectUncond        75521      1.20%     99.74% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectCond            0      0.00%     99.74% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectUncond        16391      0.26%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::total      6289794                       # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallDirect        59100      6.70%      6.70% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallIndirect            0      0.00%      6.70% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectCond       798210     90.53%     97.23% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectUncond        24433      2.77%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::total       881743                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallDirect        59100      6.70%      6.70% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%      6.70% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectCond       798210     90.53%     97.23% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectUncond        24433      2.77%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::total       881743                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.branchPred.indirectBranchPred.lookups        16626                       # Number of lookups (Count)
system.switch_cpus.branchPred.indirectBranchPred.hits        11576                       # Number of hits of a tag (Count)
system.switch_cpus.branchPred.indirectBranchPred.misses         5050                       # Number of misses (Count)
system.switch_cpus.branchPred.indirectBranchPred.targetRecords           76                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords        16702                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus.branchPred.ras.pushes      1853856                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus.branchPred.ras.pops        1853851                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus.branchPred.ras.squashes      1234336                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus.branchPred.ras.used         619515                       # Number of times the RAS is the provider (Count)
system.switch_cpus.branchPred.ras.correct       612856                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.ras.incorrect         6659                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus.commit.commitSquashedInsts     66634763                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls           80                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts      1596762                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples     53514829                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     2.069458                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     3.326520                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0     25037768     46.79%     46.79% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1     11225364     20.98%     67.76% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2      4280072      8.00%     75.76% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3      2691552      5.03%     80.79% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4      1772555      3.31%     84.10% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5      1399841      2.62%     86.72% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6       821632      1.54%     88.25% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7      1096799      2.05%     90.30% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8       963411      1.80%     92.10% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::9       403442      0.75%     92.86% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::10       376699      0.70%     93.56% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::11       263869      0.49%     94.05% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::12      3181825      5.95%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value           12                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total     53514829                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                  40                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.functionCalls        619520                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass           45      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu     68583595     61.93%     61.93% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult      1617693      1.46%     63.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv       646150      0.58%     63.97% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd        38026      0.03%     64.01% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp        62125      0.06%     64.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt        37865      0.03%     64.10% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     64.10% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.10% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv         1442      0.00%     64.10% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc       230710      0.21%     64.31% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     64.31% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd        56152      0.05%     64.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu      1012567      0.91%     65.27% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp         1399      0.00%     65.27% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt        52994      0.05%     65.32% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc       301083      0.27%     65.59% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     65.59% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.59% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.59% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift       719506      0.65%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::Matrix            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixMov            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixOP            0      0.00%     66.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead     25496673     23.02%     89.26% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite     11888664     10.74%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total    110746689                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples      3181825                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.commitStats0.numInsts    100010748                       # Number of instructions committed (thread level) (Count)
system.switch_cpus.commitStats0.numOps      110746689                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus.commitStats0.numInstsNotNOP    100000000                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus.commitStats0.numOpsNotNOP    110735941                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.commitStats0.cpi          0.602972                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus.commitStats0.ipc          1.658453                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus.commitStats0.numMemRefs     37385337                       # Number of memory references committed (Count)
system.switch_cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus.commitStats0.numIntInsts     97164784                       # Number of integer instructions (Count)
system.switch_cpus.commitStats0.numLoadInsts     25496673                       # Number of load instructions (Count)
system.switch_cpus.commitStats0.numRMWLoadInsts            0                       # Number of read-modify-write load instructions executed (Count)
system.switch_cpus.commitStats0.numRMWALoadInsts            0                       # Number of atomic read-modify-write load instructions executed (Count)
system.switch_cpus.commitStats0.numStoreInsts     11888624                       # Number of store instructions (Count)
system.switch_cpus.commitStats0.numRMWStoreInsts            0                       # Number of read-modify-write store instructions executed (Count)
system.switch_cpus.commitStats0.numRMWAStoreInsts            0                       # Number of atomic read-modify-write store instructions executed (Count)
system.switch_cpus.commitStats0.numVecInsts      8398014                       # Number of vector instructions (Count)
system.switch_cpus.commitStats0.committedInstType::No_OpClass           45      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntAlu     68583595     61.93%     61.93% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntMult      1617693      1.46%     63.39% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntDiv       646150      0.58%     63.97% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatAdd        38026      0.03%     64.01% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCmp        62125      0.06%     64.06% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCvt        37865      0.03%     64.10% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMult            0      0.00%     64.10% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     64.10% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatDiv         1442      0.00%     64.10% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMisc       230710      0.21%     64.31% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     64.31% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAdd        56152      0.05%     64.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     64.36% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAlu      1012567      0.91%     65.27% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCmp         1399      0.00%     65.27% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCvt        52994      0.05%     65.32% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMisc       301083      0.27%     65.59% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMult            0      0.00%     65.59% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.59% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.59% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShift       719506      0.65%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAes            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::Matrix            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     66.24% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemRead     25496673     23.02%     89.26% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemWrite     11888664     10.74%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::total    110746689                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedControl::IsControl     15511376                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsDirectControl     14881304                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsIndirectControl       630072                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCondControl     12826320                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsUncondControl      2685056                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCall       619520                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsReturn       619515                       # Class of control type instructions committed (Count)
system.switch_cpus.decode.idleCycles         19817257                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles      10768364                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles          26349575                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles       1669429                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles        1661241                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved     13034537                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred         86325                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts      196284503                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts        194495                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.executeStats0.numInsts    143754553                       # Number of executed instructions (Count)
system.switch_cpus.executeStats0.numNop         11449                       # Number of nop insts executed (Count)
system.switch_cpus.executeStats0.numBranches     19174760                       # Number of branches executed (Count)
system.switch_cpus.executeStats0.numLoadInsts     36675522                       # Number of load instructions executed (Count)
system.switch_cpus.executeStats0.numStoreInsts     14092002                       # Number of stores executed (Count)
system.switch_cpus.executeStats0.instRate     2.383845                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.executeStats0.numCCRegReads     43428924                       # Number of times the CC registers were read (Count)
system.switch_cpus.executeStats0.numCCRegWrites     44452012                       # Number of times the CC registers were written (Count)
system.switch_cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus.executeStats0.numIntRegReads    170128971                       # Number of times the integer registers were read (Count)
system.switch_cpus.executeStats0.numIntRegWrites     90272330                       # Number of times the integer registers were written (Count)
system.switch_cpus.executeStats0.numMemRefs     50767524                       # Number of memory refs (Count)
system.switch_cpus.executeStats0.numMiscRegReads     32626131                       # Number of times the Misc registers were read (Count)
system.switch_cpus.executeStats0.numMiscRegWrites       190811                       # Number of times the Misc registers were written (Count)
system.switch_cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus.executeStats0.numVecPredRegReads         4289                       # Number of times the predicate registers were read (Count)
system.switch_cpus.executeStats0.numVecPredRegWrites         1496                       # Number of times the predicate registers were written (Count)
system.switch_cpus.executeStats0.numVecRegReads      8177428                       # Number of times the vector registers were read (Count)
system.switch_cpus.executeStats0.numVecRegWrites      4935109                       # Number of times the vector registers were written (Count)
system.switch_cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus.fetch.predictedBranches     15049583                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles              35758603                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles         3489548                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.miscStallCycles          167                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines          21836306                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes        694759                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples     60265866                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      3.459084                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     4.370706                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0         28606321     47.47%     47.47% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1          2510515      4.17%     51.63% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2          4028502      6.68%     58.32% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3          2247107      3.73%     62.05% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4          5208616      8.64%     70.69% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5          1675474      2.78%     73.47% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6          1177043      1.95%     75.42% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7          1295331      2.15%     77.57% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8          1658682      2.75%     80.32% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::9          1380348      2.29%     82.61% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::10         2381217      3.95%     86.57% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::11          850858      1.41%     87.98% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::12         7245852     12.02%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value           12                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total     60265866                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetchStats0.numInsts     191626587                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus.fetchStats0.numOps               0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus.fetchStats0.fetchRate     3.177695                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.fetchStats0.numBranches     31680448                       # Number of branches fetched (Count)
system.switch_cpus.fetchStats0.branchRate     0.525349                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetchStats0.icacheStallCycles     22762193                       # ICache total stall cycles (Cycle)
system.switch_cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles           1661241                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles            5882875                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles           149976                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts      177380548                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts       571124                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts         42946367                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts        17730170                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts           864                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents             58122                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents            15303                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents        78499                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect       887694                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect       886001                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.PNDLoadViolations            0                       # Number of mem order violations triggered by a PND load (Count)
system.switch_cpus.iew.branchMispredicts      1773695                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit        138947967                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount       137900889                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst          90872763                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst         157060395                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                2.286775                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.578585                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads             1160316                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads        17449709                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses         7483                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation        78499                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores        5841509                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads       525842                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache          52478                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples     25496672                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean      7.236485                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    66.276877                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9       25251364     99.04%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19        71953      0.28%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29        43554      0.17%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39         5680      0.02%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49         1599      0.01%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59         2012      0.01%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69          512      0.00%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79         1000      0.00%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89          647      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99          867      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109          704      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119          783      0.00%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129          877      0.00%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139         1313      0.01%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149         2025      0.01%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159         1166      0.00%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169         1851      0.01%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179         2600      0.01%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189         1388      0.01%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199         1601      0.01%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209         1612      0.01%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219         1058      0.00%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229          841      0.00%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239          738      0.00%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249          741      0.00%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259          639      0.00%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269         1163      0.00%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279         1357      0.01%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289         1286      0.01%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299         1154      0.00%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows        92587      0.36%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            1                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         3586                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total     25496672                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles        1661241                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles         20865419                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles         6574196                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles      1418714                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles          26835204                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles       2911092                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts      189874922                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents           412                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents        1325875                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents            338                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents        1418706                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands    210524387                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups           338568383                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups        229242181                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups         10302498                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.vecPredLookups         3135                       # Number of vector predicate rename lookups (Count)
system.switch_cpus.rename.matLookups                1                       # Number of matrix rename lookups (Count)
system.switch_cpus.rename.committedMaps     122286448                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps         88237986                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing           37233                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing           44                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts           4222039                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                227714404                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes               361579597                       # The number of ROB writes (Count)
system.switch_cpus.rob.squashedLoads         19182334                       # The number of load instructions squashed (Count)
system.switch_cpus.rob.squashedRMWLoads             0                       # The number of read-modify-write load instructions squashed (Count)
system.switch_cpus.rob.squashedRMWALoads            0                       # The number of atomic read-modify-write load instructions squashed (Count)
system.switch_cpus.rob.squashedStores         6456119                       # The number of store instructions squashed (Count)
system.switch_cpus.rob.squashedRMWStores            0                       # The number of read-modify-write store instructions squashed (Count)
system.switch_cpus.rob.squashedRMWAStores            0                       # The number of atomic read-modify-write store instructions squashed (Count)
system.switch_cpus.thread_0.numInsts        100000000                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps          110735941                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp              45384                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        46009                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           41                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            27475                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq               54                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp              54                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             29781                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            29781                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            630                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         44754                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq          1341                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp         1341                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1232                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       224759                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 225991                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        38528                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7707840                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 7746368                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             654                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     11392                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             77145                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002476                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.049697                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   76954     99.75%     99.75% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     191      0.25%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               77145                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  30151824500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          120691000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            945000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         112500000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        149500                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        72974                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          145                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              12                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
