<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx25</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path&quot; TIG; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_microblaze_0_Reset_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X22Y56.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.180</twTotDel><twSrc BELType="FF">microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>1.991</twDel><twSUTime>0.154</twSUTime><twTotPathDel>2.145</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/microblaze_0_debug_Dbg_Update</twSrcClk><twPathDel><twSite>SLICE_X38Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>microblaze_proc/microblaze_0_debug_Debug_Rst</twComp><twBEL>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>microblaze_proc/microblaze_0_debug_Debug_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/int_op_1</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.601</twLogDel><twRouteDel>1.544</twRouteDel><twTotDel>2.145</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_microblaze_0_Reset_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X22Y56.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMinDelay" ><twTotDel>1.358</twTotDel><twSrc BELType="FF">microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>1.227</twDel><twSUTime>-0.131</twSUTime><twTotPathDel>1.358</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/microblaze_0_debug_Dbg_Update</twSrcClk><twPathDel><twSite>SLICE_X38Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>microblaze_proc/microblaze_0_debug_Debug_Rst</twComp><twBEL>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>microblaze_proc/microblaze_0_debug_Debug_Rst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/int_op_1</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.365</twLogDel><twRouteDel>0.993</twRouteDel><twTotDel>1.358</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="12" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_microblaze_0_Interrupt_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="13" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_ddr_reset_resync_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X24Y59.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.459</twTotDel><twSrc BELType="PAD">in_clk</twSrc><twDest BELType="FF">microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twTotPathDel>3.459</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>in_clk</twSrc><twDest BELType='FF'>microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>N8.PAD</twSrcSite><twPathDel><twSite>N8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>in_clk</twComp><twBEL>in_clk</twBEL><twBEL>clock_module/clkin1_buf</twBEL><twBEL>ProtoComp274.IMUX.6</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>clock_module/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.841</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV</twComp><twBEL>clock_module/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>clock_module/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clock_module/clkout1_buf</twComp><twBEL>clock_module/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>out_clk1</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y59.CLK</twSite><twDelType>net</twDelType><twFanCnt>2412</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>microblaze_proc/clock_generator_0_CLKOUT2</twComp></twPathDel><twLogDel>-2.312</twLogDel><twRouteDel>5.771</twRouteDel><twTotDel>3.459</twTotDel></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X24Y59.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.459</twTotDel><twSrc BELType="PAD">in_clk</twSrc><twDest BELType="FF">microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twTotPathDel>3.459</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>in_clk</twSrc><twDest BELType='FF'>microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>N8.PAD</twSrcSite><twPathDel><twSite>N8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>in_clk</twComp><twBEL>in_clk</twBEL><twBEL>clock_module/clkin1_buf</twBEL><twBEL>ProtoComp274.IMUX.6</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>clock_module/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.841</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV</twComp><twBEL>clock_module/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>clock_module/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clock_module/clkout1_buf</twComp><twBEL>clock_module/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>out_clk1</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y59.CLK</twSite><twDelType>net</twDelType><twFanCnt>2412</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>microblaze_proc/clock_generator_0_CLKOUT2</twComp></twPathDel><twLogDel>-2.312</twLogDel><twRouteDel>5.771</twRouteDel><twTotDel>3.459</twTotDel></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X24Y59.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twUnconstPath anchorID="19" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.459</twTotDel><twSrc BELType="PAD">in_clk</twSrc><twDest BELType="FF">microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twTotPathDel>3.459</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>in_clk</twSrc><twDest BELType='FF'>microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>N8.PAD</twSrcSite><twPathDel><twSite>N8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>in_clk</twComp><twBEL>in_clk</twBEL><twBEL>clock_module/clkin1_buf</twBEL><twBEL>ProtoComp274.IMUX.6</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>clock_module/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.841</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV</twComp><twBEL>clock_module/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>clock_module/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clock_module/clkout1_buf</twComp><twBEL>clock_module/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>out_clk1</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y59.CLK</twSite><twDelType>net</twDelType><twFanCnt>2412</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>microblaze_proc/clock_generator_0_CLKOUT2</twComp></twPathDel><twLogDel>-2.312</twLogDel><twRouteDel>5.771</twRouteDel><twTotDel>3.459</twTotDel></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X36Y43.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.458</twTotDel><twSrc BELType="PAD">in_clk</twSrc><twDest BELType="FF">microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twTotPathDel>3.458</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>in_clk</twSrc><twDest BELType='FF'>microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>N8.PAD</twSrcSite><twPathDel><twSite>N8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>in_clk</twComp><twBEL>in_clk</twBEL><twBEL>clock_module/clkin1_buf</twBEL><twBEL>ProtoComp274.IMUX.6</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>clock_module/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.841</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV</twComp><twBEL>clock_module/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>clock_module/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clock_module/clkout1_buf</twComp><twBEL>clock_module/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>out_clk1</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y43.CLK</twSite><twDelType>net</twDelType><twFanCnt>2412</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>microblaze_proc/clock_generator_0_CLKOUT2</twComp></twPathDel><twLogDel>-2.312</twLogDel><twRouteDel>5.770</twRouteDel><twTotDel>3.458</twTotDel></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X36Y43.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.458</twTotDel><twSrc BELType="PAD">in_clk</twSrc><twDest BELType="FF">microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twTotPathDel>3.458</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>in_clk</twSrc><twDest BELType='FF'>microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>N8.PAD</twSrcSite><twPathDel><twSite>N8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>in_clk</twComp><twBEL>in_clk</twBEL><twBEL>clock_module/clkin1_buf</twBEL><twBEL>ProtoComp274.IMUX.6</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>clock_module/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.841</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV</twComp><twBEL>clock_module/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>clock_module/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clock_module/clkout1_buf</twComp><twBEL>clock_module/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>out_clk1</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y43.CLK</twSite><twDelType>net</twDelType><twFanCnt>2412</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>microblaze_proc/clock_generator_0_CLKOUT2</twComp></twPathDel><twLogDel>-2.312</twLogDel><twRouteDel>5.770</twRouteDel><twTotDel>3.458</twTotDel></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X36Y43.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.458</twTotDel><twSrc BELType="PAD">in_clk</twSrc><twDest BELType="FF">microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twTotPathDel>3.458</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>in_clk</twSrc><twDest BELType='FF'>microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>N8.PAD</twSrcSite><twPathDel><twSite>N8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>in_clk</twComp><twBEL>in_clk</twBEL><twBEL>clock_module/clkin1_buf</twBEL><twBEL>ProtoComp274.IMUX.6</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>clock_module/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.841</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV</twComp><twBEL>clock_module/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>clock_module/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clock_module/clkout1_buf</twComp><twBEL>clock_module/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>out_clk1</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y43.CLK</twSite><twDelType>net</twDelType><twFanCnt>2412</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>microblaze_proc/clock_generator_0_CLKOUT2</twComp></twPathDel><twLogDel>-2.312</twLogDel><twRouteDel>5.770</twRouteDel><twTotDel>3.458</twTotDel></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="27" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_sync_axi_intc_0_path&quot; TIG;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (SLICE_X41Y27.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.179</twTotDel><twSrc BELType="FF">microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twDel>2.250</twDel><twSUTime>0.267</twSUTime><twTotPathDel>2.517</twTotPathDel><twClkSkew dest = "2.126" src = "3.481">1.355</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.179" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.307</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X45Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>microblaze_proc/axi4lite_0_M_ARESETN&lt;9&gt;</twComp><twBEL>microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>microblaze_proc/axi4lite_0_M_ARESETN&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y22.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.598</twRouteDel><twTotDel>2.517</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/debug_module_Interrupt</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.767</twTotDel><twSrc BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twSrc><twDest BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twDel>1.848</twDel><twSUTime>0.267</twSUTime><twTotPathDel>2.115</twTotPathDel><twClkSkew dest = "2.126" src = "3.471">1.345</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.179" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.307</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twSrc><twDest BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X42Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y22.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y22.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twBEL></twPathDel><twLogDel>0.975</twLogDel><twRouteDel>1.140</twRouteDel><twTotDel>2.115</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/debug_module_Interrupt</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (SLICE_X41Y27.CLK), 4 paths
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstPath anchorID="33" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.480</twTotDel><twSrc BELType="FF">microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twSrc><twDest BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twTotPathDel>3.480</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twSrc><twDest BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X42Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twComp><twBEL>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.794</twDelInfo><twComp>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[5].register_slice_inst/reset</twComp><twBEL>microblaze_proc/debug_module/debug_module/MDM_Core_I1/Interrupt1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>microblaze_proc/debug_module_Interrupt</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.774</twRouteDel><twTotDel>3.480</twTotDel><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="34"><twUnconstPath anchorID="35" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.829</twTotDel><twSrc BELType="FF">microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I</twSrc><twDest BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twTotPathDel>2.829</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I</twSrc><twDest BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X43Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I</twComp><twBEL>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y35.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[5].register_slice_inst/reset</twComp><twBEL>microblaze_proc/debug_module/debug_module/MDM_Core_I1/Interrupt1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>microblaze_proc/debug_module_Interrupt</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.179</twRouteDel><twTotDel>2.829</twTotDel><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="36"><twUnconstPath anchorID="37" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.348</twTotDel><twSrc BELType="FF">microblaze_proc/debug_module/debug_module/MDM_Core_I1/enable_interrupts</twSrc><twDest BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twTotPathDel>2.348</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/debug_module/debug_module/MDM_Core_I1/enable_interrupts</twSrc><twDest BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X42Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>microblaze_proc/debug_module/debug_module/MDM_Core_I1/enable_interrupts</twComp><twBEL>microblaze_proc/debug_module/debug_module/MDM_Core_I1/enable_interrupts</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>microblaze_proc/debug_module/debug_module/MDM_Core_I1/enable_interrupts</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[5].register_slice_inst/reset</twComp><twBEL>microblaze_proc/debug_module/debug_module/MDM_Core_I1/Interrupt1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>microblaze_proc/debug_module_Interrupt</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.642</twRouteDel><twTotDel>2.348</twTotDel><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_sync_axi_intc_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (SLICE_X41Y27.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstPath anchorID="39" twDataPathType="twDataPathMinDelay" ><twTotDel>0.999</twTotDel><twSrc BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twSrc><twDest BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twDel>0.982</twDel><twSUTime>-0.146</twSUTime><twTotPathDel>1.128</twTotPathDel><twClkSkew dest = "2.109" src = "1.980">-0.129</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twSrc><twDest BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X42Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y22.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y22.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y27.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>0.557</twRouteDel><twTotDel>1.128</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/debug_module_Interrupt</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="40"><twUnconstPath anchorID="41" twDataPathType="twDataPathMinDelay" ><twTotDel>1.301</twTotDel><twSrc BELType="FF">microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twDel>1.274</twDel><twSUTime>-0.146</twSUTime><twTotPathDel>1.420</twTotPathDel><twClkSkew dest = "2.109" src = "1.990">-0.119</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X45Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>microblaze_proc/axi4lite_0_M_ARESETN&lt;9&gt;</twComp><twBEL>microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>microblaze_proc/axi4lite_0_M_ARESETN&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y22.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y27.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twBEL></twPathDel><twLogDel>0.535</twLogDel><twRouteDel>0.885</twRouteDel><twTotDel>1.420</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/debug_module_Interrupt</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="42" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_intr_sync_p1_axi_intc_0_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6 (SLICE_X41Y25.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twUnconstPath anchorID="44" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.221</twTotDel><twSrc BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twSrc><twDest BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6</twDest><twDel>0.794</twDel><twSUTime>0.063</twSUTime><twTotPathDel>0.857</twTotPathDel><twClkSkew dest = "3.423" src = "3.480">0.057</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.179" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.307</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twSrc><twDest BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/debug_module_Interrupt</twSrcClk><twPathDel><twSite>SLICE_X41Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y25.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.403</twRouteDel><twTotDel>0.857</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_intr_sync_p1_axi_intc_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6 (SLICE_X41Y25.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.652</twTotDel><twSrc BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twSrc><twDest BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6</twDest><twDel>0.404</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.463</twTotPathDel><twClkSkew dest = "2.334" src = "1.219">-1.115</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twSrc><twDest BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/debug_module_Interrupt</twSrcClk><twPathDel><twSite>SLICE_X41Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y25.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.206</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="47" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_MB_AXI_FP_axi_intc_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="48" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_AXI_MB_FP_axi_intc_0_path&quot; TIG;</twConstName><twItemCnt>965513</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>35306</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="357" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI (SLICE_X4Y33.SR), 357 paths
</twPathRptBanner><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.497</twTotDel><twSrc BELType="FF">microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI</twDest><twDel>13.925</twDel><twSUTime>0.444</twSUTime><twTotPathDel>14.369</twTotPathDel><twClkSkew dest = "0.620" src = "0.621">0.001</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X7Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X7Y66.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/incr_cmd_bl_ir&lt;3&gt;</twComp><twBEL>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii&lt;11&gt;</twComp><twBEL>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">2.197</twDelInfo><twComp>microblaze_proc/axi_ddr_S_RVALID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode&lt;1&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.075</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y35.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dcache_valid_read_data&lt;7&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.A_N</twBEL><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>241</twFanCnt><twDelInfo twEdge="twRising">4.886</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y25.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_div_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI</twBEL></twPathDel><twLogDel>2.451</twLogDel><twRouteDel>11.918</twRouteDel><twTotDel>14.369</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.374</twTotDel><twSrc BELType="FF">microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI</twDest><twDel>13.802</twDel><twSUTime>0.444</twSUTime><twTotPathDel>14.246</twTotPathDel><twClkSkew dest = "0.620" src = "0.621">0.001</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X7Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X7Y66.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/incr_cmd_bl_ir&lt;3&gt;</twComp><twBEL>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii&lt;11&gt;</twComp><twBEL>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">2.197</twDelInfo><twComp>microblaze_proc/axi_ddr_S_RVALID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode&lt;1&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y35.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.872</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y35.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dcache_valid_read_data&lt;7&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N1</twBEL><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>241</twFanCnt><twDelInfo twEdge="twRising">4.886</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y25.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_div_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI</twBEL></twPathDel><twLogDel>2.531</twLogDel><twRouteDel>11.715</twRouteDel><twTotDel>14.246</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.050</twTotDel><twSrc BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI</twDest><twDel>13.655</twDel><twSUTime>0.444</twSUTime><twTotPathDel>14.099</twTotPathDel><twClkSkew dest = "0.620" src = "0.444">-0.176</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X30Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X30Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.of_pc&lt;13&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.256</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr&lt;27&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR11</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y42.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.015</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg&lt;22&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y42.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg&lt;22&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FSL_Stall1_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>microblaze_proc/microblaze_0/N484</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y36.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl&lt;1&gt;</twBEL><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>241</twFanCnt><twDelInfo twEdge="twRising">4.886</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y25.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_div_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI</twBEL></twPathDel><twLogDel>2.587</twLogDel><twRouteDel>11.512</twRouteDel><twTotDel>14.099</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="357" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1 (SLICE_X5Y33.SR), 357 paths
</twPathRptBanner><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.453</twTotDel><twSrc BELType="FF">microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1</twDest><twDel>13.925</twDel><twSUTime>0.400</twSUTime><twTotPathDel>14.325</twTotPathDel><twClkSkew dest = "0.620" src = "0.621">0.001</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X7Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X7Y66.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/incr_cmd_bl_ir&lt;3&gt;</twComp><twBEL>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii&lt;11&gt;</twComp><twBEL>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">2.197</twDelInfo><twComp>microblaze_proc/axi_ddr_S_RVALID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode&lt;1&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.075</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y35.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dcache_valid_read_data&lt;7&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.A_N</twBEL><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>241</twFanCnt><twDelInfo twEdge="twRising">4.886</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y25.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_div_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1</twBEL></twPathDel><twLogDel>2.407</twLogDel><twRouteDel>11.918</twRouteDel><twTotDel>14.325</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.330</twTotDel><twSrc BELType="FF">microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1</twDest><twDel>13.802</twDel><twSUTime>0.400</twSUTime><twTotPathDel>14.202</twTotPathDel><twClkSkew dest = "0.620" src = "0.621">0.001</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X7Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X7Y66.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/incr_cmd_bl_ir&lt;3&gt;</twComp><twBEL>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii&lt;11&gt;</twComp><twBEL>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">2.197</twDelInfo><twComp>microblaze_proc/axi_ddr_S_RVALID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode&lt;1&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y35.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.872</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y35.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dcache_valid_read_data&lt;7&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N1</twBEL><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>241</twFanCnt><twDelInfo twEdge="twRising">4.886</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y25.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_div_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1</twBEL></twPathDel><twLogDel>2.487</twLogDel><twRouteDel>11.715</twRouteDel><twTotDel>14.202</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.006</twTotDel><twSrc BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1</twDest><twDel>13.655</twDel><twSUTime>0.400</twSUTime><twTotPathDel>14.055</twTotPathDel><twClkSkew dest = "0.620" src = "0.444">-0.176</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X30Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X30Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.of_pc&lt;13&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.256</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr&lt;27&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR11</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y42.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.015</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg&lt;22&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y42.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg&lt;22&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FSL_Stall1_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>microblaze_proc/microblaze_0/N484</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y36.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl&lt;1&gt;</twBEL><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>241</twFanCnt><twDelInfo twEdge="twRising">4.886</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y25.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_div_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1</twBEL></twPathDel><twLogDel>2.543</twLogDel><twRouteDel>11.512</twRouteDel><twTotDel>14.055</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="357" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S (SLICE_X4Y33.SR), 357 paths
</twPathRptBanner><twPathRpt anchorID="61"><twUnconstPath anchorID="62" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.407</twTotDel><twSrc BELType="FF">microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S</twDest><twDel>13.925</twDel><twSUTime>0.354</twSUTime><twTotPathDel>14.279</twTotPathDel><twClkSkew dest = "0.620" src = "0.621">0.001</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X7Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X7Y66.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/incr_cmd_bl_ir&lt;3&gt;</twComp><twBEL>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii&lt;11&gt;</twComp><twBEL>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">2.197</twDelInfo><twComp>microblaze_proc/axi_ddr_S_RVALID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode&lt;1&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.075</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y35.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dcache_valid_read_data&lt;7&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.A_N</twBEL><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>241</twFanCnt><twDelInfo twEdge="twRising">4.886</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y25.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_div_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S</twBEL></twPathDel><twLogDel>2.361</twLogDel><twRouteDel>11.918</twRouteDel><twTotDel>14.279</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="63"><twUnconstPath anchorID="64" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.284</twTotDel><twSrc BELType="FF">microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S</twDest><twDel>13.802</twDel><twSUTime>0.354</twSUTime><twTotPathDel>14.156</twTotPathDel><twClkSkew dest = "0.620" src = "0.621">0.001</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X7Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X7Y66.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/incr_cmd_bl_ir&lt;3&gt;</twComp><twBEL>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii&lt;11&gt;</twComp><twBEL>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">2.197</twDelInfo><twComp>microblaze_proc/axi_ddr_S_RVALID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode&lt;1&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y35.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.872</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y35.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dcache_valid_read_data&lt;7&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N1</twBEL><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>241</twFanCnt><twDelInfo twEdge="twRising">4.886</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y25.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_div_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S</twBEL></twPathDel><twLogDel>2.441</twLogDel><twRouteDel>11.715</twRouteDel><twTotDel>14.156</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="65"><twUnconstPath anchorID="66" twDataPathType="twDataPathMaxDelay" ><twTotDel>13.960</twTotDel><twSrc BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S</twDest><twDel>13.655</twDel><twSUTime>0.354</twSUTime><twTotPathDel>14.009</twTotPathDel><twClkSkew dest = "0.620" src = "0.444">-0.176</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X30Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X30Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.of_pc&lt;13&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.256</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr&lt;27&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR11</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y42.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.015</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg&lt;22&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y42.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg&lt;22&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FSL_Stall1_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>microblaze_proc/microblaze_0/N484</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y36.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl&lt;1&gt;</twBEL><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>241</twFanCnt><twDelInfo twEdge="twRising">4.886</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y25.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_div_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S</twBEL></twPathDel><twLogDel>2.497</twLogDel><twRouteDel>11.512</twRouteDel><twTotDel>14.009</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_AXI_MB_FP_axi_intc_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10 (SLICE_X24Y55.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twUnconstPath anchorID="68" twDataPathType="twDataPathMinDelay" ><twTotDel>0.403</twTotDel><twSrc BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_9</twSrc><twDest BELType="FF">microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10</twDest><twDel>0.215</twDel><twSUTime>-0.190</twSUTime><twTotPathDel>0.405</twTotPathDel><twClkSkew dest = "0.031" src = "0.029">-0.002</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_9</twSrc><twDest BELType='FF'>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X25Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>microblaze_proc/axi_ddr_S_ARADDR&lt;9&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.017</twDelInfo><twComp>microblaze_proc/axi_ddr_S_ARADDR&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>microblaze_proc/axi_ddr_M_ARADDR&lt;10&gt;</twComp><twBEL>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/O&lt;10&gt;1</twBEL><twBEL>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>95.8</twPctLog><twPctRoute>4.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0 (SLICE_X3Y71.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twUnconstPath anchorID="70" twDataPathType="twDataPathMinDelay" ><twTotDel>0.434</twTotDel><twSrc BELType="FF">microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0</twSrc><twDest BELType="FF">microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0</twDest><twDel>0.219</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.434</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0</twSrc><twDest BELType='FF'>microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X3Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt&lt;0&gt;</twComp><twBEL>microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y71.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y71.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt&lt;0&gt;</twComp><twBEL>microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Mcount_bit_cnt_xor&lt;0&gt;11_INV_0</twBEL><twBEL>microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.021</twRouteDel><twTotDel>0.434</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>95.2</twPctLog><twPctRoute>4.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/addr_tmp_5 (SLICE_X9Y18.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twUnconstPath anchorID="72" twDataPathType="twDataPathMinDelay" ><twTotDel>0.434</twTotDel><twSrc BELType="FF">microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/addr_tmp_5</twSrc><twDest BELType="FF">microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/addr_tmp_5</twDest><twDel>0.219</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.434</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/addr_tmp_5</twSrc><twDest BELType='FF'>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/addr_tmp_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X9Y18.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/addr_tmp&lt;5&gt;</twComp><twBEL>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/addr_tmp_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/addr_tmp&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y18.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/addr_tmp&lt;5&gt;</twComp><twBEL>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/Mcount_addr_tmp_xor&lt;5&gt;11</twBEL><twBEL>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/i_can_fifo/addr_tmp_5</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.021</twRouteDel><twTotDel>0.434</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>95.2</twPctLog><twPctRoute>4.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="73" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="74" twConstType="PATHBLOCK" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0 (SLICE_X8Y46.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twUnconstPath anchorID="76" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.586</twTotDel><twSrc BELType="FF">microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twDest><twDel>2.261</twDel><twSUTime>0.320</twSUTime><twTotPathDel>2.581</twTotPathDel><twClkSkew dest = "0.512" src = "0.390">-0.122</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X37Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.870</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twComp><twBEL>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET_rt</twBEL><twBEL>microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twBEL></twPathDel><twLogDel>0.711</twLogDel><twRouteDel>1.870</twRouteDel><twTotDel>2.581</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0 (SLICE_X8Y46.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twUnconstPath anchorID="78" twDataPathType="twDataPathMinDelay" ><twTotDel>1.394</twTotDel><twSrc BELType="FF">microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twDest><twDel>1.364</twDel><twSUTime>-0.177</twSUTime><twTotPathDel>1.541</twTotPathDel><twClkSkew dest = "0.295" src = "0.148">-0.147</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X37Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y46.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twComp><twBEL>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET_rt</twBEL><twBEL>microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twBEL></twPathDel><twLogDel>0.375</twLogDel><twRouteDel>1.166</twRouteDel><twTotDel>1.541</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="79" twConstType="PATHBLOCK" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_microblaze_0_dlmb_POR_FF_I_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X32Y47.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twUnconstPath anchorID="81" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.414</twTotDel><twSrc BELType="FF">microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twDel>0.928</twDel><twSUTime>0.328</twSUTime><twTotPathDel>1.256</twTotPathDel><twClkSkew dest = "0.262" src = "0.293">0.031</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X37Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>microblaze_proc/microblaze_0_ilmb_LMB_Rst</twComp><twBEL>microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.719</twLogDel><twRouteDel>0.537</twRouteDel><twTotDel>1.256</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>57.2</twPctLog><twPctRoute>42.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_microblaze_0_dlmb_POR_FF_I_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X32Y47.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twUnconstPath anchorID="83" twDataPathType="twDataPathMinDelay" ><twTotDel>0.543</twTotDel><twSrc BELType="FF">microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twDel>0.511</twDel><twSUTime>-0.019</twSUTime><twTotPathDel>0.530</twTotPathDel><twClkSkew dest = "0.096" src = "0.109">0.013</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X37Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y47.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>microblaze_proc/microblaze_0_ilmb_LMB_Rst</twComp><twBEL>microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.313</twRouteDel><twTotDel>0.530</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="84" twConstType="PATHBLOCK" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_microblaze_0_ilmb_POR_FF_I_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X32Y47.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twUnconstPath anchorID="86" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.504</twTotDel><twSrc BELType="FF">microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twDel>0.928</twDel><twSUTime>0.418</twSUTime><twTotPathDel>1.346</twTotPathDel><twClkSkew dest = "0.262" src = "0.293">0.031</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X37Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>microblaze_proc/microblaze_0_ilmb_LMB_Rst</twComp><twBEL>microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.809</twLogDel><twRouteDel>0.537</twRouteDel><twTotDel>1.346</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>60.1</twPctLog><twPctRoute>39.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_microblaze_0_ilmb_POR_FF_I_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X32Y47.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twUnconstPath anchorID="88" twDataPathType="twDataPathMinDelay" ><twTotDel>0.554</twTotDel><twSrc BELType="FF">microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twDel>0.511</twDel><twSUTime>-0.030</twSUTime><twTotPathDel>0.541</twTotPathDel><twClkSkew dest = "0.096" src = "0.109">0.013</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X37Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y47.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>microblaze_proc/microblaze_0_ilmb_LMB_Rst</twComp><twBEL>microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.313</twRouteDel><twTotDel>0.541</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twUnmetConstCnt anchorID="89">0</twUnmetConstCnt><twDataSheet anchorID="90" twNameLen="15"><twClk2SUList anchorID="91" twDestWidth="6"><twDest>in_clk</twDest><twClk2SU><twSrc>in_clk</twSrc><twRiseRise>14.497</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="92"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>965530</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>44738</twConnCnt></twConstCov><twStats anchorID="93"></twStats></twSum><twFoot><twTimestamp>Tue Mar 19 11:18:42 2024 </twTimestamp></twFoot><twClientInfo anchorID="94"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 329 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
