Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "/home/d/elec/altera projects/elektor/trx/clkctrl_main.qsys" --block-symbol-file --output-directory="/home/d/elec/altera projects/elektor/trx/clkctrl_main" --family="Cyclone IV E" --part=EP4CE10E22C8
Progress: Loading trx/clkctrl_main.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 15.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clkctrl_main.altclkctrl_0: Targeting device family: Cyclone IV E.
: clkctrl_main.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "/home/d/elec/altera projects/elektor/trx/clkctrl_main.qsys" --synthesis=VERILOG --output-directory="/home/d/elec/altera projects/elektor/trx/clkctrl_main/synthesis" --family="Cyclone IV E" --part=EP4CE10E22C8
Progress: Loading trx/clkctrl_main.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 15.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clkctrl_main.altclkctrl_0: Targeting device family: Cyclone IV E.
: clkctrl_main.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: clkctrl_main: Generating clkctrl_main "clkctrl_main" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity clkctrl_main_altclkctrl_0.
Info: altclkctrl_0: "clkctrl_main" instantiated altclkctrl "altclkctrl_0"
Info: clkctrl_main: Done "clkctrl_main" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
