//DESIGN CODE
module encoder2to1(
    input a,b,
    input y
    );
or(y,!a,b);    
endmodule



//TEST BENCH
module encoder2to1_tb;
reg a,b;
wire y;
encoder2to1 uut(.a(a),.b(b),.y(y));
initial begin
a=1;b=0;#100;
a=0;b=1;#100;
end
endmodule
