# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../ram532.v" \
"../../../../proj_p1.srcs/sim_1/new/ram_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
