
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= LIMMEXT.Out=>B_EX.In                                    Premise(F3)
	S6= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                     Premise(F4)
	S7= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                         Premise(F5)
	S8= FU.Bub_IF=>CU_IF.Bub                                    Premise(F6)
	S9= FU.Halt_IF=>CU_IF.Halt                                  Premise(F7)
	S10= ICache.Hit=>CU_IF.ICacheHit                            Premise(F8)
	S11= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F9)
	S12= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F10)
	S13= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F11)
	S14= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F12)
	S15= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F13)
	S16= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F14)
	S17= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S18= ICache.Hit=>FU.ICacheHit                               Premise(F16)
	S19= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F17)
	S20= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F18)
	S21= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F19)
	S22= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F20)
	S23= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F21)
	S24= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F22)
	S25= IR_WB.Out20_16=>GPR.WReg                               Premise(F23)
	S26= IMMU.Addr=>IAddrReg.In                                 Premise(F24)
	S27= PC.Out=>ICache.IEA                                     Premise(F25)
	S28= ICache.IEA=addr                                        Path(S4,S27)
	S29= ICache.Hit=ICacheHit(addr)                             ICache-Search(S28)
	S30= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S29,S10)
	S31= FU.ICacheHit=ICacheHit(addr)                           Path(S29,S18)
	S32= PC.Out=>ICache.IEA                                     Premise(F26)
	S33= IMem.MEM8WordOut=>ICache.WData                         Premise(F27)
	S34= ICache.Out=>ICacheReg.In                               Premise(F28)
	S35= PC.Out=>IMMU.IEA                                       Premise(F29)
	S36= IMMU.IEA=addr                                          Path(S4,S35)
	S37= CP0.ASID=>IMMU.PID                                     Premise(F30)
	S38= IMMU.PID=pid                                           Path(S3,S37)
	S39= IMMU.Addr={pid,addr}                                   IMMU-Search(S38,S36)
	S40= IAddrReg.In={pid,addr}                                 Path(S39,S26)
	S41= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S38,S36)
	S42= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S41,S11)
	S43= IAddrReg.Out=>IMem.RAddr                               Premise(F31)
	S44= ICacheReg.Out=>IRMux.CacheData                         Premise(F32)
	S45= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F33)
	S46= IMem.Out=>IRMux.MemData                                Premise(F34)
	S47= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F35)
	S48= ICache.Out=>IR_ID.In                                   Premise(F36)
	S49= IRMux.Out=>IR_ID.In                                    Premise(F37)
	S50= ICache.Out=>IR_IMMU.In                                 Premise(F38)
	S51= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F39)
	S52= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F40)
	S53= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F41)
	S54= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F42)
	S55= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F43)
	S56= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F44)
	S57= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F45)
	S58= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F46)
	S59= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F47)
	S60= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F48)
	S61= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F49)
	S62= IR_EX.Out31_26=>CU_EX.Op                               Premise(F50)
	S63= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F51)
	S64= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F52)
	S65= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F53)
	S66= IR_ID.Out31_26=>CU_ID.Op                               Premise(F54)
	S67= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F55)
	S68= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F56)
	S69= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F57)
	S70= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F58)
	S71= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F59)
	S72= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F60)
	S73= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F61)
	S74= IR_WB.Out31_26=>CU_WB.Op                               Premise(F62)
	S75= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F63)
	S76= CtrlA_EX=0                                             Premise(F64)
	S77= CtrlB_EX=0                                             Premise(F65)
	S78= CtrlALUOut_MEM=0                                       Premise(F66)
	S79= CtrlALUOut_DMMU1=0                                     Premise(F67)
	S80= CtrlALUOut_DMMU2=0                                     Premise(F68)
	S81= CtrlALUOut_WB=0                                        Premise(F69)
	S82= CtrlA_MEM=0                                            Premise(F70)
	S83= CtrlA_WB=0                                             Premise(F71)
	S84= CtrlB_MEM=0                                            Premise(F72)
	S85= CtrlB_WB=0                                             Premise(F73)
	S86= CtrlICache=0                                           Premise(F74)
	S87= CtrlIMMU=0                                             Premise(F75)
	S88= CtrlIR_DMMU1=0                                         Premise(F76)
	S89= CtrlIR_DMMU2=0                                         Premise(F77)
	S90= CtrlIR_EX=0                                            Premise(F78)
	S91= CtrlIR_ID=0                                            Premise(F79)
	S92= CtrlIR_IMMU=1                                          Premise(F80)
	S93= CtrlIR_MEM=0                                           Premise(F81)
	S94= CtrlIR_WB=0                                            Premise(F82)
	S95= CtrlGPR=0                                              Premise(F83)
	S96= CtrlIAddrReg=1                                         Premise(F84)
	S97= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S40,S96)
	S98= CtrlPC=0                                               Premise(F85)
	S99= CtrlPCInc=0                                            Premise(F86)
	S100= PC[Out]=addr                                          PC-Hold(S1,S98,S99)
	S101= CtrlIMem=0                                            Premise(F87)
	S102= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S101)
	S103= CtrlICacheReg=1                                       Premise(F88)
	S104= CtrlASIDIn=0                                          Premise(F89)
	S105= CtrlCP0=0                                             Premise(F90)
	S106= CP0[ASID]=pid                                         CP0-Hold(S0,S105)
	S107= CtrlEPCIn=0                                           Premise(F91)
	S108= CtrlExCodeIn=0                                        Premise(F92)
	S109= CtrlIRMux=0                                           Premise(F93)
	S110= GPR[rS]=a                                             Premise(F94)

IMMU	S111= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S97)
	S112= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S97)
	S113= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S97)
	S114= PC.Out=addr                                           PC-Out(S100)
	S115= CP0.ASID=pid                                          CP0-Read-ASID(S106)
	S116= LIMMEXT.Out=>B_EX.In                                  Premise(F95)
	S117= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F96)
	S118= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F97)
	S119= FU.Bub_IF=>CU_IF.Bub                                  Premise(F98)
	S120= FU.Halt_IF=>CU_IF.Halt                                Premise(F99)
	S121= ICache.Hit=>CU_IF.ICacheHit                           Premise(F100)
	S122= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F101)
	S123= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F102)
	S124= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F103)
	S125= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F104)
	S126= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F105)
	S127= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F106)
	S128= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F107)
	S129= ICache.Hit=>FU.ICacheHit                              Premise(F108)
	S130= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F109)
	S131= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F110)
	S132= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F111)
	S133= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F112)
	S134= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F113)
	S135= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F114)
	S136= IR_WB.Out20_16=>GPR.WReg                              Premise(F115)
	S137= IMMU.Addr=>IAddrReg.In                                Premise(F116)
	S138= PC.Out=>ICache.IEA                                    Premise(F117)
	S139= ICache.IEA=addr                                       Path(S114,S138)
	S140= ICache.Hit=ICacheHit(addr)                            ICache-Search(S139)
	S141= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S140,S121)
	S142= FU.ICacheHit=ICacheHit(addr)                          Path(S140,S129)
	S143= PC.Out=>ICache.IEA                                    Premise(F118)
	S144= IMem.MEM8WordOut=>ICache.WData                        Premise(F119)
	S145= ICache.Out=>ICacheReg.In                              Premise(F120)
	S146= PC.Out=>IMMU.IEA                                      Premise(F121)
	S147= IMMU.IEA=addr                                         Path(S114,S146)
	S148= CP0.ASID=>IMMU.PID                                    Premise(F122)
	S149= IMMU.PID=pid                                          Path(S115,S148)
	S150= IMMU.Addr={pid,addr}                                  IMMU-Search(S149,S147)
	S151= IAddrReg.In={pid,addr}                                Path(S150,S137)
	S152= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S149,S147)
	S153= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S152,S122)
	S154= IAddrReg.Out=>IMem.RAddr                              Premise(F123)
	S155= IMem.RAddr={pid,addr}                                 Path(S111,S154)
	S156= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S155,S102)
	S157= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S155,S102)
	S158= ICache.WData=IMemGet8Word({pid,addr})                 Path(S157,S144)
	S159= ICacheReg.Out=>IRMux.CacheData                        Premise(F124)
	S160= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F125)
	S161= IMem.Out=>IRMux.MemData                               Premise(F126)
	S162= IRMux.MemData={12,rS,rD,UIMM}                         Path(S156,S161)
	S163= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S162)
	S164= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F127)
	S165= ICache.Out=>IR_ID.In                                  Premise(F128)
	S166= IRMux.Out=>IR_ID.In                                   Premise(F129)
	S167= IR_ID.In={12,rS,rD,UIMM}                              Path(S163,S166)
	S168= ICache.Out=>IR_IMMU.In                                Premise(F130)
	S169= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F131)
	S170= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F132)
	S171= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F133)
	S172= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F134)
	S173= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F135)
	S174= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F136)
	S175= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F137)
	S176= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F138)
	S177= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F139)
	S178= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F140)
	S179= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F141)
	S180= IR_EX.Out31_26=>CU_EX.Op                              Premise(F142)
	S181= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F143)
	S182= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F144)
	S183= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F145)
	S184= IR_ID.Out31_26=>CU_ID.Op                              Premise(F146)
	S185= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F147)
	S186= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F148)
	S187= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F149)
	S188= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F150)
	S189= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F151)
	S190= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F152)
	S191= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F153)
	S192= IR_WB.Out31_26=>CU_WB.Op                              Premise(F154)
	S193= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F155)
	S194= CtrlA_EX=0                                            Premise(F156)
	S195= CtrlB_EX=0                                            Premise(F157)
	S196= CtrlALUOut_MEM=0                                      Premise(F158)
	S197= CtrlALUOut_DMMU1=0                                    Premise(F159)
	S198= CtrlALUOut_DMMU2=0                                    Premise(F160)
	S199= CtrlALUOut_WB=0                                       Premise(F161)
	S200= CtrlA_MEM=0                                           Premise(F162)
	S201= CtrlA_WB=0                                            Premise(F163)
	S202= CtrlB_MEM=0                                           Premise(F164)
	S203= CtrlB_WB=0                                            Premise(F165)
	S204= CtrlICache=1                                          Premise(F166)
	S205= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S139,S158,S204)
	S206= CtrlIMMU=0                                            Premise(F167)
	S207= CtrlIR_DMMU1=0                                        Premise(F168)
	S208= CtrlIR_DMMU2=0                                        Premise(F169)
	S209= CtrlIR_EX=0                                           Premise(F170)
	S210= CtrlIR_ID=1                                           Premise(F171)
	S211= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S167,S210)
	S212= CtrlIR_IMMU=0                                         Premise(F172)
	S213= CtrlIR_MEM=0                                          Premise(F173)
	S214= CtrlIR_WB=0                                           Premise(F174)
	S215= CtrlGPR=0                                             Premise(F175)
	S216= GPR[rS]=a                                             GPR-Hold(S110,S215)
	S217= CtrlIAddrReg=0                                        Premise(F176)
	S218= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S97,S217)
	S219= CtrlPC=0                                              Premise(F177)
	S220= CtrlPCInc=1                                           Premise(F178)
	S221= PC[Out]=addr+4                                        PC-Inc(S100,S219,S220)
	S222= PC[CIA]=addr                                          PC-Inc(S100,S219,S220)
	S223= CtrlIMem=0                                            Premise(F179)
	S224= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S102,S223)
	S225= CtrlICacheReg=0                                       Premise(F180)
	S226= CtrlASIDIn=0                                          Premise(F181)
	S227= CtrlCP0=0                                             Premise(F182)
	S228= CP0[ASID]=pid                                         CP0-Hold(S106,S227)
	S229= CtrlEPCIn=0                                           Premise(F183)
	S230= CtrlExCodeIn=0                                        Premise(F184)
	S231= CtrlIRMux=0                                           Premise(F185)

ID	S232= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S211)
	S233= IR_ID.Out31_26=12                                     IR-Out(S211)
	S234= IR_ID.Out25_21=rS                                     IR-Out(S211)
	S235= IR_ID.Out20_16=rD                                     IR-Out(S211)
	S236= IR_ID.Out15_0=UIMM                                    IR-Out(S211)
	S237= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S218)
	S238= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S218)
	S239= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S218)
	S240= PC.Out=addr+4                                         PC-Out(S221)
	S241= PC.CIA=addr                                           PC-Out(S222)
	S242= PC.CIA31_28=addr[31:28]                               PC-Out(S222)
	S243= CP0.ASID=pid                                          CP0-Read-ASID(S228)
	S244= LIMMEXT.Out=>B_EX.In                                  Premise(F186)
	S245= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F187)
	S246= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F188)
	S247= FU.Bub_IF=>CU_IF.Bub                                  Premise(F189)
	S248= FU.Halt_IF=>CU_IF.Halt                                Premise(F190)
	S249= ICache.Hit=>CU_IF.ICacheHit                           Premise(F191)
	S250= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F192)
	S251= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F193)
	S252= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F194)
	S253= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F195)
	S254= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F196)
	S255= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F197)
	S256= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F198)
	S257= ICache.Hit=>FU.ICacheHit                              Premise(F199)
	S258= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F200)
	S259= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F201)
	S260= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F202)
	S261= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F203)
	S262= FU.InID2_RReg=5'b00000                                Premise(F204)
	S263= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F205)
	S264= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F206)
	S265= IR_WB.Out20_16=>GPR.WReg                              Premise(F207)
	S266= IMMU.Addr=>IAddrReg.In                                Premise(F208)
	S267= PC.Out=>ICache.IEA                                    Premise(F209)
	S268= ICache.IEA=addr+4                                     Path(S240,S267)
	S269= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S268)
	S270= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S269,S249)
	S271= FU.ICacheHit=ICacheHit(addr+4)                        Path(S269,S257)
	S272= PC.Out=>ICache.IEA                                    Premise(F210)
	S273= IMem.MEM8WordOut=>ICache.WData                        Premise(F211)
	S274= ICache.Out=>ICacheReg.In                              Premise(F212)
	S275= PC.Out=>IMMU.IEA                                      Premise(F213)
	S276= IMMU.IEA=addr+4                                       Path(S240,S275)
	S277= CP0.ASID=>IMMU.PID                                    Premise(F214)
	S278= IMMU.PID=pid                                          Path(S243,S277)
	S279= IMMU.Addr={pid,addr+4}                                IMMU-Search(S278,S276)
	S280= IAddrReg.In={pid,addr+4}                              Path(S279,S266)
	S281= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S278,S276)
	S282= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S281,S250)
	S283= IAddrReg.Out=>IMem.RAddr                              Premise(F215)
	S284= IMem.RAddr={pid,addr}                                 Path(S237,S283)
	S285= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S284,S224)
	S286= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S284,S224)
	S287= ICache.WData=IMemGet8Word({pid,addr})                 Path(S286,S273)
	S288= ICacheReg.Out=>IRMux.CacheData                        Premise(F216)
	S289= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F217)
	S290= IMem.Out=>IRMux.MemData                               Premise(F218)
	S291= IRMux.MemData={12,rS,rD,UIMM}                         Path(S285,S290)
	S292= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S291)
	S293= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F219)
	S294= ICache.Out=>IR_ID.In                                  Premise(F220)
	S295= IRMux.Out=>IR_ID.In                                   Premise(F221)
	S296= IR_ID.In={12,rS,rD,UIMM}                              Path(S292,S295)
	S297= ICache.Out=>IR_IMMU.In                                Premise(F222)
	S298= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F223)
	S299= LIMMEXT.In=UIMM                                       Path(S236,S298)
	S300= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S299)
	S301= B_EX.In={16{0},UIMM}                                  Path(S300,S244)
	S302= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F224)
	S303= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F225)
	S304= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F226)
	S305= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F227)
	S306= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F228)
	S307= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F229)
	S308= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F230)
	S309= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F231)
	S310= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F232)
	S311= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F233)
	S312= IR_EX.Out31_26=>CU_EX.Op                              Premise(F234)
	S313= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F235)
	S314= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F236)
	S315= CU_ID.IRFunc1=rD                                      Path(S235,S314)
	S316= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F237)
	S317= CU_ID.IRFunc2=rS                                      Path(S234,S316)
	S318= IR_ID.Out31_26=>CU_ID.Op                              Premise(F238)
	S319= CU_ID.Op=12                                           Path(S233,S318)
	S320= CU_ID.Func=alu_add                                    CU_ID(S319)
	S321= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F239)
	S322= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F240)
	S323= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F241)
	S324= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F242)
	S325= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F243)
	S326= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F244)
	S327= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F245)
	S328= IR_WB.Out31_26=>CU_WB.Op                              Premise(F246)
	S329= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F247)
	S330= CtrlA_EX=1                                            Premise(F248)
	S331= CtrlB_EX=1                                            Premise(F249)
	S332= [B_EX]={16{0},UIMM}                                   B_EX-Write(S301,S331)
	S333= CtrlALUOut_MEM=0                                      Premise(F250)
	S334= CtrlALUOut_DMMU1=0                                    Premise(F251)
	S335= CtrlALUOut_DMMU2=0                                    Premise(F252)
	S336= CtrlALUOut_WB=0                                       Premise(F253)
	S337= CtrlA_MEM=0                                           Premise(F254)
	S338= CtrlA_WB=0                                            Premise(F255)
	S339= CtrlB_MEM=0                                           Premise(F256)
	S340= CtrlB_WB=0                                            Premise(F257)
	S341= CtrlICache=0                                          Premise(F258)
	S342= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S205,S341)
	S343= CtrlIMMU=0                                            Premise(F259)
	S344= CtrlIR_DMMU1=0                                        Premise(F260)
	S345= CtrlIR_DMMU2=0                                        Premise(F261)
	S346= CtrlIR_EX=1                                           Premise(F262)
	S347= CtrlIR_ID=0                                           Premise(F263)
	S348= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S211,S347)
	S349= CtrlIR_IMMU=0                                         Premise(F264)
	S350= CtrlIR_MEM=0                                          Premise(F265)
	S351= CtrlIR_WB=0                                           Premise(F266)
	S352= CtrlGPR=0                                             Premise(F267)
	S353= GPR[rS]=a                                             GPR-Hold(S216,S352)
	S354= CtrlIAddrReg=0                                        Premise(F268)
	S355= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S218,S354)
	S356= CtrlPC=0                                              Premise(F269)
	S357= CtrlPCInc=0                                           Premise(F270)
	S358= PC[CIA]=addr                                          PC-Hold(S222,S357)
	S359= PC[Out]=addr+4                                        PC-Hold(S221,S356,S357)
	S360= CtrlIMem=0                                            Premise(F271)
	S361= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S224,S360)
	S362= CtrlICacheReg=0                                       Premise(F272)
	S363= CtrlASIDIn=0                                          Premise(F273)
	S364= CtrlCP0=0                                             Premise(F274)
	S365= CP0[ASID]=pid                                         CP0-Hold(S228,S364)
	S366= CtrlEPCIn=0                                           Premise(F275)
	S367= CtrlExCodeIn=0                                        Premise(F276)
	S368= CtrlIRMux=0                                           Premise(F277)

EX	S369= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S332)
	S370= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S332)
	S371= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S332)
	S372= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S348)
	S373= IR_ID.Out31_26=12                                     IR-Out(S348)
	S374= IR_ID.Out25_21=rS                                     IR-Out(S348)
	S375= IR_ID.Out20_16=rD                                     IR-Out(S348)
	S376= IR_ID.Out15_0=UIMM                                    IR-Out(S348)
	S377= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S355)
	S378= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S355)
	S379= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S355)
	S380= PC.CIA=addr                                           PC-Out(S358)
	S381= PC.CIA31_28=addr[31:28]                               PC-Out(S358)
	S382= PC.Out=addr+4                                         PC-Out(S359)
	S383= CP0.ASID=pid                                          CP0-Read-ASID(S365)
	S384= LIMMEXT.Out=>B_EX.In                                  Premise(F278)
	S385= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F279)
	S386= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F280)
	S387= FU.Bub_IF=>CU_IF.Bub                                  Premise(F281)
	S388= FU.Halt_IF=>CU_IF.Halt                                Premise(F282)
	S389= ICache.Hit=>CU_IF.ICacheHit                           Premise(F283)
	S390= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F284)
	S391= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F285)
	S392= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F286)
	S393= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F287)
	S394= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F288)
	S395= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F289)
	S396= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F290)
	S397= ICache.Hit=>FU.ICacheHit                              Premise(F291)
	S398= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F292)
	S399= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F293)
	S400= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F294)
	S401= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F295)
	S402= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F296)
	S403= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F297)
	S404= IR_WB.Out20_16=>GPR.WReg                              Premise(F298)
	S405= IMMU.Addr=>IAddrReg.In                                Premise(F299)
	S406= PC.Out=>ICache.IEA                                    Premise(F300)
	S407= ICache.IEA=addr+4                                     Path(S382,S406)
	S408= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S407)
	S409= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S408,S389)
	S410= FU.ICacheHit=ICacheHit(addr+4)                        Path(S408,S397)
	S411= PC.Out=>ICache.IEA                                    Premise(F301)
	S412= IMem.MEM8WordOut=>ICache.WData                        Premise(F302)
	S413= ICache.Out=>ICacheReg.In                              Premise(F303)
	S414= PC.Out=>IMMU.IEA                                      Premise(F304)
	S415= IMMU.IEA=addr+4                                       Path(S382,S414)
	S416= CP0.ASID=>IMMU.PID                                    Premise(F305)
	S417= IMMU.PID=pid                                          Path(S383,S416)
	S418= IMMU.Addr={pid,addr+4}                                IMMU-Search(S417,S415)
	S419= IAddrReg.In={pid,addr+4}                              Path(S418,S405)
	S420= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S417,S415)
	S421= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S420,S390)
	S422= IAddrReg.Out=>IMem.RAddr                              Premise(F306)
	S423= IMem.RAddr={pid,addr}                                 Path(S377,S422)
	S424= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S423,S361)
	S425= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S423,S361)
	S426= ICache.WData=IMemGet8Word({pid,addr})                 Path(S425,S412)
	S427= ICacheReg.Out=>IRMux.CacheData                        Premise(F307)
	S428= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F308)
	S429= IMem.Out=>IRMux.MemData                               Premise(F309)
	S430= IRMux.MemData={12,rS,rD,UIMM}                         Path(S424,S429)
	S431= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S430)
	S432= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F310)
	S433= ICache.Out=>IR_ID.In                                  Premise(F311)
	S434= IRMux.Out=>IR_ID.In                                   Premise(F312)
	S435= IR_ID.In={12,rS,rD,UIMM}                              Path(S431,S434)
	S436= ICache.Out=>IR_IMMU.In                                Premise(F313)
	S437= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F314)
	S438= LIMMEXT.In=UIMM                                       Path(S376,S437)
	S439= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S438)
	S440= B_EX.In={16{0},UIMM}                                  Path(S439,S384)
	S441= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F315)
	S442= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F316)
	S443= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F317)
	S444= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F318)
	S445= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F319)
	S446= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F320)
	S447= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F321)
	S448= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F322)
	S449= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F323)
	S450= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F324)
	S451= IR_EX.Out31_26=>CU_EX.Op                              Premise(F325)
	S452= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F326)
	S453= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F327)
	S454= CU_ID.IRFunc1=rD                                      Path(S375,S453)
	S455= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F328)
	S456= CU_ID.IRFunc2=rS                                      Path(S374,S455)
	S457= IR_ID.Out31_26=>CU_ID.Op                              Premise(F329)
	S458= CU_ID.Op=12                                           Path(S373,S457)
	S459= CU_ID.Func=alu_add                                    CU_ID(S458)
	S460= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F330)
	S461= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F331)
	S462= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F332)
	S463= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F333)
	S464= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F334)
	S465= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F335)
	S466= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F336)
	S467= IR_WB.Out31_26=>CU_WB.Op                              Premise(F337)
	S468= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F338)
	S469= CtrlA_EX=0                                            Premise(F339)
	S470= CtrlB_EX=0                                            Premise(F340)
	S471= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S332,S470)
	S472= CtrlALUOut_MEM=1                                      Premise(F341)
	S473= CtrlALUOut_DMMU1=0                                    Premise(F342)
	S474= CtrlALUOut_DMMU2=0                                    Premise(F343)
	S475= CtrlALUOut_WB=0                                       Premise(F344)
	S476= CtrlA_MEM=0                                           Premise(F345)
	S477= CtrlA_WB=0                                            Premise(F346)
	S478= CtrlB_MEM=0                                           Premise(F347)
	S479= CtrlB_WB=0                                            Premise(F348)
	S480= CtrlICache=0                                          Premise(F349)
	S481= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S342,S480)
	S482= CtrlIMMU=0                                            Premise(F350)
	S483= CtrlIR_DMMU1=0                                        Premise(F351)
	S484= CtrlIR_DMMU2=0                                        Premise(F352)
	S485= CtrlIR_EX=0                                           Premise(F353)
	S486= CtrlIR_ID=0                                           Premise(F354)
	S487= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S348,S486)
	S488= CtrlIR_IMMU=0                                         Premise(F355)
	S489= CtrlIR_MEM=1                                          Premise(F356)
	S490= CtrlIR_WB=0                                           Premise(F357)
	S491= CtrlGPR=0                                             Premise(F358)
	S492= GPR[rS]=a                                             GPR-Hold(S353,S491)
	S493= CtrlIAddrReg=0                                        Premise(F359)
	S494= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S355,S493)
	S495= CtrlPC=0                                              Premise(F360)
	S496= CtrlPCInc=0                                           Premise(F361)
	S497= PC[CIA]=addr                                          PC-Hold(S358,S496)
	S498= PC[Out]=addr+4                                        PC-Hold(S359,S495,S496)
	S499= CtrlIMem=0                                            Premise(F362)
	S500= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S361,S499)
	S501= CtrlICacheReg=0                                       Premise(F363)
	S502= CtrlASIDIn=0                                          Premise(F364)
	S503= CtrlCP0=0                                             Premise(F365)
	S504= CP0[ASID]=pid                                         CP0-Hold(S365,S503)
	S505= CtrlEPCIn=0                                           Premise(F366)
	S506= CtrlExCodeIn=0                                        Premise(F367)
	S507= CtrlIRMux=0                                           Premise(F368)

MEM	S508= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S471)
	S509= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S471)
	S510= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S471)
	S511= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S487)
	S512= IR_ID.Out31_26=12                                     IR-Out(S487)
	S513= IR_ID.Out25_21=rS                                     IR-Out(S487)
	S514= IR_ID.Out20_16=rD                                     IR-Out(S487)
	S515= IR_ID.Out15_0=UIMM                                    IR-Out(S487)
	S516= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S494)
	S517= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S494)
	S518= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S494)
	S519= PC.CIA=addr                                           PC-Out(S497)
	S520= PC.CIA31_28=addr[31:28]                               PC-Out(S497)
	S521= PC.Out=addr+4                                         PC-Out(S498)
	S522= CP0.ASID=pid                                          CP0-Read-ASID(S504)
	S523= LIMMEXT.Out=>B_EX.In                                  Premise(F369)
	S524= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F370)
	S525= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F371)
	S526= FU.Bub_IF=>CU_IF.Bub                                  Premise(F372)
	S527= FU.Halt_IF=>CU_IF.Halt                                Premise(F373)
	S528= ICache.Hit=>CU_IF.ICacheHit                           Premise(F374)
	S529= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F375)
	S530= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F376)
	S531= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F377)
	S532= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F378)
	S533= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F379)
	S534= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F380)
	S535= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F381)
	S536= ICache.Hit=>FU.ICacheHit                              Premise(F382)
	S537= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F383)
	S538= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F384)
	S539= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F385)
	S540= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F386)
	S541= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F387)
	S542= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F388)
	S543= IR_WB.Out20_16=>GPR.WReg                              Premise(F389)
	S544= IMMU.Addr=>IAddrReg.In                                Premise(F390)
	S545= PC.Out=>ICache.IEA                                    Premise(F391)
	S546= ICache.IEA=addr+4                                     Path(S521,S545)
	S547= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S546)
	S548= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S547,S528)
	S549= FU.ICacheHit=ICacheHit(addr+4)                        Path(S547,S536)
	S550= PC.Out=>ICache.IEA                                    Premise(F392)
	S551= IMem.MEM8WordOut=>ICache.WData                        Premise(F393)
	S552= ICache.Out=>ICacheReg.In                              Premise(F394)
	S553= PC.Out=>IMMU.IEA                                      Premise(F395)
	S554= IMMU.IEA=addr+4                                       Path(S521,S553)
	S555= CP0.ASID=>IMMU.PID                                    Premise(F396)
	S556= IMMU.PID=pid                                          Path(S522,S555)
	S557= IMMU.Addr={pid,addr+4}                                IMMU-Search(S556,S554)
	S558= IAddrReg.In={pid,addr+4}                              Path(S557,S544)
	S559= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S556,S554)
	S560= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S559,S529)
	S561= IAddrReg.Out=>IMem.RAddr                              Premise(F397)
	S562= IMem.RAddr={pid,addr}                                 Path(S516,S561)
	S563= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S562,S500)
	S564= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S562,S500)
	S565= ICache.WData=IMemGet8Word({pid,addr})                 Path(S564,S551)
	S566= ICacheReg.Out=>IRMux.CacheData                        Premise(F398)
	S567= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F399)
	S568= IMem.Out=>IRMux.MemData                               Premise(F400)
	S569= IRMux.MemData={12,rS,rD,UIMM}                         Path(S563,S568)
	S570= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S569)
	S571= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F401)
	S572= ICache.Out=>IR_ID.In                                  Premise(F402)
	S573= IRMux.Out=>IR_ID.In                                   Premise(F403)
	S574= IR_ID.In={12,rS,rD,UIMM}                              Path(S570,S573)
	S575= ICache.Out=>IR_IMMU.In                                Premise(F404)
	S576= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F405)
	S577= LIMMEXT.In=UIMM                                       Path(S515,S576)
	S578= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S577)
	S579= B_EX.In={16{0},UIMM}                                  Path(S578,S523)
	S580= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F406)
	S581= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F407)
	S582= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F408)
	S583= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F409)
	S584= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F410)
	S585= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F411)
	S586= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F412)
	S587= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F413)
	S588= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F414)
	S589= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F415)
	S590= IR_EX.Out31_26=>CU_EX.Op                              Premise(F416)
	S591= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F417)
	S592= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F418)
	S593= CU_ID.IRFunc1=rD                                      Path(S514,S592)
	S594= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F419)
	S595= CU_ID.IRFunc2=rS                                      Path(S513,S594)
	S596= IR_ID.Out31_26=>CU_ID.Op                              Premise(F420)
	S597= CU_ID.Op=12                                           Path(S512,S596)
	S598= CU_ID.Func=alu_add                                    CU_ID(S597)
	S599= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F421)
	S600= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F422)
	S601= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F423)
	S602= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F424)
	S603= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F425)
	S604= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F426)
	S605= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F427)
	S606= IR_WB.Out31_26=>CU_WB.Op                              Premise(F428)
	S607= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F429)
	S608= CtrlA_EX=0                                            Premise(F430)
	S609= CtrlB_EX=0                                            Premise(F431)
	S610= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S471,S609)
	S611= CtrlALUOut_MEM=0                                      Premise(F432)
	S612= CtrlALUOut_DMMU1=1                                    Premise(F433)
	S613= CtrlALUOut_DMMU2=0                                    Premise(F434)
	S614= CtrlALUOut_WB=1                                       Premise(F435)
	S615= CtrlA_MEM=0                                           Premise(F436)
	S616= CtrlA_WB=1                                            Premise(F437)
	S617= CtrlB_MEM=0                                           Premise(F438)
	S618= CtrlB_WB=1                                            Premise(F439)
	S619= CtrlICache=0                                          Premise(F440)
	S620= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S481,S619)
	S621= CtrlIMMU=0                                            Premise(F441)
	S622= CtrlIR_DMMU1=1                                        Premise(F442)
	S623= CtrlIR_DMMU2=0                                        Premise(F443)
	S624= CtrlIR_EX=0                                           Premise(F444)
	S625= CtrlIR_ID=0                                           Premise(F445)
	S626= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S487,S625)
	S627= CtrlIR_IMMU=0                                         Premise(F446)
	S628= CtrlIR_MEM=0                                          Premise(F447)
	S629= CtrlIR_WB=1                                           Premise(F448)
	S630= CtrlGPR=0                                             Premise(F449)
	S631= GPR[rS]=a                                             GPR-Hold(S492,S630)
	S632= CtrlIAddrReg=0                                        Premise(F450)
	S633= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S494,S632)
	S634= CtrlPC=0                                              Premise(F451)
	S635= CtrlPCInc=0                                           Premise(F452)
	S636= PC[CIA]=addr                                          PC-Hold(S497,S635)
	S637= PC[Out]=addr+4                                        PC-Hold(S498,S634,S635)
	S638= CtrlIMem=0                                            Premise(F453)
	S639= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S500,S638)
	S640= CtrlICacheReg=0                                       Premise(F454)
	S641= CtrlASIDIn=0                                          Premise(F455)
	S642= CtrlCP0=0                                             Premise(F456)
	S643= CP0[ASID]=pid                                         CP0-Hold(S504,S642)
	S644= CtrlEPCIn=0                                           Premise(F457)
	S645= CtrlExCodeIn=0                                        Premise(F458)
	S646= CtrlIRMux=0                                           Premise(F459)

WB	S647= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S610)
	S648= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S610)
	S649= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S610)
	S650= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S626)
	S651= IR_ID.Out31_26=12                                     IR-Out(S626)
	S652= IR_ID.Out25_21=rS                                     IR-Out(S626)
	S653= IR_ID.Out20_16=rD                                     IR-Out(S626)
	S654= IR_ID.Out15_0=UIMM                                    IR-Out(S626)
	S655= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S633)
	S656= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S633)
	S657= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S633)
	S658= PC.CIA=addr                                           PC-Out(S636)
	S659= PC.CIA31_28=addr[31:28]                               PC-Out(S636)
	S660= PC.Out=addr+4                                         PC-Out(S637)
	S661= CP0.ASID=pid                                          CP0-Read-ASID(S643)
	S662= LIMMEXT.Out=>B_EX.In                                  Premise(F642)
	S663= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F643)
	S664= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F644)
	S665= FU.Bub_IF=>CU_IF.Bub                                  Premise(F645)
	S666= FU.Halt_IF=>CU_IF.Halt                                Premise(F646)
	S667= ICache.Hit=>CU_IF.ICacheHit                           Premise(F647)
	S668= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F648)
	S669= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F649)
	S670= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F650)
	S671= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F651)
	S672= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F652)
	S673= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F653)
	S674= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F654)
	S675= ICache.Hit=>FU.ICacheHit                              Premise(F655)
	S676= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F656)
	S677= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F657)
	S678= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F658)
	S679= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F659)
	S680= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F660)
	S681= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F661)
	S682= IR_WB.Out20_16=>GPR.WReg                              Premise(F662)
	S683= IMMU.Addr=>IAddrReg.In                                Premise(F663)
	S684= PC.Out=>ICache.IEA                                    Premise(F664)
	S685= ICache.IEA=addr+4                                     Path(S660,S684)
	S686= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S685)
	S687= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S686,S667)
	S688= FU.ICacheHit=ICacheHit(addr+4)                        Path(S686,S675)
	S689= PC.Out=>ICache.IEA                                    Premise(F665)
	S690= IMem.MEM8WordOut=>ICache.WData                        Premise(F666)
	S691= ICache.Out=>ICacheReg.In                              Premise(F667)
	S692= PC.Out=>IMMU.IEA                                      Premise(F668)
	S693= IMMU.IEA=addr+4                                       Path(S660,S692)
	S694= CP0.ASID=>IMMU.PID                                    Premise(F669)
	S695= IMMU.PID=pid                                          Path(S661,S694)
	S696= IMMU.Addr={pid,addr+4}                                IMMU-Search(S695,S693)
	S697= IAddrReg.In={pid,addr+4}                              Path(S696,S683)
	S698= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S695,S693)
	S699= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S698,S668)
	S700= IAddrReg.Out=>IMem.RAddr                              Premise(F670)
	S701= IMem.RAddr={pid,addr}                                 Path(S655,S700)
	S702= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S701,S639)
	S703= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S701,S639)
	S704= ICache.WData=IMemGet8Word({pid,addr})                 Path(S703,S690)
	S705= ICacheReg.Out=>IRMux.CacheData                        Premise(F671)
	S706= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F672)
	S707= IMem.Out=>IRMux.MemData                               Premise(F673)
	S708= IRMux.MemData={12,rS,rD,UIMM}                         Path(S702,S707)
	S709= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S708)
	S710= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F674)
	S711= ICache.Out=>IR_ID.In                                  Premise(F675)
	S712= IRMux.Out=>IR_ID.In                                   Premise(F676)
	S713= IR_ID.In={12,rS,rD,UIMM}                              Path(S709,S712)
	S714= ICache.Out=>IR_IMMU.In                                Premise(F677)
	S715= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F678)
	S716= LIMMEXT.In=UIMM                                       Path(S654,S715)
	S717= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S716)
	S718= B_EX.In={16{0},UIMM}                                  Path(S717,S662)
	S719= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F679)
	S720= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F680)
	S721= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F681)
	S722= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F682)
	S723= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F683)
	S724= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F684)
	S725= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F685)
	S726= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F686)
	S727= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F687)
	S728= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F688)
	S729= IR_EX.Out31_26=>CU_EX.Op                              Premise(F689)
	S730= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F690)
	S731= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F691)
	S732= CU_ID.IRFunc1=rD                                      Path(S653,S731)
	S733= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F692)
	S734= CU_ID.IRFunc2=rS                                      Path(S652,S733)
	S735= IR_ID.Out31_26=>CU_ID.Op                              Premise(F693)
	S736= CU_ID.Op=12                                           Path(S651,S735)
	S737= CU_ID.Func=alu_add                                    CU_ID(S736)
	S738= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F694)
	S739= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F695)
	S740= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F696)
	S741= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F697)
	S742= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F698)
	S743= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F699)
	S744= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F700)
	S745= IR_WB.Out31_26=>CU_WB.Op                              Premise(F701)
	S746= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F702)
	S747= CtrlA_EX=0                                            Premise(F703)
	S748= CtrlB_EX=0                                            Premise(F704)
	S749= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S610,S748)
	S750= CtrlALUOut_MEM=0                                      Premise(F705)
	S751= CtrlALUOut_DMMU1=0                                    Premise(F706)
	S752= CtrlALUOut_DMMU2=0                                    Premise(F707)
	S753= CtrlALUOut_WB=0                                       Premise(F708)
	S754= CtrlA_MEM=0                                           Premise(F709)
	S755= CtrlA_WB=0                                            Premise(F710)
	S756= CtrlB_MEM=0                                           Premise(F711)
	S757= CtrlB_WB=0                                            Premise(F712)
	S758= CtrlICache=0                                          Premise(F713)
	S759= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S620,S758)
	S760= CtrlIMMU=0                                            Premise(F714)
	S761= CtrlIR_DMMU1=0                                        Premise(F715)
	S762= CtrlIR_DMMU2=0                                        Premise(F716)
	S763= CtrlIR_EX=0                                           Premise(F717)
	S764= CtrlIR_ID=0                                           Premise(F718)
	S765= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S626,S764)
	S766= CtrlIR_IMMU=0                                         Premise(F719)
	S767= CtrlIR_MEM=0                                          Premise(F720)
	S768= CtrlIR_WB=0                                           Premise(F721)
	S769= CtrlGPR=1                                             Premise(F722)
	S770= CtrlIAddrReg=0                                        Premise(F723)
	S771= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S633,S770)
	S772= CtrlPC=0                                              Premise(F724)
	S773= CtrlPCInc=0                                           Premise(F725)
	S774= PC[CIA]=addr                                          PC-Hold(S636,S773)
	S775= PC[Out]=addr+4                                        PC-Hold(S637,S772,S773)
	S776= CtrlIMem=0                                            Premise(F726)
	S777= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S639,S776)
	S778= CtrlICacheReg=0                                       Premise(F727)
	S779= CtrlASIDIn=0                                          Premise(F728)
	S780= CtrlCP0=0                                             Premise(F729)
	S781= CP0[ASID]=pid                                         CP0-Hold(S643,S780)
	S782= CtrlEPCIn=0                                           Premise(F730)
	S783= CtrlExCodeIn=0                                        Premise(F731)
	S784= CtrlIRMux=0                                           Premise(F732)

POST	S749= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S610,S748)
	S759= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S620,S758)
	S765= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S626,S764)
	S771= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S633,S770)
	S774= PC[CIA]=addr                                          PC-Hold(S636,S773)
	S775= PC[Out]=addr+4                                        PC-Hold(S637,S772,S773)
	S777= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S639,S776)
	S781= CP0[ASID]=pid                                         CP0-Hold(S643,S780)

