

================================================================
== Vitis HLS Report for 'forward_fcc'
================================================================
* Date:           Mon Apr 25 19:29:47 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        forward_fcc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  14.512 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Lread_w_VITIS_LOOP_26_1  |        ?|        ?|        78|          1|          1|      ?|       yes|
        |- Loop 2                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 3                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- LOOP1                    |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + LOOP2                   |        ?|        ?|        11|          4|          1|      ?|       yes|
        |- Loop 5                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 78
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 4, depth = 11
  * Pipeline-4: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 135
* Pipeline : 5
  Pipeline-0 : II = 1, D = 78, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 }
  Pipeline-1 : II = 1, D = 3, States = { 90 91 92 }
  Pipeline-2 : II = 1, D = 3, States = { 103 104 105 }
  Pipeline-3 : II = 4, D = 11, States = { 115 116 117 118 119 120 121 122 123 124 125 }
  Pipeline-4 : II = 1, D = 3, States = { 128 129 130 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 82 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 4 
82 --> 83 
83 --> 84 93 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 93 91 
91 --> 92 
92 --> 90 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 106 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 106 104 
104 --> 105 
105 --> 103 
106 --> 107 
107 --> 108 127 135 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 126 123 
123 --> 124 
124 --> 125 
125 --> 115 
126 --> 107 
127 --> 128 
128 --> 131 129 
129 --> 130 
130 --> 128 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 136 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim"   --->   Operation 136 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 137 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim"   --->   Operation 137 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 138 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 138 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 139 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y"   --->   Operation 139 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 140 [1/1] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 140 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 141 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 141 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%ybuf = alloca i32 1" [forward_fcc/fwprop.cpp:21]   --->   Operation 142 'alloca' 'ybuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%bbuf = alloca i32 1" [forward_fcc/fwprop.cpp:22]   --->   Operation 143 'alloca' 'bbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%wbuf = alloca i32 1" [forward_fcc/fwprop.cpp:23]   --->   Operation 144 'alloca' 'wbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i32 %xdim_read" [forward_fcc/fwprop.cpp:25]   --->   Operation 145 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%cast = zext i32 %ydim_read"   --->   Operation 146 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %xdim_read"   --->   Operation 147 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast2"   --->   Operation 148 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 149 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_2, i32 0, i32 0, void @empty_7, i32 0, i32 200, void @empty_10, void @empty_16, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_13, void @empty, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_13, void @empty_6, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_13, void @empty_15, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_13, void @empty_3, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_13, void @empty_4, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_13, void @empty_14, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_13, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast2"   --->   Operation 167 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (1.58ns)   --->   "%br_ln25 = br void" [forward_fcc/fwprop.cpp:25]   --->   Operation 168 'br' 'br_ln25' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.27>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %.lr.ph18, i64 %add_ln25_2, void %BurstBB" [forward_fcc/fwprop.cpp:25]   --->   Operation 169 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (3.52ns)   --->   "%add_ln25_2 = add i64 %indvar_flatten, i64 1" [forward_fcc/fwprop.cpp:25]   --->   Operation 170 'add' 'add_ln25_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (2.77ns)   --->   "%icmp_ln25 = icmp_eq  i64 %indvar_flatten, i64 %bound" [forward_fcc/fwprop.cpp:25]   --->   Operation 171 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %._crit_edge14.loopexit, void %._crit_edge19.loopexit" [forward_fcc/fwprop.cpp:25]   --->   Operation 172 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [68/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 173 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.27>
ST_5 : Operation 174 [67/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 174 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.27>
ST_6 : Operation 175 [66/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 175 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.27>
ST_7 : Operation 176 [65/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 176 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.27>
ST_8 : Operation 177 [64/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 177 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.27>
ST_9 : Operation 178 [63/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 178 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.27>
ST_10 : Operation 179 [62/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 179 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.27>
ST_11 : Operation 180 [61/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 180 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.27>
ST_12 : Operation 181 [60/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 181 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.27>
ST_13 : Operation 182 [59/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 182 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.27>
ST_14 : Operation 183 [58/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 183 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.27>
ST_15 : Operation 184 [57/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 184 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.27>
ST_16 : Operation 185 [56/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 185 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.27>
ST_17 : Operation 186 [55/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 186 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.27>
ST_18 : Operation 187 [54/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 187 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.27>
ST_19 : Operation 188 [53/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 188 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.27>
ST_20 : Operation 189 [52/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 189 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.27>
ST_21 : Operation 190 [51/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 190 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.27>
ST_22 : Operation 191 [50/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 191 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.27>
ST_23 : Operation 192 [49/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 192 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.27>
ST_24 : Operation 193 [48/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 193 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.27>
ST_25 : Operation 194 [47/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 194 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.27>
ST_26 : Operation 195 [46/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 195 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.27>
ST_27 : Operation 196 [45/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 196 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.27>
ST_28 : Operation 197 [44/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 197 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.27>
ST_29 : Operation 198 [43/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 198 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.27>
ST_30 : Operation 199 [42/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 199 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.27>
ST_31 : Operation 200 [41/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 200 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.27>
ST_32 : Operation 201 [40/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 201 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.27>
ST_33 : Operation 202 [39/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 202 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.27>
ST_34 : Operation 203 [38/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 203 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.27>
ST_35 : Operation 204 [37/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 204 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.27>
ST_36 : Operation 205 [36/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 205 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.27>
ST_37 : Operation 206 [35/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 206 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.27>
ST_38 : Operation 207 [34/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 207 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.27>
ST_39 : Operation 208 [33/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 208 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.27>
ST_40 : Operation 209 [32/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 209 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.27>
ST_41 : Operation 210 [1/1] (0.00ns)   --->   "%i = phi i32 0, void %.lr.ph18, i32 %select_ln25_1, void %BurstBB" [forward_fcc/fwprop.cpp:25]   --->   Operation 210 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 211 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph18, i32 %add_ln26, void %BurstBB" [forward_fcc/fwprop.cpp:26]   --->   Operation 211 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 212 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 212 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 213 [31/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 213 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.27>
ST_42 : Operation 214 [30/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 214 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.27>
ST_43 : Operation 215 [29/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 215 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.27>
ST_44 : Operation 216 [28/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 216 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.27>
ST_45 : Operation 217 [27/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 217 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.27>
ST_46 : Operation 218 [26/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 218 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.27>
ST_47 : Operation 219 [25/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 219 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.27>
ST_48 : Operation 220 [24/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 220 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.27>
ST_49 : Operation 221 [23/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 221 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.27>
ST_50 : Operation 222 [22/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 222 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.27>
ST_51 : Operation 223 [21/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 223 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.27>
ST_52 : Operation 224 [20/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 224 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.27>
ST_53 : Operation 225 [19/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 225 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.27>
ST_54 : Operation 226 [18/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 226 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.27>
ST_55 : Operation 227 [17/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 227 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.27>
ST_56 : Operation 228 [16/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 228 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.27>
ST_57 : Operation 229 [15/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 229 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.27>
ST_58 : Operation 230 [14/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 230 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.27>
ST_59 : Operation 231 [13/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 231 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.27>
ST_60 : Operation 232 [12/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 232 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.27>
ST_61 : Operation 233 [11/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 233 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.27>
ST_62 : Operation 234 [10/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 234 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.27>
ST_63 : Operation 235 [9/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 235 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.27>
ST_64 : Operation 236 [8/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 236 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.27>
ST_65 : Operation 237 [7/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 237 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.27>
ST_66 : Operation 238 [6/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 238 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.27>
ST_67 : Operation 239 [5/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 239 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.27>
ST_68 : Operation 240 [4/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 240 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.72>
ST_69 : Operation 241 [1/1] (2.55ns)   --->   "%add_ln25 = add i32 %i, i32 1" [forward_fcc/fwprop.cpp:25]   --->   Operation 241 'add' 'add_ln25' <Predicate = (!icmp_ln25)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 242 [1/1] (2.47ns)   --->   "%icmp_ln26 = icmp_eq  i32 %j, i32 %xdim_read" [forward_fcc/fwprop.cpp:26]   --->   Operation 242 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln25)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 243 [1/1] (0.69ns)   --->   "%select_ln25 = select i1 %icmp_ln26, i32 0, i32 %j" [forward_fcc/fwprop.cpp:25]   --->   Operation 243 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 244 [1/1] (0.69ns)   --->   "%select_ln25_1 = select i1 %icmp_ln26, i32 %add_ln25, i32 %i" [forward_fcc/fwprop.cpp:25]   --->   Operation 244 'select' 'select_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = trunc i32 %select_ln25_1" [forward_fcc/fwprop.cpp:25]   --->   Operation 245 'trunc' 'trunc_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_69 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln25_2 = trunc i32 %select_ln25_1" [forward_fcc/fwprop.cpp:25]   --->   Operation 246 'trunc' 'trunc_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_69 : Operation 247 [3/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 247 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 248 [1/1] (2.55ns)   --->   "%add_ln26 = add i32 %select_ln25, i32 1" [forward_fcc/fwprop.cpp:26]   --->   Operation 248 'add' 'add_ln26' <Predicate = (!icmp_ln25)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.91>
ST_70 : Operation 249 [2/2] (6.91ns)   --->   "%mul_ln25 = mul i30 %trunc_ln25_1, i30 %trunc_ln25" [forward_fcc/fwprop.cpp:25]   --->   Operation 249 'mul' 'mul_ln25' <Predicate = (!icmp_ln25)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i7 %trunc_ln25_2" [forward_fcc/fwprop.cpp:27]   --->   Operation 250 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_70 : Operation 251 [1/1] (4.17ns)   --->   "%mul_ln27 = mul i14 %zext_ln27, i14 100" [forward_fcc/fwprop.cpp:27]   --->   Operation 251 'mul' 'mul_ln27' <Predicate = (!icmp_ln25)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 252 [2/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 252 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %select_ln25" [forward_fcc/fwprop.cpp:27]   --->   Operation 253 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_70 : Operation 254 [1/1] (1.81ns)   --->   "%add_ln27 = add i14 %mul_ln27, i14 %trunc_ln27" [forward_fcc/fwprop.cpp:27]   --->   Operation 254 'add' 'add_ln27' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.91>
ST_71 : Operation 255 [1/2] (6.91ns)   --->   "%mul_ln25 = mul i30 %trunc_ln25_1, i30 %trunc_ln25" [forward_fcc/fwprop.cpp:25]   --->   Operation 255 'mul' 'mul_ln25' <Predicate = (!icmp_ln25)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 256 [1/68] (5.27ns)   --->   "%urem_ln6 = urem i64 %indvar_flatten, i64 %cast2" [forward_fcc/fwprop.cpp:6]   --->   Operation 256 'urem' 'urem_ln6' <Predicate = (!icmp_ln25)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.55>
ST_72 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln27_1_mid2_v_v_v_v = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %mul_ln25, i2 0" [forward_fcc/fwprop.cpp:25]   --->   Operation 257 'bitconcatenate' 'sext_ln27_1_mid2_v_v_v_v' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_72 : Operation 258 [1/1] (2.55ns)   --->   "%add_ln25_1 = add i32 %sext_ln27_1_mid2_v_v_v_v, i32 %w_read" [forward_fcc/fwprop.cpp:25]   --->   Operation 258 'add' 'add_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln27_1_mid2_v = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln25_1, i32 2, i32 31" [forward_fcc/fwprop.cpp:25]   --->   Operation 259 'partselect' 'sext_ln27_1_mid2_v' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_72 : Operation 260 [1/1] (2.47ns)   --->   "%icmp_ln6 = icmp_eq  i64 %urem_ln6, i64 0" [forward_fcc/fwprop.cpp:6]   --->   Operation 260 'icmp' 'icmp_ln6' <Predicate = (!icmp_ln25)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %BurstBB, void %ReqBB" [forward_fcc/fwprop.cpp:6]   --->   Operation 261 'br' 'br_ln6' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 262 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Lread_w_VITIS_LOOP_26_1_str"   --->   Operation 262 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_73 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i30 %sext_ln27_1_mid2_v" [forward_fcc/fwprop.cpp:25]   --->   Operation 263 'sext' 'sext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_73 : Operation 264 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 264 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_73 : Operation 265 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [forward_fcc/fwprop.cpp:26]   --->   Operation 265 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_73 : Operation 266 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i32 %sext_ln25" [forward_fcc/fwprop.cpp:27]   --->   Operation 266 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_73 : Operation 267 [7/7] (7.30ns)   --->   "%gmem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 %xdim_read" [forward_fcc/fwprop.cpp:27]   --->   Operation 267 'readreq' 'gmem_addr_5_rd_req' <Predicate = (icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 268 [6/7] (7.30ns)   --->   "%gmem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 %xdim_read" [forward_fcc/fwprop.cpp:27]   --->   Operation 268 'readreq' 'gmem_addr_5_rd_req' <Predicate = (icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 269 [5/7] (7.30ns)   --->   "%gmem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 %xdim_read" [forward_fcc/fwprop.cpp:27]   --->   Operation 269 'readreq' 'gmem_addr_5_rd_req' <Predicate = (icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 270 [4/7] (7.30ns)   --->   "%gmem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 %xdim_read" [forward_fcc/fwprop.cpp:27]   --->   Operation 270 'readreq' 'gmem_addr_5_rd_req' <Predicate = (icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 271 [3/7] (7.30ns)   --->   "%gmem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 %xdim_read" [forward_fcc/fwprop.cpp:27]   --->   Operation 271 'readreq' 'gmem_addr_5_rd_req' <Predicate = (icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : Operation 272 [2/7] (7.30ns)   --->   "%gmem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 %xdim_read" [forward_fcc/fwprop.cpp:27]   --->   Operation 272 'readreq' 'gmem_addr_5_rd_req' <Predicate = (icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 7.30>
ST_79 : Operation 273 [1/7] (7.30ns)   --->   "%gmem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 %xdim_read" [forward_fcc/fwprop.cpp:27]   --->   Operation 273 'readreq' 'gmem_addr_5_rd_req' <Predicate = (icmp_ln6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB"   --->   Operation 274 'br' 'br_ln0' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 275 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [forward_fcc/fwprop.cpp:27]   --->   Operation 275 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln25)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 3.25>
ST_81 : Operation 276 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %gmem_addr_1_read" [forward_fcc/fwprop.cpp:27]   --->   Operation 276 'bitcast' 'bitcast_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_81 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i14 %add_ln27" [forward_fcc/fwprop.cpp:27]   --->   Operation 277 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_81 : Operation 278 [1/1] (0.00ns)   --->   "%wbuf_addr = getelementptr i32 %wbuf, i32 0, i32 %zext_ln27_1" [forward_fcc/fwprop.cpp:27]   --->   Operation 278 'getelementptr' 'wbuf_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_81 : Operation 279 [1/1] (3.25ns)   --->   "%store_ln27 = store i32 %bitcast_ln27, i14 %wbuf_addr" [forward_fcc/fwprop.cpp:27]   --->   Operation 279 'store' 'store_ln27' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_81 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 280 'br' 'br_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 82 <SV = 41> <Delay = 2.47>
ST_82 : Operation 281 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp_ne  i32 %ydim_read, i32 0" [forward_fcc/fwprop.cpp:33]   --->   Operation 281 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 42> <Delay = 7.30>
ST_83 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i32 %ydim_read" [forward_fcc/fwprop.cpp:33]   --->   Operation 282 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %loop-memcpy-residual-header30, void %loop-memcpy-expansion27.preheader" [forward_fcc/fwprop.cpp:33]   --->   Operation 283 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 284 [1/1] (0.00ns)   --->   "%p_cast = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %b_read, i32 2, i32 31"   --->   Operation 284 'partselect' 'p_cast' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_83 : Operation 285 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i30 %p_cast"   --->   Operation 285 'sext' 'p_cast_cast' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_83 : Operation 286 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i32 %p_cast_cast"   --->   Operation 286 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_83 : Operation 287 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read"   --->   Operation 287 'readreq' 'empty' <Predicate = (icmp_ln33)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 43> <Delay = 7.30>
ST_84 : Operation 288 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read"   --->   Operation 288 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 44> <Delay = 7.30>
ST_85 : Operation 289 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read"   --->   Operation 289 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 45> <Delay = 7.30>
ST_86 : Operation 290 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read"   --->   Operation 290 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 46> <Delay = 7.30>
ST_87 : Operation 291 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read"   --->   Operation 291 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 47> <Delay = 7.30>
ST_88 : Operation 292 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read"   --->   Operation 292 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 48> <Delay = 7.30>
ST_89 : Operation 293 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %ydim_read"   --->   Operation 293 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 294 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion27"   --->   Operation 294 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 90 <SV = 49> <Delay = 3.46>
ST_90 : Operation 295 [1/1] (0.00ns)   --->   "%loop_index28 = phi i62 %empty_22, void %loop-memcpy-expansion27.split, i62 0, void %loop-memcpy-expansion27.preheader"   --->   Operation 295 'phi' 'loop_index28' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 296 [1/1] (3.46ns)   --->   "%empty_22 = add i62 %loop_index28, i62 1"   --->   Operation 296 'add' 'empty_22' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 297 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 297 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 298 [1/1] (2.79ns)   --->   "%exitcond388 = icmp_eq  i62 %loop_index28, i62 %sext_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 298 'icmp' 'exitcond388' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 299 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 299 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %exitcond388, void %loop-memcpy-expansion27.split, void %loop-memcpy-residual-header30.loopexit" [forward_fcc/fwprop.cpp:33]   --->   Operation 300 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 301 [1/1] (0.00ns)   --->   "%empty_25 = trunc i62 %loop_index28"   --->   Operation 301 'trunc' 'empty_25' <Predicate = (!exitcond388)> <Delay = 0.00>

State 91 <SV = 50> <Delay = 7.30>
ST_91 : Operation 302 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 302 'read' 'gmem_addr_read' <Predicate = (!exitcond388)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 51> <Delay = 3.25>
ST_92 : Operation 303 [1/1] (0.00ns)   --->   "%empty_24 = bitcast i32 %gmem_addr_read"   --->   Operation 303 'bitcast' 'empty_24' <Predicate = (!exitcond388)> <Delay = 0.00>
ST_92 : Operation 304 [1/1] (0.00ns)   --->   "%loop_index28_cast_cast = zext i7 %empty_25"   --->   Operation 304 'zext' 'loop_index28_cast_cast' <Predicate = (!exitcond388)> <Delay = 0.00>
ST_92 : Operation 305 [1/1] (0.00ns)   --->   "%bbuf_addr = getelementptr i32 %bbuf, i32 0, i32 %loop_index28_cast_cast"   --->   Operation 305 'getelementptr' 'bbuf_addr' <Predicate = (!exitcond388)> <Delay = 0.00>
ST_92 : Operation 306 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_24, i7 %bbuf_addr"   --->   Operation 306 'store' 'store_ln0' <Predicate = (!exitcond388)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_92 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion27"   --->   Operation 307 'br' 'br_ln0' <Predicate = (!exitcond388)> <Delay = 0.00>

State 93 <SV = 50> <Delay = 6.91>
ST_93 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header30"   --->   Operation 308 'br' 'br_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_93 : Operation 309 [2/2] (6.91ns)   --->   "%mul_ln34 = mul i32 %ydim_read, i32 %xdim_read" [forward_fcc/fwprop.cpp:34]   --->   Operation 309 'mul' 'mul_ln34' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 51> <Delay = 6.91>
ST_94 : Operation 310 [1/2] (6.91ns)   --->   "%mul_ln34 = mul i32 %ydim_read, i32 %xdim_read" [forward_fcc/fwprop.cpp:34]   --->   Operation 310 'mul' 'mul_ln34' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 52> <Delay = 2.47>
ST_95 : Operation 311 [1/1] (2.47ns)   --->   "%icmp_ln34 = icmp_eq  i32 %mul_ln34, i32 0" [forward_fcc/fwprop.cpp:34]   --->   Operation 311 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 53> <Delay = 7.30>
ST_96 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i32 %mul_ln34" [forward_fcc/fwprop.cpp:34]   --->   Operation 312 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %loop-memcpy-expansion21.preheader, void %loop-memcpy-residual-header24" [forward_fcc/fwprop.cpp:34]   --->   Operation 313 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 314 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w_read, i32 2, i32 31"   --->   Operation 314 'partselect' 'p_cast2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_96 : Operation 315 [1/1] (0.00ns)   --->   "%p_cast2_cast = sext i30 %p_cast2"   --->   Operation 315 'sext' 'p_cast2_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_96 : Operation 316 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i32 %p_cast2_cast"   --->   Operation 316 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_96 : Operation 317 [7/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln34" [forward_fcc/fwprop.cpp:34]   --->   Operation 317 'readreq' 'empty_36' <Predicate = (!icmp_ln34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 54> <Delay = 7.30>
ST_97 : Operation 318 [6/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln34" [forward_fcc/fwprop.cpp:34]   --->   Operation 318 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 55> <Delay = 7.30>
ST_98 : Operation 319 [5/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln34" [forward_fcc/fwprop.cpp:34]   --->   Operation 319 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 56> <Delay = 7.30>
ST_99 : Operation 320 [4/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln34" [forward_fcc/fwprop.cpp:34]   --->   Operation 320 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 57> <Delay = 7.30>
ST_100 : Operation 321 [3/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln34" [forward_fcc/fwprop.cpp:34]   --->   Operation 321 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 58> <Delay = 7.30>
ST_101 : Operation 322 [2/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln34" [forward_fcc/fwprop.cpp:34]   --->   Operation 322 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 59> <Delay = 7.30>
ST_102 : Operation 323 [1/7] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln34" [forward_fcc/fwprop.cpp:34]   --->   Operation 323 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 324 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion21"   --->   Operation 324 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 103 <SV = 60> <Delay = 3.46>
ST_103 : Operation 325 [1/1] (0.00ns)   --->   "%loop_index22 = phi i62 %empty_26, void %loop-memcpy-expansion21.split, i62 0, void %loop-memcpy-expansion21.preheader"   --->   Operation 325 'phi' 'loop_index22' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 326 [1/1] (3.46ns)   --->   "%empty_26 = add i62 %loop_index22, i62 1"   --->   Operation 326 'add' 'empty_26' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 327 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 327 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 328 [1/1] (2.79ns)   --->   "%exitcond377 = icmp_eq  i62 %loop_index22, i62 %sext_ln34" [forward_fcc/fwprop.cpp:34]   --->   Operation 328 'icmp' 'exitcond377' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 329 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 329 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %exitcond377, void %loop-memcpy-expansion21.split, void %loop-memcpy-residual-header24.loopexit" [forward_fcc/fwprop.cpp:34]   --->   Operation 330 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 331 [1/1] (0.00ns)   --->   "%empty_29 = trunc i62 %loop_index22"   --->   Operation 331 'trunc' 'empty_29' <Predicate = (!exitcond377)> <Delay = 0.00>

State 104 <SV = 61> <Delay = 7.30>
ST_104 : Operation 332 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2"   --->   Operation 332 'read' 'gmem_addr_2_read' <Predicate = (!exitcond377)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 62> <Delay = 3.25>
ST_105 : Operation 333 [1/1] (0.00ns)   --->   "%empty_28 = bitcast i32 %gmem_addr_2_read"   --->   Operation 333 'bitcast' 'empty_28' <Predicate = (!exitcond377)> <Delay = 0.00>
ST_105 : Operation 334 [1/1] (0.00ns)   --->   "%loop_index22_cast_cast = zext i14 %empty_29"   --->   Operation 334 'zext' 'loop_index22_cast_cast' <Predicate = (!exitcond377)> <Delay = 0.00>
ST_105 : Operation 335 [1/1] (0.00ns)   --->   "%wbuf_addr_1 = getelementptr i32 %wbuf, i32 0, i32 %loop_index22_cast_cast"   --->   Operation 335 'getelementptr' 'wbuf_addr_1' <Predicate = (!exitcond377)> <Delay = 0.00>
ST_105 : Operation 336 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_28, i14 %wbuf_addr_1"   --->   Operation 336 'store' 'store_ln0' <Predicate = (!exitcond377)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_105 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion21"   --->   Operation 337 'br' 'br_ln0' <Predicate = (!exitcond377)> <Delay = 0.00>

State 106 <SV = 61> <Delay = 1.58>
ST_106 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header24"   --->   Operation 338 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_106 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln41_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %x_read, i32 2, i32 31" [forward_fcc/fwprop.cpp:41]   --->   Operation 339 'partselect' 'trunc_ln41_3' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i30 %trunc_ln41_3" [forward_fcc/fwprop.cpp:41]   --->   Operation 340 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 341 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i32 %sext_ln41" [forward_fcc/fwprop.cpp:41]   --->   Operation 341 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 342 [1/1] (1.58ns)   --->   "%br_ln36 = br void" [forward_fcc/fwprop.cpp:36]   --->   Operation 342 'br' 'br_ln36' <Predicate = true> <Delay = 1.58>

State 107 <SV = 62> <Delay = 2.55>
ST_107 : Operation 343 [1/1] (0.00ns)   --->   "%i_1 = phi i32 %add_ln36, void %._crit_edge.loopexit, i32 0, void %loop-memcpy-residual-header24" [forward_fcc/fwprop.cpp:36]   --->   Operation 343 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 344 [1/1] (2.55ns)   --->   "%add_ln36 = add i32 %i_1, i32 1" [forward_fcc/fwprop.cpp:36]   --->   Operation 344 'add' 'add_ln36' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 345 [1/1] (2.47ns)   --->   "%icmp_ln36 = icmp_eq  i32 %i_1, i32 %ydim_read" [forward_fcc/fwprop.cpp:36]   --->   Operation 345 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %.split5, void %._crit_edge9.loopexit" [forward_fcc/fwprop.cpp:36]   --->   Operation 346 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %i_1" [forward_fcc/fwprop.cpp:38]   --->   Operation 347 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_107 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln33, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader" [forward_fcc/fwprop.cpp:46]   --->   Operation 348 'br' 'br_ln46' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_107 : Operation 349 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %y_read, i32 2, i32 31"   --->   Operation 349 'partselect' 'p_cast4' <Predicate = (icmp_ln33 & icmp_ln36)> <Delay = 0.00>

State 108 <SV = 63> <Delay = 7.30>
ST_108 : Operation 350 [7/7] (7.30ns)   --->   "%gmem_addr_6_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read" [forward_fcc/fwprop.cpp:41]   --->   Operation 350 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 64> <Delay = 7.30>
ST_109 : Operation 351 [6/7] (7.30ns)   --->   "%gmem_addr_6_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read" [forward_fcc/fwprop.cpp:41]   --->   Operation 351 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 65> <Delay = 7.30>
ST_110 : Operation 352 [5/7] (7.30ns)   --->   "%gmem_addr_6_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read" [forward_fcc/fwprop.cpp:41]   --->   Operation 352 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 66> <Delay = 7.30>
ST_111 : Operation 353 [4/7] (7.30ns)   --->   "%gmem_addr_6_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read" [forward_fcc/fwprop.cpp:41]   --->   Operation 353 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 67> <Delay = 7.30>
ST_112 : Operation 354 [3/7] (7.30ns)   --->   "%gmem_addr_6_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read" [forward_fcc/fwprop.cpp:41]   --->   Operation 354 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 68> <Delay = 7.30>
ST_113 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i7 %trunc_ln38" [forward_fcc/fwprop.cpp:38]   --->   Operation 355 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 356 [1/1] (0.00ns)   --->   "%bbuf_addr_1 = getelementptr i32 %bbuf, i32 0, i32 %zext_ln38" [forward_fcc/fwprop.cpp:38]   --->   Operation 356 'getelementptr' 'bbuf_addr_1' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 357 [2/2] (3.25ns)   --->   "%bbuf_load = load i7 %bbuf_addr_1" [forward_fcc/fwprop.cpp:38]   --->   Operation 357 'load' 'bbuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_113 : Operation 358 [1/1] (0.00ns)   --->   "%ybuf_addr = getelementptr i32 %ybuf, i32 0, i32 %zext_ln38" [forward_fcc/fwprop.cpp:38]   --->   Operation 358 'getelementptr' 'ybuf_addr' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 359 [2/7] (7.30ns)   --->   "%gmem_addr_6_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read" [forward_fcc/fwprop.cpp:41]   --->   Operation 359 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 69> <Delay = 7.30>
ST_114 : Operation 360 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [forward_fcc/fwprop.cpp:36]   --->   Operation 360 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i7 %trunc_ln38" [forward_fcc/fwprop.cpp:41]   --->   Operation 361 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 362 [1/1] (4.17ns)   --->   "%mul_ln41 = mul i14 %zext_ln41, i14 100" [forward_fcc/fwprop.cpp:41]   --->   Operation 362 'mul' 'mul_ln41' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 363 [1/2] (3.25ns)   --->   "%bbuf_load = load i7 %bbuf_addr_1" [forward_fcc/fwprop.cpp:38]   --->   Operation 363 'load' 'bbuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_114 : Operation 364 [1/7] (7.30ns)   --->   "%gmem_addr_6_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 %xdim_read" [forward_fcc/fwprop.cpp:41]   --->   Operation 364 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 365 [1/1] (1.58ns)   --->   "%br_ln40 = br void" [forward_fcc/fwprop.cpp:40]   --->   Operation 365 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 115 <SV = 70> <Delay = 5.06>
ST_115 : Operation 366 [1/1] (0.00ns)   --->   "%j_1 = phi i32 0, void %.split5, i32 %add_ln40, void %.split" [forward_fcc/fwprop.cpp:40]   --->   Operation 366 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 367 [1/1] (2.47ns)   --->   "%icmp_ln40 = icmp_eq  i32 %j_1, i32 %xdim_read" [forward_fcc/fwprop.cpp:40]   --->   Operation 367 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.split, void %._crit_edge.loopexit" [forward_fcc/fwprop.cpp:40]   --->   Operation 368 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i32 %j_1" [forward_fcc/fwprop.cpp:41]   --->   Operation 369 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_115 : Operation 370 [1/1] (1.81ns)   --->   "%add_ln41 = add i14 %mul_ln41, i14 %trunc_ln41" [forward_fcc/fwprop.cpp:41]   --->   Operation 370 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i14 %add_ln41" [forward_fcc/fwprop.cpp:41]   --->   Operation 371 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_115 : Operation 372 [1/1] (0.00ns)   --->   "%wbuf_addr_2 = getelementptr i32 %wbuf, i32 0, i32 %zext_ln41_1" [forward_fcc/fwprop.cpp:41]   --->   Operation 372 'getelementptr' 'wbuf_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_115 : Operation 373 [2/2] (3.25ns)   --->   "%wbuf_load = load i14 %wbuf_addr_2" [forward_fcc/fwprop.cpp:41]   --->   Operation 373 'load' 'wbuf_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 116 <SV = 71> <Delay = 7.30>
ST_116 : Operation 374 [1/2] (3.25ns)   --->   "%wbuf_load = load i14 %wbuf_addr_2" [forward_fcc/fwprop.cpp:41]   --->   Operation 374 'load' 'wbuf_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_116 : Operation 375 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [forward_fcc/fwprop.cpp:41]   --->   Operation 375 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 72> <Delay = 5.70>
ST_117 : Operation 376 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %gmem_addr_4_read" [forward_fcc/fwprop.cpp:41]   --->   Operation 376 'bitcast' 'bitcast_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_117 : Operation 377 [4/4] (5.70ns)   --->   "%mul = fmul i32 %wbuf_load, i32 %bitcast_ln41" [forward_fcc/fwprop.cpp:41]   --->   Operation 377 'fmul' 'mul' <Predicate = (!icmp_ln40)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 73> <Delay = 5.70>
ST_118 : Operation 378 [1/1] (2.55ns)   --->   "%add_ln40 = add i32 %j_1, i32 1" [forward_fcc/fwprop.cpp:40]   --->   Operation 378 'add' 'add_ln40' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 379 [3/4] (5.70ns)   --->   "%mul = fmul i32 %wbuf_load, i32 %bitcast_ln41" [forward_fcc/fwprop.cpp:41]   --->   Operation 379 'fmul' 'mul' <Predicate = (!icmp_ln40)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 74> <Delay = 5.70>
ST_119 : Operation 380 [2/4] (5.70ns)   --->   "%mul = fmul i32 %wbuf_load, i32 %bitcast_ln41" [forward_fcc/fwprop.cpp:41]   --->   Operation 380 'fmul' 'mul' <Predicate = (!icmp_ln40)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 75> <Delay = 5.70>
ST_120 : Operation 381 [1/4] (5.70ns)   --->   "%mul = fmul i32 %wbuf_load, i32 %bitcast_ln41" [forward_fcc/fwprop.cpp:41]   --->   Operation 381 'fmul' 'mul' <Predicate = (!icmp_ln40)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 76> <Delay = 7.25>
ST_121 : Operation 382 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %bbuf_load, void %.split5, i32 %add, void %.split" [forward_fcc/fwprop.cpp:38]   --->   Operation 382 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 383 [5/5] (7.25ns)   --->   "%add = fadd i32 %storemerge, i32 %mul" [forward_fcc/fwprop.cpp:41]   --->   Operation 383 'fadd' 'add' <Predicate = (!icmp_ln40)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 77> <Delay = 14.5>
ST_122 : Operation 384 [1/1] (3.25ns)   --->   "%store_ln41 = store i32 %storemerge, i7 %ybuf_addr" [forward_fcc/fwprop.cpp:41]   --->   Operation 384 'store' 'store_ln41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_122 : Operation 385 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 385 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 386 [4/5] (7.25ns)   --->   "%add = fadd i32 %storemerge, i32 %mul" [forward_fcc/fwprop.cpp:41]   --->   Operation 386 'fadd' 'add' <Predicate = (!icmp_ln40)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 78> <Delay = 14.5>
ST_123 : Operation 387 [3/5] (7.25ns)   --->   "%add = fadd i32 %storemerge, i32 %mul" [forward_fcc/fwprop.cpp:41]   --->   Operation 387 'fadd' 'add' <Predicate = (!icmp_ln40)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 79> <Delay = 14.5>
ST_124 : Operation 388 [2/5] (7.25ns)   --->   "%add = fadd i32 %storemerge, i32 %mul" [forward_fcc/fwprop.cpp:41]   --->   Operation 388 'fadd' 'add' <Predicate = (!icmp_ln40)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 80> <Delay = 14.5>
ST_125 : Operation 389 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [forward_fcc/fwprop.cpp:40]   --->   Operation 389 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_125 : Operation 390 [1/5] (7.25ns)   --->   "%add = fadd i32 %storemerge, i32 %mul" [forward_fcc/fwprop.cpp:41]   --->   Operation 390 'fadd' 'add' <Predicate = (!icmp_ln40)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 391 'br' 'br_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 126 <SV = 78> <Delay = 0.00>
ST_126 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 392 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 127 <SV = 63> <Delay = 7.30>
ST_127 : Operation 393 [1/1] (0.00ns)   --->   "%p_cast4_cast = sext i30 %p_cast4"   --->   Operation 393 'sext' 'p_cast4_cast' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 394 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i32 %p_cast4_cast"   --->   Operation 394 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 395 [1/1] (7.30ns)   --->   "%empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydim_read"   --->   Operation 395 'writereq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 396 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 396 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 128 <SV = 64> <Delay = 3.46>
ST_128 : Operation 397 [1/1] (0.00ns)   --->   "%loop_index = phi i62 %empty_31, void %loop-memcpy-expansion.split, i62 0, void %loop-memcpy-expansion.preheader"   --->   Operation 397 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 398 [1/1] (3.46ns)   --->   "%empty_31 = add i62 %loop_index, i62 1"   --->   Operation 398 'add' 'empty_31' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 399 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 399 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 400 [1/1] (2.79ns)   --->   "%exitcond3 = icmp_eq  i62 %loop_index, i62 %sext_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 400 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 401 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 401 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %exitcond3, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit" [forward_fcc/fwprop.cpp:33]   --->   Operation 402 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 403 [1/1] (0.00ns)   --->   "%empty_33 = trunc i62 %loop_index"   --->   Operation 403 'trunc' 'empty_33' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_128 : Operation 404 [1/1] (0.00ns)   --->   "%loop_index_cast_cast = zext i7 %empty_33"   --->   Operation 404 'zext' 'loop_index_cast_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_128 : Operation 405 [1/1] (0.00ns)   --->   "%ybuf_addr_1 = getelementptr i32 %ybuf, i32 0, i32 %loop_index_cast_cast"   --->   Operation 405 'getelementptr' 'ybuf_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_128 : Operation 406 [2/2] (3.25ns)   --->   "%ybuf_load = load i7 %ybuf_addr_1"   --->   Operation 406 'load' 'ybuf_load' <Predicate = (!exitcond3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 129 <SV = 65> <Delay = 3.25>
ST_129 : Operation 407 [1/2] (3.25ns)   --->   "%ybuf_load = load i7 %ybuf_addr_1"   --->   Operation 407 'load' 'ybuf_load' <Predicate = (!exitcond3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 130 <SV = 66> <Delay = 7.30>
ST_130 : Operation 408 [1/1] (0.00ns)   --->   "%empty_34 = bitcast i32 %ybuf_load"   --->   Operation 408 'bitcast' 'empty_34' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_130 : Operation 409 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_3, i32 %empty_34, i4 15"   --->   Operation 409 'write' 'write_ln0' <Predicate = (!exitcond3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 410 'br' 'br_ln0' <Predicate = (!exitcond3)> <Delay = 0.00>

State 131 <SV = 65> <Delay = 7.30>
ST_131 : Operation 411 [5/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:48]   --->   Operation 411 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 66> <Delay = 7.30>
ST_132 : Operation 412 [4/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:48]   --->   Operation 412 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 67> <Delay = 7.30>
ST_133 : Operation 413 [3/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:48]   --->   Operation 413 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 68> <Delay = 7.30>
ST_134 : Operation 414 [2/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:48]   --->   Operation 414 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 69> <Delay = 7.30>
ST_135 : Operation 415 [1/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:48]   --->   Operation 415 'writeresp' 'empty_35' <Predicate = (icmp_ln33)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln48 = br void %loop-memcpy-residual-header" [forward_fcc/fwprop.cpp:48]   --->   Operation 416 'br' 'br_ln48' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_135 : Operation 417 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [forward_fcc/fwprop.cpp:48]   --->   Operation 417 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'ydim' [26]  (1 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [38]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [38]  (6.91 ns)

 <State 4>: 5.27ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', forward_fcc/fwprop.cpp:25) with incoming values : ('add_ln25_2', forward_fcc/fwprop.cpp:25) [41]  (0 ns)
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 5>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 6>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 7>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 8>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 9>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 10>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 11>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 12>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 13>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 14>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 15>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 16>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 17>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 18>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 19>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 20>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 21>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 22>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 23>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 24>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 25>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 26>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 27>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 28>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 29>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 30>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 31>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 32>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 33>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 34>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 35>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 36>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 37>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 38>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 39>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 40>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 41>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 42>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 43>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 44>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 45>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 46>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 47>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 48>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 49>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 50>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 51>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 52>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 53>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 54>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 55>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 56>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 57>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 58>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 59>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 60>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 61>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 62>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 63>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 64>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 65>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 66>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 67>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 68>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln6', forward_fcc/fwprop.cpp:6) [66]  (5.27 ns)

 <State 69>: 5.72ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln26', forward_fcc/fwprop.cpp:26) [51]  (2.47 ns)
	'select' operation ('select_ln25', forward_fcc/fwprop.cpp:25) [52]  (0.698 ns)
	'add' operation ('add_ln26', forward_fcc/fwprop.cpp:26) [80]  (2.55 ns)

 <State 70>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln25', forward_fcc/fwprop.cpp:25) [55]  (6.91 ns)

 <State 71>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln25', forward_fcc/fwprop.cpp:25) [55]  (6.91 ns)

 <State 72>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln25_1', forward_fcc/fwprop.cpp:25) [60]  (2.55 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', forward_fcc/fwprop.cpp:27) [65]  (0 ns)
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:27) [70]  (7.3 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:27) [70]  (7.3 ns)

 <State 75>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:27) [70]  (7.3 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:27) [70]  (7.3 ns)

 <State 77>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:27) [70]  (7.3 ns)

 <State 78>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:27) [70]  (7.3 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:27) [70]  (7.3 ns)

 <State 80>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (forward_fcc/fwprop.cpp:27) [73]  (7.3 ns)

 <State 81>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln27', forward_fcc/fwprop.cpp:27) of variable 'bitcast_ln27', forward_fcc/fwprop.cpp:27 on array 'wbuf', forward_fcc/fwprop.cpp:23 [79]  (3.25 ns)

 <State 82>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln33', forward_fcc/fwprop.cpp:33) [84]  (2.47 ns)

 <State 83>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr') [89]  (0 ns)
	bus request on port 'gmem' [90]  (7.3 ns)

 <State 84>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [90]  (7.3 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [90]  (7.3 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [90]  (7.3 ns)

 <State 87>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [90]  (7.3 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [90]  (7.3 ns)

 <State 89>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [90]  (7.3 ns)

 <State 90>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index28') with incoming values : ('empty_22') [93]  (0 ns)
	'add' operation ('empty_22') [94]  (3.47 ns)

 <State 91>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [100]  (7.3 ns)

 <State 92>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_24' on array 'bbuf', forward_fcc/fwprop.cpp:22 [105]  (3.25 ns)

 <State 93>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln34', forward_fcc/fwprop.cpp:34) [110]  (6.91 ns)

 <State 94>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln34', forward_fcc/fwprop.cpp:34) [110]  (6.91 ns)

 <State 95>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln34', forward_fcc/fwprop.cpp:34) [112]  (2.47 ns)

 <State 96>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2') [117]  (0 ns)
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:34) [118]  (7.3 ns)

 <State 97>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:34) [118]  (7.3 ns)

 <State 98>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:34) [118]  (7.3 ns)

 <State 99>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:34) [118]  (7.3 ns)

 <State 100>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:34) [118]  (7.3 ns)

 <State 101>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:34) [118]  (7.3 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:34) [118]  (7.3 ns)

 <State 103>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index22') with incoming values : ('empty_26') [121]  (0 ns)
	'add' operation ('empty_26') [122]  (3.47 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [128]  (7.3 ns)

 <State 105>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_28' on array 'wbuf', forward_fcc/fwprop.cpp:23 [133]  (3.25 ns)

 <State 106>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', forward_fcc/fwprop.cpp:36) with incoming values : ('add_ln36', forward_fcc/fwprop.cpp:36) [143]  (1.59 ns)

 <State 107>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i', forward_fcc/fwprop.cpp:36) with incoming values : ('add_ln36', forward_fcc/fwprop.cpp:36) [143]  (0 ns)
	'add' operation ('add_ln36', forward_fcc/fwprop.cpp:36) [144]  (2.55 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:41) [156]  (7.3 ns)

 <State 109>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:41) [156]  (7.3 ns)

 <State 110>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:41) [156]  (7.3 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:41) [156]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:41) [156]  (7.3 ns)

 <State 113>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:41) [156]  (7.3 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:41) [156]  (7.3 ns)

 <State 115>: 5.07ns
The critical path consists of the following:
	'phi' operation ('j', forward_fcc/fwprop.cpp:40) with incoming values : ('add_ln40', forward_fcc/fwprop.cpp:40) [160]  (0 ns)
	'add' operation ('add_ln41', forward_fcc/fwprop.cpp:41) [169]  (1.81 ns)
	'getelementptr' operation ('wbuf_addr_2', forward_fcc/fwprop.cpp:41) [171]  (0 ns)
	'load' operation ('wbuf_load', forward_fcc/fwprop.cpp:41) on array 'wbuf', forward_fcc/fwprop.cpp:23 [172]  (3.25 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (forward_fcc/fwprop.cpp:41) [173]  (7.3 ns)

 <State 117>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', forward_fcc/fwprop.cpp:41) [175]  (5.7 ns)

 <State 118>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', forward_fcc/fwprop.cpp:41) [175]  (5.7 ns)

 <State 119>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', forward_fcc/fwprop.cpp:41) [175]  (5.7 ns)

 <State 120>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', forward_fcc/fwprop.cpp:41) [175]  (5.7 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'phi' operation ('storemerge', forward_fcc/fwprop.cpp:38) with incoming values : ('bbuf_load', forward_fcc/fwprop.cpp:38) ('add', forward_fcc/fwprop.cpp:41) [159]  (0 ns)
	'fadd' operation ('add', forward_fcc/fwprop.cpp:41) [176]  (7.26 ns)

 <State 122>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:41) [176]  (7.26 ns)
	'phi' operation ('storemerge', forward_fcc/fwprop.cpp:38) with incoming values : ('bbuf_load', forward_fcc/fwprop.cpp:38) ('add', forward_fcc/fwprop.cpp:41) [159]  (0 ns)
	'fadd' operation ('add', forward_fcc/fwprop.cpp:41) [176]  (7.26 ns)

 <State 123>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:41) [176]  (7.26 ns)
	'phi' operation ('storemerge', forward_fcc/fwprop.cpp:38) with incoming values : ('bbuf_load', forward_fcc/fwprop.cpp:38) ('add', forward_fcc/fwprop.cpp:41) [159]  (0 ns)
	'fadd' operation ('add', forward_fcc/fwprop.cpp:41) [176]  (7.26 ns)

 <State 124>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:41) [176]  (7.26 ns)
	'phi' operation ('storemerge', forward_fcc/fwprop.cpp:38) with incoming values : ('bbuf_load', forward_fcc/fwprop.cpp:38) ('add', forward_fcc/fwprop.cpp:41) [159]  (0 ns)
	'fadd' operation ('add', forward_fcc/fwprop.cpp:41) [176]  (7.26 ns)

 <State 125>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:41) [176]  (7.26 ns)
	'phi' operation ('storemerge', forward_fcc/fwprop.cpp:38) with incoming values : ('bbuf_load', forward_fcc/fwprop.cpp:38) ('add', forward_fcc/fwprop.cpp:41) [159]  (0 ns)
	'fadd' operation ('add', forward_fcc/fwprop.cpp:41) [176]  (7.26 ns)

 <State 126>: 0ns
The critical path consists of the following:

 <State 127>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_3') [185]  (0 ns)
	bus request on port 'gmem' [186]  (7.3 ns)

 <State 128>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_31') [189]  (0 ns)
	'add' operation ('empty_31') [190]  (3.47 ns)

 <State 129>: 3.25ns
The critical path consists of the following:
	'load' operation ('ybuf_load') on array 'ybuf', forward_fcc/fwprop.cpp:21 [199]  (3.25 ns)

 <State 130>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [201]  (7.3 ns)

 <State 131>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:48) [204]  (7.3 ns)

 <State 132>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:48) [204]  (7.3 ns)

 <State 133>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:48) [204]  (7.3 ns)

 <State 134>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:48) [204]  (7.3 ns)

 <State 135>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:48) [204]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
