{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678942601660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678942601661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 16 01:56:41 2023 " "Processing started: Thu Mar 16 01:56:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678942601661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678942601661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl1 -c pbl1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl1 -c pbl1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678942601661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678942602159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678942602159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/yangd/Dev/MI-Circuitos-Digitais/Problema1/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678942616960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678942616960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "show_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file show_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 show_disp " "Found entity 1: show_disp" {  } { { "show_disp.v" "" { Text "C:/Users/yangd/Dev/MI-Circuitos-Digitais/Problema1/show_disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678942616962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678942616962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_line.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_line " "Found entity 1: matrix_line" {  } { { "matrix_line.v" "" { Text "C:/Users/yangd/Dev/MI-Circuitos-Digitais/Problema1/matrix_line.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678942616965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678942616965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_matrix " "Found entity 1: decode_matrix" {  } { { "decode_matrix.v" "" { Text "C:/Users/yangd/Dev/MI-Circuitos-Digitais/Problema1/decode_matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678942616967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678942616967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678942617014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "show_disp show_disp:circuit_show_disp " "Elaborating entity \"show_disp\" for hierarchy \"show_disp:circuit_show_disp\"" {  } { { "main.v" "circuit_show_disp" { Text "C:/Users/yangd/Dev/MI-Circuitos-Digitais/Problema1/main.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678942617016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_matrix decode_matrix:circuit_decode_matrix " "Elaborating entity \"decode_matrix\" for hierarchy \"decode_matrix:circuit_decode_matrix\"" {  } { { "main.v" "circuit_decode_matrix" { Text "C:/Users/yangd/Dev/MI-Circuitos-Digitais/Problema1/main.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678942617017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_line matrix_line:circuit_matrix_line " "Elaborating entity \"matrix_line\" for hierarchy \"matrix_line:circuit_matrix_line\"" {  } { { "main.v" "circuit_matrix_line" { Text "C:/Users/yangd/Dev/MI-Circuitos-Digitais/Problema1/main.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678942617019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678942617392 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678942617392 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678942617392 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678942617392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678942617457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 16 01:56:57 2023 " "Processing ended: Thu Mar 16 01:56:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678942617457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678942617457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678942617457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678942617457 ""}
