
Lab07.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009900  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000490  08009b00  08009b00  00019b00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f90  08009f90  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009f90  08009f90  00019f90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f98  08009f98  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f98  08009f98  00019f98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009f9c  08009f9c  00019f9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08009fa0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e4  200001d4  0800a174  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004b8  0800a174  000204b8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020202  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010ab6  00000000  00000000  00020245  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000264b  00000000  00000000  00030cfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ed0  00000000  00000000  00033348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b80  00000000  00000000  00034218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000290ba  00000000  00000000  00034d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013b6d  00000000  00000000  0005de52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fd41a  00000000  00000000  000719bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000507c  00000000  00000000  0016eddc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  00173e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d4 	.word	0x200001d4
 800021c:	00000000 	.word	0x00000000
 8000220:	08009ae8 	.word	0x08009ae8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001d8 	.word	0x200001d8
 800023c:	08009ae8 	.word	0x08009ae8

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9a8 	b.w	80009d0 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9e08      	ldr	r6, [sp, #32]
 800070e:	460d      	mov	r5, r1
 8000710:	4604      	mov	r4, r0
 8000712:	460f      	mov	r7, r1
 8000714:	2b00      	cmp	r3, #0
 8000716:	d14a      	bne.n	80007ae <__udivmoddi4+0xa6>
 8000718:	428a      	cmp	r2, r1
 800071a:	4694      	mov	ip, r2
 800071c:	d965      	bls.n	80007ea <__udivmoddi4+0xe2>
 800071e:	fab2 f382 	clz	r3, r2
 8000722:	b143      	cbz	r3, 8000736 <__udivmoddi4+0x2e>
 8000724:	fa02 fc03 	lsl.w	ip, r2, r3
 8000728:	f1c3 0220 	rsb	r2, r3, #32
 800072c:	409f      	lsls	r7, r3
 800072e:	fa20 f202 	lsr.w	r2, r0, r2
 8000732:	4317      	orrs	r7, r2
 8000734:	409c      	lsls	r4, r3
 8000736:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800073a:	fa1f f58c 	uxth.w	r5, ip
 800073e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000742:	0c22      	lsrs	r2, r4, #16
 8000744:	fb0e 7711 	mls	r7, lr, r1, r7
 8000748:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800074c:	fb01 f005 	mul.w	r0, r1, r5
 8000750:	4290      	cmp	r0, r2
 8000752:	d90a      	bls.n	800076a <__udivmoddi4+0x62>
 8000754:	eb1c 0202 	adds.w	r2, ip, r2
 8000758:	f101 37ff 	add.w	r7, r1, #4294967295
 800075c:	f080 811c 	bcs.w	8000998 <__udivmoddi4+0x290>
 8000760:	4290      	cmp	r0, r2
 8000762:	f240 8119 	bls.w	8000998 <__udivmoddi4+0x290>
 8000766:	3902      	subs	r1, #2
 8000768:	4462      	add	r2, ip
 800076a:	1a12      	subs	r2, r2, r0
 800076c:	b2a4      	uxth	r4, r4
 800076e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000772:	fb0e 2210 	mls	r2, lr, r0, r2
 8000776:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800077a:	fb00 f505 	mul.w	r5, r0, r5
 800077e:	42a5      	cmp	r5, r4
 8000780:	d90a      	bls.n	8000798 <__udivmoddi4+0x90>
 8000782:	eb1c 0404 	adds.w	r4, ip, r4
 8000786:	f100 32ff 	add.w	r2, r0, #4294967295
 800078a:	f080 8107 	bcs.w	800099c <__udivmoddi4+0x294>
 800078e:	42a5      	cmp	r5, r4
 8000790:	f240 8104 	bls.w	800099c <__udivmoddi4+0x294>
 8000794:	4464      	add	r4, ip
 8000796:	3802      	subs	r0, #2
 8000798:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800079c:	1b64      	subs	r4, r4, r5
 800079e:	2100      	movs	r1, #0
 80007a0:	b11e      	cbz	r6, 80007aa <__udivmoddi4+0xa2>
 80007a2:	40dc      	lsrs	r4, r3
 80007a4:	2300      	movs	r3, #0
 80007a6:	e9c6 4300 	strd	r4, r3, [r6]
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	428b      	cmp	r3, r1
 80007b0:	d908      	bls.n	80007c4 <__udivmoddi4+0xbc>
 80007b2:	2e00      	cmp	r6, #0
 80007b4:	f000 80ed 	beq.w	8000992 <__udivmoddi4+0x28a>
 80007b8:	2100      	movs	r1, #0
 80007ba:	e9c6 0500 	strd	r0, r5, [r6]
 80007be:	4608      	mov	r0, r1
 80007c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007c4:	fab3 f183 	clz	r1, r3
 80007c8:	2900      	cmp	r1, #0
 80007ca:	d149      	bne.n	8000860 <__udivmoddi4+0x158>
 80007cc:	42ab      	cmp	r3, r5
 80007ce:	d302      	bcc.n	80007d6 <__udivmoddi4+0xce>
 80007d0:	4282      	cmp	r2, r0
 80007d2:	f200 80f8 	bhi.w	80009c6 <__udivmoddi4+0x2be>
 80007d6:	1a84      	subs	r4, r0, r2
 80007d8:	eb65 0203 	sbc.w	r2, r5, r3
 80007dc:	2001      	movs	r0, #1
 80007de:	4617      	mov	r7, r2
 80007e0:	2e00      	cmp	r6, #0
 80007e2:	d0e2      	beq.n	80007aa <__udivmoddi4+0xa2>
 80007e4:	e9c6 4700 	strd	r4, r7, [r6]
 80007e8:	e7df      	b.n	80007aa <__udivmoddi4+0xa2>
 80007ea:	b902      	cbnz	r2, 80007ee <__udivmoddi4+0xe6>
 80007ec:	deff      	udf	#255	; 0xff
 80007ee:	fab2 f382 	clz	r3, r2
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	f040 8090 	bne.w	8000918 <__udivmoddi4+0x210>
 80007f8:	1a8a      	subs	r2, r1, r2
 80007fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007fe:	fa1f fe8c 	uxth.w	lr, ip
 8000802:	2101      	movs	r1, #1
 8000804:	fbb2 f5f7 	udiv	r5, r2, r7
 8000808:	fb07 2015 	mls	r0, r7, r5, r2
 800080c:	0c22      	lsrs	r2, r4, #16
 800080e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000812:	fb0e f005 	mul.w	r0, lr, r5
 8000816:	4290      	cmp	r0, r2
 8000818:	d908      	bls.n	800082c <__udivmoddi4+0x124>
 800081a:	eb1c 0202 	adds.w	r2, ip, r2
 800081e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000822:	d202      	bcs.n	800082a <__udivmoddi4+0x122>
 8000824:	4290      	cmp	r0, r2
 8000826:	f200 80cb 	bhi.w	80009c0 <__udivmoddi4+0x2b8>
 800082a:	4645      	mov	r5, r8
 800082c:	1a12      	subs	r2, r2, r0
 800082e:	b2a4      	uxth	r4, r4
 8000830:	fbb2 f0f7 	udiv	r0, r2, r7
 8000834:	fb07 2210 	mls	r2, r7, r0, r2
 8000838:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800083c:	fb0e fe00 	mul.w	lr, lr, r0
 8000840:	45a6      	cmp	lr, r4
 8000842:	d908      	bls.n	8000856 <__udivmoddi4+0x14e>
 8000844:	eb1c 0404 	adds.w	r4, ip, r4
 8000848:	f100 32ff 	add.w	r2, r0, #4294967295
 800084c:	d202      	bcs.n	8000854 <__udivmoddi4+0x14c>
 800084e:	45a6      	cmp	lr, r4
 8000850:	f200 80bb 	bhi.w	80009ca <__udivmoddi4+0x2c2>
 8000854:	4610      	mov	r0, r2
 8000856:	eba4 040e 	sub.w	r4, r4, lr
 800085a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800085e:	e79f      	b.n	80007a0 <__udivmoddi4+0x98>
 8000860:	f1c1 0720 	rsb	r7, r1, #32
 8000864:	408b      	lsls	r3, r1
 8000866:	fa22 fc07 	lsr.w	ip, r2, r7
 800086a:	ea4c 0c03 	orr.w	ip, ip, r3
 800086e:	fa05 f401 	lsl.w	r4, r5, r1
 8000872:	fa20 f307 	lsr.w	r3, r0, r7
 8000876:	40fd      	lsrs	r5, r7
 8000878:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800087c:	4323      	orrs	r3, r4
 800087e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000882:	fa1f fe8c 	uxth.w	lr, ip
 8000886:	fb09 5518 	mls	r5, r9, r8, r5
 800088a:	0c1c      	lsrs	r4, r3, #16
 800088c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000890:	fb08 f50e 	mul.w	r5, r8, lr
 8000894:	42a5      	cmp	r5, r4
 8000896:	fa02 f201 	lsl.w	r2, r2, r1
 800089a:	fa00 f001 	lsl.w	r0, r0, r1
 800089e:	d90b      	bls.n	80008b8 <__udivmoddi4+0x1b0>
 80008a0:	eb1c 0404 	adds.w	r4, ip, r4
 80008a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80008a8:	f080 8088 	bcs.w	80009bc <__udivmoddi4+0x2b4>
 80008ac:	42a5      	cmp	r5, r4
 80008ae:	f240 8085 	bls.w	80009bc <__udivmoddi4+0x2b4>
 80008b2:	f1a8 0802 	sub.w	r8, r8, #2
 80008b6:	4464      	add	r4, ip
 80008b8:	1b64      	subs	r4, r4, r5
 80008ba:	b29d      	uxth	r5, r3
 80008bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80008c0:	fb09 4413 	mls	r4, r9, r3, r4
 80008c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80008c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80008cc:	45a6      	cmp	lr, r4
 80008ce:	d908      	bls.n	80008e2 <__udivmoddi4+0x1da>
 80008d0:	eb1c 0404 	adds.w	r4, ip, r4
 80008d4:	f103 35ff 	add.w	r5, r3, #4294967295
 80008d8:	d26c      	bcs.n	80009b4 <__udivmoddi4+0x2ac>
 80008da:	45a6      	cmp	lr, r4
 80008dc:	d96a      	bls.n	80009b4 <__udivmoddi4+0x2ac>
 80008de:	3b02      	subs	r3, #2
 80008e0:	4464      	add	r4, ip
 80008e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008e6:	fba3 9502 	umull	r9, r5, r3, r2
 80008ea:	eba4 040e 	sub.w	r4, r4, lr
 80008ee:	42ac      	cmp	r4, r5
 80008f0:	46c8      	mov	r8, r9
 80008f2:	46ae      	mov	lr, r5
 80008f4:	d356      	bcc.n	80009a4 <__udivmoddi4+0x29c>
 80008f6:	d053      	beq.n	80009a0 <__udivmoddi4+0x298>
 80008f8:	b156      	cbz	r6, 8000910 <__udivmoddi4+0x208>
 80008fa:	ebb0 0208 	subs.w	r2, r0, r8
 80008fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000902:	fa04 f707 	lsl.w	r7, r4, r7
 8000906:	40ca      	lsrs	r2, r1
 8000908:	40cc      	lsrs	r4, r1
 800090a:	4317      	orrs	r7, r2
 800090c:	e9c6 7400 	strd	r7, r4, [r6]
 8000910:	4618      	mov	r0, r3
 8000912:	2100      	movs	r1, #0
 8000914:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000918:	f1c3 0120 	rsb	r1, r3, #32
 800091c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000920:	fa20 f201 	lsr.w	r2, r0, r1
 8000924:	fa25 f101 	lsr.w	r1, r5, r1
 8000928:	409d      	lsls	r5, r3
 800092a:	432a      	orrs	r2, r5
 800092c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000930:	fa1f fe8c 	uxth.w	lr, ip
 8000934:	fbb1 f0f7 	udiv	r0, r1, r7
 8000938:	fb07 1510 	mls	r5, r7, r0, r1
 800093c:	0c11      	lsrs	r1, r2, #16
 800093e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000942:	fb00 f50e 	mul.w	r5, r0, lr
 8000946:	428d      	cmp	r5, r1
 8000948:	fa04 f403 	lsl.w	r4, r4, r3
 800094c:	d908      	bls.n	8000960 <__udivmoddi4+0x258>
 800094e:	eb1c 0101 	adds.w	r1, ip, r1
 8000952:	f100 38ff 	add.w	r8, r0, #4294967295
 8000956:	d22f      	bcs.n	80009b8 <__udivmoddi4+0x2b0>
 8000958:	428d      	cmp	r5, r1
 800095a:	d92d      	bls.n	80009b8 <__udivmoddi4+0x2b0>
 800095c:	3802      	subs	r0, #2
 800095e:	4461      	add	r1, ip
 8000960:	1b49      	subs	r1, r1, r5
 8000962:	b292      	uxth	r2, r2
 8000964:	fbb1 f5f7 	udiv	r5, r1, r7
 8000968:	fb07 1115 	mls	r1, r7, r5, r1
 800096c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000970:	fb05 f10e 	mul.w	r1, r5, lr
 8000974:	4291      	cmp	r1, r2
 8000976:	d908      	bls.n	800098a <__udivmoddi4+0x282>
 8000978:	eb1c 0202 	adds.w	r2, ip, r2
 800097c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000980:	d216      	bcs.n	80009b0 <__udivmoddi4+0x2a8>
 8000982:	4291      	cmp	r1, r2
 8000984:	d914      	bls.n	80009b0 <__udivmoddi4+0x2a8>
 8000986:	3d02      	subs	r5, #2
 8000988:	4462      	add	r2, ip
 800098a:	1a52      	subs	r2, r2, r1
 800098c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000990:	e738      	b.n	8000804 <__udivmoddi4+0xfc>
 8000992:	4631      	mov	r1, r6
 8000994:	4630      	mov	r0, r6
 8000996:	e708      	b.n	80007aa <__udivmoddi4+0xa2>
 8000998:	4639      	mov	r1, r7
 800099a:	e6e6      	b.n	800076a <__udivmoddi4+0x62>
 800099c:	4610      	mov	r0, r2
 800099e:	e6fb      	b.n	8000798 <__udivmoddi4+0x90>
 80009a0:	4548      	cmp	r0, r9
 80009a2:	d2a9      	bcs.n	80008f8 <__udivmoddi4+0x1f0>
 80009a4:	ebb9 0802 	subs.w	r8, r9, r2
 80009a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80009ac:	3b01      	subs	r3, #1
 80009ae:	e7a3      	b.n	80008f8 <__udivmoddi4+0x1f0>
 80009b0:	4645      	mov	r5, r8
 80009b2:	e7ea      	b.n	800098a <__udivmoddi4+0x282>
 80009b4:	462b      	mov	r3, r5
 80009b6:	e794      	b.n	80008e2 <__udivmoddi4+0x1da>
 80009b8:	4640      	mov	r0, r8
 80009ba:	e7d1      	b.n	8000960 <__udivmoddi4+0x258>
 80009bc:	46d0      	mov	r8, sl
 80009be:	e77b      	b.n	80008b8 <__udivmoddi4+0x1b0>
 80009c0:	3d02      	subs	r5, #2
 80009c2:	4462      	add	r2, ip
 80009c4:	e732      	b.n	800082c <__udivmoddi4+0x124>
 80009c6:	4608      	mov	r0, r1
 80009c8:	e70a      	b.n	80007e0 <__udivmoddi4+0xd8>
 80009ca:	4464      	add	r4, ip
 80009cc:	3802      	subs	r0, #2
 80009ce:	e742      	b.n	8000856 <__udivmoddi4+0x14e>

080009d0 <__aeabi_idiv0>:
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop

080009d4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b085      	sub	sp, #20
 80009d8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009da:	4b1b      	ldr	r3, [pc, #108]	; (8000a48 <MX_GPIO_Init+0x74>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009de:	4a1a      	ldr	r2, [pc, #104]	; (8000a48 <MX_GPIO_Init+0x74>)
 80009e0:	f043 0301 	orr.w	r3, r3, #1
 80009e4:	6313      	str	r3, [r2, #48]	; 0x30
 80009e6:	4b18      	ldr	r3, [pc, #96]	; (8000a48 <MX_GPIO_Init+0x74>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ea:	f003 0301 	and.w	r3, r3, #1
 80009ee:	60fb      	str	r3, [r7, #12]
 80009f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f2:	4b15      	ldr	r3, [pc, #84]	; (8000a48 <MX_GPIO_Init+0x74>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	4a14      	ldr	r2, [pc, #80]	; (8000a48 <MX_GPIO_Init+0x74>)
 80009f8:	f043 0302 	orr.w	r3, r3, #2
 80009fc:	6313      	str	r3, [r2, #48]	; 0x30
 80009fe:	4b12      	ldr	r3, [pc, #72]	; (8000a48 <MX_GPIO_Init+0x74>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	f003 0302 	and.w	r3, r3, #2
 8000a06:	60bb      	str	r3, [r7, #8]
 8000a08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a0a:	4b0f      	ldr	r3, [pc, #60]	; (8000a48 <MX_GPIO_Init+0x74>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	4a0e      	ldr	r2, [pc, #56]	; (8000a48 <MX_GPIO_Init+0x74>)
 8000a10:	f043 0308 	orr.w	r3, r3, #8
 8000a14:	6313      	str	r3, [r2, #48]	; 0x30
 8000a16:	4b0c      	ldr	r3, [pc, #48]	; (8000a48 <MX_GPIO_Init+0x74>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1a:	f003 0308 	and.w	r3, r3, #8
 8000a1e:	607b      	str	r3, [r7, #4]
 8000a20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a22:	4b09      	ldr	r3, [pc, #36]	; (8000a48 <MX_GPIO_Init+0x74>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a26:	4a08      	ldr	r2, [pc, #32]	; (8000a48 <MX_GPIO_Init+0x74>)
 8000a28:	f043 0304 	orr.w	r3, r3, #4
 8000a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a2e:	4b06      	ldr	r3, [pc, #24]	; (8000a48 <MX_GPIO_Init+0x74>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a32:	f003 0304 	and.w	r3, r3, #4
 8000a36:	603b      	str	r3, [r7, #0]
 8000a38:	683b      	ldr	r3, [r7, #0]

}
 8000a3a:	bf00      	nop
 8000a3c:	3714      	adds	r7, #20
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	40023800 	.word	0x40023800

08000a4c <generatePwm>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void generatePwm()
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000a50:	2108      	movs	r1, #8
 8000a52:	4808      	ldr	r0, [pc, #32]	; (8000a74 <generatePwm+0x28>)
 8000a54:	f002 fb3c 	bl	80030d0 <HAL_TIM_PWM_Start>
	HAL_Delay(100);
 8000a58:	2064      	movs	r0, #100	; 0x64
 8000a5a:	f000 fe01 	bl	8001660 <HAL_Delay>
	//HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
//	printOutLine("ABC");
	pwm = (GPIOB->IDR & GPIO_PIN_10) >> 10;
 8000a5e:	4b06      	ldr	r3, [pc, #24]	; (8000a78 <generatePwm+0x2c>)
 8000a60:	691b      	ldr	r3, [r3, #16]
 8000a62:	0a9b      	lsrs	r3, r3, #10
 8000a64:	b2db      	uxtb	r3, r3
 8000a66:	f003 0301 	and.w	r3, r3, #1
 8000a6a:	b2da      	uxtb	r2, r3
 8000a6c:	4b03      	ldr	r3, [pc, #12]	; (8000a7c <generatePwm+0x30>)
 8000a6e:	701a      	strb	r2, [r3, #0]
}
 8000a70:	bf00      	nop
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	20000248 	.word	0x20000248
 8000a78:	40020400 	.word	0x40020400
 8000a7c:	200001f0 	.word	0x200001f0

08000a80 <printOut>:
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
	pwm = (GPIOB->IDR & GPIO_PIN_10) >> 10;
}

void printOut(const char * text)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
	while(__HAL_UART_GET_FLAG(&huart3,UART_FLAG_TC) == RESET) {}
 8000a88:	bf00      	nop
 8000a8a:	4b0a      	ldr	r3, [pc, #40]	; (8000ab4 <printOut+0x34>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	69db      	ldr	r3, [r3, #28]
 8000a90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a94:	2b40      	cmp	r3, #64	; 0x40
 8000a96:	d1f8      	bne.n	8000a8a <printOut+0xa>
	HAL_UART_Transmit(&huart3, (uint8_t*) text, strlen(text), 100);
 8000a98:	6878      	ldr	r0, [r7, #4]
 8000a9a:	f7ff fc21 	bl	80002e0 <strlen>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	b29a      	uxth	r2, r3
 8000aa2:	2364      	movs	r3, #100	; 0x64
 8000aa4:	6879      	ldr	r1, [r7, #4]
 8000aa6:	4803      	ldr	r0, [pc, #12]	; (8000ab4 <printOut+0x34>)
 8000aa8:	f003 fa84 	bl	8003fb4 <HAL_UART_Transmit>
}
 8000aac:	bf00      	nop
 8000aae:	3708      	adds	r7, #8
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	200002e0 	.word	0x200002e0

08000ab8 <printOutLine>:

void printOutLine(const char * text)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
	printOut(text);
 8000ac0:	6878      	ldr	r0, [r7, #4]
 8000ac2:	f7ff ffdd 	bl	8000a80 <printOut>
	printOut("\r\n");
 8000ac6:	4803      	ldr	r0, [pc, #12]	; (8000ad4 <printOutLine+0x1c>)
 8000ac8:	f7ff ffda 	bl	8000a80 <printOut>
}
 8000acc:	bf00      	nop
 8000ace:	3708      	adds	r7, #8
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	08009b00 	.word	0x08009b00

08000ad8 <setRedIntensity>:
	HAL_UART_Receive(&huart3, (uint8_t*) rxData, 1, 100);

	printOutLine(rxData);
}

void setRedIntensity(float dutyCycle) {
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	ed87 0a01 	vstr	s0, [r7, #4]
	htim3.Instance->CCR1 = (10000 - 1) * dutyCycle;
 8000ae2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ae6:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8000b08 <setRedIntensity+0x30>
 8000aea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000aee:	4b07      	ldr	r3, [pc, #28]	; (8000b0c <setRedIntensity+0x34>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000af6:	ee17 2a90 	vmov	r2, s15
 8000afa:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000afc:	bf00      	nop
 8000afe:	370c      	adds	r7, #12
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr
 8000b08:	461c3c00 	.word	0x461c3c00
 8000b0c:	20000294 	.word	0x20000294

08000b10 <setGreenIntensity>:

void setGreenIntensity(float dutyCycle)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	ed87 0a01 	vstr	s0, [r7, #4]
	htim3.Instance -> CCR2 = (10000-1) * dutyCycle;
 8000b1a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b1e:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8000b40 <setGreenIntensity+0x30>
 8000b22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b26:	4b07      	ldr	r3, [pc, #28]	; (8000b44 <setGreenIntensity+0x34>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b2e:	ee17 2a90 	vmov	r2, s15
 8000b32:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000b34:	bf00      	nop
 8000b36:	370c      	adds	r7, #12
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr
 8000b40:	461c3c00 	.word	0x461c3c00
 8000b44:	20000294 	.word	0x20000294

08000b48 <setBlueIntensity>:

void setBlueIntensity(float dutyCycle)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	ed87 0a01 	vstr	s0, [r7, #4]
	htim3.Instance -> CCR3 = (10000-1) * dutyCycle;
 8000b52:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b56:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8000b78 <setBlueIntensity+0x30>
 8000b5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b5e:	4b07      	ldr	r3, [pc, #28]	; (8000b7c <setBlueIntensity+0x34>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b66:	ee17 2a90 	vmov	r2, s15
 8000b6a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000b6c:	bf00      	nop
 8000b6e:	370c      	adds	r7, #12
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr
 8000b78:	461c3c00 	.word	0x461c3c00
 8000b7c:	20000294 	.word	0x20000294

08000b80 <controlRgb_s>:
	sprintf(text,"R: %.2f \t G: %.2f \t B: %.2f", redIntensity, greenIntensity, blueIntensity);
	printOutLine(text);
}

void controlRgb_s(char *input)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b096      	sub	sp, #88	; 0x58
 8000b84:	af04      	add	r7, sp, #16
 8000b86:	6078      	str	r0, [r7, #4]
	const float MAX_SCALE = 1.0;
 8000b88:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000b8c:	647b      	str	r3, [r7, #68]	; 0x44
	const float STEP_SCALE = 0.1;
 8000b8e:	4b54      	ldr	r3, [pc, #336]	; (8000ce0 <controlRgb_s+0x160>)
 8000b90:	643b      	str	r3, [r7, #64]	; 0x40

	printOut("input char: ");
 8000b92:	4854      	ldr	r0, [pc, #336]	; (8000ce4 <controlRgb_s+0x164>)
 8000b94:	f7ff ff74 	bl	8000a80 <printOut>
	printOutLine(input);
 8000b98:	6878      	ldr	r0, [r7, #4]
 8000b9a:	f7ff ff8d 	bl	8000ab8 <printOutLine>

	if (*input == 'r' || *input == 'R')
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	2b72      	cmp	r3, #114	; 0x72
 8000ba4:	d003      	beq.n	8000bae <controlRgb_s+0x2e>
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	2b52      	cmp	r3, #82	; 0x52
 8000bac:	d120      	bne.n	8000bf0 <controlRgb_s+0x70>
	{
		if (red.intensity >= MAX_SCALE)
 8000bae:	4b4e      	ldr	r3, [pc, #312]	; (8000ce8 <controlRgb_s+0x168>)
 8000bb0:	edd3 7a04 	vldr	s15, [r3, #16]
 8000bb4:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8000bb8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000bbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bc0:	d804      	bhi.n	8000bcc <controlRgb_s+0x4c>
		{
			red.intensity = 0.0;
 8000bc2:	4b49      	ldr	r3, [pc, #292]	; (8000ce8 <controlRgb_s+0x168>)
 8000bc4:	f04f 0200 	mov.w	r2, #0
 8000bc8:	611a      	str	r2, [r3, #16]
 8000bca:	e009      	b.n	8000be0 <controlRgb_s+0x60>
		} else
		{
			red.intensity += STEP_SCALE;
 8000bcc:	4b46      	ldr	r3, [pc, #280]	; (8000ce8 <controlRgb_s+0x168>)
 8000bce:	ed93 7a04 	vldr	s14, [r3, #16]
 8000bd2:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8000bd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bda:	4b43      	ldr	r3, [pc, #268]	; (8000ce8 <controlRgb_s+0x168>)
 8000bdc:	edc3 7a04 	vstr	s15, [r3, #16]
		}
		setRedIntensity(red.intensity);
 8000be0:	4b41      	ldr	r3, [pc, #260]	; (8000ce8 <controlRgb_s+0x168>)
 8000be2:	edd3 7a04 	vldr	s15, [r3, #16]
 8000be6:	eeb0 0a67 	vmov.f32	s0, s15
 8000bea:	f7ff ff75 	bl	8000ad8 <setRedIntensity>
 8000bee:	e054      	b.n	8000c9a <controlRgb_s+0x11a>
	} else if (*input == 'g' || *input == 'G')
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	2b67      	cmp	r3, #103	; 0x67
 8000bf6:	d003      	beq.n	8000c00 <controlRgb_s+0x80>
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	2b47      	cmp	r3, #71	; 0x47
 8000bfe:	d120      	bne.n	8000c42 <controlRgb_s+0xc2>
	{
		if (green.intensity >= MAX_SCALE)
 8000c00:	4b3a      	ldr	r3, [pc, #232]	; (8000cec <controlRgb_s+0x16c>)
 8000c02:	edd3 7a04 	vldr	s15, [r3, #16]
 8000c06:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8000c0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c12:	d804      	bhi.n	8000c1e <controlRgb_s+0x9e>
		{
			green.intensity = 0.0;
 8000c14:	4b35      	ldr	r3, [pc, #212]	; (8000cec <controlRgb_s+0x16c>)
 8000c16:	f04f 0200 	mov.w	r2, #0
 8000c1a:	611a      	str	r2, [r3, #16]
 8000c1c:	e009      	b.n	8000c32 <controlRgb_s+0xb2>
		} else
		{
			green.intensity += STEP_SCALE;
 8000c1e:	4b33      	ldr	r3, [pc, #204]	; (8000cec <controlRgb_s+0x16c>)
 8000c20:	ed93 7a04 	vldr	s14, [r3, #16]
 8000c24:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8000c28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c2c:	4b2f      	ldr	r3, [pc, #188]	; (8000cec <controlRgb_s+0x16c>)
 8000c2e:	edc3 7a04 	vstr	s15, [r3, #16]
		}
		setGreenIntensity(green.intensity);
 8000c32:	4b2e      	ldr	r3, [pc, #184]	; (8000cec <controlRgb_s+0x16c>)
 8000c34:	edd3 7a04 	vldr	s15, [r3, #16]
 8000c38:	eeb0 0a67 	vmov.f32	s0, s15
 8000c3c:	f7ff ff68 	bl	8000b10 <setGreenIntensity>
 8000c40:	e02b      	b.n	8000c9a <controlRgb_s+0x11a>
	} else if (*input == 'b' || *input == 'B')
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	2b62      	cmp	r3, #98	; 0x62
 8000c48:	d003      	beq.n	8000c52 <controlRgb_s+0xd2>
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	2b42      	cmp	r3, #66	; 0x42
 8000c50:	d120      	bne.n	8000c94 <controlRgb_s+0x114>
	{
		if (blue.intensity >= MAX_SCALE)
 8000c52:	4b27      	ldr	r3, [pc, #156]	; (8000cf0 <controlRgb_s+0x170>)
 8000c54:	edd3 7a04 	vldr	s15, [r3, #16]
 8000c58:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8000c5c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c64:	d804      	bhi.n	8000c70 <controlRgb_s+0xf0>
		{
			blue.intensity = 0.0;
 8000c66:	4b22      	ldr	r3, [pc, #136]	; (8000cf0 <controlRgb_s+0x170>)
 8000c68:	f04f 0200 	mov.w	r2, #0
 8000c6c:	611a      	str	r2, [r3, #16]
 8000c6e:	e009      	b.n	8000c84 <controlRgb_s+0x104>
		} else
		{
			blue.intensity += STEP_SCALE;
 8000c70:	4b1f      	ldr	r3, [pc, #124]	; (8000cf0 <controlRgb_s+0x170>)
 8000c72:	ed93 7a04 	vldr	s14, [r3, #16]
 8000c76:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8000c7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c7e:	4b1c      	ldr	r3, [pc, #112]	; (8000cf0 <controlRgb_s+0x170>)
 8000c80:	edc3 7a04 	vstr	s15, [r3, #16]
		}
		setBlueIntensity(blue.intensity);
 8000c84:	4b1a      	ldr	r3, [pc, #104]	; (8000cf0 <controlRgb_s+0x170>)
 8000c86:	edd3 7a04 	vldr	s15, [r3, #16]
 8000c8a:	eeb0 0a67 	vmov.f32	s0, s15
 8000c8e:	f7ff ff5b 	bl	8000b48 <setBlueIntensity>
 8000c92:	e002      	b.n	8000c9a <controlRgb_s+0x11a>
	} else {
		printOutLine("\t\t----SKIP----");
 8000c94:	4817      	ldr	r0, [pc, #92]	; (8000cf4 <controlRgb_s+0x174>)
 8000c96:	f7ff ff0f 	bl	8000ab8 <printOutLine>
	}

	char text[50];
	sprintf(text,"R: %.2f \t G: %.2f \t B: %.2f", red.intensity, green.intensity, blue.intensity);
 8000c9a:	4b13      	ldr	r3, [pc, #76]	; (8000ce8 <controlRgb_s+0x168>)
 8000c9c:	edd3 7a04 	vldr	s15, [r3, #16]
 8000ca0:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8000ca4:	4b11      	ldr	r3, [pc, #68]	; (8000cec <controlRgb_s+0x16c>)
 8000ca6:	edd3 7a04 	vldr	s15, [r3, #16]
 8000caa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000cae:	4b10      	ldr	r3, [pc, #64]	; (8000cf0 <controlRgb_s+0x170>)
 8000cb0:	edd3 6a04 	vldr	s13, [r3, #16]
 8000cb4:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8000cb8:	f107 000c 	add.w	r0, r7, #12
 8000cbc:	ed8d 6b02 	vstr	d6, [sp, #8]
 8000cc0:	ed8d 7b00 	vstr	d7, [sp]
 8000cc4:	ec53 2b15 	vmov	r2, r3, d5
 8000cc8:	490b      	ldr	r1, [pc, #44]	; (8000cf8 <controlRgb_s+0x178>)
 8000cca:	f005 fb39 	bl	8006340 <siprintf>
	printOutLine(text);
 8000cce:	f107 030c 	add.w	r3, r7, #12
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f7ff fef0 	bl	8000ab8 <printOutLine>
}
 8000cd8:	bf00      	nop
 8000cda:	3748      	adds	r7, #72	; 0x48
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	3dcccccd 	.word	0x3dcccccd
 8000ce4:	08009b04 	.word	0x08009b04
 8000ce8:	200001fc 	.word	0x200001fc
 8000cec:	20000214 	.word	0x20000214
 8000cf0:	2000022c 	.word	0x2000022c
 8000cf4:	08009b14 	.word	0x08009b14
 8000cf8:	08009b24 	.word	0x08009b24

08000cfc <HAL_UART_RxCpltCallback>:
	green.pwm = (green.pinGroup->IDR & green.pin) >> 7;
	blue.pwm = (blue.pinGroup->IDR & blue.pin) >> 8;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
	printOut("INTERRUPT => ");
 8000d04:	4807      	ldr	r0, [pc, #28]	; (8000d24 <HAL_UART_RxCpltCallback+0x28>)
 8000d06:	f7ff febb 	bl	8000a80 <printOut>
	controlRgb_s(&rxInput[0]);
 8000d0a:	4807      	ldr	r0, [pc, #28]	; (8000d28 <HAL_UART_RxCpltCallback+0x2c>)
 8000d0c:	f7ff ff38 	bl	8000b80 <controlRgb_s>
	HAL_UART_Receive_IT(&huart3, (uint8_t*)rxInput, 1);
 8000d10:	2201      	movs	r2, #1
 8000d12:	4905      	ldr	r1, [pc, #20]	; (8000d28 <HAL_UART_RxCpltCallback+0x2c>)
 8000d14:	4805      	ldr	r0, [pc, #20]	; (8000d2c <HAL_UART_RxCpltCallback+0x30>)
 8000d16:	f003 f9d0 	bl	80040ba <HAL_UART_Receive_IT>
}
 8000d1a:	bf00      	nop
 8000d1c:	3708      	adds	r7, #8
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	08009b40 	.word	0x08009b40
 8000d28:	200001f4 	.word	0x200001f4
 8000d2c:	200002e0 	.word	0x200002e0

08000d30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d36:	f000 fc36 	bl	80015a6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d3a:	f000 f81b 	bl	8000d74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d3e:	f7ff fe49 	bl	80009d4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000d42:	f000 f9bb 	bl	80010bc <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8000d46:	f000 fb6d 	bl	8001424 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8000d4a:	f000 fa2f 	bl	80011ac <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  //Q1-2
  float dutyCycle = 0.5;
 8000d4e:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8000d52:	607b      	str	r3, [r7, #4]
  dutyCycle = 0.5;
 8000d54:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8000d58:	607b      	str	r3, [r7, #4]

  // Struct
//  setColorInfo();

  // Interrupt
  HAL_UART_Receive_IT(&huart3, (uint8_t*)rxInput, 1);
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	4903      	ldr	r1, [pc, #12]	; (8000d6c <main+0x3c>)
 8000d5e:	4804      	ldr	r0, [pc, #16]	; (8000d70 <main+0x40>)
 8000d60:	f003 f9ab 	bl	80040ba <HAL_UART_Receive_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  startPwmRgb_s();
	  // Q1-2
	  generatePwm();
 8000d64:	f7ff fe72 	bl	8000a4c <generatePwm>
 8000d68:	e7fc      	b.n	8000d64 <main+0x34>
 8000d6a:	bf00      	nop
 8000d6c:	200001f4 	.word	0x200001f4
 8000d70:	200002e0 	.word	0x200002e0

08000d74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b094      	sub	sp, #80	; 0x50
 8000d78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d7a:	f107 031c 	add.w	r3, r7, #28
 8000d7e:	2234      	movs	r2, #52	; 0x34
 8000d80:	2100      	movs	r1, #0
 8000d82:	4618      	mov	r0, r3
 8000d84:	f005 fb3f 	bl	8006406 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d88:	f107 0308 	add.w	r3, r7, #8
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	605a      	str	r2, [r3, #4]
 8000d92:	609a      	str	r2, [r3, #8]
 8000d94:	60da      	str	r2, [r3, #12]
 8000d96:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d98:	4b2b      	ldr	r3, [pc, #172]	; (8000e48 <SystemClock_Config+0xd4>)
 8000d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d9c:	4a2a      	ldr	r2, [pc, #168]	; (8000e48 <SystemClock_Config+0xd4>)
 8000d9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000da2:	6413      	str	r3, [r2, #64]	; 0x40
 8000da4:	4b28      	ldr	r3, [pc, #160]	; (8000e48 <SystemClock_Config+0xd4>)
 8000da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dac:	607b      	str	r3, [r7, #4]
 8000dae:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000db0:	4b26      	ldr	r3, [pc, #152]	; (8000e4c <SystemClock_Config+0xd8>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a25      	ldr	r2, [pc, #148]	; (8000e4c <SystemClock_Config+0xd8>)
 8000db6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000dba:	6013      	str	r3, [r2, #0]
 8000dbc:	4b23      	ldr	r3, [pc, #140]	; (8000e4c <SystemClock_Config+0xd8>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000dc4:	603b      	str	r3, [r7, #0]
 8000dc6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dc8:	2302      	movs	r3, #2
 8000dca:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dd0:	2310      	movs	r3, #16
 8000dd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dd4:	2302      	movs	r3, #2
 8000dd6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000ddc:	2308      	movs	r3, #8
 8000dde:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000de0:	23d8      	movs	r3, #216	; 0xd8
 8000de2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000de4:	2302      	movs	r3, #2
 8000de6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000de8:	2302      	movs	r3, #2
 8000dea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000dec:	2302      	movs	r3, #2
 8000dee:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000df0:	f107 031c 	add.w	r3, r7, #28
 8000df4:	4618      	mov	r0, r3
 8000df6:	f000 fff7 	bl	8001de8 <HAL_RCC_OscConfig>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000e00:	f000 f826 	bl	8000e50 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000e04:	f000 ffa0 	bl	8001d48 <HAL_PWREx_EnableOverDrive>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000e0e:	f000 f81f 	bl	8000e50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e12:	230f      	movs	r3, #15
 8000e14:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e16:	2302      	movs	r3, #2
 8000e18:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e1e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000e22:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e28:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000e2a:	f107 0308 	add.w	r3, r7, #8
 8000e2e:	2107      	movs	r1, #7
 8000e30:	4618      	mov	r0, r3
 8000e32:	f001 fa87 	bl	8002344 <HAL_RCC_ClockConfig>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000e3c:	f000 f808 	bl	8000e50 <Error_Handler>
  }
}
 8000e40:	bf00      	nop
 8000e42:	3750      	adds	r7, #80	; 0x50
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	40023800 	.word	0x40023800
 8000e4c:	40007000 	.word	0x40007000

08000e50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e54:	b672      	cpsid	i
}
 8000e56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e58:	e7fe      	b.n	8000e58 <Error_Handler+0x8>
	...

08000e5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000e62:	4b0f      	ldr	r3, [pc, #60]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e66:	4a0e      	ldr	r2, [pc, #56]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e6c:	6413      	str	r3, [r2, #64]	; 0x40
 8000e6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e76:	607b      	str	r3, [r7, #4]
 8000e78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e7a:	4b09      	ldr	r3, [pc, #36]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e7e:	4a08      	ldr	r2, [pc, #32]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e84:	6453      	str	r3, [r2, #68]	; 0x44
 8000e86:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e8e:	603b      	str	r3, [r7, #0]
 8000e90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e92:	bf00      	nop
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	40023800 	.word	0x40023800

08000ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ea8:	e7fe      	b.n	8000ea8 <NMI_Handler+0x4>

08000eaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eae:	e7fe      	b.n	8000eae <HardFault_Handler+0x4>

08000eb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000eb4:	e7fe      	b.n	8000eb4 <MemManage_Handler+0x4>

08000eb6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eba:	e7fe      	b.n	8000eba <BusFault_Handler+0x4>

08000ebc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ec0:	e7fe      	b.n	8000ec0 <UsageFault_Handler+0x4>

08000ec2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ec6:	bf00      	nop
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr

08000ed0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ed4:	bf00      	nop
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ee2:	bf00      	nop
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ef0:	f000 fb96 	bl	8001620 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ef4:	bf00      	nop
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000efc:	4802      	ldr	r0, [pc, #8]	; (8000f08 <USART3_IRQHandler+0x10>)
 8000efe:	f003 f921 	bl	8004144 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	200002e0 	.word	0x200002e0

08000f0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  return 1;
 8000f10:	2301      	movs	r3, #1
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	46bd      	mov	sp, r7
 8000f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1a:	4770      	bx	lr

08000f1c <_kill>:

int _kill(int pid, int sig)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f26:	f005 fac1 	bl	80064ac <__errno>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2216      	movs	r2, #22
 8000f2e:	601a      	str	r2, [r3, #0]
  return -1;
 8000f30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <_exit>:

void _exit (int status)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f44:	f04f 31ff 	mov.w	r1, #4294967295
 8000f48:	6878      	ldr	r0, [r7, #4]
 8000f4a:	f7ff ffe7 	bl	8000f1c <_kill>
  while (1) {}    /* Make sure we hang here */
 8000f4e:	e7fe      	b.n	8000f4e <_exit+0x12>

08000f50 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b086      	sub	sp, #24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	60f8      	str	r0, [r7, #12]
 8000f58:	60b9      	str	r1, [r7, #8]
 8000f5a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	617b      	str	r3, [r7, #20]
 8000f60:	e00a      	b.n	8000f78 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f62:	f3af 8000 	nop.w
 8000f66:	4601      	mov	r1, r0
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	1c5a      	adds	r2, r3, #1
 8000f6c:	60ba      	str	r2, [r7, #8]
 8000f6e:	b2ca      	uxtb	r2, r1
 8000f70:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	3301      	adds	r3, #1
 8000f76:	617b      	str	r3, [r7, #20]
 8000f78:	697a      	ldr	r2, [r7, #20]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	dbf0      	blt.n	8000f62 <_read+0x12>
  }

  return len;
 8000f80:	687b      	ldr	r3, [r7, #4]
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3718      	adds	r7, #24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	b086      	sub	sp, #24
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	60f8      	str	r0, [r7, #12]
 8000f92:	60b9      	str	r1, [r7, #8]
 8000f94:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f96:	2300      	movs	r3, #0
 8000f98:	617b      	str	r3, [r7, #20]
 8000f9a:	e009      	b.n	8000fb0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	1c5a      	adds	r2, r3, #1
 8000fa0:	60ba      	str	r2, [r7, #8]
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	3301      	adds	r3, #1
 8000fae:	617b      	str	r3, [r7, #20]
 8000fb0:	697a      	ldr	r2, [r7, #20]
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	dbf1      	blt.n	8000f9c <_write+0x12>
  }
  return len;
 8000fb8:	687b      	ldr	r3, [r7, #4]
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	3718      	adds	r7, #24
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}

08000fc2 <_close>:

int _close(int file)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	b083      	sub	sp, #12
 8000fc6:	af00      	add	r7, sp, #0
 8000fc8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000fca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr

08000fda <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	b083      	sub	sp, #12
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	6078      	str	r0, [r7, #4]
 8000fe2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fea:	605a      	str	r2, [r3, #4]
  return 0;
 8000fec:	2300      	movs	r3, #0
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	370c      	adds	r7, #12
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr

08000ffa <_isatty>:

int _isatty(int file)
{
 8000ffa:	b480      	push	{r7}
 8000ffc:	b083      	sub	sp, #12
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001002:	2301      	movs	r3, #1
}
 8001004:	4618      	mov	r0, r3
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr

08001010 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001010:	b480      	push	{r7}
 8001012:	b085      	sub	sp, #20
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800101c:	2300      	movs	r3, #0
}
 800101e:	4618      	mov	r0, r3
 8001020:	3714      	adds	r7, #20
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
	...

0800102c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001034:	4a14      	ldr	r2, [pc, #80]	; (8001088 <_sbrk+0x5c>)
 8001036:	4b15      	ldr	r3, [pc, #84]	; (800108c <_sbrk+0x60>)
 8001038:	1ad3      	subs	r3, r2, r3
 800103a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001040:	4b13      	ldr	r3, [pc, #76]	; (8001090 <_sbrk+0x64>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d102      	bne.n	800104e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001048:	4b11      	ldr	r3, [pc, #68]	; (8001090 <_sbrk+0x64>)
 800104a:	4a12      	ldr	r2, [pc, #72]	; (8001094 <_sbrk+0x68>)
 800104c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800104e:	4b10      	ldr	r3, [pc, #64]	; (8001090 <_sbrk+0x64>)
 8001050:	681a      	ldr	r2, [r3, #0]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4413      	add	r3, r2
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	429a      	cmp	r2, r3
 800105a:	d207      	bcs.n	800106c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800105c:	f005 fa26 	bl	80064ac <__errno>
 8001060:	4603      	mov	r3, r0
 8001062:	220c      	movs	r2, #12
 8001064:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001066:	f04f 33ff 	mov.w	r3, #4294967295
 800106a:	e009      	b.n	8001080 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800106c:	4b08      	ldr	r3, [pc, #32]	; (8001090 <_sbrk+0x64>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001072:	4b07      	ldr	r3, [pc, #28]	; (8001090 <_sbrk+0x64>)
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4413      	add	r3, r2
 800107a:	4a05      	ldr	r2, [pc, #20]	; (8001090 <_sbrk+0x64>)
 800107c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800107e:	68fb      	ldr	r3, [r7, #12]
}
 8001080:	4618      	mov	r0, r3
 8001082:	3718      	adds	r7, #24
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	20080000 	.word	0x20080000
 800108c:	00000400 	.word	0x00000400
 8001090:	20000244 	.word	0x20000244
 8001094:	200004b8 	.word	0x200004b8

08001098 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800109c:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <SystemInit+0x20>)
 800109e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010a2:	4a05      	ldr	r2, [pc, #20]	; (80010b8 <SystemInit+0x20>)
 80010a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010ac:	bf00      	nop
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	e000ed00 	.word	0xe000ed00

080010bc <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b08e      	sub	sp, #56	; 0x38
 80010c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	605a      	str	r2, [r3, #4]
 80010cc:	609a      	str	r2, [r3, #8]
 80010ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010d0:	f107 031c 	add.w	r3, r7, #28
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010dc:	463b      	mov	r3, r7
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	605a      	str	r2, [r3, #4]
 80010e4:	609a      	str	r2, [r3, #8]
 80010e6:	60da      	str	r2, [r3, #12]
 80010e8:	611a      	str	r2, [r3, #16]
 80010ea:	615a      	str	r2, [r3, #20]
 80010ec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010ee:	4b2e      	ldr	r3, [pc, #184]	; (80011a8 <MX_TIM2_Init+0xec>)
 80010f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010f4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1080-1;
 80010f6:	4b2c      	ldr	r3, [pc, #176]	; (80011a8 <MX_TIM2_Init+0xec>)
 80010f8:	f240 4237 	movw	r2, #1079	; 0x437
 80010fc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010fe:	4b2a      	ldr	r3, [pc, #168]	; (80011a8 <MX_TIM2_Init+0xec>)
 8001100:	2200      	movs	r2, #0
 8001102:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8001104:	4b28      	ldr	r3, [pc, #160]	; (80011a8 <MX_TIM2_Init+0xec>)
 8001106:	f242 720f 	movw	r2, #9999	; 0x270f
 800110a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800110c:	4b26      	ldr	r3, [pc, #152]	; (80011a8 <MX_TIM2_Init+0xec>)
 800110e:	2200      	movs	r2, #0
 8001110:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001112:	4b25      	ldr	r3, [pc, #148]	; (80011a8 <MX_TIM2_Init+0xec>)
 8001114:	2200      	movs	r2, #0
 8001116:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001118:	4823      	ldr	r0, [pc, #140]	; (80011a8 <MX_TIM2_Init+0xec>)
 800111a:	f001 ff21 	bl	8002f60 <HAL_TIM_Base_Init>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8001124:	f7ff fe94 	bl	8000e50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001128:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800112c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800112e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001132:	4619      	mov	r1, r3
 8001134:	481c      	ldr	r0, [pc, #112]	; (80011a8 <MX_TIM2_Init+0xec>)
 8001136:	f002 f9d9 	bl	80034ec <HAL_TIM_ConfigClockSource>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8001140:	f7ff fe86 	bl	8000e50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001144:	4818      	ldr	r0, [pc, #96]	; (80011a8 <MX_TIM2_Init+0xec>)
 8001146:	f001 ff62 	bl	800300e <HAL_TIM_PWM_Init>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8001150:	f7ff fe7e 	bl	8000e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001154:	2300      	movs	r3, #0
 8001156:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001158:	2300      	movs	r3, #0
 800115a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800115c:	f107 031c 	add.w	r3, r7, #28
 8001160:	4619      	mov	r1, r3
 8001162:	4811      	ldr	r0, [pc, #68]	; (80011a8 <MX_TIM2_Init+0xec>)
 8001164:	f002 fe4a 	bl	8003dfc <HAL_TIMEx_MasterConfigSynchronization>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 800116e:	f7ff fe6f 	bl	8000e50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001172:	2360      	movs	r3, #96	; 0x60
 8001174:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10000/4-1;
 8001176:	f640 13c3 	movw	r3, #2499	; 0x9c3
 800117a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800117c:	2300      	movs	r3, #0
 800117e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001180:	2300      	movs	r3, #0
 8001182:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001184:	463b      	mov	r3, r7
 8001186:	2208      	movs	r2, #8
 8001188:	4619      	mov	r1, r3
 800118a:	4807      	ldr	r0, [pc, #28]	; (80011a8 <MX_TIM2_Init+0xec>)
 800118c:	f002 f89a 	bl	80032c4 <HAL_TIM_PWM_ConfigChannel>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <MX_TIM2_Init+0xde>
  {
    Error_Handler();
 8001196:	f7ff fe5b 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800119a:	4803      	ldr	r0, [pc, #12]	; (80011a8 <MX_TIM2_Init+0xec>)
 800119c:	f000 f8c6 	bl	800132c <HAL_TIM_MspPostInit>

}
 80011a0:	bf00      	nop
 80011a2:	3738      	adds	r7, #56	; 0x38
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	20000248 	.word	0x20000248

080011ac <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b08e      	sub	sp, #56	; 0x38
 80011b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	605a      	str	r2, [r3, #4]
 80011bc:	609a      	str	r2, [r3, #8]
 80011be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011c0:	f107 031c 	add.w	r3, r7, #28
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011cc:	463b      	mov	r3, r7
 80011ce:	2200      	movs	r2, #0
 80011d0:	601a      	str	r2, [r3, #0]
 80011d2:	605a      	str	r2, [r3, #4]
 80011d4:	609a      	str	r2, [r3, #8]
 80011d6:	60da      	str	r2, [r3, #12]
 80011d8:	611a      	str	r2, [r3, #16]
 80011da:	615a      	str	r2, [r3, #20]
 80011dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80011de:	4b38      	ldr	r3, [pc, #224]	; (80012c0 <MX_TIM3_Init+0x114>)
 80011e0:	4a38      	ldr	r2, [pc, #224]	; (80012c4 <MX_TIM3_Init+0x118>)
 80011e2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 80011e4:	4b36      	ldr	r3, [pc, #216]	; (80012c0 <MX_TIM3_Init+0x114>)
 80011e6:	2263      	movs	r2, #99	; 0x63
 80011e8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ea:	4b35      	ldr	r3, [pc, #212]	; (80012c0 <MX_TIM3_Init+0x114>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 80011f0:	4b33      	ldr	r3, [pc, #204]	; (80012c0 <MX_TIM3_Init+0x114>)
 80011f2:	f242 720f 	movw	r2, #9999	; 0x270f
 80011f6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011f8:	4b31      	ldr	r3, [pc, #196]	; (80012c0 <MX_TIM3_Init+0x114>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011fe:	4b30      	ldr	r3, [pc, #192]	; (80012c0 <MX_TIM3_Init+0x114>)
 8001200:	2200      	movs	r2, #0
 8001202:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001204:	482e      	ldr	r0, [pc, #184]	; (80012c0 <MX_TIM3_Init+0x114>)
 8001206:	f001 feab 	bl	8002f60 <HAL_TIM_Base_Init>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001210:	f7ff fe1e 	bl	8000e50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001214:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001218:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800121a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800121e:	4619      	mov	r1, r3
 8001220:	4827      	ldr	r0, [pc, #156]	; (80012c0 <MX_TIM3_Init+0x114>)
 8001222:	f002 f963 	bl	80034ec <HAL_TIM_ConfigClockSource>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 800122c:	f7ff fe10 	bl	8000e50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001230:	4823      	ldr	r0, [pc, #140]	; (80012c0 <MX_TIM3_Init+0x114>)
 8001232:	f001 feec 	bl	800300e <HAL_TIM_PWM_Init>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 800123c:	f7ff fe08 	bl	8000e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001240:	2300      	movs	r3, #0
 8001242:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001244:	2300      	movs	r3, #0
 8001246:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001248:	f107 031c 	add.w	r3, r7, #28
 800124c:	4619      	mov	r1, r3
 800124e:	481c      	ldr	r0, [pc, #112]	; (80012c0 <MX_TIM3_Init+0x114>)
 8001250:	f002 fdd4 	bl	8003dfc <HAL_TIMEx_MasterConfigSynchronization>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800125a:	f7ff fdf9 	bl	8000e50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800125e:	2360      	movs	r3, #96	; 0x60
 8001260:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10000/4-1;
 8001262:	f640 13c3 	movw	r3, #2499	; 0x9c3
 8001266:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001268:	2300      	movs	r3, #0
 800126a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800126c:	2300      	movs	r3, #0
 800126e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001270:	463b      	mov	r3, r7
 8001272:	2200      	movs	r2, #0
 8001274:	4619      	mov	r1, r3
 8001276:	4812      	ldr	r0, [pc, #72]	; (80012c0 <MX_TIM3_Init+0x114>)
 8001278:	f002 f824 	bl	80032c4 <HAL_TIM_PWM_ConfigChannel>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8001282:	f7ff fde5 	bl	8000e50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001286:	463b      	mov	r3, r7
 8001288:	2204      	movs	r2, #4
 800128a:	4619      	mov	r1, r3
 800128c:	480c      	ldr	r0, [pc, #48]	; (80012c0 <MX_TIM3_Init+0x114>)
 800128e:	f002 f819 	bl	80032c4 <HAL_TIM_PWM_ConfigChannel>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 8001298:	f7ff fdda 	bl	8000e50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800129c:	463b      	mov	r3, r7
 800129e:	2208      	movs	r2, #8
 80012a0:	4619      	mov	r1, r3
 80012a2:	4807      	ldr	r0, [pc, #28]	; (80012c0 <MX_TIM3_Init+0x114>)
 80012a4:	f002 f80e 	bl	80032c4 <HAL_TIM_PWM_ConfigChannel>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_TIM3_Init+0x106>
  {
    Error_Handler();
 80012ae:	f7ff fdcf 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80012b2:	4803      	ldr	r0, [pc, #12]	; (80012c0 <MX_TIM3_Init+0x114>)
 80012b4:	f000 f83a 	bl	800132c <HAL_TIM_MspPostInit>

}
 80012b8:	bf00      	nop
 80012ba:	3738      	adds	r7, #56	; 0x38
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	20000294 	.word	0x20000294
 80012c4:	40000400 	.word	0x40000400

080012c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b085      	sub	sp, #20
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012d8:	d10c      	bne.n	80012f4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012da:	4b12      	ldr	r3, [pc, #72]	; (8001324 <HAL_TIM_Base_MspInit+0x5c>)
 80012dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012de:	4a11      	ldr	r2, [pc, #68]	; (8001324 <HAL_TIM_Base_MspInit+0x5c>)
 80012e0:	f043 0301 	orr.w	r3, r3, #1
 80012e4:	6413      	str	r3, [r2, #64]	; 0x40
 80012e6:	4b0f      	ldr	r3, [pc, #60]	; (8001324 <HAL_TIM_Base_MspInit+0x5c>)
 80012e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ea:	f003 0301 	and.w	r3, r3, #1
 80012ee:	60fb      	str	r3, [r7, #12]
 80012f0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80012f2:	e010      	b.n	8001316 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM3)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a0b      	ldr	r2, [pc, #44]	; (8001328 <HAL_TIM_Base_MspInit+0x60>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d10b      	bne.n	8001316 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80012fe:	4b09      	ldr	r3, [pc, #36]	; (8001324 <HAL_TIM_Base_MspInit+0x5c>)
 8001300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001302:	4a08      	ldr	r2, [pc, #32]	; (8001324 <HAL_TIM_Base_MspInit+0x5c>)
 8001304:	f043 0302 	orr.w	r3, r3, #2
 8001308:	6413      	str	r3, [r2, #64]	; 0x40
 800130a:	4b06      	ldr	r3, [pc, #24]	; (8001324 <HAL_TIM_Base_MspInit+0x5c>)
 800130c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130e:	f003 0302 	and.w	r3, r3, #2
 8001312:	60bb      	str	r3, [r7, #8]
 8001314:	68bb      	ldr	r3, [r7, #8]
}
 8001316:	bf00      	nop
 8001318:	3714      	adds	r7, #20
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	40023800 	.word	0x40023800
 8001328:	40000400 	.word	0x40000400

0800132c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b08a      	sub	sp, #40	; 0x28
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001334:	f107 0314 	add.w	r3, r7, #20
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	605a      	str	r2, [r3, #4]
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	60da      	str	r2, [r3, #12]
 8001342:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800134c:	d11d      	bne.n	800138a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800134e:	4b30      	ldr	r3, [pc, #192]	; (8001410 <HAL_TIM_MspPostInit+0xe4>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001352:	4a2f      	ldr	r2, [pc, #188]	; (8001410 <HAL_TIM_MspPostInit+0xe4>)
 8001354:	f043 0302 	orr.w	r3, r3, #2
 8001358:	6313      	str	r3, [r2, #48]	; 0x30
 800135a:	4b2d      	ldr	r3, [pc, #180]	; (8001410 <HAL_TIM_MspPostInit+0xe4>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135e:	f003 0302 	and.w	r3, r3, #2
 8001362:	613b      	str	r3, [r7, #16]
 8001364:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001366:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800136a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136c:	2302      	movs	r3, #2
 800136e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001370:	2300      	movs	r3, #0
 8001372:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001374:	2303      	movs	r3, #3
 8001376:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001378:	2301      	movs	r3, #1
 800137a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	4619      	mov	r1, r3
 8001382:	4824      	ldr	r0, [pc, #144]	; (8001414 <HAL_TIM_MspPostInit+0xe8>)
 8001384:	f000 fb34 	bl	80019f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001388:	e03d      	b.n	8001406 <HAL_TIM_MspPostInit+0xda>
  else if(timHandle->Instance==TIM3)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a22      	ldr	r2, [pc, #136]	; (8001418 <HAL_TIM_MspPostInit+0xec>)
 8001390:	4293      	cmp	r3, r2
 8001392:	d138      	bne.n	8001406 <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001394:	4b1e      	ldr	r3, [pc, #120]	; (8001410 <HAL_TIM_MspPostInit+0xe4>)
 8001396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001398:	4a1d      	ldr	r2, [pc, #116]	; (8001410 <HAL_TIM_MspPostInit+0xe4>)
 800139a:	f043 0301 	orr.w	r3, r3, #1
 800139e:	6313      	str	r3, [r2, #48]	; 0x30
 80013a0:	4b1b      	ldr	r3, [pc, #108]	; (8001410 <HAL_TIM_MspPostInit+0xe4>)
 80013a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a4:	f003 0301 	and.w	r3, r3, #1
 80013a8:	60fb      	str	r3, [r7, #12]
 80013aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ac:	4b18      	ldr	r3, [pc, #96]	; (8001410 <HAL_TIM_MspPostInit+0xe4>)
 80013ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b0:	4a17      	ldr	r2, [pc, #92]	; (8001410 <HAL_TIM_MspPostInit+0xe4>)
 80013b2:	f043 0304 	orr.w	r3, r3, #4
 80013b6:	6313      	str	r3, [r2, #48]	; 0x30
 80013b8:	4b15      	ldr	r3, [pc, #84]	; (8001410 <HAL_TIM_MspPostInit+0xe4>)
 80013ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013bc:	f003 0304 	and.w	r3, r3, #4
 80013c0:	60bb      	str	r3, [r7, #8]
 80013c2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013c4:	23c0      	movs	r3, #192	; 0xc0
 80013c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c8:	2302      	movs	r3, #2
 80013ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013cc:	2300      	movs	r3, #0
 80013ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013d0:	2303      	movs	r3, #3
 80013d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80013d4:	2302      	movs	r3, #2
 80013d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d8:	f107 0314 	add.w	r3, r7, #20
 80013dc:	4619      	mov	r1, r3
 80013de:	480f      	ldr	r0, [pc, #60]	; (800141c <HAL_TIM_MspPostInit+0xf0>)
 80013e0:	f000 fb06 	bl	80019f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80013e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ea:	2302      	movs	r3, #2
 80013ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ee:	2300      	movs	r3, #0
 80013f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013f2:	2303      	movs	r3, #3
 80013f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80013f6:	2302      	movs	r3, #2
 80013f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013fa:	f107 0314 	add.w	r3, r7, #20
 80013fe:	4619      	mov	r1, r3
 8001400:	4807      	ldr	r0, [pc, #28]	; (8001420 <HAL_TIM_MspPostInit+0xf4>)
 8001402:	f000 faf5 	bl	80019f0 <HAL_GPIO_Init>
}
 8001406:	bf00      	nop
 8001408:	3728      	adds	r7, #40	; 0x28
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	40023800 	.word	0x40023800
 8001414:	40020400 	.word	0x40020400
 8001418:	40000400 	.word	0x40000400
 800141c:	40020000 	.word	0x40020000
 8001420:	40020800 	.word	0x40020800

08001424 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001428:	4b14      	ldr	r3, [pc, #80]	; (800147c <MX_USART3_UART_Init+0x58>)
 800142a:	4a15      	ldr	r2, [pc, #84]	; (8001480 <MX_USART3_UART_Init+0x5c>)
 800142c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800142e:	4b13      	ldr	r3, [pc, #76]	; (800147c <MX_USART3_UART_Init+0x58>)
 8001430:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001434:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001436:	4b11      	ldr	r3, [pc, #68]	; (800147c <MX_USART3_UART_Init+0x58>)
 8001438:	2200      	movs	r2, #0
 800143a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800143c:	4b0f      	ldr	r3, [pc, #60]	; (800147c <MX_USART3_UART_Init+0x58>)
 800143e:	2200      	movs	r2, #0
 8001440:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001442:	4b0e      	ldr	r3, [pc, #56]	; (800147c <MX_USART3_UART_Init+0x58>)
 8001444:	2200      	movs	r2, #0
 8001446:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001448:	4b0c      	ldr	r3, [pc, #48]	; (800147c <MX_USART3_UART_Init+0x58>)
 800144a:	220c      	movs	r2, #12
 800144c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800144e:	4b0b      	ldr	r3, [pc, #44]	; (800147c <MX_USART3_UART_Init+0x58>)
 8001450:	2200      	movs	r2, #0
 8001452:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001454:	4b09      	ldr	r3, [pc, #36]	; (800147c <MX_USART3_UART_Init+0x58>)
 8001456:	2200      	movs	r2, #0
 8001458:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800145a:	4b08      	ldr	r3, [pc, #32]	; (800147c <MX_USART3_UART_Init+0x58>)
 800145c:	2200      	movs	r2, #0
 800145e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001460:	4b06      	ldr	r3, [pc, #24]	; (800147c <MX_USART3_UART_Init+0x58>)
 8001462:	2200      	movs	r2, #0
 8001464:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001466:	4805      	ldr	r0, [pc, #20]	; (800147c <MX_USART3_UART_Init+0x58>)
 8001468:	f002 fd56 	bl	8003f18 <HAL_UART_Init>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001472:	f7ff fced 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	200002e0 	.word	0x200002e0
 8001480:	40004800 	.word	0x40004800

08001484 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b0ae      	sub	sp, #184	; 0xb8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	605a      	str	r2, [r3, #4]
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	60da      	str	r2, [r3, #12]
 800149a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800149c:	f107 0314 	add.w	r3, r7, #20
 80014a0:	2290      	movs	r2, #144	; 0x90
 80014a2:	2100      	movs	r1, #0
 80014a4:	4618      	mov	r0, r3
 80014a6:	f004 ffae 	bl	8006406 <memset>
  if(uartHandle->Instance==USART3)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a26      	ldr	r2, [pc, #152]	; (8001548 <HAL_UART_MspInit+0xc4>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d144      	bne.n	800153e <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80014b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014b8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80014ba:	2300      	movs	r3, #0
 80014bc:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014be:	f107 0314 	add.w	r3, r7, #20
 80014c2:	4618      	mov	r0, r3
 80014c4:	f001 f924 	bl	8002710 <HAL_RCCEx_PeriphCLKConfig>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80014ce:	f7ff fcbf 	bl	8000e50 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80014d2:	4b1e      	ldr	r3, [pc, #120]	; (800154c <HAL_UART_MspInit+0xc8>)
 80014d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d6:	4a1d      	ldr	r2, [pc, #116]	; (800154c <HAL_UART_MspInit+0xc8>)
 80014d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014dc:	6413      	str	r3, [r2, #64]	; 0x40
 80014de:	4b1b      	ldr	r3, [pc, #108]	; (800154c <HAL_UART_MspInit+0xc8>)
 80014e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80014e6:	613b      	str	r3, [r7, #16]
 80014e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014ea:	4b18      	ldr	r3, [pc, #96]	; (800154c <HAL_UART_MspInit+0xc8>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	4a17      	ldr	r2, [pc, #92]	; (800154c <HAL_UART_MspInit+0xc8>)
 80014f0:	f043 0308 	orr.w	r3, r3, #8
 80014f4:	6313      	str	r3, [r2, #48]	; 0x30
 80014f6:	4b15      	ldr	r3, [pc, #84]	; (800154c <HAL_UART_MspInit+0xc8>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fa:	f003 0308 	and.w	r3, r3, #8
 80014fe:	60fb      	str	r3, [r7, #12]
 8001500:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001502:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001506:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800150a:	2302      	movs	r3, #2
 800150c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001510:	2300      	movs	r3, #0
 8001512:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001516:	2303      	movs	r3, #3
 8001518:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800151c:	2307      	movs	r3, #7
 800151e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001522:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001526:	4619      	mov	r1, r3
 8001528:	4809      	ldr	r0, [pc, #36]	; (8001550 <HAL_UART_MspInit+0xcc>)
 800152a:	f000 fa61 	bl	80019f0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 800152e:	2200      	movs	r2, #0
 8001530:	2101      	movs	r1, #1
 8001532:	2027      	movs	r0, #39	; 0x27
 8001534:	f000 f993 	bl	800185e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001538:	2027      	movs	r0, #39	; 0x27
 800153a:	f000 f9ac 	bl	8001896 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800153e:	bf00      	nop
 8001540:	37b8      	adds	r7, #184	; 0xb8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40004800 	.word	0x40004800
 800154c:	40023800 	.word	0x40023800
 8001550:	40020c00 	.word	0x40020c00

08001554 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001554:	f8df d034 	ldr.w	sp, [pc, #52]	; 800158c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001558:	480d      	ldr	r0, [pc, #52]	; (8001590 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800155a:	490e      	ldr	r1, [pc, #56]	; (8001594 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800155c:	4a0e      	ldr	r2, [pc, #56]	; (8001598 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800155e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001560:	e002      	b.n	8001568 <LoopCopyDataInit>

08001562 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001562:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001564:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001566:	3304      	adds	r3, #4

08001568 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001568:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800156a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800156c:	d3f9      	bcc.n	8001562 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800156e:	4a0b      	ldr	r2, [pc, #44]	; (800159c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001570:	4c0b      	ldr	r4, [pc, #44]	; (80015a0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001572:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001574:	e001      	b.n	800157a <LoopFillZerobss>

08001576 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001576:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001578:	3204      	adds	r2, #4

0800157a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800157a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800157c:	d3fb      	bcc.n	8001576 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800157e:	f7ff fd8b 	bl	8001098 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001582:	f004 ff99 	bl	80064b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001586:	f7ff fbd3 	bl	8000d30 <main>
  bx  lr    
 800158a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800158c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001590:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001594:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001598:	08009fa0 	.word	0x08009fa0
  ldr r2, =_sbss
 800159c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80015a0:	200004b8 	.word	0x200004b8

080015a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015a4:	e7fe      	b.n	80015a4 <ADC_IRQHandler>

080015a6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015a6:	b580      	push	{r7, lr}
 80015a8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015aa:	2003      	movs	r0, #3
 80015ac:	f000 f94c 	bl	8001848 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015b0:	200f      	movs	r0, #15
 80015b2:	f000 f805 	bl	80015c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015b6:	f7ff fc51 	bl	8000e5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015ba:	2300      	movs	r3, #0
}
 80015bc:	4618      	mov	r0, r3
 80015be:	bd80      	pop	{r7, pc}

080015c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015c8:	4b12      	ldr	r3, [pc, #72]	; (8001614 <HAL_InitTick+0x54>)
 80015ca:	681a      	ldr	r2, [r3, #0]
 80015cc:	4b12      	ldr	r3, [pc, #72]	; (8001618 <HAL_InitTick+0x58>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	4619      	mov	r1, r3
 80015d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80015da:	fbb2 f3f3 	udiv	r3, r2, r3
 80015de:	4618      	mov	r0, r3
 80015e0:	f000 f967 	bl	80018b2 <HAL_SYSTICK_Config>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e00e      	b.n	800160c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2b0f      	cmp	r3, #15
 80015f2:	d80a      	bhi.n	800160a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015f4:	2200      	movs	r2, #0
 80015f6:	6879      	ldr	r1, [r7, #4]
 80015f8:	f04f 30ff 	mov.w	r0, #4294967295
 80015fc:	f000 f92f 	bl	800185e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001600:	4a06      	ldr	r2, [pc, #24]	; (800161c <HAL_InitTick+0x5c>)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001606:	2300      	movs	r3, #0
 8001608:	e000      	b.n	800160c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800160a:	2301      	movs	r3, #1
}
 800160c:	4618      	mov	r0, r3
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	20000000 	.word	0x20000000
 8001618:	20000008 	.word	0x20000008
 800161c:	20000004 	.word	0x20000004

08001620 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001624:	4b06      	ldr	r3, [pc, #24]	; (8001640 <HAL_IncTick+0x20>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	461a      	mov	r2, r3
 800162a:	4b06      	ldr	r3, [pc, #24]	; (8001644 <HAL_IncTick+0x24>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4413      	add	r3, r2
 8001630:	4a04      	ldr	r2, [pc, #16]	; (8001644 <HAL_IncTick+0x24>)
 8001632:	6013      	str	r3, [r2, #0]
}
 8001634:	bf00      	nop
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	20000008 	.word	0x20000008
 8001644:	20000368 	.word	0x20000368

08001648 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  return uwTick;
 800164c:	4b03      	ldr	r3, [pc, #12]	; (800165c <HAL_GetTick+0x14>)
 800164e:	681b      	ldr	r3, [r3, #0]
}
 8001650:	4618      	mov	r0, r3
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	20000368 	.word	0x20000368

08001660 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001668:	f7ff ffee 	bl	8001648 <HAL_GetTick>
 800166c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001678:	d005      	beq.n	8001686 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800167a:	4b0a      	ldr	r3, [pc, #40]	; (80016a4 <HAL_Delay+0x44>)
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	461a      	mov	r2, r3
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	4413      	add	r3, r2
 8001684:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001686:	bf00      	nop
 8001688:	f7ff ffde 	bl	8001648 <HAL_GetTick>
 800168c:	4602      	mov	r2, r0
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	68fa      	ldr	r2, [r7, #12]
 8001694:	429a      	cmp	r2, r3
 8001696:	d8f7      	bhi.n	8001688 <HAL_Delay+0x28>
  {
  }
}
 8001698:	bf00      	nop
 800169a:	bf00      	nop
 800169c:	3710      	adds	r7, #16
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	20000008 	.word	0x20000008

080016a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b085      	sub	sp, #20
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f003 0307 	and.w	r3, r3, #7
 80016b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016b8:	4b0b      	ldr	r3, [pc, #44]	; (80016e8 <__NVIC_SetPriorityGrouping+0x40>)
 80016ba:	68db      	ldr	r3, [r3, #12]
 80016bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016be:	68ba      	ldr	r2, [r7, #8]
 80016c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016c4:	4013      	ands	r3, r2
 80016c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80016d0:	4b06      	ldr	r3, [pc, #24]	; (80016ec <__NVIC_SetPriorityGrouping+0x44>)
 80016d2:	4313      	orrs	r3, r2
 80016d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016d6:	4a04      	ldr	r2, [pc, #16]	; (80016e8 <__NVIC_SetPriorityGrouping+0x40>)
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	60d3      	str	r3, [r2, #12]
}
 80016dc:	bf00      	nop
 80016de:	3714      	adds	r7, #20
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr
 80016e8:	e000ed00 	.word	0xe000ed00
 80016ec:	05fa0000 	.word	0x05fa0000

080016f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016f4:	4b04      	ldr	r3, [pc, #16]	; (8001708 <__NVIC_GetPriorityGrouping+0x18>)
 80016f6:	68db      	ldr	r3, [r3, #12]
 80016f8:	0a1b      	lsrs	r3, r3, #8
 80016fa:	f003 0307 	and.w	r3, r3, #7
}
 80016fe:	4618      	mov	r0, r3
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr
 8001708:	e000ed00 	.word	0xe000ed00

0800170c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
 8001712:	4603      	mov	r3, r0
 8001714:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800171a:	2b00      	cmp	r3, #0
 800171c:	db0b      	blt.n	8001736 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800171e:	79fb      	ldrb	r3, [r7, #7]
 8001720:	f003 021f 	and.w	r2, r3, #31
 8001724:	4907      	ldr	r1, [pc, #28]	; (8001744 <__NVIC_EnableIRQ+0x38>)
 8001726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172a:	095b      	lsrs	r3, r3, #5
 800172c:	2001      	movs	r0, #1
 800172e:	fa00 f202 	lsl.w	r2, r0, r2
 8001732:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001736:	bf00      	nop
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	e000e100 	.word	0xe000e100

08001748 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	4603      	mov	r3, r0
 8001750:	6039      	str	r1, [r7, #0]
 8001752:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001758:	2b00      	cmp	r3, #0
 800175a:	db0a      	blt.n	8001772 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	b2da      	uxtb	r2, r3
 8001760:	490c      	ldr	r1, [pc, #48]	; (8001794 <__NVIC_SetPriority+0x4c>)
 8001762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001766:	0112      	lsls	r2, r2, #4
 8001768:	b2d2      	uxtb	r2, r2
 800176a:	440b      	add	r3, r1
 800176c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001770:	e00a      	b.n	8001788 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	b2da      	uxtb	r2, r3
 8001776:	4908      	ldr	r1, [pc, #32]	; (8001798 <__NVIC_SetPriority+0x50>)
 8001778:	79fb      	ldrb	r3, [r7, #7]
 800177a:	f003 030f 	and.w	r3, r3, #15
 800177e:	3b04      	subs	r3, #4
 8001780:	0112      	lsls	r2, r2, #4
 8001782:	b2d2      	uxtb	r2, r2
 8001784:	440b      	add	r3, r1
 8001786:	761a      	strb	r2, [r3, #24]
}
 8001788:	bf00      	nop
 800178a:	370c      	adds	r7, #12
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr
 8001794:	e000e100 	.word	0xe000e100
 8001798:	e000ed00 	.word	0xe000ed00

0800179c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800179c:	b480      	push	{r7}
 800179e:	b089      	sub	sp, #36	; 0x24
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	60f8      	str	r0, [r7, #12]
 80017a4:	60b9      	str	r1, [r7, #8]
 80017a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	f003 0307 	and.w	r3, r3, #7
 80017ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017b0:	69fb      	ldr	r3, [r7, #28]
 80017b2:	f1c3 0307 	rsb	r3, r3, #7
 80017b6:	2b04      	cmp	r3, #4
 80017b8:	bf28      	it	cs
 80017ba:	2304      	movcs	r3, #4
 80017bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	3304      	adds	r3, #4
 80017c2:	2b06      	cmp	r3, #6
 80017c4:	d902      	bls.n	80017cc <NVIC_EncodePriority+0x30>
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	3b03      	subs	r3, #3
 80017ca:	e000      	b.n	80017ce <NVIC_EncodePriority+0x32>
 80017cc:	2300      	movs	r3, #0
 80017ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017d0:	f04f 32ff 	mov.w	r2, #4294967295
 80017d4:	69bb      	ldr	r3, [r7, #24]
 80017d6:	fa02 f303 	lsl.w	r3, r2, r3
 80017da:	43da      	mvns	r2, r3
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	401a      	ands	r2, r3
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017e4:	f04f 31ff 	mov.w	r1, #4294967295
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	fa01 f303 	lsl.w	r3, r1, r3
 80017ee:	43d9      	mvns	r1, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017f4:	4313      	orrs	r3, r2
         );
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3724      	adds	r7, #36	; 0x24
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
	...

08001804 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	3b01      	subs	r3, #1
 8001810:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001814:	d301      	bcc.n	800181a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001816:	2301      	movs	r3, #1
 8001818:	e00f      	b.n	800183a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800181a:	4a0a      	ldr	r2, [pc, #40]	; (8001844 <SysTick_Config+0x40>)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	3b01      	subs	r3, #1
 8001820:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001822:	210f      	movs	r1, #15
 8001824:	f04f 30ff 	mov.w	r0, #4294967295
 8001828:	f7ff ff8e 	bl	8001748 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800182c:	4b05      	ldr	r3, [pc, #20]	; (8001844 <SysTick_Config+0x40>)
 800182e:	2200      	movs	r2, #0
 8001830:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001832:	4b04      	ldr	r3, [pc, #16]	; (8001844 <SysTick_Config+0x40>)
 8001834:	2207      	movs	r2, #7
 8001836:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001838:	2300      	movs	r3, #0
}
 800183a:	4618      	mov	r0, r3
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	e000e010 	.word	0xe000e010

08001848 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001850:	6878      	ldr	r0, [r7, #4]
 8001852:	f7ff ff29 	bl	80016a8 <__NVIC_SetPriorityGrouping>
}
 8001856:	bf00      	nop
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}

0800185e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800185e:	b580      	push	{r7, lr}
 8001860:	b086      	sub	sp, #24
 8001862:	af00      	add	r7, sp, #0
 8001864:	4603      	mov	r3, r0
 8001866:	60b9      	str	r1, [r7, #8]
 8001868:	607a      	str	r2, [r7, #4]
 800186a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800186c:	2300      	movs	r3, #0
 800186e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001870:	f7ff ff3e 	bl	80016f0 <__NVIC_GetPriorityGrouping>
 8001874:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	68b9      	ldr	r1, [r7, #8]
 800187a:	6978      	ldr	r0, [r7, #20]
 800187c:	f7ff ff8e 	bl	800179c <NVIC_EncodePriority>
 8001880:	4602      	mov	r2, r0
 8001882:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001886:	4611      	mov	r1, r2
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff ff5d 	bl	8001748 <__NVIC_SetPriority>
}
 800188e:	bf00      	nop
 8001890:	3718      	adds	r7, #24
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001896:	b580      	push	{r7, lr}
 8001898:	b082      	sub	sp, #8
 800189a:	af00      	add	r7, sp, #0
 800189c:	4603      	mov	r3, r0
 800189e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7ff ff31 	bl	800170c <__NVIC_EnableIRQ>
}
 80018aa:	bf00      	nop
 80018ac:	3708      	adds	r7, #8
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}

080018b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018b2:	b580      	push	{r7, lr}
 80018b4:	b082      	sub	sp, #8
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018ba:	6878      	ldr	r0, [r7, #4]
 80018bc:	f7ff ffa2 	bl	8001804 <SysTick_Config>
 80018c0:	4603      	mov	r3, r0
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3708      	adds	r7, #8
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}

080018ca <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80018ca:	b580      	push	{r7, lr}
 80018cc:	b084      	sub	sp, #16
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018d6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80018d8:	f7ff feb6 	bl	8001648 <HAL_GetTick>
 80018dc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	2b02      	cmp	r3, #2
 80018e8:	d008      	beq.n	80018fc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2280      	movs	r2, #128	; 0x80
 80018ee:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	e052      	b.n	80019a2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f022 0216 	bic.w	r2, r2, #22
 800190a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	695a      	ldr	r2, [r3, #20]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800191a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001920:	2b00      	cmp	r3, #0
 8001922:	d103      	bne.n	800192c <HAL_DMA_Abort+0x62>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001928:	2b00      	cmp	r3, #0
 800192a:	d007      	beq.n	800193c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f022 0208 	bic.w	r2, r2, #8
 800193a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f022 0201 	bic.w	r2, r2, #1
 800194a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800194c:	e013      	b.n	8001976 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800194e:	f7ff fe7b 	bl	8001648 <HAL_GetTick>
 8001952:	4602      	mov	r2, r0
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	1ad3      	subs	r3, r2, r3
 8001958:	2b05      	cmp	r3, #5
 800195a:	d90c      	bls.n	8001976 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2220      	movs	r2, #32
 8001960:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2203      	movs	r2, #3
 8001966:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e015      	b.n	80019a2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0301 	and.w	r3, r3, #1
 8001980:	2b00      	cmp	r3, #0
 8001982:	d1e4      	bne.n	800194e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001988:	223f      	movs	r2, #63	; 0x3f
 800198a:	409a      	lsls	r2, r3
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2201      	movs	r2, #1
 8001994:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2200      	movs	r2, #0
 800199c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3710      	adds	r7, #16
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80019aa:	b480      	push	{r7}
 80019ac:	b083      	sub	sp, #12
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	2b02      	cmp	r3, #2
 80019bc:	d004      	beq.n	80019c8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2280      	movs	r2, #128	; 0x80
 80019c2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80019c4:	2301      	movs	r3, #1
 80019c6:	e00c      	b.n	80019e2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2205      	movs	r2, #5
 80019cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f022 0201 	bic.w	r2, r2, #1
 80019de:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80019e0:	2300      	movs	r3, #0
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
	...

080019f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b089      	sub	sp, #36	; 0x24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80019fa:	2300      	movs	r3, #0
 80019fc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80019fe:	2300      	movs	r3, #0
 8001a00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001a02:	2300      	movs	r3, #0
 8001a04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001a06:	2300      	movs	r3, #0
 8001a08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	61fb      	str	r3, [r7, #28]
 8001a0e:	e175      	b.n	8001cfc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001a10:	2201      	movs	r2, #1
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	fa02 f303 	lsl.w	r3, r2, r3
 8001a18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	697a      	ldr	r2, [r7, #20]
 8001a20:	4013      	ands	r3, r2
 8001a22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a24:	693a      	ldr	r2, [r7, #16]
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	f040 8164 	bne.w	8001cf6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	f003 0303 	and.w	r3, r3, #3
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d005      	beq.n	8001a46 <HAL_GPIO_Init+0x56>
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	f003 0303 	and.w	r3, r3, #3
 8001a42:	2b02      	cmp	r3, #2
 8001a44:	d130      	bne.n	8001aa8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	005b      	lsls	r3, r3, #1
 8001a50:	2203      	movs	r2, #3
 8001a52:	fa02 f303 	lsl.w	r3, r2, r3
 8001a56:	43db      	mvns	r3, r3
 8001a58:	69ba      	ldr	r2, [r7, #24]
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	68da      	ldr	r2, [r3, #12]
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	005b      	lsls	r3, r3, #1
 8001a66:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6a:	69ba      	ldr	r2, [r7, #24]
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	69ba      	ldr	r2, [r7, #24]
 8001a74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	fa02 f303 	lsl.w	r3, r2, r3
 8001a84:	43db      	mvns	r3, r3
 8001a86:	69ba      	ldr	r2, [r7, #24]
 8001a88:	4013      	ands	r3, r2
 8001a8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	091b      	lsrs	r3, r3, #4
 8001a92:	f003 0201 	and.w	r2, r3, #1
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9c:	69ba      	ldr	r2, [r7, #24]
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	69ba      	ldr	r2, [r7, #24]
 8001aa6:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	f003 0303 	and.w	r3, r3, #3
 8001ab0:	2b03      	cmp	r3, #3
 8001ab2:	d017      	beq.n	8001ae4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	005b      	lsls	r3, r3, #1
 8001abe:	2203      	movs	r2, #3
 8001ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac4:	43db      	mvns	r3, r3
 8001ac6:	69ba      	ldr	r2, [r7, #24]
 8001ac8:	4013      	ands	r3, r2
 8001aca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	689a      	ldr	r2, [r3, #8]
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	005b      	lsls	r3, r3, #1
 8001ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad8:	69ba      	ldr	r2, [r7, #24]
 8001ada:	4313      	orrs	r3, r2
 8001adc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	69ba      	ldr	r2, [r7, #24]
 8001ae2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f003 0303 	and.w	r3, r3, #3
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d123      	bne.n	8001b38 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	08da      	lsrs	r2, r3, #3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	3208      	adds	r2, #8
 8001af8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001afc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	f003 0307 	and.w	r3, r3, #7
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	220f      	movs	r2, #15
 8001b08:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0c:	43db      	mvns	r3, r3
 8001b0e:	69ba      	ldr	r2, [r7, #24]
 8001b10:	4013      	ands	r3, r2
 8001b12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	691a      	ldr	r2, [r3, #16]
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	f003 0307 	and.w	r3, r3, #7
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	fa02 f303 	lsl.w	r3, r2, r3
 8001b24:	69ba      	ldr	r2, [r7, #24]
 8001b26:	4313      	orrs	r3, r2
 8001b28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	08da      	lsrs	r2, r3, #3
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	3208      	adds	r2, #8
 8001b32:	69b9      	ldr	r1, [r7, #24]
 8001b34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001b3e:	69fb      	ldr	r3, [r7, #28]
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	2203      	movs	r2, #3
 8001b44:	fa02 f303 	lsl.w	r3, r2, r3
 8001b48:	43db      	mvns	r3, r3
 8001b4a:	69ba      	ldr	r2, [r7, #24]
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f003 0203 	and.w	r2, r3, #3
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b60:	69ba      	ldr	r2, [r7, #24]
 8001b62:	4313      	orrs	r3, r2
 8001b64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	f000 80be 	beq.w	8001cf6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b7a:	4b66      	ldr	r3, [pc, #408]	; (8001d14 <HAL_GPIO_Init+0x324>)
 8001b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b7e:	4a65      	ldr	r2, [pc, #404]	; (8001d14 <HAL_GPIO_Init+0x324>)
 8001b80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b84:	6453      	str	r3, [r2, #68]	; 0x44
 8001b86:	4b63      	ldr	r3, [pc, #396]	; (8001d14 <HAL_GPIO_Init+0x324>)
 8001b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001b92:	4a61      	ldr	r2, [pc, #388]	; (8001d18 <HAL_GPIO_Init+0x328>)
 8001b94:	69fb      	ldr	r3, [r7, #28]
 8001b96:	089b      	lsrs	r3, r3, #2
 8001b98:	3302      	adds	r3, #2
 8001b9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	f003 0303 	and.w	r3, r3, #3
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	220f      	movs	r2, #15
 8001baa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bae:	43db      	mvns	r3, r3
 8001bb0:	69ba      	ldr	r2, [r7, #24]
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a58      	ldr	r2, [pc, #352]	; (8001d1c <HAL_GPIO_Init+0x32c>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d037      	beq.n	8001c2e <HAL_GPIO_Init+0x23e>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a57      	ldr	r2, [pc, #348]	; (8001d20 <HAL_GPIO_Init+0x330>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d031      	beq.n	8001c2a <HAL_GPIO_Init+0x23a>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a56      	ldr	r2, [pc, #344]	; (8001d24 <HAL_GPIO_Init+0x334>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d02b      	beq.n	8001c26 <HAL_GPIO_Init+0x236>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a55      	ldr	r2, [pc, #340]	; (8001d28 <HAL_GPIO_Init+0x338>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d025      	beq.n	8001c22 <HAL_GPIO_Init+0x232>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a54      	ldr	r2, [pc, #336]	; (8001d2c <HAL_GPIO_Init+0x33c>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d01f      	beq.n	8001c1e <HAL_GPIO_Init+0x22e>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a53      	ldr	r2, [pc, #332]	; (8001d30 <HAL_GPIO_Init+0x340>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d019      	beq.n	8001c1a <HAL_GPIO_Init+0x22a>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	4a52      	ldr	r2, [pc, #328]	; (8001d34 <HAL_GPIO_Init+0x344>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d013      	beq.n	8001c16 <HAL_GPIO_Init+0x226>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4a51      	ldr	r2, [pc, #324]	; (8001d38 <HAL_GPIO_Init+0x348>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d00d      	beq.n	8001c12 <HAL_GPIO_Init+0x222>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	4a50      	ldr	r2, [pc, #320]	; (8001d3c <HAL_GPIO_Init+0x34c>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d007      	beq.n	8001c0e <HAL_GPIO_Init+0x21e>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4a4f      	ldr	r2, [pc, #316]	; (8001d40 <HAL_GPIO_Init+0x350>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d101      	bne.n	8001c0a <HAL_GPIO_Init+0x21a>
 8001c06:	2309      	movs	r3, #9
 8001c08:	e012      	b.n	8001c30 <HAL_GPIO_Init+0x240>
 8001c0a:	230a      	movs	r3, #10
 8001c0c:	e010      	b.n	8001c30 <HAL_GPIO_Init+0x240>
 8001c0e:	2308      	movs	r3, #8
 8001c10:	e00e      	b.n	8001c30 <HAL_GPIO_Init+0x240>
 8001c12:	2307      	movs	r3, #7
 8001c14:	e00c      	b.n	8001c30 <HAL_GPIO_Init+0x240>
 8001c16:	2306      	movs	r3, #6
 8001c18:	e00a      	b.n	8001c30 <HAL_GPIO_Init+0x240>
 8001c1a:	2305      	movs	r3, #5
 8001c1c:	e008      	b.n	8001c30 <HAL_GPIO_Init+0x240>
 8001c1e:	2304      	movs	r3, #4
 8001c20:	e006      	b.n	8001c30 <HAL_GPIO_Init+0x240>
 8001c22:	2303      	movs	r3, #3
 8001c24:	e004      	b.n	8001c30 <HAL_GPIO_Init+0x240>
 8001c26:	2302      	movs	r3, #2
 8001c28:	e002      	b.n	8001c30 <HAL_GPIO_Init+0x240>
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e000      	b.n	8001c30 <HAL_GPIO_Init+0x240>
 8001c2e:	2300      	movs	r3, #0
 8001c30:	69fa      	ldr	r2, [r7, #28]
 8001c32:	f002 0203 	and.w	r2, r2, #3
 8001c36:	0092      	lsls	r2, r2, #2
 8001c38:	4093      	lsls	r3, r2
 8001c3a:	69ba      	ldr	r2, [r7, #24]
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001c40:	4935      	ldr	r1, [pc, #212]	; (8001d18 <HAL_GPIO_Init+0x328>)
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	089b      	lsrs	r3, r3, #2
 8001c46:	3302      	adds	r3, #2
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c4e:	4b3d      	ldr	r3, [pc, #244]	; (8001d44 <HAL_GPIO_Init+0x354>)
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	43db      	mvns	r3, r3
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d003      	beq.n	8001c72 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c72:	4a34      	ldr	r2, [pc, #208]	; (8001d44 <HAL_GPIO_Init+0x354>)
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c78:	4b32      	ldr	r3, [pc, #200]	; (8001d44 <HAL_GPIO_Init+0x354>)
 8001c7a:	68db      	ldr	r3, [r3, #12]
 8001c7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	43db      	mvns	r3, r3
 8001c82:	69ba      	ldr	r2, [r7, #24]
 8001c84:	4013      	ands	r3, r2
 8001c86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d003      	beq.n	8001c9c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c9c:	4a29      	ldr	r2, [pc, #164]	; (8001d44 <HAL_GPIO_Init+0x354>)
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ca2:	4b28      	ldr	r3, [pc, #160]	; (8001d44 <HAL_GPIO_Init+0x354>)
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	43db      	mvns	r3, r3
 8001cac:	69ba      	ldr	r2, [r7, #24]
 8001cae:	4013      	ands	r3, r2
 8001cb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d003      	beq.n	8001cc6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001cbe:	69ba      	ldr	r2, [r7, #24]
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001cc6:	4a1f      	ldr	r2, [pc, #124]	; (8001d44 <HAL_GPIO_Init+0x354>)
 8001cc8:	69bb      	ldr	r3, [r7, #24]
 8001cca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ccc:	4b1d      	ldr	r3, [pc, #116]	; (8001d44 <HAL_GPIO_Init+0x354>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	43db      	mvns	r3, r3
 8001cd6:	69ba      	ldr	r2, [r7, #24]
 8001cd8:	4013      	ands	r3, r2
 8001cda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d003      	beq.n	8001cf0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001ce8:	69ba      	ldr	r2, [r7, #24]
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cf0:	4a14      	ldr	r2, [pc, #80]	; (8001d44 <HAL_GPIO_Init+0x354>)
 8001cf2:	69bb      	ldr	r3, [r7, #24]
 8001cf4:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	61fb      	str	r3, [r7, #28]
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	2b0f      	cmp	r3, #15
 8001d00:	f67f ae86 	bls.w	8001a10 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001d04:	bf00      	nop
 8001d06:	bf00      	nop
 8001d08:	3724      	adds	r7, #36	; 0x24
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	40023800 	.word	0x40023800
 8001d18:	40013800 	.word	0x40013800
 8001d1c:	40020000 	.word	0x40020000
 8001d20:	40020400 	.word	0x40020400
 8001d24:	40020800 	.word	0x40020800
 8001d28:	40020c00 	.word	0x40020c00
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	40021400 	.word	0x40021400
 8001d34:	40021800 	.word	0x40021800
 8001d38:	40021c00 	.word	0x40021c00
 8001d3c:	40022000 	.word	0x40022000
 8001d40:	40022400 	.word	0x40022400
 8001d44:	40013c00 	.word	0x40013c00

08001d48 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001d52:	4b23      	ldr	r3, [pc, #140]	; (8001de0 <HAL_PWREx_EnableOverDrive+0x98>)
 8001d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d56:	4a22      	ldr	r2, [pc, #136]	; (8001de0 <HAL_PWREx_EnableOverDrive+0x98>)
 8001d58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d5c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d5e:	4b20      	ldr	r3, [pc, #128]	; (8001de0 <HAL_PWREx_EnableOverDrive+0x98>)
 8001d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d66:	603b      	str	r3, [r7, #0]
 8001d68:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001d6a:	4b1e      	ldr	r3, [pc, #120]	; (8001de4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a1d      	ldr	r2, [pc, #116]	; (8001de4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001d70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d74:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d76:	f7ff fc67 	bl	8001648 <HAL_GetTick>
 8001d7a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001d7c:	e009      	b.n	8001d92 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001d7e:	f7ff fc63 	bl	8001648 <HAL_GetTick>
 8001d82:	4602      	mov	r2, r0
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	1ad3      	subs	r3, r2, r3
 8001d88:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001d8c:	d901      	bls.n	8001d92 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	e022      	b.n	8001dd8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001d92:	4b14      	ldr	r3, [pc, #80]	; (8001de4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d9e:	d1ee      	bne.n	8001d7e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001da0:	4b10      	ldr	r3, [pc, #64]	; (8001de4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a0f      	ldr	r2, [pc, #60]	; (8001de4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001da6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001daa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001dac:	f7ff fc4c 	bl	8001648 <HAL_GetTick>
 8001db0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001db2:	e009      	b.n	8001dc8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001db4:	f7ff fc48 	bl	8001648 <HAL_GetTick>
 8001db8:	4602      	mov	r2, r0
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001dc2:	d901      	bls.n	8001dc8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	e007      	b.n	8001dd8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001dc8:	4b06      	ldr	r3, [pc, #24]	; (8001de4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dd0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001dd4:	d1ee      	bne.n	8001db4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001dd6:	2300      	movs	r3, #0
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3708      	adds	r7, #8
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40023800 	.word	0x40023800
 8001de4:	40007000 	.word	0x40007000

08001de8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001df0:	2300      	movs	r3, #0
 8001df2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d101      	bne.n	8001dfe <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e29b      	b.n	8002336 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0301 	and.w	r3, r3, #1
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	f000 8087 	beq.w	8001f1a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e0c:	4b96      	ldr	r3, [pc, #600]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	f003 030c 	and.w	r3, r3, #12
 8001e14:	2b04      	cmp	r3, #4
 8001e16:	d00c      	beq.n	8001e32 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e18:	4b93      	ldr	r3, [pc, #588]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	f003 030c 	and.w	r3, r3, #12
 8001e20:	2b08      	cmp	r3, #8
 8001e22:	d112      	bne.n	8001e4a <HAL_RCC_OscConfig+0x62>
 8001e24:	4b90      	ldr	r3, [pc, #576]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e2c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e30:	d10b      	bne.n	8001e4a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e32:	4b8d      	ldr	r3, [pc, #564]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d06c      	beq.n	8001f18 <HAL_RCC_OscConfig+0x130>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d168      	bne.n	8001f18 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e275      	b.n	8002336 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e52:	d106      	bne.n	8001e62 <HAL_RCC_OscConfig+0x7a>
 8001e54:	4b84      	ldr	r3, [pc, #528]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a83      	ldr	r2, [pc, #524]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001e5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e5e:	6013      	str	r3, [r2, #0]
 8001e60:	e02e      	b.n	8001ec0 <HAL_RCC_OscConfig+0xd8>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d10c      	bne.n	8001e84 <HAL_RCC_OscConfig+0x9c>
 8001e6a:	4b7f      	ldr	r3, [pc, #508]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a7e      	ldr	r2, [pc, #504]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001e70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e74:	6013      	str	r3, [r2, #0]
 8001e76:	4b7c      	ldr	r3, [pc, #496]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a7b      	ldr	r2, [pc, #492]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001e7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e80:	6013      	str	r3, [r2, #0]
 8001e82:	e01d      	b.n	8001ec0 <HAL_RCC_OscConfig+0xd8>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e8c:	d10c      	bne.n	8001ea8 <HAL_RCC_OscConfig+0xc0>
 8001e8e:	4b76      	ldr	r3, [pc, #472]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a75      	ldr	r2, [pc, #468]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001e94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e98:	6013      	str	r3, [r2, #0]
 8001e9a:	4b73      	ldr	r3, [pc, #460]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a72      	ldr	r2, [pc, #456]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001ea0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ea4:	6013      	str	r3, [r2, #0]
 8001ea6:	e00b      	b.n	8001ec0 <HAL_RCC_OscConfig+0xd8>
 8001ea8:	4b6f      	ldr	r3, [pc, #444]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a6e      	ldr	r2, [pc, #440]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001eae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001eb2:	6013      	str	r3, [r2, #0]
 8001eb4:	4b6c      	ldr	r3, [pc, #432]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a6b      	ldr	r2, [pc, #428]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001eba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ebe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d013      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec8:	f7ff fbbe 	bl	8001648 <HAL_GetTick>
 8001ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ece:	e008      	b.n	8001ee2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ed0:	f7ff fbba 	bl	8001648 <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2b64      	cmp	r3, #100	; 0x64
 8001edc:	d901      	bls.n	8001ee2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e229      	b.n	8002336 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ee2:	4b61      	ldr	r3, [pc, #388]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d0f0      	beq.n	8001ed0 <HAL_RCC_OscConfig+0xe8>
 8001eee:	e014      	b.n	8001f1a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ef0:	f7ff fbaa 	bl	8001648 <HAL_GetTick>
 8001ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ef6:	e008      	b.n	8001f0a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ef8:	f7ff fba6 	bl	8001648 <HAL_GetTick>
 8001efc:	4602      	mov	r2, r0
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	2b64      	cmp	r3, #100	; 0x64
 8001f04:	d901      	bls.n	8001f0a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001f06:	2303      	movs	r3, #3
 8001f08:	e215      	b.n	8002336 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f0a:	4b57      	ldr	r3, [pc, #348]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d1f0      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x110>
 8001f16:	e000      	b.n	8001f1a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d069      	beq.n	8001ffa <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f26:	4b50      	ldr	r3, [pc, #320]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	f003 030c 	and.w	r3, r3, #12
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d00b      	beq.n	8001f4a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f32:	4b4d      	ldr	r3, [pc, #308]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	f003 030c 	and.w	r3, r3, #12
 8001f3a:	2b08      	cmp	r3, #8
 8001f3c:	d11c      	bne.n	8001f78 <HAL_RCC_OscConfig+0x190>
 8001f3e:	4b4a      	ldr	r3, [pc, #296]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d116      	bne.n	8001f78 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f4a:	4b47      	ldr	r3, [pc, #284]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f003 0302 	and.w	r3, r3, #2
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d005      	beq.n	8001f62 <HAL_RCC_OscConfig+0x17a>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	68db      	ldr	r3, [r3, #12]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d001      	beq.n	8001f62 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e1e9      	b.n	8002336 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f62:	4b41      	ldr	r3, [pc, #260]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	691b      	ldr	r3, [r3, #16]
 8001f6e:	00db      	lsls	r3, r3, #3
 8001f70:	493d      	ldr	r1, [pc, #244]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001f72:	4313      	orrs	r3, r2
 8001f74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f76:	e040      	b.n	8001ffa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d023      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f80:	4b39      	ldr	r3, [pc, #228]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a38      	ldr	r2, [pc, #224]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001f86:	f043 0301 	orr.w	r3, r3, #1
 8001f8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f8c:	f7ff fb5c 	bl	8001648 <HAL_GetTick>
 8001f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f92:	e008      	b.n	8001fa6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f94:	f7ff fb58 	bl	8001648 <HAL_GetTick>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e1c7      	b.n	8002336 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fa6:	4b30      	ldr	r3, [pc, #192]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0302 	and.w	r3, r3, #2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d0f0      	beq.n	8001f94 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fb2:	4b2d      	ldr	r3, [pc, #180]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	691b      	ldr	r3, [r3, #16]
 8001fbe:	00db      	lsls	r3, r3, #3
 8001fc0:	4929      	ldr	r1, [pc, #164]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	600b      	str	r3, [r1, #0]
 8001fc6:	e018      	b.n	8001ffa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fc8:	4b27      	ldr	r3, [pc, #156]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a26      	ldr	r2, [pc, #152]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001fce:	f023 0301 	bic.w	r3, r3, #1
 8001fd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fd4:	f7ff fb38 	bl	8001648 <HAL_GetTick>
 8001fd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fda:	e008      	b.n	8001fee <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fdc:	f7ff fb34 	bl	8001648 <HAL_GetTick>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d901      	bls.n	8001fee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e1a3      	b.n	8002336 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fee:	4b1e      	ldr	r3, [pc, #120]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d1f0      	bne.n	8001fdc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f003 0308 	and.w	r3, r3, #8
 8002002:	2b00      	cmp	r3, #0
 8002004:	d038      	beq.n	8002078 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	695b      	ldr	r3, [r3, #20]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d019      	beq.n	8002042 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800200e:	4b16      	ldr	r3, [pc, #88]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8002010:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002012:	4a15      	ldr	r2, [pc, #84]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8002014:	f043 0301 	orr.w	r3, r3, #1
 8002018:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800201a:	f7ff fb15 	bl	8001648 <HAL_GetTick>
 800201e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002020:	e008      	b.n	8002034 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002022:	f7ff fb11 	bl	8001648 <HAL_GetTick>
 8002026:	4602      	mov	r2, r0
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	2b02      	cmp	r3, #2
 800202e:	d901      	bls.n	8002034 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002030:	2303      	movs	r3, #3
 8002032:	e180      	b.n	8002336 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002034:	4b0c      	ldr	r3, [pc, #48]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8002036:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002038:	f003 0302 	and.w	r3, r3, #2
 800203c:	2b00      	cmp	r3, #0
 800203e:	d0f0      	beq.n	8002022 <HAL_RCC_OscConfig+0x23a>
 8002040:	e01a      	b.n	8002078 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002042:	4b09      	ldr	r3, [pc, #36]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8002044:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002046:	4a08      	ldr	r2, [pc, #32]	; (8002068 <HAL_RCC_OscConfig+0x280>)
 8002048:	f023 0301 	bic.w	r3, r3, #1
 800204c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800204e:	f7ff fafb 	bl	8001648 <HAL_GetTick>
 8002052:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002054:	e00a      	b.n	800206c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002056:	f7ff faf7 	bl	8001648 <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	2b02      	cmp	r3, #2
 8002062:	d903      	bls.n	800206c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002064:	2303      	movs	r3, #3
 8002066:	e166      	b.n	8002336 <HAL_RCC_OscConfig+0x54e>
 8002068:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800206c:	4b92      	ldr	r3, [pc, #584]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 800206e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	2b00      	cmp	r3, #0
 8002076:	d1ee      	bne.n	8002056 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0304 	and.w	r3, r3, #4
 8002080:	2b00      	cmp	r3, #0
 8002082:	f000 80a4 	beq.w	80021ce <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002086:	4b8c      	ldr	r3, [pc, #560]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 8002088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d10d      	bne.n	80020ae <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002092:	4b89      	ldr	r3, [pc, #548]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 8002094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002096:	4a88      	ldr	r2, [pc, #544]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 8002098:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800209c:	6413      	str	r3, [r2, #64]	; 0x40
 800209e:	4b86      	ldr	r3, [pc, #536]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 80020a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020a6:	60bb      	str	r3, [r7, #8]
 80020a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020aa:	2301      	movs	r3, #1
 80020ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020ae:	4b83      	ldr	r3, [pc, #524]	; (80022bc <HAL_RCC_OscConfig+0x4d4>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d118      	bne.n	80020ec <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80020ba:	4b80      	ldr	r3, [pc, #512]	; (80022bc <HAL_RCC_OscConfig+0x4d4>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a7f      	ldr	r2, [pc, #508]	; (80022bc <HAL_RCC_OscConfig+0x4d4>)
 80020c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020c6:	f7ff fabf 	bl	8001648 <HAL_GetTick>
 80020ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020cc:	e008      	b.n	80020e0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020ce:	f7ff fabb 	bl	8001648 <HAL_GetTick>
 80020d2:	4602      	mov	r2, r0
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	2b64      	cmp	r3, #100	; 0x64
 80020da:	d901      	bls.n	80020e0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80020dc:	2303      	movs	r3, #3
 80020de:	e12a      	b.n	8002336 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020e0:	4b76      	ldr	r3, [pc, #472]	; (80022bc <HAL_RCC_OscConfig+0x4d4>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d0f0      	beq.n	80020ce <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d106      	bne.n	8002102 <HAL_RCC_OscConfig+0x31a>
 80020f4:	4b70      	ldr	r3, [pc, #448]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 80020f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020f8:	4a6f      	ldr	r2, [pc, #444]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 80020fa:	f043 0301 	orr.w	r3, r3, #1
 80020fe:	6713      	str	r3, [r2, #112]	; 0x70
 8002100:	e02d      	b.n	800215e <HAL_RCC_OscConfig+0x376>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d10c      	bne.n	8002124 <HAL_RCC_OscConfig+0x33c>
 800210a:	4b6b      	ldr	r3, [pc, #428]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 800210c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800210e:	4a6a      	ldr	r2, [pc, #424]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 8002110:	f023 0301 	bic.w	r3, r3, #1
 8002114:	6713      	str	r3, [r2, #112]	; 0x70
 8002116:	4b68      	ldr	r3, [pc, #416]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 8002118:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800211a:	4a67      	ldr	r2, [pc, #412]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 800211c:	f023 0304 	bic.w	r3, r3, #4
 8002120:	6713      	str	r3, [r2, #112]	; 0x70
 8002122:	e01c      	b.n	800215e <HAL_RCC_OscConfig+0x376>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	2b05      	cmp	r3, #5
 800212a:	d10c      	bne.n	8002146 <HAL_RCC_OscConfig+0x35e>
 800212c:	4b62      	ldr	r3, [pc, #392]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 800212e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002130:	4a61      	ldr	r2, [pc, #388]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 8002132:	f043 0304 	orr.w	r3, r3, #4
 8002136:	6713      	str	r3, [r2, #112]	; 0x70
 8002138:	4b5f      	ldr	r3, [pc, #380]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 800213a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800213c:	4a5e      	ldr	r2, [pc, #376]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 800213e:	f043 0301 	orr.w	r3, r3, #1
 8002142:	6713      	str	r3, [r2, #112]	; 0x70
 8002144:	e00b      	b.n	800215e <HAL_RCC_OscConfig+0x376>
 8002146:	4b5c      	ldr	r3, [pc, #368]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 8002148:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800214a:	4a5b      	ldr	r2, [pc, #364]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 800214c:	f023 0301 	bic.w	r3, r3, #1
 8002150:	6713      	str	r3, [r2, #112]	; 0x70
 8002152:	4b59      	ldr	r3, [pc, #356]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 8002154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002156:	4a58      	ldr	r2, [pc, #352]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 8002158:	f023 0304 	bic.w	r3, r3, #4
 800215c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d015      	beq.n	8002192 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002166:	f7ff fa6f 	bl	8001648 <HAL_GetTick>
 800216a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800216c:	e00a      	b.n	8002184 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800216e:	f7ff fa6b 	bl	8001648 <HAL_GetTick>
 8002172:	4602      	mov	r2, r0
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	1ad3      	subs	r3, r2, r3
 8002178:	f241 3288 	movw	r2, #5000	; 0x1388
 800217c:	4293      	cmp	r3, r2
 800217e:	d901      	bls.n	8002184 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e0d8      	b.n	8002336 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002184:	4b4c      	ldr	r3, [pc, #304]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 8002186:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002188:	f003 0302 	and.w	r3, r3, #2
 800218c:	2b00      	cmp	r3, #0
 800218e:	d0ee      	beq.n	800216e <HAL_RCC_OscConfig+0x386>
 8002190:	e014      	b.n	80021bc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002192:	f7ff fa59 	bl	8001648 <HAL_GetTick>
 8002196:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002198:	e00a      	b.n	80021b0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800219a:	f7ff fa55 	bl	8001648 <HAL_GetTick>
 800219e:	4602      	mov	r2, r0
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d901      	bls.n	80021b0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80021ac:	2303      	movs	r3, #3
 80021ae:	e0c2      	b.n	8002336 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021b0:	4b41      	ldr	r3, [pc, #260]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 80021b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021b4:	f003 0302 	and.w	r3, r3, #2
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d1ee      	bne.n	800219a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80021bc:	7dfb      	ldrb	r3, [r7, #23]
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d105      	bne.n	80021ce <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021c2:	4b3d      	ldr	r3, [pc, #244]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 80021c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c6:	4a3c      	ldr	r2, [pc, #240]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 80021c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021cc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	699b      	ldr	r3, [r3, #24]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	f000 80ae 	beq.w	8002334 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021d8:	4b37      	ldr	r3, [pc, #220]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	f003 030c 	and.w	r3, r3, #12
 80021e0:	2b08      	cmp	r3, #8
 80021e2:	d06d      	beq.n	80022c0 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	699b      	ldr	r3, [r3, #24]
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	d14b      	bne.n	8002284 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021ec:	4b32      	ldr	r3, [pc, #200]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a31      	ldr	r2, [pc, #196]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 80021f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80021f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f8:	f7ff fa26 	bl	8001648 <HAL_GetTick>
 80021fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021fe:	e008      	b.n	8002212 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002200:	f7ff fa22 	bl	8001648 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b02      	cmp	r3, #2
 800220c:	d901      	bls.n	8002212 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e091      	b.n	8002336 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002212:	4b29      	ldr	r3, [pc, #164]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d1f0      	bne.n	8002200 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	69da      	ldr	r2, [r3, #28]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a1b      	ldr	r3, [r3, #32]
 8002226:	431a      	orrs	r2, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222c:	019b      	lsls	r3, r3, #6
 800222e:	431a      	orrs	r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002234:	085b      	lsrs	r3, r3, #1
 8002236:	3b01      	subs	r3, #1
 8002238:	041b      	lsls	r3, r3, #16
 800223a:	431a      	orrs	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002240:	061b      	lsls	r3, r3, #24
 8002242:	431a      	orrs	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002248:	071b      	lsls	r3, r3, #28
 800224a:	491b      	ldr	r1, [pc, #108]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 800224c:	4313      	orrs	r3, r2
 800224e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002250:	4b19      	ldr	r3, [pc, #100]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a18      	ldr	r2, [pc, #96]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 8002256:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800225a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800225c:	f7ff f9f4 	bl	8001648 <HAL_GetTick>
 8002260:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002262:	e008      	b.n	8002276 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002264:	f7ff f9f0 	bl	8001648 <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b02      	cmp	r3, #2
 8002270:	d901      	bls.n	8002276 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e05f      	b.n	8002336 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002276:	4b10      	ldr	r3, [pc, #64]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d0f0      	beq.n	8002264 <HAL_RCC_OscConfig+0x47c>
 8002282:	e057      	b.n	8002334 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002284:	4b0c      	ldr	r3, [pc, #48]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a0b      	ldr	r2, [pc, #44]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 800228a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800228e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002290:	f7ff f9da 	bl	8001648 <HAL_GetTick>
 8002294:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002296:	e008      	b.n	80022aa <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002298:	f7ff f9d6 	bl	8001648 <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	2b02      	cmp	r3, #2
 80022a4:	d901      	bls.n	80022aa <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80022a6:	2303      	movs	r3, #3
 80022a8:	e045      	b.n	8002336 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022aa:	4b03      	ldr	r3, [pc, #12]	; (80022b8 <HAL_RCC_OscConfig+0x4d0>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d1f0      	bne.n	8002298 <HAL_RCC_OscConfig+0x4b0>
 80022b6:	e03d      	b.n	8002334 <HAL_RCC_OscConfig+0x54c>
 80022b8:	40023800 	.word	0x40023800
 80022bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80022c0:	4b1f      	ldr	r3, [pc, #124]	; (8002340 <HAL_RCC_OscConfig+0x558>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	699b      	ldr	r3, [r3, #24]
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d030      	beq.n	8002330 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022d8:	429a      	cmp	r2, r3
 80022da:	d129      	bne.n	8002330 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d122      	bne.n	8002330 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80022ea:	68fa      	ldr	r2, [r7, #12]
 80022ec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80022f0:	4013      	ands	r3, r2
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80022f6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d119      	bne.n	8002330 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002306:	085b      	lsrs	r3, r3, #1
 8002308:	3b01      	subs	r3, #1
 800230a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800230c:	429a      	cmp	r2, r3
 800230e:	d10f      	bne.n	8002330 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800231a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800231c:	429a      	cmp	r2, r3
 800231e:	d107      	bne.n	8002330 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800232c:	429a      	cmp	r2, r3
 800232e:	d001      	beq.n	8002334 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e000      	b.n	8002336 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002334:	2300      	movs	r3, #0
}
 8002336:	4618      	mov	r0, r3
 8002338:	3718      	adds	r7, #24
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	40023800 	.word	0x40023800

08002344 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800234e:	2300      	movs	r3, #0
 8002350:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d101      	bne.n	800235c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e0d0      	b.n	80024fe <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800235c:	4b6a      	ldr	r3, [pc, #424]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 030f 	and.w	r3, r3, #15
 8002364:	683a      	ldr	r2, [r7, #0]
 8002366:	429a      	cmp	r2, r3
 8002368:	d910      	bls.n	800238c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800236a:	4b67      	ldr	r3, [pc, #412]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f023 020f 	bic.w	r2, r3, #15
 8002372:	4965      	ldr	r1, [pc, #404]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	4313      	orrs	r3, r2
 8002378:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800237a:	4b63      	ldr	r3, [pc, #396]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 030f 	and.w	r3, r3, #15
 8002382:	683a      	ldr	r2, [r7, #0]
 8002384:	429a      	cmp	r2, r3
 8002386:	d001      	beq.n	800238c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e0b8      	b.n	80024fe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 0302 	and.w	r3, r3, #2
 8002394:	2b00      	cmp	r3, #0
 8002396:	d020      	beq.n	80023da <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0304 	and.w	r3, r3, #4
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d005      	beq.n	80023b0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023a4:	4b59      	ldr	r3, [pc, #356]	; (800250c <HAL_RCC_ClockConfig+0x1c8>)
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	4a58      	ldr	r2, [pc, #352]	; (800250c <HAL_RCC_ClockConfig+0x1c8>)
 80023aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80023ae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0308 	and.w	r3, r3, #8
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d005      	beq.n	80023c8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023bc:	4b53      	ldr	r3, [pc, #332]	; (800250c <HAL_RCC_ClockConfig+0x1c8>)
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	4a52      	ldr	r2, [pc, #328]	; (800250c <HAL_RCC_ClockConfig+0x1c8>)
 80023c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80023c6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023c8:	4b50      	ldr	r3, [pc, #320]	; (800250c <HAL_RCC_ClockConfig+0x1c8>)
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	494d      	ldr	r1, [pc, #308]	; (800250c <HAL_RCC_ClockConfig+0x1c8>)
 80023d6:	4313      	orrs	r3, r2
 80023d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0301 	and.w	r3, r3, #1
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d040      	beq.n	8002468 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d107      	bne.n	80023fe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ee:	4b47      	ldr	r3, [pc, #284]	; (800250c <HAL_RCC_ClockConfig+0x1c8>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d115      	bne.n	8002426 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e07f      	b.n	80024fe <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	2b02      	cmp	r3, #2
 8002404:	d107      	bne.n	8002416 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002406:	4b41      	ldr	r3, [pc, #260]	; (800250c <HAL_RCC_ClockConfig+0x1c8>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d109      	bne.n	8002426 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e073      	b.n	80024fe <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002416:	4b3d      	ldr	r3, [pc, #244]	; (800250c <HAL_RCC_ClockConfig+0x1c8>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	2b00      	cmp	r3, #0
 8002420:	d101      	bne.n	8002426 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e06b      	b.n	80024fe <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002426:	4b39      	ldr	r3, [pc, #228]	; (800250c <HAL_RCC_ClockConfig+0x1c8>)
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	f023 0203 	bic.w	r2, r3, #3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	4936      	ldr	r1, [pc, #216]	; (800250c <HAL_RCC_ClockConfig+0x1c8>)
 8002434:	4313      	orrs	r3, r2
 8002436:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002438:	f7ff f906 	bl	8001648 <HAL_GetTick>
 800243c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800243e:	e00a      	b.n	8002456 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002440:	f7ff f902 	bl	8001648 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	f241 3288 	movw	r2, #5000	; 0x1388
 800244e:	4293      	cmp	r3, r2
 8002450:	d901      	bls.n	8002456 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e053      	b.n	80024fe <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002456:	4b2d      	ldr	r3, [pc, #180]	; (800250c <HAL_RCC_ClockConfig+0x1c8>)
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f003 020c 	and.w	r2, r3, #12
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	429a      	cmp	r2, r3
 8002466:	d1eb      	bne.n	8002440 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002468:	4b27      	ldr	r3, [pc, #156]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 030f 	and.w	r3, r3, #15
 8002470:	683a      	ldr	r2, [r7, #0]
 8002472:	429a      	cmp	r2, r3
 8002474:	d210      	bcs.n	8002498 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002476:	4b24      	ldr	r3, [pc, #144]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f023 020f 	bic.w	r2, r3, #15
 800247e:	4922      	ldr	r1, [pc, #136]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	4313      	orrs	r3, r2
 8002484:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002486:	4b20      	ldr	r3, [pc, #128]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 030f 	and.w	r3, r3, #15
 800248e:	683a      	ldr	r2, [r7, #0]
 8002490:	429a      	cmp	r2, r3
 8002492:	d001      	beq.n	8002498 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e032      	b.n	80024fe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0304 	and.w	r3, r3, #4
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d008      	beq.n	80024b6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024a4:	4b19      	ldr	r3, [pc, #100]	; (800250c <HAL_RCC_ClockConfig+0x1c8>)
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	4916      	ldr	r1, [pc, #88]	; (800250c <HAL_RCC_ClockConfig+0x1c8>)
 80024b2:	4313      	orrs	r3, r2
 80024b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0308 	and.w	r3, r3, #8
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d009      	beq.n	80024d6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024c2:	4b12      	ldr	r3, [pc, #72]	; (800250c <HAL_RCC_ClockConfig+0x1c8>)
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	00db      	lsls	r3, r3, #3
 80024d0:	490e      	ldr	r1, [pc, #56]	; (800250c <HAL_RCC_ClockConfig+0x1c8>)
 80024d2:	4313      	orrs	r3, r2
 80024d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024d6:	f000 f821 	bl	800251c <HAL_RCC_GetSysClockFreq>
 80024da:	4602      	mov	r2, r0
 80024dc:	4b0b      	ldr	r3, [pc, #44]	; (800250c <HAL_RCC_ClockConfig+0x1c8>)
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	091b      	lsrs	r3, r3, #4
 80024e2:	f003 030f 	and.w	r3, r3, #15
 80024e6:	490a      	ldr	r1, [pc, #40]	; (8002510 <HAL_RCC_ClockConfig+0x1cc>)
 80024e8:	5ccb      	ldrb	r3, [r1, r3]
 80024ea:	fa22 f303 	lsr.w	r3, r2, r3
 80024ee:	4a09      	ldr	r2, [pc, #36]	; (8002514 <HAL_RCC_ClockConfig+0x1d0>)
 80024f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80024f2:	4b09      	ldr	r3, [pc, #36]	; (8002518 <HAL_RCC_ClockConfig+0x1d4>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7ff f862 	bl	80015c0 <HAL_InitTick>

  return HAL_OK;
 80024fc:	2300      	movs	r3, #0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	40023c00 	.word	0x40023c00
 800250c:	40023800 	.word	0x40023800
 8002510:	08009b50 	.word	0x08009b50
 8002514:	20000000 	.word	0x20000000
 8002518:	20000004 	.word	0x20000004

0800251c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800251c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002520:	b090      	sub	sp, #64	; 0x40
 8002522:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002524:	2300      	movs	r3, #0
 8002526:	637b      	str	r3, [r7, #52]	; 0x34
 8002528:	2300      	movs	r3, #0
 800252a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800252c:	2300      	movs	r3, #0
 800252e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8002530:	2300      	movs	r3, #0
 8002532:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002534:	4b59      	ldr	r3, [pc, #356]	; (800269c <HAL_RCC_GetSysClockFreq+0x180>)
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	f003 030c 	and.w	r3, r3, #12
 800253c:	2b08      	cmp	r3, #8
 800253e:	d00d      	beq.n	800255c <HAL_RCC_GetSysClockFreq+0x40>
 8002540:	2b08      	cmp	r3, #8
 8002542:	f200 80a1 	bhi.w	8002688 <HAL_RCC_GetSysClockFreq+0x16c>
 8002546:	2b00      	cmp	r3, #0
 8002548:	d002      	beq.n	8002550 <HAL_RCC_GetSysClockFreq+0x34>
 800254a:	2b04      	cmp	r3, #4
 800254c:	d003      	beq.n	8002556 <HAL_RCC_GetSysClockFreq+0x3a>
 800254e:	e09b      	b.n	8002688 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002550:	4b53      	ldr	r3, [pc, #332]	; (80026a0 <HAL_RCC_GetSysClockFreq+0x184>)
 8002552:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002554:	e09b      	b.n	800268e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002556:	4b53      	ldr	r3, [pc, #332]	; (80026a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002558:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800255a:	e098      	b.n	800268e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800255c:	4b4f      	ldr	r3, [pc, #316]	; (800269c <HAL_RCC_GetSysClockFreq+0x180>)
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002564:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002566:	4b4d      	ldr	r3, [pc, #308]	; (800269c <HAL_RCC_GetSysClockFreq+0x180>)
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d028      	beq.n	80025c4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002572:	4b4a      	ldr	r3, [pc, #296]	; (800269c <HAL_RCC_GetSysClockFreq+0x180>)
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	099b      	lsrs	r3, r3, #6
 8002578:	2200      	movs	r2, #0
 800257a:	623b      	str	r3, [r7, #32]
 800257c:	627a      	str	r2, [r7, #36]	; 0x24
 800257e:	6a3b      	ldr	r3, [r7, #32]
 8002580:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002584:	2100      	movs	r1, #0
 8002586:	4b47      	ldr	r3, [pc, #284]	; (80026a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002588:	fb03 f201 	mul.w	r2, r3, r1
 800258c:	2300      	movs	r3, #0
 800258e:	fb00 f303 	mul.w	r3, r0, r3
 8002592:	4413      	add	r3, r2
 8002594:	4a43      	ldr	r2, [pc, #268]	; (80026a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002596:	fba0 1202 	umull	r1, r2, r0, r2
 800259a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800259c:	460a      	mov	r2, r1
 800259e:	62ba      	str	r2, [r7, #40]	; 0x28
 80025a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80025a2:	4413      	add	r3, r2
 80025a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80025a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025a8:	2200      	movs	r2, #0
 80025aa:	61bb      	str	r3, [r7, #24]
 80025ac:	61fa      	str	r2, [r7, #28]
 80025ae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80025b2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80025b6:	f7fe f857 	bl	8000668 <__aeabi_uldivmod>
 80025ba:	4602      	mov	r2, r0
 80025bc:	460b      	mov	r3, r1
 80025be:	4613      	mov	r3, r2
 80025c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025c2:	e053      	b.n	800266c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025c4:	4b35      	ldr	r3, [pc, #212]	; (800269c <HAL_RCC_GetSysClockFreq+0x180>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	099b      	lsrs	r3, r3, #6
 80025ca:	2200      	movs	r2, #0
 80025cc:	613b      	str	r3, [r7, #16]
 80025ce:	617a      	str	r2, [r7, #20]
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80025d6:	f04f 0b00 	mov.w	fp, #0
 80025da:	4652      	mov	r2, sl
 80025dc:	465b      	mov	r3, fp
 80025de:	f04f 0000 	mov.w	r0, #0
 80025e2:	f04f 0100 	mov.w	r1, #0
 80025e6:	0159      	lsls	r1, r3, #5
 80025e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025ec:	0150      	lsls	r0, r2, #5
 80025ee:	4602      	mov	r2, r0
 80025f0:	460b      	mov	r3, r1
 80025f2:	ebb2 080a 	subs.w	r8, r2, sl
 80025f6:	eb63 090b 	sbc.w	r9, r3, fp
 80025fa:	f04f 0200 	mov.w	r2, #0
 80025fe:	f04f 0300 	mov.w	r3, #0
 8002602:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002606:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800260a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800260e:	ebb2 0408 	subs.w	r4, r2, r8
 8002612:	eb63 0509 	sbc.w	r5, r3, r9
 8002616:	f04f 0200 	mov.w	r2, #0
 800261a:	f04f 0300 	mov.w	r3, #0
 800261e:	00eb      	lsls	r3, r5, #3
 8002620:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002624:	00e2      	lsls	r2, r4, #3
 8002626:	4614      	mov	r4, r2
 8002628:	461d      	mov	r5, r3
 800262a:	eb14 030a 	adds.w	r3, r4, sl
 800262e:	603b      	str	r3, [r7, #0]
 8002630:	eb45 030b 	adc.w	r3, r5, fp
 8002634:	607b      	str	r3, [r7, #4]
 8002636:	f04f 0200 	mov.w	r2, #0
 800263a:	f04f 0300 	mov.w	r3, #0
 800263e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002642:	4629      	mov	r1, r5
 8002644:	028b      	lsls	r3, r1, #10
 8002646:	4621      	mov	r1, r4
 8002648:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800264c:	4621      	mov	r1, r4
 800264e:	028a      	lsls	r2, r1, #10
 8002650:	4610      	mov	r0, r2
 8002652:	4619      	mov	r1, r3
 8002654:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002656:	2200      	movs	r2, #0
 8002658:	60bb      	str	r3, [r7, #8]
 800265a:	60fa      	str	r2, [r7, #12]
 800265c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002660:	f7fe f802 	bl	8000668 <__aeabi_uldivmod>
 8002664:	4602      	mov	r2, r0
 8002666:	460b      	mov	r3, r1
 8002668:	4613      	mov	r3, r2
 800266a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800266c:	4b0b      	ldr	r3, [pc, #44]	; (800269c <HAL_RCC_GetSysClockFreq+0x180>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	0c1b      	lsrs	r3, r3, #16
 8002672:	f003 0303 	and.w	r3, r3, #3
 8002676:	3301      	adds	r3, #1
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 800267c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800267e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002680:	fbb2 f3f3 	udiv	r3, r2, r3
 8002684:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002686:	e002      	b.n	800268e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002688:	4b05      	ldr	r3, [pc, #20]	; (80026a0 <HAL_RCC_GetSysClockFreq+0x184>)
 800268a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800268c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800268e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002690:	4618      	mov	r0, r3
 8002692:	3740      	adds	r7, #64	; 0x40
 8002694:	46bd      	mov	sp, r7
 8002696:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800269a:	bf00      	nop
 800269c:	40023800 	.word	0x40023800
 80026a0:	00f42400 	.word	0x00f42400
 80026a4:	017d7840 	.word	0x017d7840

080026a8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026ac:	4b03      	ldr	r3, [pc, #12]	; (80026bc <HAL_RCC_GetHCLKFreq+0x14>)
 80026ae:	681b      	ldr	r3, [r3, #0]
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	20000000 	.word	0x20000000

080026c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80026c4:	f7ff fff0 	bl	80026a8 <HAL_RCC_GetHCLKFreq>
 80026c8:	4602      	mov	r2, r0
 80026ca:	4b05      	ldr	r3, [pc, #20]	; (80026e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	0a9b      	lsrs	r3, r3, #10
 80026d0:	f003 0307 	and.w	r3, r3, #7
 80026d4:	4903      	ldr	r1, [pc, #12]	; (80026e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026d6:	5ccb      	ldrb	r3, [r1, r3]
 80026d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026dc:	4618      	mov	r0, r3
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	40023800 	.word	0x40023800
 80026e4:	08009b60 	.word	0x08009b60

080026e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026ec:	f7ff ffdc 	bl	80026a8 <HAL_RCC_GetHCLKFreq>
 80026f0:	4602      	mov	r2, r0
 80026f2:	4b05      	ldr	r3, [pc, #20]	; (8002708 <HAL_RCC_GetPCLK2Freq+0x20>)
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	0b5b      	lsrs	r3, r3, #13
 80026f8:	f003 0307 	and.w	r3, r3, #7
 80026fc:	4903      	ldr	r1, [pc, #12]	; (800270c <HAL_RCC_GetPCLK2Freq+0x24>)
 80026fe:	5ccb      	ldrb	r3, [r1, r3]
 8002700:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002704:	4618      	mov	r0, r3
 8002706:	bd80      	pop	{r7, pc}
 8002708:	40023800 	.word	0x40023800
 800270c:	08009b60 	.word	0x08009b60

08002710 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b088      	sub	sp, #32
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002718:	2300      	movs	r3, #0
 800271a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800271c:	2300      	movs	r3, #0
 800271e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002720:	2300      	movs	r3, #0
 8002722:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002724:	2300      	movs	r3, #0
 8002726:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002728:	2300      	movs	r3, #0
 800272a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0301 	and.w	r3, r3, #1
 8002734:	2b00      	cmp	r3, #0
 8002736:	d012      	beq.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002738:	4b69      	ldr	r3, [pc, #420]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	4a68      	ldr	r2, [pc, #416]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800273e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002742:	6093      	str	r3, [r2, #8]
 8002744:	4b66      	ldr	r3, [pc, #408]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002746:	689a      	ldr	r2, [r3, #8]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800274c:	4964      	ldr	r1, [pc, #400]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800274e:	4313      	orrs	r3, r2
 8002750:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800275a:	2301      	movs	r3, #1
 800275c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d017      	beq.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800276a:	4b5d      	ldr	r3, [pc, #372]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800276c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002770:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002778:	4959      	ldr	r1, [pc, #356]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800277a:	4313      	orrs	r3, r2
 800277c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002784:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002788:	d101      	bne.n	800278e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800278a:	2301      	movs	r3, #1
 800278c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002792:	2b00      	cmp	r3, #0
 8002794:	d101      	bne.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002796:	2301      	movs	r3, #1
 8002798:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d017      	beq.n	80027d6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80027a6:	4b4e      	ldr	r3, [pc, #312]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80027ac:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b4:	494a      	ldr	r1, [pc, #296]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80027c4:	d101      	bne.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80027c6:	2301      	movs	r3, #1
 80027c8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d101      	bne.n	80027d6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80027d2:	2301      	movs	r3, #1
 80027d4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d001      	beq.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80027e2:	2301      	movs	r3, #1
 80027e4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0320 	and.w	r3, r3, #32
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	f000 808b 	beq.w	800290a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80027f4:	4b3a      	ldr	r3, [pc, #232]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f8:	4a39      	ldr	r2, [pc, #228]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027fe:	6413      	str	r3, [r2, #64]	; 0x40
 8002800:	4b37      	ldr	r3, [pc, #220]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002804:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002808:	60bb      	str	r3, [r7, #8]
 800280a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800280c:	4b35      	ldr	r3, [pc, #212]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a34      	ldr	r2, [pc, #208]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002812:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002816:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002818:	f7fe ff16 	bl	8001648 <HAL_GetTick>
 800281c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800281e:	e008      	b.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002820:	f7fe ff12 	bl	8001648 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b64      	cmp	r3, #100	; 0x64
 800282c:	d901      	bls.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e38f      	b.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002832:	4b2c      	ldr	r3, [pc, #176]	; (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800283a:	2b00      	cmp	r3, #0
 800283c:	d0f0      	beq.n	8002820 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800283e:	4b28      	ldr	r3, [pc, #160]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002842:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002846:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d035      	beq.n	80028ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002852:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002856:	693a      	ldr	r2, [r7, #16]
 8002858:	429a      	cmp	r2, r3
 800285a:	d02e      	beq.n	80028ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800285c:	4b20      	ldr	r3, [pc, #128]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800285e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002860:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002864:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002866:	4b1e      	ldr	r3, [pc, #120]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002868:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800286a:	4a1d      	ldr	r2, [pc, #116]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800286c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002870:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002872:	4b1b      	ldr	r3, [pc, #108]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002874:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002876:	4a1a      	ldr	r2, [pc, #104]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002878:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800287c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800287e:	4a18      	ldr	r2, [pc, #96]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002884:	4b16      	ldr	r3, [pc, #88]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002888:	f003 0301 	and.w	r3, r3, #1
 800288c:	2b01      	cmp	r3, #1
 800288e:	d114      	bne.n	80028ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002890:	f7fe feda 	bl	8001648 <HAL_GetTick>
 8002894:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002896:	e00a      	b.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002898:	f7fe fed6 	bl	8001648 <HAL_GetTick>
 800289c:	4602      	mov	r2, r0
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d901      	bls.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80028aa:	2303      	movs	r3, #3
 80028ac:	e351      	b.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028ae:	4b0c      	ldr	r3, [pc, #48]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028b2:	f003 0302 	and.w	r3, r3, #2
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d0ee      	beq.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80028c6:	d111      	bne.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80028c8:	4b05      	ldr	r3, [pc, #20]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80028d4:	4b04      	ldr	r3, [pc, #16]	; (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80028d6:	400b      	ands	r3, r1
 80028d8:	4901      	ldr	r1, [pc, #4]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028da:	4313      	orrs	r3, r2
 80028dc:	608b      	str	r3, [r1, #8]
 80028de:	e00b      	b.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80028e0:	40023800 	.word	0x40023800
 80028e4:	40007000 	.word	0x40007000
 80028e8:	0ffffcff 	.word	0x0ffffcff
 80028ec:	4bac      	ldr	r3, [pc, #688]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	4aab      	ldr	r2, [pc, #684]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80028f2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80028f6:	6093      	str	r3, [r2, #8]
 80028f8:	4ba9      	ldr	r3, [pc, #676]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80028fa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002900:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002904:	49a6      	ldr	r1, [pc, #664]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002906:	4313      	orrs	r3, r2
 8002908:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0310 	and.w	r3, r3, #16
 8002912:	2b00      	cmp	r3, #0
 8002914:	d010      	beq.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002916:	4ba2      	ldr	r3, [pc, #648]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002918:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800291c:	4aa0      	ldr	r2, [pc, #640]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800291e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002922:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002926:	4b9e      	ldr	r3, [pc, #632]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002928:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002930:	499b      	ldr	r1, [pc, #620]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002932:	4313      	orrs	r3, r2
 8002934:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d00a      	beq.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002944:	4b96      	ldr	r3, [pc, #600]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002946:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800294a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002952:	4993      	ldr	r1, [pc, #588]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002954:	4313      	orrs	r3, r2
 8002956:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d00a      	beq.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002966:	4b8e      	ldr	r3, [pc, #568]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002968:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800296c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002974:	498a      	ldr	r1, [pc, #552]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002976:	4313      	orrs	r3, r2
 8002978:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d00a      	beq.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002988:	4b85      	ldr	r3, [pc, #532]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800298a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800298e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002996:	4982      	ldr	r1, [pc, #520]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002998:	4313      	orrs	r3, r2
 800299a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d00a      	beq.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80029aa:	4b7d      	ldr	r3, [pc, #500]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029b0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029b8:	4979      	ldr	r1, [pc, #484]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029ba:	4313      	orrs	r3, r2
 80029bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00a      	beq.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80029cc:	4b74      	ldr	r3, [pc, #464]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029d2:	f023 0203 	bic.w	r2, r3, #3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029da:	4971      	ldr	r1, [pc, #452]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00a      	beq.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80029ee:	4b6c      	ldr	r3, [pc, #432]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029f4:	f023 020c 	bic.w	r2, r3, #12
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029fc:	4968      	ldr	r1, [pc, #416]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d00a      	beq.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002a10:	4b63      	ldr	r3, [pc, #396]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a16:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a1e:	4960      	ldr	r1, [pc, #384]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00a      	beq.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002a32:	4b5b      	ldr	r3, [pc, #364]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a38:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a40:	4957      	ldr	r1, [pc, #348]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a42:	4313      	orrs	r3, r2
 8002a44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d00a      	beq.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002a54:	4b52      	ldr	r3, [pc, #328]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a5a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a62:	494f      	ldr	r1, [pc, #316]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a64:	4313      	orrs	r3, r2
 8002a66:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d00a      	beq.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002a76:	4b4a      	ldr	r3, [pc, #296]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a7c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a84:	4946      	ldr	r1, [pc, #280]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a86:	4313      	orrs	r3, r2
 8002a88:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d00a      	beq.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002a98:	4b41      	ldr	r3, [pc, #260]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a9e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aa6:	493e      	ldr	r1, [pc, #248]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00a      	beq.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002aba:	4b39      	ldr	r3, [pc, #228]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ac0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ac8:	4935      	ldr	r1, [pc, #212]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d00a      	beq.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002adc:	4b30      	ldr	r3, [pc, #192]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ae2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002aea:	492d      	ldr	r1, [pc, #180]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002aec:	4313      	orrs	r3, r2
 8002aee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d011      	beq.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002afe:	4b28      	ldr	r3, [pc, #160]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b04:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b0c:	4924      	ldr	r1, [pc, #144]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b18:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b1c:	d101      	bne.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0308 	and.w	r3, r3, #8
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d00a      	beq.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002b3e:	4b18      	ldr	r3, [pc, #96]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b44:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b4c:	4914      	ldr	r1, [pc, #80]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d00b      	beq.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002b60:	4b0f      	ldr	r3, [pc, #60]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b66:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b70:	490b      	ldr	r1, [pc, #44]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b72:	4313      	orrs	r3, r2
 8002b74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d00f      	beq.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002b84:	4b06      	ldr	r3, [pc, #24]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b8a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b94:	4902      	ldr	r1, [pc, #8]	; (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b96:	4313      	orrs	r3, r2
 8002b98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002b9c:	e002      	b.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8002b9e:	bf00      	nop
 8002ba0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d00b      	beq.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002bb0:	4b8a      	ldr	r3, [pc, #552]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002bb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002bb6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bc0:	4986      	ldr	r1, [pc, #536]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d00b      	beq.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002bd4:	4b81      	ldr	r3, [pc, #516]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002bd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002bda:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002be4:	497d      	ldr	r1, [pc, #500]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002be6:	4313      	orrs	r3, r2
 8002be8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d006      	beq.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f000 80d6 	beq.w	8002dac <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002c00:	4b76      	ldr	r3, [pc, #472]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a75      	ldr	r2, [pc, #468]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c06:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002c0a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c0c:	f7fe fd1c 	bl	8001648 <HAL_GetTick>
 8002c10:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002c12:	e008      	b.n	8002c26 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002c14:	f7fe fd18 	bl	8001648 <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	2b64      	cmp	r3, #100	; 0x64
 8002c20:	d901      	bls.n	8002c26 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e195      	b.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002c26:	4b6d      	ldr	r3, [pc, #436]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1f0      	bne.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0301 	and.w	r3, r3, #1
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d021      	beq.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d11d      	bne.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002c46:	4b65      	ldr	r3, [pc, #404]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c4c:	0c1b      	lsrs	r3, r3, #16
 8002c4e:	f003 0303 	and.w	r3, r3, #3
 8002c52:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002c54:	4b61      	ldr	r3, [pc, #388]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c5a:	0e1b      	lsrs	r3, r3, #24
 8002c5c:	f003 030f 	and.w	r3, r3, #15
 8002c60:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	019a      	lsls	r2, r3, #6
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	041b      	lsls	r3, r3, #16
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	061b      	lsls	r3, r3, #24
 8002c72:	431a      	orrs	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	071b      	lsls	r3, r3, #28
 8002c7a:	4958      	ldr	r1, [pc, #352]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d004      	beq.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002c96:	d00a      	beq.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d02e      	beq.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002cac:	d129      	bne.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002cae:	4b4b      	ldr	r3, [pc, #300]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002cb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002cb4:	0c1b      	lsrs	r3, r3, #16
 8002cb6:	f003 0303 	and.w	r3, r3, #3
 8002cba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002cbc:	4b47      	ldr	r3, [pc, #284]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002cbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002cc2:	0f1b      	lsrs	r3, r3, #28
 8002cc4:	f003 0307 	and.w	r3, r3, #7
 8002cc8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	019a      	lsls	r2, r3, #6
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	041b      	lsls	r3, r3, #16
 8002cd4:	431a      	orrs	r2, r3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	061b      	lsls	r3, r3, #24
 8002cdc:	431a      	orrs	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	071b      	lsls	r3, r3, #28
 8002ce2:	493e      	ldr	r1, [pc, #248]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002cea:	4b3c      	ldr	r3, [pc, #240]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002cec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002cf0:	f023 021f 	bic.w	r2, r3, #31
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf8:	3b01      	subs	r3, #1
 8002cfa:	4938      	ldr	r1, [pc, #224]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d01d      	beq.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002d0e:	4b33      	ldr	r3, [pc, #204]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d14:	0e1b      	lsrs	r3, r3, #24
 8002d16:	f003 030f 	and.w	r3, r3, #15
 8002d1a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002d1c:	4b2f      	ldr	r3, [pc, #188]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d22:	0f1b      	lsrs	r3, r3, #28
 8002d24:	f003 0307 	and.w	r3, r3, #7
 8002d28:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	019a      	lsls	r2, r3, #6
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	691b      	ldr	r3, [r3, #16]
 8002d34:	041b      	lsls	r3, r3, #16
 8002d36:	431a      	orrs	r2, r3
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	061b      	lsls	r3, r3, #24
 8002d3c:	431a      	orrs	r2, r3
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	071b      	lsls	r3, r3, #28
 8002d42:	4926      	ldr	r1, [pc, #152]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d44:	4313      	orrs	r3, r2
 8002d46:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d011      	beq.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	019a      	lsls	r2, r3, #6
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	691b      	ldr	r3, [r3, #16]
 8002d60:	041b      	lsls	r3, r3, #16
 8002d62:	431a      	orrs	r2, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	061b      	lsls	r3, r3, #24
 8002d6a:	431a      	orrs	r2, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	071b      	lsls	r3, r3, #28
 8002d72:	491a      	ldr	r1, [pc, #104]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d74:	4313      	orrs	r3, r2
 8002d76:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002d7a:	4b18      	ldr	r3, [pc, #96]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a17      	ldr	r2, [pc, #92]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d80:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002d84:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d86:	f7fe fc5f 	bl	8001648 <HAL_GetTick>
 8002d8a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002d8c:	e008      	b.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002d8e:	f7fe fc5b 	bl	8001648 <HAL_GetTick>
 8002d92:	4602      	mov	r2, r0
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	2b64      	cmp	r3, #100	; 0x64
 8002d9a:	d901      	bls.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e0d8      	b.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002da0:	4b0e      	ldr	r3, [pc, #56]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d0f0      	beq.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002dac:	69bb      	ldr	r3, [r7, #24]
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	f040 80ce 	bne.w	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002db4:	4b09      	ldr	r3, [pc, #36]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a08      	ldr	r2, [pc, #32]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002dba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002dbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002dc0:	f7fe fc42 	bl	8001648 <HAL_GetTick>
 8002dc4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002dc6:	e00b      	b.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002dc8:	f7fe fc3e 	bl	8001648 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	2b64      	cmp	r3, #100	; 0x64
 8002dd4:	d904      	bls.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e0bb      	b.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002dda:	bf00      	nop
 8002ddc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002de0:	4b5e      	ldr	r3, [pc, #376]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002de8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002dec:	d0ec      	beq.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d003      	beq.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d009      	beq.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d02e      	beq.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d12a      	bne.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002e16:	4b51      	ldr	r3, [pc, #324]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002e18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e1c:	0c1b      	lsrs	r3, r3, #16
 8002e1e:	f003 0303 	and.w	r3, r3, #3
 8002e22:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002e24:	4b4d      	ldr	r3, [pc, #308]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e2a:	0f1b      	lsrs	r3, r3, #28
 8002e2c:	f003 0307 	and.w	r3, r3, #7
 8002e30:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	695b      	ldr	r3, [r3, #20]
 8002e36:	019a      	lsls	r2, r3, #6
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	041b      	lsls	r3, r3, #16
 8002e3c:	431a      	orrs	r2, r3
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	699b      	ldr	r3, [r3, #24]
 8002e42:	061b      	lsls	r3, r3, #24
 8002e44:	431a      	orrs	r2, r3
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	071b      	lsls	r3, r3, #28
 8002e4a:	4944      	ldr	r1, [pc, #272]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002e52:	4b42      	ldr	r3, [pc, #264]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002e54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e58:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e60:	3b01      	subs	r3, #1
 8002e62:	021b      	lsls	r3, r3, #8
 8002e64:	493d      	ldr	r1, [pc, #244]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002e66:	4313      	orrs	r3, r2
 8002e68:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d022      	beq.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e7c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e80:	d11d      	bne.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002e82:	4b36      	ldr	r3, [pc, #216]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e88:	0e1b      	lsrs	r3, r3, #24
 8002e8a:	f003 030f 	and.w	r3, r3, #15
 8002e8e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002e90:	4b32      	ldr	r3, [pc, #200]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e96:	0f1b      	lsrs	r3, r3, #28
 8002e98:	f003 0307 	and.w	r3, r3, #7
 8002e9c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	695b      	ldr	r3, [r3, #20]
 8002ea2:	019a      	lsls	r2, r3, #6
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a1b      	ldr	r3, [r3, #32]
 8002ea8:	041b      	lsls	r3, r3, #16
 8002eaa:	431a      	orrs	r2, r3
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	061b      	lsls	r3, r3, #24
 8002eb0:	431a      	orrs	r2, r3
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	071b      	lsls	r3, r3, #28
 8002eb6:	4929      	ldr	r1, [pc, #164]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 0308 	and.w	r3, r3, #8
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d028      	beq.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002eca:	4b24      	ldr	r3, [pc, #144]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ed0:	0e1b      	lsrs	r3, r3, #24
 8002ed2:	f003 030f 	and.w	r3, r3, #15
 8002ed6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002ed8:	4b20      	ldr	r3, [pc, #128]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ede:	0c1b      	lsrs	r3, r3, #16
 8002ee0:	f003 0303 	and.w	r3, r3, #3
 8002ee4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	695b      	ldr	r3, [r3, #20]
 8002eea:	019a      	lsls	r2, r3, #6
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	041b      	lsls	r3, r3, #16
 8002ef0:	431a      	orrs	r2, r3
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	061b      	lsls	r3, r3, #24
 8002ef6:	431a      	orrs	r2, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	69db      	ldr	r3, [r3, #28]
 8002efc:	071b      	lsls	r3, r3, #28
 8002efe:	4917      	ldr	r1, [pc, #92]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f00:	4313      	orrs	r3, r2
 8002f02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002f06:	4b15      	ldr	r3, [pc, #84]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f0c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f14:	4911      	ldr	r1, [pc, #68]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f16:	4313      	orrs	r3, r2
 8002f18:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002f1c:	4b0f      	ldr	r3, [pc, #60]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a0e      	ldr	r2, [pc, #56]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f28:	f7fe fb8e 	bl	8001648 <HAL_GetTick>
 8002f2c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002f2e:	e008      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002f30:	f7fe fb8a 	bl	8001648 <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	2b64      	cmp	r3, #100	; 0x64
 8002f3c:	d901      	bls.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	e007      	b.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002f42:	4b06      	ldr	r3, [pc, #24]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002f4a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002f4e:	d1ef      	bne.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002f50:	2300      	movs	r3, #0
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3720      	adds	r7, #32
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	40023800 	.word	0x40023800

08002f60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d101      	bne.n	8002f72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e049      	b.n	8003006 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d106      	bne.n	8002f8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f7fe f99e 	bl	80012c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2202      	movs	r2, #2
 8002f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	3304      	adds	r3, #4
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	4610      	mov	r0, r2
 8002fa0:	f000 fb6e 	bl	8003680 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003004:	2300      	movs	r3, #0
}
 8003006:	4618      	mov	r0, r3
 8003008:	3708      	adds	r7, #8
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}

0800300e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800300e:	b580      	push	{r7, lr}
 8003010:	b082      	sub	sp, #8
 8003012:	af00      	add	r7, sp, #0
 8003014:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d101      	bne.n	8003020 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e049      	b.n	80030b4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003026:	b2db      	uxtb	r3, r3
 8003028:	2b00      	cmp	r3, #0
 800302a:	d106      	bne.n	800303a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	f000 f841 	bl	80030bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2202      	movs	r2, #2
 800303e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	3304      	adds	r3, #4
 800304a:	4619      	mov	r1, r3
 800304c:	4610      	mov	r0, r2
 800304e:	f000 fb17 	bl	8003680 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2201      	movs	r2, #1
 8003056:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2201      	movs	r2, #1
 800305e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2201      	movs	r2, #1
 8003066:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2201      	movs	r2, #1
 800306e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2201      	movs	r2, #1
 8003076:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2201      	movs	r2, #1
 800307e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2201      	movs	r2, #1
 8003086:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2201      	movs	r2, #1
 800308e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2201      	movs	r2, #1
 8003096:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2201      	movs	r2, #1
 800309e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2201      	movs	r2, #1
 80030a6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3708      	adds	r7, #8
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80030c4:	bf00      	nop
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr

080030d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d109      	bne.n	80030f4 <HAL_TIM_PWM_Start+0x24>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	bf14      	ite	ne
 80030ec:	2301      	movne	r3, #1
 80030ee:	2300      	moveq	r3, #0
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	e03c      	b.n	800316e <HAL_TIM_PWM_Start+0x9e>
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	2b04      	cmp	r3, #4
 80030f8:	d109      	bne.n	800310e <HAL_TIM_PWM_Start+0x3e>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003100:	b2db      	uxtb	r3, r3
 8003102:	2b01      	cmp	r3, #1
 8003104:	bf14      	ite	ne
 8003106:	2301      	movne	r3, #1
 8003108:	2300      	moveq	r3, #0
 800310a:	b2db      	uxtb	r3, r3
 800310c:	e02f      	b.n	800316e <HAL_TIM_PWM_Start+0x9e>
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	2b08      	cmp	r3, #8
 8003112:	d109      	bne.n	8003128 <HAL_TIM_PWM_Start+0x58>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800311a:	b2db      	uxtb	r3, r3
 800311c:	2b01      	cmp	r3, #1
 800311e:	bf14      	ite	ne
 8003120:	2301      	movne	r3, #1
 8003122:	2300      	moveq	r3, #0
 8003124:	b2db      	uxtb	r3, r3
 8003126:	e022      	b.n	800316e <HAL_TIM_PWM_Start+0x9e>
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	2b0c      	cmp	r3, #12
 800312c:	d109      	bne.n	8003142 <HAL_TIM_PWM_Start+0x72>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003134:	b2db      	uxtb	r3, r3
 8003136:	2b01      	cmp	r3, #1
 8003138:	bf14      	ite	ne
 800313a:	2301      	movne	r3, #1
 800313c:	2300      	moveq	r3, #0
 800313e:	b2db      	uxtb	r3, r3
 8003140:	e015      	b.n	800316e <HAL_TIM_PWM_Start+0x9e>
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	2b10      	cmp	r3, #16
 8003146:	d109      	bne.n	800315c <HAL_TIM_PWM_Start+0x8c>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800314e:	b2db      	uxtb	r3, r3
 8003150:	2b01      	cmp	r3, #1
 8003152:	bf14      	ite	ne
 8003154:	2301      	movne	r3, #1
 8003156:	2300      	moveq	r3, #0
 8003158:	b2db      	uxtb	r3, r3
 800315a:	e008      	b.n	800316e <HAL_TIM_PWM_Start+0x9e>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003162:	b2db      	uxtb	r3, r3
 8003164:	2b01      	cmp	r3, #1
 8003166:	bf14      	ite	ne
 8003168:	2301      	movne	r3, #1
 800316a:	2300      	moveq	r3, #0
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b00      	cmp	r3, #0
 8003170:	d001      	beq.n	8003176 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e092      	b.n	800329c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d104      	bne.n	8003186 <HAL_TIM_PWM_Start+0xb6>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2202      	movs	r2, #2
 8003180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003184:	e023      	b.n	80031ce <HAL_TIM_PWM_Start+0xfe>
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	2b04      	cmp	r3, #4
 800318a:	d104      	bne.n	8003196 <HAL_TIM_PWM_Start+0xc6>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2202      	movs	r2, #2
 8003190:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003194:	e01b      	b.n	80031ce <HAL_TIM_PWM_Start+0xfe>
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	2b08      	cmp	r3, #8
 800319a:	d104      	bne.n	80031a6 <HAL_TIM_PWM_Start+0xd6>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2202      	movs	r2, #2
 80031a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031a4:	e013      	b.n	80031ce <HAL_TIM_PWM_Start+0xfe>
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	2b0c      	cmp	r3, #12
 80031aa:	d104      	bne.n	80031b6 <HAL_TIM_PWM_Start+0xe6>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2202      	movs	r2, #2
 80031b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80031b4:	e00b      	b.n	80031ce <HAL_TIM_PWM_Start+0xfe>
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	2b10      	cmp	r3, #16
 80031ba:	d104      	bne.n	80031c6 <HAL_TIM_PWM_Start+0xf6>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2202      	movs	r2, #2
 80031c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031c4:	e003      	b.n	80031ce <HAL_TIM_PWM_Start+0xfe>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2202      	movs	r2, #2
 80031ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	2201      	movs	r2, #1
 80031d4:	6839      	ldr	r1, [r7, #0]
 80031d6:	4618      	mov	r0, r3
 80031d8:	f000 fdea 	bl	8003db0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a30      	ldr	r2, [pc, #192]	; (80032a4 <HAL_TIM_PWM_Start+0x1d4>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d004      	beq.n	80031f0 <HAL_TIM_PWM_Start+0x120>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a2f      	ldr	r2, [pc, #188]	; (80032a8 <HAL_TIM_PWM_Start+0x1d8>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d101      	bne.n	80031f4 <HAL_TIM_PWM_Start+0x124>
 80031f0:	2301      	movs	r3, #1
 80031f2:	e000      	b.n	80031f6 <HAL_TIM_PWM_Start+0x126>
 80031f4:	2300      	movs	r3, #0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d007      	beq.n	800320a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003208:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a25      	ldr	r2, [pc, #148]	; (80032a4 <HAL_TIM_PWM_Start+0x1d4>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d022      	beq.n	800325a <HAL_TIM_PWM_Start+0x18a>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800321c:	d01d      	beq.n	800325a <HAL_TIM_PWM_Start+0x18a>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a22      	ldr	r2, [pc, #136]	; (80032ac <HAL_TIM_PWM_Start+0x1dc>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d018      	beq.n	800325a <HAL_TIM_PWM_Start+0x18a>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a20      	ldr	r2, [pc, #128]	; (80032b0 <HAL_TIM_PWM_Start+0x1e0>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d013      	beq.n	800325a <HAL_TIM_PWM_Start+0x18a>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a1f      	ldr	r2, [pc, #124]	; (80032b4 <HAL_TIM_PWM_Start+0x1e4>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d00e      	beq.n	800325a <HAL_TIM_PWM_Start+0x18a>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a19      	ldr	r2, [pc, #100]	; (80032a8 <HAL_TIM_PWM_Start+0x1d8>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d009      	beq.n	800325a <HAL_TIM_PWM_Start+0x18a>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a1b      	ldr	r2, [pc, #108]	; (80032b8 <HAL_TIM_PWM_Start+0x1e8>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d004      	beq.n	800325a <HAL_TIM_PWM_Start+0x18a>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a19      	ldr	r2, [pc, #100]	; (80032bc <HAL_TIM_PWM_Start+0x1ec>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d115      	bne.n	8003286 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	689a      	ldr	r2, [r3, #8]
 8003260:	4b17      	ldr	r3, [pc, #92]	; (80032c0 <HAL_TIM_PWM_Start+0x1f0>)
 8003262:	4013      	ands	r3, r2
 8003264:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2b06      	cmp	r3, #6
 800326a:	d015      	beq.n	8003298 <HAL_TIM_PWM_Start+0x1c8>
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003272:	d011      	beq.n	8003298 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f042 0201 	orr.w	r2, r2, #1
 8003282:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003284:	e008      	b.n	8003298 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f042 0201 	orr.w	r2, r2, #1
 8003294:	601a      	str	r2, [r3, #0]
 8003296:	e000      	b.n	800329a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003298:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800329a:	2300      	movs	r3, #0
}
 800329c:	4618      	mov	r0, r3
 800329e:	3710      	adds	r7, #16
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	40010000 	.word	0x40010000
 80032a8:	40010400 	.word	0x40010400
 80032ac:	40000400 	.word	0x40000400
 80032b0:	40000800 	.word	0x40000800
 80032b4:	40000c00 	.word	0x40000c00
 80032b8:	40014000 	.word	0x40014000
 80032bc:	40001800 	.word	0x40001800
 80032c0:	00010007 	.word	0x00010007

080032c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b086      	sub	sp, #24
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	60b9      	str	r1, [r7, #8]
 80032ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032d0:	2300      	movs	r3, #0
 80032d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d101      	bne.n	80032e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80032de:	2302      	movs	r3, #2
 80032e0:	e0ff      	b.n	80034e2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2201      	movs	r2, #1
 80032e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2b14      	cmp	r3, #20
 80032ee:	f200 80f0 	bhi.w	80034d2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80032f2:	a201      	add	r2, pc, #4	; (adr r2, 80032f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80032f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f8:	0800334d 	.word	0x0800334d
 80032fc:	080034d3 	.word	0x080034d3
 8003300:	080034d3 	.word	0x080034d3
 8003304:	080034d3 	.word	0x080034d3
 8003308:	0800338d 	.word	0x0800338d
 800330c:	080034d3 	.word	0x080034d3
 8003310:	080034d3 	.word	0x080034d3
 8003314:	080034d3 	.word	0x080034d3
 8003318:	080033cf 	.word	0x080033cf
 800331c:	080034d3 	.word	0x080034d3
 8003320:	080034d3 	.word	0x080034d3
 8003324:	080034d3 	.word	0x080034d3
 8003328:	0800340f 	.word	0x0800340f
 800332c:	080034d3 	.word	0x080034d3
 8003330:	080034d3 	.word	0x080034d3
 8003334:	080034d3 	.word	0x080034d3
 8003338:	08003451 	.word	0x08003451
 800333c:	080034d3 	.word	0x080034d3
 8003340:	080034d3 	.word	0x080034d3
 8003344:	080034d3 	.word	0x080034d3
 8003348:	08003491 	.word	0x08003491
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68b9      	ldr	r1, [r7, #8]
 8003352:	4618      	mov	r0, r3
 8003354:	f000 fa34 	bl	80037c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	699a      	ldr	r2, [r3, #24]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f042 0208 	orr.w	r2, r2, #8
 8003366:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	699a      	ldr	r2, [r3, #24]
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f022 0204 	bic.w	r2, r2, #4
 8003376:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	6999      	ldr	r1, [r3, #24]
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	691a      	ldr	r2, [r3, #16]
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	430a      	orrs	r2, r1
 8003388:	619a      	str	r2, [r3, #24]
      break;
 800338a:	e0a5      	b.n	80034d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	68b9      	ldr	r1, [r7, #8]
 8003392:	4618      	mov	r0, r3
 8003394:	f000 fa86 	bl	80038a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	699a      	ldr	r2, [r3, #24]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	699a      	ldr	r2, [r3, #24]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	6999      	ldr	r1, [r3, #24]
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	691b      	ldr	r3, [r3, #16]
 80033c2:	021a      	lsls	r2, r3, #8
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	430a      	orrs	r2, r1
 80033ca:	619a      	str	r2, [r3, #24]
      break;
 80033cc:	e084      	b.n	80034d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	68b9      	ldr	r1, [r7, #8]
 80033d4:	4618      	mov	r0, r3
 80033d6:	f000 fadd 	bl	8003994 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	69da      	ldr	r2, [r3, #28]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f042 0208 	orr.w	r2, r2, #8
 80033e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	69da      	ldr	r2, [r3, #28]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f022 0204 	bic.w	r2, r2, #4
 80033f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	69d9      	ldr	r1, [r3, #28]
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	691a      	ldr	r2, [r3, #16]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	430a      	orrs	r2, r1
 800340a:	61da      	str	r2, [r3, #28]
      break;
 800340c:	e064      	b.n	80034d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	68b9      	ldr	r1, [r7, #8]
 8003414:	4618      	mov	r0, r3
 8003416:	f000 fb33 	bl	8003a80 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	69da      	ldr	r2, [r3, #28]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003428:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	69da      	ldr	r2, [r3, #28]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003438:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	69d9      	ldr	r1, [r3, #28]
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	691b      	ldr	r3, [r3, #16]
 8003444:	021a      	lsls	r2, r3, #8
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	430a      	orrs	r2, r1
 800344c:	61da      	str	r2, [r3, #28]
      break;
 800344e:	e043      	b.n	80034d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68b9      	ldr	r1, [r7, #8]
 8003456:	4618      	mov	r0, r3
 8003458:	f000 fb6a 	bl	8003b30 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f042 0208 	orr.w	r2, r2, #8
 800346a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f022 0204 	bic.w	r2, r2, #4
 800347a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	691a      	ldr	r2, [r3, #16]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	430a      	orrs	r2, r1
 800348c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800348e:	e023      	b.n	80034d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	68b9      	ldr	r1, [r7, #8]
 8003496:	4618      	mov	r0, r3
 8003498:	f000 fb9c 	bl	8003bd4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034aa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034ba:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	691b      	ldr	r3, [r3, #16]
 80034c6:	021a      	lsls	r2, r3, #8
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	430a      	orrs	r2, r1
 80034ce:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80034d0:	e002      	b.n	80034d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	75fb      	strb	r3, [r7, #23]
      break;
 80034d6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80034e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3718      	adds	r7, #24
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop

080034ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034f6:	2300      	movs	r3, #0
 80034f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003500:	2b01      	cmp	r3, #1
 8003502:	d101      	bne.n	8003508 <HAL_TIM_ConfigClockSource+0x1c>
 8003504:	2302      	movs	r3, #2
 8003506:	e0b4      	b.n	8003672 <HAL_TIM_ConfigClockSource+0x186>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2202      	movs	r2, #2
 8003514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003520:	68ba      	ldr	r2, [r7, #8]
 8003522:	4b56      	ldr	r3, [pc, #344]	; (800367c <HAL_TIM_ConfigClockSource+0x190>)
 8003524:	4013      	ands	r3, r2
 8003526:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800352e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	68ba      	ldr	r2, [r7, #8]
 8003536:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003540:	d03e      	beq.n	80035c0 <HAL_TIM_ConfigClockSource+0xd4>
 8003542:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003546:	f200 8087 	bhi.w	8003658 <HAL_TIM_ConfigClockSource+0x16c>
 800354a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800354e:	f000 8086 	beq.w	800365e <HAL_TIM_ConfigClockSource+0x172>
 8003552:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003556:	d87f      	bhi.n	8003658 <HAL_TIM_ConfigClockSource+0x16c>
 8003558:	2b70      	cmp	r3, #112	; 0x70
 800355a:	d01a      	beq.n	8003592 <HAL_TIM_ConfigClockSource+0xa6>
 800355c:	2b70      	cmp	r3, #112	; 0x70
 800355e:	d87b      	bhi.n	8003658 <HAL_TIM_ConfigClockSource+0x16c>
 8003560:	2b60      	cmp	r3, #96	; 0x60
 8003562:	d050      	beq.n	8003606 <HAL_TIM_ConfigClockSource+0x11a>
 8003564:	2b60      	cmp	r3, #96	; 0x60
 8003566:	d877      	bhi.n	8003658 <HAL_TIM_ConfigClockSource+0x16c>
 8003568:	2b50      	cmp	r3, #80	; 0x50
 800356a:	d03c      	beq.n	80035e6 <HAL_TIM_ConfigClockSource+0xfa>
 800356c:	2b50      	cmp	r3, #80	; 0x50
 800356e:	d873      	bhi.n	8003658 <HAL_TIM_ConfigClockSource+0x16c>
 8003570:	2b40      	cmp	r3, #64	; 0x40
 8003572:	d058      	beq.n	8003626 <HAL_TIM_ConfigClockSource+0x13a>
 8003574:	2b40      	cmp	r3, #64	; 0x40
 8003576:	d86f      	bhi.n	8003658 <HAL_TIM_ConfigClockSource+0x16c>
 8003578:	2b30      	cmp	r3, #48	; 0x30
 800357a:	d064      	beq.n	8003646 <HAL_TIM_ConfigClockSource+0x15a>
 800357c:	2b30      	cmp	r3, #48	; 0x30
 800357e:	d86b      	bhi.n	8003658 <HAL_TIM_ConfigClockSource+0x16c>
 8003580:	2b20      	cmp	r3, #32
 8003582:	d060      	beq.n	8003646 <HAL_TIM_ConfigClockSource+0x15a>
 8003584:	2b20      	cmp	r3, #32
 8003586:	d867      	bhi.n	8003658 <HAL_TIM_ConfigClockSource+0x16c>
 8003588:	2b00      	cmp	r3, #0
 800358a:	d05c      	beq.n	8003646 <HAL_TIM_ConfigClockSource+0x15a>
 800358c:	2b10      	cmp	r3, #16
 800358e:	d05a      	beq.n	8003646 <HAL_TIM_ConfigClockSource+0x15a>
 8003590:	e062      	b.n	8003658 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80035a2:	f000 fbe5 	bl	8003d70 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80035b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	68ba      	ldr	r2, [r7, #8]
 80035bc:	609a      	str	r2, [r3, #8]
      break;
 80035be:	e04f      	b.n	8003660 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80035d0:	f000 fbce 	bl	8003d70 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	689a      	ldr	r2, [r3, #8]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80035e2:	609a      	str	r2, [r3, #8]
      break;
 80035e4:	e03c      	b.n	8003660 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80035f2:	461a      	mov	r2, r3
 80035f4:	f000 fb42 	bl	8003c7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	2150      	movs	r1, #80	; 0x50
 80035fe:	4618      	mov	r0, r3
 8003600:	f000 fb9b 	bl	8003d3a <TIM_ITRx_SetConfig>
      break;
 8003604:	e02c      	b.n	8003660 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003612:	461a      	mov	r2, r3
 8003614:	f000 fb61 	bl	8003cda <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2160      	movs	r1, #96	; 0x60
 800361e:	4618      	mov	r0, r3
 8003620:	f000 fb8b 	bl	8003d3a <TIM_ITRx_SetConfig>
      break;
 8003624:	e01c      	b.n	8003660 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003632:	461a      	mov	r2, r3
 8003634:	f000 fb22 	bl	8003c7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2140      	movs	r1, #64	; 0x40
 800363e:	4618      	mov	r0, r3
 8003640:	f000 fb7b 	bl	8003d3a <TIM_ITRx_SetConfig>
      break;
 8003644:	e00c      	b.n	8003660 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4619      	mov	r1, r3
 8003650:	4610      	mov	r0, r2
 8003652:	f000 fb72 	bl	8003d3a <TIM_ITRx_SetConfig>
      break;
 8003656:	e003      	b.n	8003660 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	73fb      	strb	r3, [r7, #15]
      break;
 800365c:	e000      	b.n	8003660 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800365e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2201      	movs	r2, #1
 8003664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2200      	movs	r2, #0
 800366c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003670:	7bfb      	ldrb	r3, [r7, #15]
}
 8003672:	4618      	mov	r0, r3
 8003674:	3710      	adds	r7, #16
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	fffeff88 	.word	0xfffeff88

08003680 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	4a40      	ldr	r2, [pc, #256]	; (8003794 <TIM_Base_SetConfig+0x114>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d013      	beq.n	80036c0 <TIM_Base_SetConfig+0x40>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800369e:	d00f      	beq.n	80036c0 <TIM_Base_SetConfig+0x40>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	4a3d      	ldr	r2, [pc, #244]	; (8003798 <TIM_Base_SetConfig+0x118>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d00b      	beq.n	80036c0 <TIM_Base_SetConfig+0x40>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	4a3c      	ldr	r2, [pc, #240]	; (800379c <TIM_Base_SetConfig+0x11c>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d007      	beq.n	80036c0 <TIM_Base_SetConfig+0x40>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	4a3b      	ldr	r2, [pc, #236]	; (80037a0 <TIM_Base_SetConfig+0x120>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d003      	beq.n	80036c0 <TIM_Base_SetConfig+0x40>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	4a3a      	ldr	r2, [pc, #232]	; (80037a4 <TIM_Base_SetConfig+0x124>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d108      	bne.n	80036d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	68fa      	ldr	r2, [r7, #12]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4a2f      	ldr	r2, [pc, #188]	; (8003794 <TIM_Base_SetConfig+0x114>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d02b      	beq.n	8003732 <TIM_Base_SetConfig+0xb2>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036e0:	d027      	beq.n	8003732 <TIM_Base_SetConfig+0xb2>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	4a2c      	ldr	r2, [pc, #176]	; (8003798 <TIM_Base_SetConfig+0x118>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d023      	beq.n	8003732 <TIM_Base_SetConfig+0xb2>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4a2b      	ldr	r2, [pc, #172]	; (800379c <TIM_Base_SetConfig+0x11c>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d01f      	beq.n	8003732 <TIM_Base_SetConfig+0xb2>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a2a      	ldr	r2, [pc, #168]	; (80037a0 <TIM_Base_SetConfig+0x120>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d01b      	beq.n	8003732 <TIM_Base_SetConfig+0xb2>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a29      	ldr	r2, [pc, #164]	; (80037a4 <TIM_Base_SetConfig+0x124>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d017      	beq.n	8003732 <TIM_Base_SetConfig+0xb2>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	4a28      	ldr	r2, [pc, #160]	; (80037a8 <TIM_Base_SetConfig+0x128>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d013      	beq.n	8003732 <TIM_Base_SetConfig+0xb2>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a27      	ldr	r2, [pc, #156]	; (80037ac <TIM_Base_SetConfig+0x12c>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d00f      	beq.n	8003732 <TIM_Base_SetConfig+0xb2>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4a26      	ldr	r2, [pc, #152]	; (80037b0 <TIM_Base_SetConfig+0x130>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d00b      	beq.n	8003732 <TIM_Base_SetConfig+0xb2>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	4a25      	ldr	r2, [pc, #148]	; (80037b4 <TIM_Base_SetConfig+0x134>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d007      	beq.n	8003732 <TIM_Base_SetConfig+0xb2>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a24      	ldr	r2, [pc, #144]	; (80037b8 <TIM_Base_SetConfig+0x138>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d003      	beq.n	8003732 <TIM_Base_SetConfig+0xb2>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a23      	ldr	r2, [pc, #140]	; (80037bc <TIM_Base_SetConfig+0x13c>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d108      	bne.n	8003744 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003738:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	68fa      	ldr	r2, [r7, #12]
 8003740:	4313      	orrs	r3, r2
 8003742:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	695b      	ldr	r3, [r3, #20]
 800374e:	4313      	orrs	r3, r2
 8003750:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	68fa      	ldr	r2, [r7, #12]
 8003756:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	4a0a      	ldr	r2, [pc, #40]	; (8003794 <TIM_Base_SetConfig+0x114>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d003      	beq.n	8003778 <TIM_Base_SetConfig+0xf8>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	4a0c      	ldr	r2, [pc, #48]	; (80037a4 <TIM_Base_SetConfig+0x124>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d103      	bne.n	8003780 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	691a      	ldr	r2, [r3, #16]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	615a      	str	r2, [r3, #20]
}
 8003786:	bf00      	nop
 8003788:	3714      	adds	r7, #20
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr
 8003792:	bf00      	nop
 8003794:	40010000 	.word	0x40010000
 8003798:	40000400 	.word	0x40000400
 800379c:	40000800 	.word	0x40000800
 80037a0:	40000c00 	.word	0x40000c00
 80037a4:	40010400 	.word	0x40010400
 80037a8:	40014000 	.word	0x40014000
 80037ac:	40014400 	.word	0x40014400
 80037b0:	40014800 	.word	0x40014800
 80037b4:	40001800 	.word	0x40001800
 80037b8:	40001c00 	.word	0x40001c00
 80037bc:	40002000 	.word	0x40002000

080037c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b087      	sub	sp, #28
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6a1b      	ldr	r3, [r3, #32]
 80037ce:	f023 0201 	bic.w	r2, r3, #1
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6a1b      	ldr	r3, [r3, #32]
 80037da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	699b      	ldr	r3, [r3, #24]
 80037e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80037e8:	68fa      	ldr	r2, [r7, #12]
 80037ea:	4b2b      	ldr	r3, [pc, #172]	; (8003898 <TIM_OC1_SetConfig+0xd8>)
 80037ec:	4013      	ands	r3, r2
 80037ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f023 0303 	bic.w	r3, r3, #3
 80037f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	68fa      	ldr	r2, [r7, #12]
 80037fe:	4313      	orrs	r3, r2
 8003800:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	f023 0302 	bic.w	r3, r3, #2
 8003808:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	697a      	ldr	r2, [r7, #20]
 8003810:	4313      	orrs	r3, r2
 8003812:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a21      	ldr	r2, [pc, #132]	; (800389c <TIM_OC1_SetConfig+0xdc>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d003      	beq.n	8003824 <TIM_OC1_SetConfig+0x64>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	4a20      	ldr	r2, [pc, #128]	; (80038a0 <TIM_OC1_SetConfig+0xe0>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d10c      	bne.n	800383e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	f023 0308 	bic.w	r3, r3, #8
 800382a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	697a      	ldr	r2, [r7, #20]
 8003832:	4313      	orrs	r3, r2
 8003834:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	f023 0304 	bic.w	r3, r3, #4
 800383c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	4a16      	ldr	r2, [pc, #88]	; (800389c <TIM_OC1_SetConfig+0xdc>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d003      	beq.n	800384e <TIM_OC1_SetConfig+0x8e>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4a15      	ldr	r2, [pc, #84]	; (80038a0 <TIM_OC1_SetConfig+0xe0>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d111      	bne.n	8003872 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003854:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800385c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	695b      	ldr	r3, [r3, #20]
 8003862:	693a      	ldr	r2, [r7, #16]
 8003864:	4313      	orrs	r3, r2
 8003866:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	699b      	ldr	r3, [r3, #24]
 800386c:	693a      	ldr	r2, [r7, #16]
 800386e:	4313      	orrs	r3, r2
 8003870:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	693a      	ldr	r2, [r7, #16]
 8003876:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	68fa      	ldr	r2, [r7, #12]
 800387c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	685a      	ldr	r2, [r3, #4]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	697a      	ldr	r2, [r7, #20]
 800388a:	621a      	str	r2, [r3, #32]
}
 800388c:	bf00      	nop
 800388e:	371c      	adds	r7, #28
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr
 8003898:	fffeff8f 	.word	0xfffeff8f
 800389c:	40010000 	.word	0x40010000
 80038a0:	40010400 	.word	0x40010400

080038a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b087      	sub	sp, #28
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
 80038ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6a1b      	ldr	r3, [r3, #32]
 80038b2:	f023 0210 	bic.w	r2, r3, #16
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6a1b      	ldr	r3, [r3, #32]
 80038be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	699b      	ldr	r3, [r3, #24]
 80038ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80038cc:	68fa      	ldr	r2, [r7, #12]
 80038ce:	4b2e      	ldr	r3, [pc, #184]	; (8003988 <TIM_OC2_SetConfig+0xe4>)
 80038d0:	4013      	ands	r3, r2
 80038d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	021b      	lsls	r3, r3, #8
 80038e2:	68fa      	ldr	r2, [r7, #12]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	f023 0320 	bic.w	r3, r3, #32
 80038ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	011b      	lsls	r3, r3, #4
 80038f6:	697a      	ldr	r2, [r7, #20]
 80038f8:	4313      	orrs	r3, r2
 80038fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	4a23      	ldr	r2, [pc, #140]	; (800398c <TIM_OC2_SetConfig+0xe8>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d003      	beq.n	800390c <TIM_OC2_SetConfig+0x68>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	4a22      	ldr	r2, [pc, #136]	; (8003990 <TIM_OC2_SetConfig+0xec>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d10d      	bne.n	8003928 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003912:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	68db      	ldr	r3, [r3, #12]
 8003918:	011b      	lsls	r3, r3, #4
 800391a:	697a      	ldr	r2, [r7, #20]
 800391c:	4313      	orrs	r3, r2
 800391e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003926:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	4a18      	ldr	r2, [pc, #96]	; (800398c <TIM_OC2_SetConfig+0xe8>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d003      	beq.n	8003938 <TIM_OC2_SetConfig+0x94>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	4a17      	ldr	r2, [pc, #92]	; (8003990 <TIM_OC2_SetConfig+0xec>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d113      	bne.n	8003960 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800393e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003946:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	695b      	ldr	r3, [r3, #20]
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	693a      	ldr	r2, [r7, #16]
 8003950:	4313      	orrs	r3, r2
 8003952:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	699b      	ldr	r3, [r3, #24]
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	693a      	ldr	r2, [r7, #16]
 800395c:	4313      	orrs	r3, r2
 800395e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	693a      	ldr	r2, [r7, #16]
 8003964:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	68fa      	ldr	r2, [r7, #12]
 800396a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	685a      	ldr	r2, [r3, #4]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	697a      	ldr	r2, [r7, #20]
 8003978:	621a      	str	r2, [r3, #32]
}
 800397a:	bf00      	nop
 800397c:	371c      	adds	r7, #28
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop
 8003988:	feff8fff 	.word	0xfeff8fff
 800398c:	40010000 	.word	0x40010000
 8003990:	40010400 	.word	0x40010400

08003994 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003994:	b480      	push	{r7}
 8003996:	b087      	sub	sp, #28
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a1b      	ldr	r3, [r3, #32]
 80039a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a1b      	ldr	r3, [r3, #32]
 80039ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	69db      	ldr	r3, [r3, #28]
 80039ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80039bc:	68fa      	ldr	r2, [r7, #12]
 80039be:	4b2d      	ldr	r3, [pc, #180]	; (8003a74 <TIM_OC3_SetConfig+0xe0>)
 80039c0:	4013      	ands	r3, r2
 80039c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f023 0303 	bic.w	r3, r3, #3
 80039ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	68fa      	ldr	r2, [r7, #12]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80039dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	021b      	lsls	r3, r3, #8
 80039e4:	697a      	ldr	r2, [r7, #20]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a22      	ldr	r2, [pc, #136]	; (8003a78 <TIM_OC3_SetConfig+0xe4>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d003      	beq.n	80039fa <TIM_OC3_SetConfig+0x66>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	4a21      	ldr	r2, [pc, #132]	; (8003a7c <TIM_OC3_SetConfig+0xe8>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d10d      	bne.n	8003a16 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	021b      	lsls	r3, r3, #8
 8003a08:	697a      	ldr	r2, [r7, #20]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a17      	ldr	r2, [pc, #92]	; (8003a78 <TIM_OC3_SetConfig+0xe4>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d003      	beq.n	8003a26 <TIM_OC3_SetConfig+0x92>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a16      	ldr	r2, [pc, #88]	; (8003a7c <TIM_OC3_SetConfig+0xe8>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d113      	bne.n	8003a4e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003a2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	695b      	ldr	r3, [r3, #20]
 8003a3a:	011b      	lsls	r3, r3, #4
 8003a3c:	693a      	ldr	r2, [r7, #16]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	699b      	ldr	r3, [r3, #24]
 8003a46:	011b      	lsls	r3, r3, #4
 8003a48:	693a      	ldr	r2, [r7, #16]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	693a      	ldr	r2, [r7, #16]
 8003a52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	685a      	ldr	r2, [r3, #4]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	697a      	ldr	r2, [r7, #20]
 8003a66:	621a      	str	r2, [r3, #32]
}
 8003a68:	bf00      	nop
 8003a6a:	371c      	adds	r7, #28
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr
 8003a74:	fffeff8f 	.word	0xfffeff8f
 8003a78:	40010000 	.word	0x40010000
 8003a7c:	40010400 	.word	0x40010400

08003a80 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b087      	sub	sp, #28
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a1b      	ldr	r3, [r3, #32]
 8003a8e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a1b      	ldr	r3, [r3, #32]
 8003a9a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	69db      	ldr	r3, [r3, #28]
 8003aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003aa8:	68fa      	ldr	r2, [r7, #12]
 8003aaa:	4b1e      	ldr	r3, [pc, #120]	; (8003b24 <TIM_OC4_SetConfig+0xa4>)
 8003aac:	4013      	ands	r3, r2
 8003aae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ab6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	021b      	lsls	r3, r3, #8
 8003abe:	68fa      	ldr	r2, [r7, #12]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003aca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	031b      	lsls	r3, r3, #12
 8003ad2:	693a      	ldr	r2, [r7, #16]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	4a13      	ldr	r2, [pc, #76]	; (8003b28 <TIM_OC4_SetConfig+0xa8>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d003      	beq.n	8003ae8 <TIM_OC4_SetConfig+0x68>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	4a12      	ldr	r2, [pc, #72]	; (8003b2c <TIM_OC4_SetConfig+0xac>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d109      	bne.n	8003afc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003aee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	695b      	ldr	r3, [r3, #20]
 8003af4:	019b      	lsls	r3, r3, #6
 8003af6:	697a      	ldr	r2, [r7, #20]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	697a      	ldr	r2, [r7, #20]
 8003b00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	68fa      	ldr	r2, [r7, #12]
 8003b06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685a      	ldr	r2, [r3, #4]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	693a      	ldr	r2, [r7, #16]
 8003b14:	621a      	str	r2, [r3, #32]
}
 8003b16:	bf00      	nop
 8003b18:	371c      	adds	r7, #28
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b20:	4770      	bx	lr
 8003b22:	bf00      	nop
 8003b24:	feff8fff 	.word	0xfeff8fff
 8003b28:	40010000 	.word	0x40010000
 8003b2c:	40010400 	.word	0x40010400

08003b30 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b087      	sub	sp, #28
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a1b      	ldr	r3, [r3, #32]
 8003b3e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6a1b      	ldr	r3, [r3, #32]
 8003b4a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003b58:	68fa      	ldr	r2, [r7, #12]
 8003b5a:	4b1b      	ldr	r3, [pc, #108]	; (8003bc8 <TIM_OC5_SetConfig+0x98>)
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	68fa      	ldr	r2, [r7, #12]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003b70:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	041b      	lsls	r3, r3, #16
 8003b78:	693a      	ldr	r2, [r7, #16]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a12      	ldr	r2, [pc, #72]	; (8003bcc <TIM_OC5_SetConfig+0x9c>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d003      	beq.n	8003b8e <TIM_OC5_SetConfig+0x5e>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4a11      	ldr	r2, [pc, #68]	; (8003bd0 <TIM_OC5_SetConfig+0xa0>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d109      	bne.n	8003ba2 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b94:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	695b      	ldr	r3, [r3, #20]
 8003b9a:	021b      	lsls	r3, r3, #8
 8003b9c:	697a      	ldr	r2, [r7, #20]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	697a      	ldr	r2, [r7, #20]
 8003ba6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	68fa      	ldr	r2, [r7, #12]
 8003bac:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	685a      	ldr	r2, [r3, #4]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	693a      	ldr	r2, [r7, #16]
 8003bba:	621a      	str	r2, [r3, #32]
}
 8003bbc:	bf00      	nop
 8003bbe:	371c      	adds	r7, #28
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr
 8003bc8:	fffeff8f 	.word	0xfffeff8f
 8003bcc:	40010000 	.word	0x40010000
 8003bd0:	40010400 	.word	0x40010400

08003bd4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b087      	sub	sp, #28
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a1b      	ldr	r3, [r3, #32]
 8003be2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a1b      	ldr	r3, [r3, #32]
 8003bee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003bfc:	68fa      	ldr	r2, [r7, #12]
 8003bfe:	4b1c      	ldr	r3, [pc, #112]	; (8003c70 <TIM_OC6_SetConfig+0x9c>)
 8003c00:	4013      	ands	r3, r2
 8003c02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	021b      	lsls	r3, r3, #8
 8003c0a:	68fa      	ldr	r2, [r7, #12]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003c16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	051b      	lsls	r3, r3, #20
 8003c1e:	693a      	ldr	r2, [r7, #16]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	4a13      	ldr	r2, [pc, #76]	; (8003c74 <TIM_OC6_SetConfig+0xa0>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d003      	beq.n	8003c34 <TIM_OC6_SetConfig+0x60>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	4a12      	ldr	r2, [pc, #72]	; (8003c78 <TIM_OC6_SetConfig+0xa4>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d109      	bne.n	8003c48 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c3a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	695b      	ldr	r3, [r3, #20]
 8003c40:	029b      	lsls	r3, r3, #10
 8003c42:	697a      	ldr	r2, [r7, #20]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	697a      	ldr	r2, [r7, #20]
 8003c4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	68fa      	ldr	r2, [r7, #12]
 8003c52:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	685a      	ldr	r2, [r3, #4]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	693a      	ldr	r2, [r7, #16]
 8003c60:	621a      	str	r2, [r3, #32]
}
 8003c62:	bf00      	nop
 8003c64:	371c      	adds	r7, #28
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr
 8003c6e:	bf00      	nop
 8003c70:	feff8fff 	.word	0xfeff8fff
 8003c74:	40010000 	.word	0x40010000
 8003c78:	40010400 	.word	0x40010400

08003c7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b087      	sub	sp, #28
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	60b9      	str	r1, [r7, #8]
 8003c86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6a1b      	ldr	r3, [r3, #32]
 8003c8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6a1b      	ldr	r3, [r3, #32]
 8003c92:	f023 0201 	bic.w	r2, r3, #1
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	699b      	ldr	r3, [r3, #24]
 8003c9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ca6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	011b      	lsls	r3, r3, #4
 8003cac:	693a      	ldr	r2, [r7, #16]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	f023 030a 	bic.w	r3, r3, #10
 8003cb8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003cba:	697a      	ldr	r2, [r7, #20]
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	693a      	ldr	r2, [r7, #16]
 8003cc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	697a      	ldr	r2, [r7, #20]
 8003ccc:	621a      	str	r2, [r3, #32]
}
 8003cce:	bf00      	nop
 8003cd0:	371c      	adds	r7, #28
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr

08003cda <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cda:	b480      	push	{r7}
 8003cdc:	b087      	sub	sp, #28
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	60f8      	str	r0, [r7, #12]
 8003ce2:	60b9      	str	r1, [r7, #8]
 8003ce4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	6a1b      	ldr	r3, [r3, #32]
 8003cea:	f023 0210 	bic.w	r2, r3, #16
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	699b      	ldr	r3, [r3, #24]
 8003cf6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6a1b      	ldr	r3, [r3, #32]
 8003cfc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003d04:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	031b      	lsls	r3, r3, #12
 8003d0a:	697a      	ldr	r2, [r7, #20]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003d16:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	011b      	lsls	r3, r3, #4
 8003d1c:	693a      	ldr	r2, [r7, #16]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	697a      	ldr	r2, [r7, #20]
 8003d26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	693a      	ldr	r2, [r7, #16]
 8003d2c:	621a      	str	r2, [r3, #32]
}
 8003d2e:	bf00      	nop
 8003d30:	371c      	adds	r7, #28
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr

08003d3a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003d3a:	b480      	push	{r7}
 8003d3c:	b085      	sub	sp, #20
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	6078      	str	r0, [r7, #4]
 8003d42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d50:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d52:	683a      	ldr	r2, [r7, #0]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	4313      	orrs	r3, r2
 8003d58:	f043 0307 	orr.w	r3, r3, #7
 8003d5c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	68fa      	ldr	r2, [r7, #12]
 8003d62:	609a      	str	r2, [r3, #8]
}
 8003d64:	bf00      	nop
 8003d66:	3714      	adds	r7, #20
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr

08003d70 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b087      	sub	sp, #28
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	607a      	str	r2, [r7, #4]
 8003d7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d8a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	021a      	lsls	r2, r3, #8
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	431a      	orrs	r2, r3
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	697a      	ldr	r2, [r7, #20]
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	697a      	ldr	r2, [r7, #20]
 8003da2:	609a      	str	r2, [r3, #8]
}
 8003da4:	bf00      	nop
 8003da6:	371c      	adds	r7, #28
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr

08003db0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b087      	sub	sp, #28
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	60f8      	str	r0, [r7, #12]
 8003db8:	60b9      	str	r1, [r7, #8]
 8003dba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	f003 031f 	and.w	r3, r3, #31
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6a1a      	ldr	r2, [r3, #32]
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	43db      	mvns	r3, r3
 8003dd2:	401a      	ands	r2, r3
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6a1a      	ldr	r2, [r3, #32]
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	f003 031f 	and.w	r3, r3, #31
 8003de2:	6879      	ldr	r1, [r7, #4]
 8003de4:	fa01 f303 	lsl.w	r3, r1, r3
 8003de8:	431a      	orrs	r2, r3
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	621a      	str	r2, [r3, #32]
}
 8003dee:	bf00      	nop
 8003df0:	371c      	adds	r7, #28
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr
	...

08003dfc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b085      	sub	sp, #20
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d101      	bne.n	8003e14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e10:	2302      	movs	r3, #2
 8003e12:	e06d      	b.n	8003ef0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2202      	movs	r2, #2
 8003e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a30      	ldr	r2, [pc, #192]	; (8003efc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d004      	beq.n	8003e48 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a2f      	ldr	r2, [pc, #188]	; (8003f00 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d108      	bne.n	8003e5a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003e4e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	68fa      	ldr	r2, [r7, #12]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e60:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68fa      	ldr	r2, [r7, #12]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	68fa      	ldr	r2, [r7, #12]
 8003e72:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a20      	ldr	r2, [pc, #128]	; (8003efc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d022      	beq.n	8003ec4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e86:	d01d      	beq.n	8003ec4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a1d      	ldr	r2, [pc, #116]	; (8003f04 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d018      	beq.n	8003ec4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a1c      	ldr	r2, [pc, #112]	; (8003f08 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d013      	beq.n	8003ec4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a1a      	ldr	r2, [pc, #104]	; (8003f0c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d00e      	beq.n	8003ec4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a15      	ldr	r2, [pc, #84]	; (8003f00 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d009      	beq.n	8003ec4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a16      	ldr	r2, [pc, #88]	; (8003f10 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d004      	beq.n	8003ec4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a15      	ldr	r2, [pc, #84]	; (8003f14 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d10c      	bne.n	8003ede <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003eca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	68ba      	ldr	r2, [r7, #8]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	68ba      	ldr	r2, [r7, #8]
 8003edc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003eee:	2300      	movs	r3, #0
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	3714      	adds	r7, #20
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr
 8003efc:	40010000 	.word	0x40010000
 8003f00:	40010400 	.word	0x40010400
 8003f04:	40000400 	.word	0x40000400
 8003f08:	40000800 	.word	0x40000800
 8003f0c:	40000c00 	.word	0x40000c00
 8003f10:	40014000 	.word	0x40014000
 8003f14:	40001800 	.word	0x40001800

08003f18 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b082      	sub	sp, #8
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d101      	bne.n	8003f2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e040      	b.n	8003fac <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d106      	bne.n	8003f40 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f7fd faa2 	bl	8001484 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2224      	movs	r2, #36	; 0x24
 8003f44:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f022 0201 	bic.w	r2, r2, #1
 8003f54:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	f000 fc06 	bl	8004768 <UART_SetConfig>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d101      	bne.n	8003f66 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e022      	b.n	8003fac <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d002      	beq.n	8003f74 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 fe5e 	bl	8004c30 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	685a      	ldr	r2, [r3, #4]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f82:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	689a      	ldr	r2, [r3, #8]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f92:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f042 0201 	orr.w	r2, r2, #1
 8003fa2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	f000 fee5 	bl	8004d74 <UART_CheckIdleState>
 8003faa:	4603      	mov	r3, r0
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3708      	adds	r7, #8
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}

08003fb4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b08a      	sub	sp, #40	; 0x28
 8003fb8:	af02      	add	r7, sp, #8
 8003fba:	60f8      	str	r0, [r7, #12]
 8003fbc:	60b9      	str	r1, [r7, #8]
 8003fbe:	603b      	str	r3, [r7, #0]
 8003fc0:	4613      	mov	r3, r2
 8003fc2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003fc8:	2b20      	cmp	r3, #32
 8003fca:	d171      	bne.n	80040b0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d002      	beq.n	8003fd8 <HAL_UART_Transmit+0x24>
 8003fd2:	88fb      	ldrh	r3, [r7, #6]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d101      	bne.n	8003fdc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e06a      	b.n	80040b2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2221      	movs	r2, #33	; 0x21
 8003fe8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003fea:	f7fd fb2d 	bl	8001648 <HAL_GetTick>
 8003fee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	88fa      	ldrh	r2, [r7, #6]
 8003ff4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	88fa      	ldrh	r2, [r7, #6]
 8003ffc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004008:	d108      	bne.n	800401c <HAL_UART_Transmit+0x68>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d104      	bne.n	800401c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004012:	2300      	movs	r3, #0
 8004014:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	61bb      	str	r3, [r7, #24]
 800401a:	e003      	b.n	8004024 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004020:	2300      	movs	r3, #0
 8004022:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004024:	e02c      	b.n	8004080 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	9300      	str	r3, [sp, #0]
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	2200      	movs	r2, #0
 800402e:	2180      	movs	r1, #128	; 0x80
 8004030:	68f8      	ldr	r0, [r7, #12]
 8004032:	f000 feec 	bl	8004e0e <UART_WaitOnFlagUntilTimeout>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d001      	beq.n	8004040 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	e038      	b.n	80040b2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d10b      	bne.n	800405e <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004046:	69bb      	ldr	r3, [r7, #24]
 8004048:	881b      	ldrh	r3, [r3, #0]
 800404a:	461a      	mov	r2, r3
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004054:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004056:	69bb      	ldr	r3, [r7, #24]
 8004058:	3302      	adds	r3, #2
 800405a:	61bb      	str	r3, [r7, #24]
 800405c:	e007      	b.n	800406e <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800405e:	69fb      	ldr	r3, [r7, #28]
 8004060:	781a      	ldrb	r2, [r3, #0]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	3301      	adds	r3, #1
 800406c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004074:	b29b      	uxth	r3, r3
 8004076:	3b01      	subs	r3, #1
 8004078:	b29a      	uxth	r2, r3
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004086:	b29b      	uxth	r3, r3
 8004088:	2b00      	cmp	r3, #0
 800408a:	d1cc      	bne.n	8004026 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	9300      	str	r3, [sp, #0]
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	2200      	movs	r2, #0
 8004094:	2140      	movs	r1, #64	; 0x40
 8004096:	68f8      	ldr	r0, [r7, #12]
 8004098:	f000 feb9 	bl	8004e0e <UART_WaitOnFlagUntilTimeout>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d001      	beq.n	80040a6 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	e005      	b.n	80040b2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2220      	movs	r2, #32
 80040aa:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80040ac:	2300      	movs	r3, #0
 80040ae:	e000      	b.n	80040b2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80040b0:	2302      	movs	r3, #2
  }
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3720      	adds	r7, #32
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}

080040ba <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80040ba:	b580      	push	{r7, lr}
 80040bc:	b08a      	sub	sp, #40	; 0x28
 80040be:	af00      	add	r7, sp, #0
 80040c0:	60f8      	str	r0, [r7, #12]
 80040c2:	60b9      	str	r1, [r7, #8]
 80040c4:	4613      	mov	r3, r2
 80040c6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80040ce:	2b20      	cmp	r3, #32
 80040d0:	d132      	bne.n	8004138 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d002      	beq.n	80040de <HAL_UART_Receive_IT+0x24>
 80040d8:	88fb      	ldrh	r3, [r7, #6]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d101      	bne.n	80040e2 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e02b      	b.n	800413a <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2200      	movs	r2, #0
 80040e6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d018      	beq.n	8004128 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	e853 3f00 	ldrex	r3, [r3]
 8004102:	613b      	str	r3, [r7, #16]
   return(result);
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800410a:	627b      	str	r3, [r7, #36]	; 0x24
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	461a      	mov	r2, r3
 8004112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004114:	623b      	str	r3, [r7, #32]
 8004116:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004118:	69f9      	ldr	r1, [r7, #28]
 800411a:	6a3a      	ldr	r2, [r7, #32]
 800411c:	e841 2300 	strex	r3, r2, [r1]
 8004120:	61bb      	str	r3, [r7, #24]
   return(result);
 8004122:	69bb      	ldr	r3, [r7, #24]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d1e6      	bne.n	80040f6 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004128:	88fb      	ldrh	r3, [r7, #6]
 800412a:	461a      	mov	r2, r3
 800412c:	68b9      	ldr	r1, [r7, #8]
 800412e:	68f8      	ldr	r0, [r7, #12]
 8004130:	f000 ff34 	bl	8004f9c <UART_Start_Receive_IT>
 8004134:	4603      	mov	r3, r0
 8004136:	e000      	b.n	800413a <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8004138:	2302      	movs	r3, #2
  }
}
 800413a:	4618      	mov	r0, r3
 800413c:	3728      	adds	r7, #40	; 0x28
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
	...

08004144 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b0ba      	sub	sp, #232	; 0xe8
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	69db      	ldr	r3, [r3, #28]
 8004152:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800416a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800416e:	f640 030f 	movw	r3, #2063	; 0x80f
 8004172:	4013      	ands	r3, r2
 8004174:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004178:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800417c:	2b00      	cmp	r3, #0
 800417e:	d115      	bne.n	80041ac <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004180:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004184:	f003 0320 	and.w	r3, r3, #32
 8004188:	2b00      	cmp	r3, #0
 800418a:	d00f      	beq.n	80041ac <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800418c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004190:	f003 0320 	and.w	r3, r3, #32
 8004194:	2b00      	cmp	r3, #0
 8004196:	d009      	beq.n	80041ac <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800419c:	2b00      	cmp	r3, #0
 800419e:	f000 82ac 	beq.w	80046fa <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	4798      	blx	r3
      }
      return;
 80041aa:	e2a6      	b.n	80046fa <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80041ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	f000 8117 	beq.w	80043e4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80041b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80041ba:	f003 0301 	and.w	r3, r3, #1
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d106      	bne.n	80041d0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80041c2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80041c6:	4b85      	ldr	r3, [pc, #532]	; (80043dc <HAL_UART_IRQHandler+0x298>)
 80041c8:	4013      	ands	r3, r2
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	f000 810a 	beq.w	80043e4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80041d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041d4:	f003 0301 	and.w	r3, r3, #1
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d011      	beq.n	8004200 <HAL_UART_IRQHandler+0xbc>
 80041dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80041e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d00b      	beq.n	8004200 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	2201      	movs	r2, #1
 80041ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80041f6:	f043 0201 	orr.w	r2, r3, #1
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004200:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004204:	f003 0302 	and.w	r3, r3, #2
 8004208:	2b00      	cmp	r3, #0
 800420a:	d011      	beq.n	8004230 <HAL_UART_IRQHandler+0xec>
 800420c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004210:	f003 0301 	and.w	r3, r3, #1
 8004214:	2b00      	cmp	r3, #0
 8004216:	d00b      	beq.n	8004230 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2202      	movs	r2, #2
 800421e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004226:	f043 0204 	orr.w	r2, r3, #4
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004230:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004234:	f003 0304 	and.w	r3, r3, #4
 8004238:	2b00      	cmp	r3, #0
 800423a:	d011      	beq.n	8004260 <HAL_UART_IRQHandler+0x11c>
 800423c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004240:	f003 0301 	and.w	r3, r3, #1
 8004244:	2b00      	cmp	r3, #0
 8004246:	d00b      	beq.n	8004260 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2204      	movs	r2, #4
 800424e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004256:	f043 0202 	orr.w	r2, r3, #2
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004260:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004264:	f003 0308 	and.w	r3, r3, #8
 8004268:	2b00      	cmp	r3, #0
 800426a:	d017      	beq.n	800429c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800426c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004270:	f003 0320 	and.w	r3, r3, #32
 8004274:	2b00      	cmp	r3, #0
 8004276:	d105      	bne.n	8004284 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004278:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800427c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004280:	2b00      	cmp	r3, #0
 8004282:	d00b      	beq.n	800429c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	2208      	movs	r2, #8
 800428a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004292:	f043 0208 	orr.w	r2, r3, #8
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800429c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d012      	beq.n	80042ce <HAL_UART_IRQHandler+0x18a>
 80042a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042ac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d00c      	beq.n	80042ce <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80042bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042c4:	f043 0220 	orr.w	r2, r3, #32
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	f000 8212 	beq.w	80046fe <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80042da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042de:	f003 0320 	and.w	r3, r3, #32
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d00d      	beq.n	8004302 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80042e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042ea:	f003 0320 	and.w	r3, r3, #32
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d007      	beq.n	8004302 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d003      	beq.n	8004302 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004308:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004316:	2b40      	cmp	r3, #64	; 0x40
 8004318:	d005      	beq.n	8004326 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800431a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800431e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004322:	2b00      	cmp	r3, #0
 8004324:	d04f      	beq.n	80043c6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f000 fefe 	bl	8005128 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004336:	2b40      	cmp	r3, #64	; 0x40
 8004338:	d141      	bne.n	80043be <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	3308      	adds	r3, #8
 8004340:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004344:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004348:	e853 3f00 	ldrex	r3, [r3]
 800434c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004350:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004354:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004358:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	3308      	adds	r3, #8
 8004362:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004366:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800436a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800436e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004372:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004376:	e841 2300 	strex	r3, r2, [r1]
 800437a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800437e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d1d9      	bne.n	800433a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800438a:	2b00      	cmp	r3, #0
 800438c:	d013      	beq.n	80043b6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004392:	4a13      	ldr	r2, [pc, #76]	; (80043e0 <HAL_UART_IRQHandler+0x29c>)
 8004394:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800439a:	4618      	mov	r0, r3
 800439c:	f7fd fb05 	bl	80019aa <HAL_DMA_Abort_IT>
 80043a0:	4603      	mov	r3, r0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d017      	beq.n	80043d6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80043b0:	4610      	mov	r0, r2
 80043b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043b4:	e00f      	b.n	80043d6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f000 f9b6 	bl	8004728 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043bc:	e00b      	b.n	80043d6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f000 f9b2 	bl	8004728 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043c4:	e007      	b.n	80043d6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f000 f9ae 	bl	8004728 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2200      	movs	r2, #0
 80043d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80043d4:	e193      	b.n	80046fe <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043d6:	bf00      	nop
    return;
 80043d8:	e191      	b.n	80046fe <HAL_UART_IRQHandler+0x5ba>
 80043da:	bf00      	nop
 80043dc:	04000120 	.word	0x04000120
 80043e0:	080051f1 	.word	0x080051f1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	f040 814c 	bne.w	8004686 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80043ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043f2:	f003 0310 	and.w	r3, r3, #16
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	f000 8145 	beq.w	8004686 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80043fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004400:	f003 0310 	and.w	r3, r3, #16
 8004404:	2b00      	cmp	r3, #0
 8004406:	f000 813e 	beq.w	8004686 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2210      	movs	r2, #16
 8004410:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800441c:	2b40      	cmp	r3, #64	; 0x40
 800441e:	f040 80b6 	bne.w	800458e <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800442e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004432:	2b00      	cmp	r3, #0
 8004434:	f000 8165 	beq.w	8004702 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800443e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004442:	429a      	cmp	r2, r3
 8004444:	f080 815d 	bcs.w	8004702 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800444e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004456:	69db      	ldr	r3, [r3, #28]
 8004458:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800445c:	f000 8086 	beq.w	800456c <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004468:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800446c:	e853 3f00 	ldrex	r3, [r3]
 8004470:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004474:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004478:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800447c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	461a      	mov	r2, r3
 8004486:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800448a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800448e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004492:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004496:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800449a:	e841 2300 	strex	r3, r2, [r1]
 800449e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80044a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d1da      	bne.n	8004460 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	3308      	adds	r3, #8
 80044b0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044b4:	e853 3f00 	ldrex	r3, [r3]
 80044b8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80044ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80044bc:	f023 0301 	bic.w	r3, r3, #1
 80044c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	3308      	adds	r3, #8
 80044ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80044ce:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80044d2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80044d6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80044da:	e841 2300 	strex	r3, r2, [r1]
 80044de:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80044e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d1e1      	bne.n	80044aa <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	3308      	adds	r3, #8
 80044ec:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80044f0:	e853 3f00 	ldrex	r3, [r3]
 80044f4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80044f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	3308      	adds	r3, #8
 8004506:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800450a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800450c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800450e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004510:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004512:	e841 2300 	strex	r3, r2, [r1]
 8004516:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004518:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1e3      	bne.n	80044e6 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2220      	movs	r2, #32
 8004522:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2200      	movs	r2, #0
 800452a:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004532:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004534:	e853 3f00 	ldrex	r3, [r3]
 8004538:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800453a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800453c:	f023 0310 	bic.w	r3, r3, #16
 8004540:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	461a      	mov	r2, r3
 800454a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800454e:	65bb      	str	r3, [r7, #88]	; 0x58
 8004550:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004552:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004554:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004556:	e841 2300 	strex	r3, r2, [r1]
 800455a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800455c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800455e:	2b00      	cmp	r3, #0
 8004560:	d1e4      	bne.n	800452c <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004566:	4618      	mov	r0, r3
 8004568:	f7fd f9af 	bl	80018ca <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2202      	movs	r2, #2
 8004570:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800457e:	b29b      	uxth	r3, r3
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	b29b      	uxth	r3, r3
 8004584:	4619      	mov	r1, r3
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f000 f8d8 	bl	800473c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800458c:	e0b9      	b.n	8004702 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800459a:	b29b      	uxth	r3, r3
 800459c:	1ad3      	subs	r3, r2, r3
 800459e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	f000 80ab 	beq.w	8004706 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 80045b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	f000 80a6 	beq.w	8004706 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045c2:	e853 3f00 	ldrex	r3, [r3]
 80045c6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80045c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045ca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80045ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	461a      	mov	r2, r3
 80045d8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80045dc:	647b      	str	r3, [r7, #68]	; 0x44
 80045de:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80045e2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80045e4:	e841 2300 	strex	r3, r2, [r1]
 80045e8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80045ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d1e4      	bne.n	80045ba <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	3308      	adds	r3, #8
 80045f6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045fa:	e853 3f00 	ldrex	r3, [r3]
 80045fe:	623b      	str	r3, [r7, #32]
   return(result);
 8004600:	6a3b      	ldr	r3, [r7, #32]
 8004602:	f023 0301 	bic.w	r3, r3, #1
 8004606:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	3308      	adds	r3, #8
 8004610:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004614:	633a      	str	r2, [r7, #48]	; 0x30
 8004616:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004618:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800461a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800461c:	e841 2300 	strex	r3, r2, [r1]
 8004620:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004624:	2b00      	cmp	r3, #0
 8004626:	d1e3      	bne.n	80045f0 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2220      	movs	r2, #32
 800462c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2200      	movs	r2, #0
 800463a:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	e853 3f00 	ldrex	r3, [r3]
 8004648:	60fb      	str	r3, [r7, #12]
   return(result);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	f023 0310 	bic.w	r3, r3, #16
 8004650:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	461a      	mov	r2, r3
 800465a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800465e:	61fb      	str	r3, [r7, #28]
 8004660:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004662:	69b9      	ldr	r1, [r7, #24]
 8004664:	69fa      	ldr	r2, [r7, #28]
 8004666:	e841 2300 	strex	r3, r2, [r1]
 800466a:	617b      	str	r3, [r7, #20]
   return(result);
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1e4      	bne.n	800463c <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2202      	movs	r2, #2
 8004676:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004678:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800467c:	4619      	mov	r1, r3
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 f85c 	bl	800473c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004684:	e03f      	b.n	8004706 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004686:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800468a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d00e      	beq.n	80046b0 <HAL_UART_IRQHandler+0x56c>
 8004692:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004696:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d008      	beq.n	80046b0 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80046a6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f000 f853 	bl	8004754 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80046ae:	e02d      	b.n	800470c <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80046b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d00e      	beq.n	80046da <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80046bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d008      	beq.n	80046da <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d01c      	beq.n	800470a <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046d4:	6878      	ldr	r0, [r7, #4]
 80046d6:	4798      	blx	r3
    }
    return;
 80046d8:	e017      	b.n	800470a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80046da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d012      	beq.n	800470c <HAL_UART_IRQHandler+0x5c8>
 80046e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d00c      	beq.n	800470c <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f000 fd92 	bl	800521c <UART_EndTransmit_IT>
    return;
 80046f8:	e008      	b.n	800470c <HAL_UART_IRQHandler+0x5c8>
      return;
 80046fa:	bf00      	nop
 80046fc:	e006      	b.n	800470c <HAL_UART_IRQHandler+0x5c8>
    return;
 80046fe:	bf00      	nop
 8004700:	e004      	b.n	800470c <HAL_UART_IRQHandler+0x5c8>
      return;
 8004702:	bf00      	nop
 8004704:	e002      	b.n	800470c <HAL_UART_IRQHandler+0x5c8>
      return;
 8004706:	bf00      	nop
 8004708:	e000      	b.n	800470c <HAL_UART_IRQHandler+0x5c8>
    return;
 800470a:	bf00      	nop
  }

}
 800470c:	37e8      	adds	r7, #232	; 0xe8
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
 8004712:	bf00      	nop

08004714 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800471c:	bf00      	nop
 800471e:	370c      	adds	r7, #12
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004730:	bf00      	nop
 8004732:	370c      	adds	r7, #12
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr

0800473c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800473c:	b480      	push	{r7}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	460b      	mov	r3, r1
 8004746:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004748:	bf00      	nop
 800474a:	370c      	adds	r7, #12
 800474c:	46bd      	mov	sp, r7
 800474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004752:	4770      	bx	lr

08004754 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004754:	b480      	push	{r7}
 8004756:	b083      	sub	sp, #12
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800475c:	bf00      	nop
 800475e:	370c      	adds	r7, #12
 8004760:	46bd      	mov	sp, r7
 8004762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004766:	4770      	bx	lr

08004768 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b088      	sub	sp, #32
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004770:	2300      	movs	r3, #0
 8004772:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	689a      	ldr	r2, [r3, #8]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	691b      	ldr	r3, [r3, #16]
 800477c:	431a      	orrs	r2, r3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	695b      	ldr	r3, [r3, #20]
 8004782:	431a      	orrs	r2, r3
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	69db      	ldr	r3, [r3, #28]
 8004788:	4313      	orrs	r3, r2
 800478a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	4ba6      	ldr	r3, [pc, #664]	; (8004a2c <UART_SetConfig+0x2c4>)
 8004794:	4013      	ands	r3, r2
 8004796:	687a      	ldr	r2, [r7, #4]
 8004798:	6812      	ldr	r2, [r2, #0]
 800479a:	6979      	ldr	r1, [r7, #20]
 800479c:	430b      	orrs	r3, r1
 800479e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	68da      	ldr	r2, [r3, #12]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	430a      	orrs	r2, r1
 80047b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	699b      	ldr	r3, [r3, #24]
 80047ba:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6a1b      	ldr	r3, [r3, #32]
 80047c0:	697a      	ldr	r2, [r7, #20]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	697a      	ldr	r2, [r7, #20]
 80047d6:	430a      	orrs	r2, r1
 80047d8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a94      	ldr	r2, [pc, #592]	; (8004a30 <UART_SetConfig+0x2c8>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d120      	bne.n	8004826 <UART_SetConfig+0xbe>
 80047e4:	4b93      	ldr	r3, [pc, #588]	; (8004a34 <UART_SetConfig+0x2cc>)
 80047e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047ea:	f003 0303 	and.w	r3, r3, #3
 80047ee:	2b03      	cmp	r3, #3
 80047f0:	d816      	bhi.n	8004820 <UART_SetConfig+0xb8>
 80047f2:	a201      	add	r2, pc, #4	; (adr r2, 80047f8 <UART_SetConfig+0x90>)
 80047f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047f8:	08004809 	.word	0x08004809
 80047fc:	08004815 	.word	0x08004815
 8004800:	0800480f 	.word	0x0800480f
 8004804:	0800481b 	.word	0x0800481b
 8004808:	2301      	movs	r3, #1
 800480a:	77fb      	strb	r3, [r7, #31]
 800480c:	e150      	b.n	8004ab0 <UART_SetConfig+0x348>
 800480e:	2302      	movs	r3, #2
 8004810:	77fb      	strb	r3, [r7, #31]
 8004812:	e14d      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004814:	2304      	movs	r3, #4
 8004816:	77fb      	strb	r3, [r7, #31]
 8004818:	e14a      	b.n	8004ab0 <UART_SetConfig+0x348>
 800481a:	2308      	movs	r3, #8
 800481c:	77fb      	strb	r3, [r7, #31]
 800481e:	e147      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004820:	2310      	movs	r3, #16
 8004822:	77fb      	strb	r3, [r7, #31]
 8004824:	e144      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a83      	ldr	r2, [pc, #524]	; (8004a38 <UART_SetConfig+0x2d0>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d132      	bne.n	8004896 <UART_SetConfig+0x12e>
 8004830:	4b80      	ldr	r3, [pc, #512]	; (8004a34 <UART_SetConfig+0x2cc>)
 8004832:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004836:	f003 030c 	and.w	r3, r3, #12
 800483a:	2b0c      	cmp	r3, #12
 800483c:	d828      	bhi.n	8004890 <UART_SetConfig+0x128>
 800483e:	a201      	add	r2, pc, #4	; (adr r2, 8004844 <UART_SetConfig+0xdc>)
 8004840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004844:	08004879 	.word	0x08004879
 8004848:	08004891 	.word	0x08004891
 800484c:	08004891 	.word	0x08004891
 8004850:	08004891 	.word	0x08004891
 8004854:	08004885 	.word	0x08004885
 8004858:	08004891 	.word	0x08004891
 800485c:	08004891 	.word	0x08004891
 8004860:	08004891 	.word	0x08004891
 8004864:	0800487f 	.word	0x0800487f
 8004868:	08004891 	.word	0x08004891
 800486c:	08004891 	.word	0x08004891
 8004870:	08004891 	.word	0x08004891
 8004874:	0800488b 	.word	0x0800488b
 8004878:	2300      	movs	r3, #0
 800487a:	77fb      	strb	r3, [r7, #31]
 800487c:	e118      	b.n	8004ab0 <UART_SetConfig+0x348>
 800487e:	2302      	movs	r3, #2
 8004880:	77fb      	strb	r3, [r7, #31]
 8004882:	e115      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004884:	2304      	movs	r3, #4
 8004886:	77fb      	strb	r3, [r7, #31]
 8004888:	e112      	b.n	8004ab0 <UART_SetConfig+0x348>
 800488a:	2308      	movs	r3, #8
 800488c:	77fb      	strb	r3, [r7, #31]
 800488e:	e10f      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004890:	2310      	movs	r3, #16
 8004892:	77fb      	strb	r3, [r7, #31]
 8004894:	e10c      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a68      	ldr	r2, [pc, #416]	; (8004a3c <UART_SetConfig+0x2d4>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d120      	bne.n	80048e2 <UART_SetConfig+0x17a>
 80048a0:	4b64      	ldr	r3, [pc, #400]	; (8004a34 <UART_SetConfig+0x2cc>)
 80048a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048a6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80048aa:	2b30      	cmp	r3, #48	; 0x30
 80048ac:	d013      	beq.n	80048d6 <UART_SetConfig+0x16e>
 80048ae:	2b30      	cmp	r3, #48	; 0x30
 80048b0:	d814      	bhi.n	80048dc <UART_SetConfig+0x174>
 80048b2:	2b20      	cmp	r3, #32
 80048b4:	d009      	beq.n	80048ca <UART_SetConfig+0x162>
 80048b6:	2b20      	cmp	r3, #32
 80048b8:	d810      	bhi.n	80048dc <UART_SetConfig+0x174>
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d002      	beq.n	80048c4 <UART_SetConfig+0x15c>
 80048be:	2b10      	cmp	r3, #16
 80048c0:	d006      	beq.n	80048d0 <UART_SetConfig+0x168>
 80048c2:	e00b      	b.n	80048dc <UART_SetConfig+0x174>
 80048c4:	2300      	movs	r3, #0
 80048c6:	77fb      	strb	r3, [r7, #31]
 80048c8:	e0f2      	b.n	8004ab0 <UART_SetConfig+0x348>
 80048ca:	2302      	movs	r3, #2
 80048cc:	77fb      	strb	r3, [r7, #31]
 80048ce:	e0ef      	b.n	8004ab0 <UART_SetConfig+0x348>
 80048d0:	2304      	movs	r3, #4
 80048d2:	77fb      	strb	r3, [r7, #31]
 80048d4:	e0ec      	b.n	8004ab0 <UART_SetConfig+0x348>
 80048d6:	2308      	movs	r3, #8
 80048d8:	77fb      	strb	r3, [r7, #31]
 80048da:	e0e9      	b.n	8004ab0 <UART_SetConfig+0x348>
 80048dc:	2310      	movs	r3, #16
 80048de:	77fb      	strb	r3, [r7, #31]
 80048e0:	e0e6      	b.n	8004ab0 <UART_SetConfig+0x348>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a56      	ldr	r2, [pc, #344]	; (8004a40 <UART_SetConfig+0x2d8>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d120      	bne.n	800492e <UART_SetConfig+0x1c6>
 80048ec:	4b51      	ldr	r3, [pc, #324]	; (8004a34 <UART_SetConfig+0x2cc>)
 80048ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048f2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80048f6:	2bc0      	cmp	r3, #192	; 0xc0
 80048f8:	d013      	beq.n	8004922 <UART_SetConfig+0x1ba>
 80048fa:	2bc0      	cmp	r3, #192	; 0xc0
 80048fc:	d814      	bhi.n	8004928 <UART_SetConfig+0x1c0>
 80048fe:	2b80      	cmp	r3, #128	; 0x80
 8004900:	d009      	beq.n	8004916 <UART_SetConfig+0x1ae>
 8004902:	2b80      	cmp	r3, #128	; 0x80
 8004904:	d810      	bhi.n	8004928 <UART_SetConfig+0x1c0>
 8004906:	2b00      	cmp	r3, #0
 8004908:	d002      	beq.n	8004910 <UART_SetConfig+0x1a8>
 800490a:	2b40      	cmp	r3, #64	; 0x40
 800490c:	d006      	beq.n	800491c <UART_SetConfig+0x1b4>
 800490e:	e00b      	b.n	8004928 <UART_SetConfig+0x1c0>
 8004910:	2300      	movs	r3, #0
 8004912:	77fb      	strb	r3, [r7, #31]
 8004914:	e0cc      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004916:	2302      	movs	r3, #2
 8004918:	77fb      	strb	r3, [r7, #31]
 800491a:	e0c9      	b.n	8004ab0 <UART_SetConfig+0x348>
 800491c:	2304      	movs	r3, #4
 800491e:	77fb      	strb	r3, [r7, #31]
 8004920:	e0c6      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004922:	2308      	movs	r3, #8
 8004924:	77fb      	strb	r3, [r7, #31]
 8004926:	e0c3      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004928:	2310      	movs	r3, #16
 800492a:	77fb      	strb	r3, [r7, #31]
 800492c:	e0c0      	b.n	8004ab0 <UART_SetConfig+0x348>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a44      	ldr	r2, [pc, #272]	; (8004a44 <UART_SetConfig+0x2dc>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d125      	bne.n	8004984 <UART_SetConfig+0x21c>
 8004938:	4b3e      	ldr	r3, [pc, #248]	; (8004a34 <UART_SetConfig+0x2cc>)
 800493a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800493e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004942:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004946:	d017      	beq.n	8004978 <UART_SetConfig+0x210>
 8004948:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800494c:	d817      	bhi.n	800497e <UART_SetConfig+0x216>
 800494e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004952:	d00b      	beq.n	800496c <UART_SetConfig+0x204>
 8004954:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004958:	d811      	bhi.n	800497e <UART_SetConfig+0x216>
 800495a:	2b00      	cmp	r3, #0
 800495c:	d003      	beq.n	8004966 <UART_SetConfig+0x1fe>
 800495e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004962:	d006      	beq.n	8004972 <UART_SetConfig+0x20a>
 8004964:	e00b      	b.n	800497e <UART_SetConfig+0x216>
 8004966:	2300      	movs	r3, #0
 8004968:	77fb      	strb	r3, [r7, #31]
 800496a:	e0a1      	b.n	8004ab0 <UART_SetConfig+0x348>
 800496c:	2302      	movs	r3, #2
 800496e:	77fb      	strb	r3, [r7, #31]
 8004970:	e09e      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004972:	2304      	movs	r3, #4
 8004974:	77fb      	strb	r3, [r7, #31]
 8004976:	e09b      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004978:	2308      	movs	r3, #8
 800497a:	77fb      	strb	r3, [r7, #31]
 800497c:	e098      	b.n	8004ab0 <UART_SetConfig+0x348>
 800497e:	2310      	movs	r3, #16
 8004980:	77fb      	strb	r3, [r7, #31]
 8004982:	e095      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a2f      	ldr	r2, [pc, #188]	; (8004a48 <UART_SetConfig+0x2e0>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d125      	bne.n	80049da <UART_SetConfig+0x272>
 800498e:	4b29      	ldr	r3, [pc, #164]	; (8004a34 <UART_SetConfig+0x2cc>)
 8004990:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004994:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004998:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800499c:	d017      	beq.n	80049ce <UART_SetConfig+0x266>
 800499e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80049a2:	d817      	bhi.n	80049d4 <UART_SetConfig+0x26c>
 80049a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049a8:	d00b      	beq.n	80049c2 <UART_SetConfig+0x25a>
 80049aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049ae:	d811      	bhi.n	80049d4 <UART_SetConfig+0x26c>
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d003      	beq.n	80049bc <UART_SetConfig+0x254>
 80049b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049b8:	d006      	beq.n	80049c8 <UART_SetConfig+0x260>
 80049ba:	e00b      	b.n	80049d4 <UART_SetConfig+0x26c>
 80049bc:	2301      	movs	r3, #1
 80049be:	77fb      	strb	r3, [r7, #31]
 80049c0:	e076      	b.n	8004ab0 <UART_SetConfig+0x348>
 80049c2:	2302      	movs	r3, #2
 80049c4:	77fb      	strb	r3, [r7, #31]
 80049c6:	e073      	b.n	8004ab0 <UART_SetConfig+0x348>
 80049c8:	2304      	movs	r3, #4
 80049ca:	77fb      	strb	r3, [r7, #31]
 80049cc:	e070      	b.n	8004ab0 <UART_SetConfig+0x348>
 80049ce:	2308      	movs	r3, #8
 80049d0:	77fb      	strb	r3, [r7, #31]
 80049d2:	e06d      	b.n	8004ab0 <UART_SetConfig+0x348>
 80049d4:	2310      	movs	r3, #16
 80049d6:	77fb      	strb	r3, [r7, #31]
 80049d8:	e06a      	b.n	8004ab0 <UART_SetConfig+0x348>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a1b      	ldr	r2, [pc, #108]	; (8004a4c <UART_SetConfig+0x2e4>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d138      	bne.n	8004a56 <UART_SetConfig+0x2ee>
 80049e4:	4b13      	ldr	r3, [pc, #76]	; (8004a34 <UART_SetConfig+0x2cc>)
 80049e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049ea:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80049ee:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80049f2:	d017      	beq.n	8004a24 <UART_SetConfig+0x2bc>
 80049f4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80049f8:	d82a      	bhi.n	8004a50 <UART_SetConfig+0x2e8>
 80049fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049fe:	d00b      	beq.n	8004a18 <UART_SetConfig+0x2b0>
 8004a00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a04:	d824      	bhi.n	8004a50 <UART_SetConfig+0x2e8>
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d003      	beq.n	8004a12 <UART_SetConfig+0x2aa>
 8004a0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a0e:	d006      	beq.n	8004a1e <UART_SetConfig+0x2b6>
 8004a10:	e01e      	b.n	8004a50 <UART_SetConfig+0x2e8>
 8004a12:	2300      	movs	r3, #0
 8004a14:	77fb      	strb	r3, [r7, #31]
 8004a16:	e04b      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004a18:	2302      	movs	r3, #2
 8004a1a:	77fb      	strb	r3, [r7, #31]
 8004a1c:	e048      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004a1e:	2304      	movs	r3, #4
 8004a20:	77fb      	strb	r3, [r7, #31]
 8004a22:	e045      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004a24:	2308      	movs	r3, #8
 8004a26:	77fb      	strb	r3, [r7, #31]
 8004a28:	e042      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004a2a:	bf00      	nop
 8004a2c:	efff69f3 	.word	0xefff69f3
 8004a30:	40011000 	.word	0x40011000
 8004a34:	40023800 	.word	0x40023800
 8004a38:	40004400 	.word	0x40004400
 8004a3c:	40004800 	.word	0x40004800
 8004a40:	40004c00 	.word	0x40004c00
 8004a44:	40005000 	.word	0x40005000
 8004a48:	40011400 	.word	0x40011400
 8004a4c:	40007800 	.word	0x40007800
 8004a50:	2310      	movs	r3, #16
 8004a52:	77fb      	strb	r3, [r7, #31]
 8004a54:	e02c      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a72      	ldr	r2, [pc, #456]	; (8004c24 <UART_SetConfig+0x4bc>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d125      	bne.n	8004aac <UART_SetConfig+0x344>
 8004a60:	4b71      	ldr	r3, [pc, #452]	; (8004c28 <UART_SetConfig+0x4c0>)
 8004a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a66:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004a6a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004a6e:	d017      	beq.n	8004aa0 <UART_SetConfig+0x338>
 8004a70:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004a74:	d817      	bhi.n	8004aa6 <UART_SetConfig+0x33e>
 8004a76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a7a:	d00b      	beq.n	8004a94 <UART_SetConfig+0x32c>
 8004a7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a80:	d811      	bhi.n	8004aa6 <UART_SetConfig+0x33e>
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d003      	beq.n	8004a8e <UART_SetConfig+0x326>
 8004a86:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a8a:	d006      	beq.n	8004a9a <UART_SetConfig+0x332>
 8004a8c:	e00b      	b.n	8004aa6 <UART_SetConfig+0x33e>
 8004a8e:	2300      	movs	r3, #0
 8004a90:	77fb      	strb	r3, [r7, #31]
 8004a92:	e00d      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004a94:	2302      	movs	r3, #2
 8004a96:	77fb      	strb	r3, [r7, #31]
 8004a98:	e00a      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004a9a:	2304      	movs	r3, #4
 8004a9c:	77fb      	strb	r3, [r7, #31]
 8004a9e:	e007      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004aa0:	2308      	movs	r3, #8
 8004aa2:	77fb      	strb	r3, [r7, #31]
 8004aa4:	e004      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004aa6:	2310      	movs	r3, #16
 8004aa8:	77fb      	strb	r3, [r7, #31]
 8004aaa:	e001      	b.n	8004ab0 <UART_SetConfig+0x348>
 8004aac:	2310      	movs	r3, #16
 8004aae:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	69db      	ldr	r3, [r3, #28]
 8004ab4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ab8:	d15b      	bne.n	8004b72 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004aba:	7ffb      	ldrb	r3, [r7, #31]
 8004abc:	2b08      	cmp	r3, #8
 8004abe:	d828      	bhi.n	8004b12 <UART_SetConfig+0x3aa>
 8004ac0:	a201      	add	r2, pc, #4	; (adr r2, 8004ac8 <UART_SetConfig+0x360>)
 8004ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ac6:	bf00      	nop
 8004ac8:	08004aed 	.word	0x08004aed
 8004acc:	08004af5 	.word	0x08004af5
 8004ad0:	08004afd 	.word	0x08004afd
 8004ad4:	08004b13 	.word	0x08004b13
 8004ad8:	08004b03 	.word	0x08004b03
 8004adc:	08004b13 	.word	0x08004b13
 8004ae0:	08004b13 	.word	0x08004b13
 8004ae4:	08004b13 	.word	0x08004b13
 8004ae8:	08004b0b 	.word	0x08004b0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004aec:	f7fd fde8 	bl	80026c0 <HAL_RCC_GetPCLK1Freq>
 8004af0:	61b8      	str	r0, [r7, #24]
        break;
 8004af2:	e013      	b.n	8004b1c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004af4:	f7fd fdf8 	bl	80026e8 <HAL_RCC_GetPCLK2Freq>
 8004af8:	61b8      	str	r0, [r7, #24]
        break;
 8004afa:	e00f      	b.n	8004b1c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004afc:	4b4b      	ldr	r3, [pc, #300]	; (8004c2c <UART_SetConfig+0x4c4>)
 8004afe:	61bb      	str	r3, [r7, #24]
        break;
 8004b00:	e00c      	b.n	8004b1c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b02:	f7fd fd0b 	bl	800251c <HAL_RCC_GetSysClockFreq>
 8004b06:	61b8      	str	r0, [r7, #24]
        break;
 8004b08:	e008      	b.n	8004b1c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b0e:	61bb      	str	r3, [r7, #24]
        break;
 8004b10:	e004      	b.n	8004b1c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004b12:	2300      	movs	r3, #0
 8004b14:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	77bb      	strb	r3, [r7, #30]
        break;
 8004b1a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b1c:	69bb      	ldr	r3, [r7, #24]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d074      	beq.n	8004c0c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004b22:	69bb      	ldr	r3, [r7, #24]
 8004b24:	005a      	lsls	r2, r3, #1
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	085b      	lsrs	r3, r3, #1
 8004b2c:	441a      	add	r2, r3
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b36:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	2b0f      	cmp	r3, #15
 8004b3c:	d916      	bls.n	8004b6c <UART_SetConfig+0x404>
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b44:	d212      	bcs.n	8004b6c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	b29b      	uxth	r3, r3
 8004b4a:	f023 030f 	bic.w	r3, r3, #15
 8004b4e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	085b      	lsrs	r3, r3, #1
 8004b54:	b29b      	uxth	r3, r3
 8004b56:	f003 0307 	and.w	r3, r3, #7
 8004b5a:	b29a      	uxth	r2, r3
 8004b5c:	89fb      	ldrh	r3, [r7, #14]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	89fa      	ldrh	r2, [r7, #14]
 8004b68:	60da      	str	r2, [r3, #12]
 8004b6a:	e04f      	b.n	8004c0c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	77bb      	strb	r3, [r7, #30]
 8004b70:	e04c      	b.n	8004c0c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b72:	7ffb      	ldrb	r3, [r7, #31]
 8004b74:	2b08      	cmp	r3, #8
 8004b76:	d828      	bhi.n	8004bca <UART_SetConfig+0x462>
 8004b78:	a201      	add	r2, pc, #4	; (adr r2, 8004b80 <UART_SetConfig+0x418>)
 8004b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b7e:	bf00      	nop
 8004b80:	08004ba5 	.word	0x08004ba5
 8004b84:	08004bad 	.word	0x08004bad
 8004b88:	08004bb5 	.word	0x08004bb5
 8004b8c:	08004bcb 	.word	0x08004bcb
 8004b90:	08004bbb 	.word	0x08004bbb
 8004b94:	08004bcb 	.word	0x08004bcb
 8004b98:	08004bcb 	.word	0x08004bcb
 8004b9c:	08004bcb 	.word	0x08004bcb
 8004ba0:	08004bc3 	.word	0x08004bc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ba4:	f7fd fd8c 	bl	80026c0 <HAL_RCC_GetPCLK1Freq>
 8004ba8:	61b8      	str	r0, [r7, #24]
        break;
 8004baa:	e013      	b.n	8004bd4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004bac:	f7fd fd9c 	bl	80026e8 <HAL_RCC_GetPCLK2Freq>
 8004bb0:	61b8      	str	r0, [r7, #24]
        break;
 8004bb2:	e00f      	b.n	8004bd4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004bb4:	4b1d      	ldr	r3, [pc, #116]	; (8004c2c <UART_SetConfig+0x4c4>)
 8004bb6:	61bb      	str	r3, [r7, #24]
        break;
 8004bb8:	e00c      	b.n	8004bd4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004bba:	f7fd fcaf 	bl	800251c <HAL_RCC_GetSysClockFreq>
 8004bbe:	61b8      	str	r0, [r7, #24]
        break;
 8004bc0:	e008      	b.n	8004bd4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004bc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004bc6:	61bb      	str	r3, [r7, #24]
        break;
 8004bc8:	e004      	b.n	8004bd4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	77bb      	strb	r3, [r7, #30]
        break;
 8004bd2:	bf00      	nop
    }

    if (pclk != 0U)
 8004bd4:	69bb      	ldr	r3, [r7, #24]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d018      	beq.n	8004c0c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	085a      	lsrs	r2, r3, #1
 8004be0:	69bb      	ldr	r3, [r7, #24]
 8004be2:	441a      	add	r2, r3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bec:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	2b0f      	cmp	r3, #15
 8004bf2:	d909      	bls.n	8004c08 <UART_SetConfig+0x4a0>
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bfa:	d205      	bcs.n	8004c08 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	b29a      	uxth	r2, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	60da      	str	r2, [r3, #12]
 8004c06:	e001      	b.n	8004c0c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004c18:	7fbb      	ldrb	r3, [r7, #30]
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3720      	adds	r7, #32
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	40007c00 	.word	0x40007c00
 8004c28:	40023800 	.word	0x40023800
 8004c2c:	00f42400 	.word	0x00f42400

08004c30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b083      	sub	sp, #12
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3c:	f003 0301 	and.w	r3, r3, #1
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d00a      	beq.n	8004c5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	430a      	orrs	r2, r1
 8004c58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5e:	f003 0302 	and.w	r3, r3, #2
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d00a      	beq.n	8004c7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	430a      	orrs	r2, r1
 8004c7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c80:	f003 0304 	and.w	r3, r3, #4
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d00a      	beq.n	8004c9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	430a      	orrs	r2, r1
 8004c9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca2:	f003 0308 	and.w	r3, r3, #8
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d00a      	beq.n	8004cc0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	430a      	orrs	r2, r1
 8004cbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc4:	f003 0310 	and.w	r3, r3, #16
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d00a      	beq.n	8004ce2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	430a      	orrs	r2, r1
 8004ce0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce6:	f003 0320 	and.w	r3, r3, #32
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d00a      	beq.n	8004d04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	430a      	orrs	r2, r1
 8004d02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d01a      	beq.n	8004d46 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	430a      	orrs	r2, r1
 8004d24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d2e:	d10a      	bne.n	8004d46 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	430a      	orrs	r2, r1
 8004d44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d00a      	beq.n	8004d68 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	430a      	orrs	r2, r1
 8004d66:	605a      	str	r2, [r3, #4]
  }
}
 8004d68:	bf00      	nop
 8004d6a:	370c      	adds	r7, #12
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b086      	sub	sp, #24
 8004d78:	af02      	add	r7, sp, #8
 8004d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d84:	f7fc fc60 	bl	8001648 <HAL_GetTick>
 8004d88:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 0308 	and.w	r3, r3, #8
 8004d94:	2b08      	cmp	r3, #8
 8004d96:	d10e      	bne.n	8004db6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d98:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d9c:	9300      	str	r3, [sp, #0]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2200      	movs	r2, #0
 8004da2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f000 f831 	bl	8004e0e <UART_WaitOnFlagUntilTimeout>
 8004dac:	4603      	mov	r3, r0
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d001      	beq.n	8004db6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e027      	b.n	8004e06 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f003 0304 	and.w	r3, r3, #4
 8004dc0:	2b04      	cmp	r3, #4
 8004dc2:	d10e      	bne.n	8004de2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004dc4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004dc8:	9300      	str	r3, [sp, #0]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f000 f81b 	bl	8004e0e <UART_WaitOnFlagUntilTimeout>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d001      	beq.n	8004de2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	e011      	b.n	8004e06 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2220      	movs	r2, #32
 8004de6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2220      	movs	r2, #32
 8004dec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004e04:	2300      	movs	r3, #0
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3710      	adds	r7, #16
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}

08004e0e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004e0e:	b580      	push	{r7, lr}
 8004e10:	b09c      	sub	sp, #112	; 0x70
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	60f8      	str	r0, [r7, #12]
 8004e16:	60b9      	str	r1, [r7, #8]
 8004e18:	603b      	str	r3, [r7, #0]
 8004e1a:	4613      	mov	r3, r2
 8004e1c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e1e:	e0a7      	b.n	8004f70 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e26:	f000 80a3 	beq.w	8004f70 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e2a:	f7fc fc0d 	bl	8001648 <HAL_GetTick>
 8004e2e:	4602      	mov	r2, r0
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	1ad3      	subs	r3, r2, r3
 8004e34:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d302      	bcc.n	8004e40 <UART_WaitOnFlagUntilTimeout+0x32>
 8004e3a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d13f      	bne.n	8004ec0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e48:	e853 3f00 	ldrex	r3, [r3]
 8004e4c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004e4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e50:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004e54:	667b      	str	r3, [r7, #100]	; 0x64
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	461a      	mov	r2, r3
 8004e5c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e5e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004e60:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e62:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004e64:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004e66:	e841 2300 	strex	r3, r2, [r1]
 8004e6a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004e6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d1e6      	bne.n	8004e40 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	3308      	adds	r3, #8
 8004e78:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e7c:	e853 3f00 	ldrex	r3, [r3]
 8004e80:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e84:	f023 0301 	bic.w	r3, r3, #1
 8004e88:	663b      	str	r3, [r7, #96]	; 0x60
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	3308      	adds	r3, #8
 8004e90:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004e92:	64ba      	str	r2, [r7, #72]	; 0x48
 8004e94:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e96:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004e98:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e9a:	e841 2300 	strex	r3, r2, [r1]
 8004e9e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004ea0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d1e5      	bne.n	8004e72 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2220      	movs	r2, #32
 8004eaa:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2220      	movs	r2, #32
 8004eb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8004ebc:	2303      	movs	r3, #3
 8004ebe:	e068      	b.n	8004f92 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0304 	and.w	r3, r3, #4
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d050      	beq.n	8004f70 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	69db      	ldr	r3, [r3, #28]
 8004ed4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ed8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004edc:	d148      	bne.n	8004f70 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ee6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ef0:	e853 3f00 	ldrex	r3, [r3]
 8004ef4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004efc:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	461a      	mov	r2, r3
 8004f04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f06:	637b      	str	r3, [r7, #52]	; 0x34
 8004f08:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f0a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004f0c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f0e:	e841 2300 	strex	r3, r2, [r1]
 8004f12:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004f14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d1e6      	bne.n	8004ee8 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	3308      	adds	r3, #8
 8004f20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	e853 3f00 	ldrex	r3, [r3]
 8004f28:	613b      	str	r3, [r7, #16]
   return(result);
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	f023 0301 	bic.w	r3, r3, #1
 8004f30:	66bb      	str	r3, [r7, #104]	; 0x68
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	3308      	adds	r3, #8
 8004f38:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004f3a:	623a      	str	r2, [r7, #32]
 8004f3c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f3e:	69f9      	ldr	r1, [r7, #28]
 8004f40:	6a3a      	ldr	r2, [r7, #32]
 8004f42:	e841 2300 	strex	r3, r2, [r1]
 8004f46:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f48:	69bb      	ldr	r3, [r7, #24]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1e5      	bne.n	8004f1a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2220      	movs	r2, #32
 8004f52:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2220      	movs	r2, #32
 8004f58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2220      	movs	r2, #32
 8004f60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2200      	movs	r2, #0
 8004f68:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004f6c:	2303      	movs	r3, #3
 8004f6e:	e010      	b.n	8004f92 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	69da      	ldr	r2, [r3, #28]
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	4013      	ands	r3, r2
 8004f7a:	68ba      	ldr	r2, [r7, #8]
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	bf0c      	ite	eq
 8004f80:	2301      	moveq	r3, #1
 8004f82:	2300      	movne	r3, #0
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	461a      	mov	r2, r3
 8004f88:	79fb      	ldrb	r3, [r7, #7]
 8004f8a:	429a      	cmp	r2, r3
 8004f8c:	f43f af48 	beq.w	8004e20 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f90:	2300      	movs	r3, #0
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3770      	adds	r7, #112	; 0x70
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
	...

08004f9c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b097      	sub	sp, #92	; 0x5c
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	60f8      	str	r0, [r7, #12]
 8004fa4:	60b9      	str	r1, [r7, #8]
 8004fa6:	4613      	mov	r3, r2
 8004fa8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	68ba      	ldr	r2, [r7, #8]
 8004fae:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	88fa      	ldrh	r2, [r7, #6]
 8004fb4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	88fa      	ldrh	r2, [r7, #6]
 8004fbc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fce:	d10e      	bne.n	8004fee <UART_Start_Receive_IT+0x52>
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	691b      	ldr	r3, [r3, #16]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d105      	bne.n	8004fe4 <UART_Start_Receive_IT+0x48>
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004fde:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004fe2:	e02d      	b.n	8005040 <UART_Start_Receive_IT+0xa4>
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	22ff      	movs	r2, #255	; 0xff
 8004fe8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004fec:	e028      	b.n	8005040 <UART_Start_Receive_IT+0xa4>
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d10d      	bne.n	8005012 <UART_Start_Receive_IT+0x76>
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	691b      	ldr	r3, [r3, #16]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d104      	bne.n	8005008 <UART_Start_Receive_IT+0x6c>
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	22ff      	movs	r2, #255	; 0xff
 8005002:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005006:	e01b      	b.n	8005040 <UART_Start_Receive_IT+0xa4>
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	227f      	movs	r2, #127	; 0x7f
 800500c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005010:	e016      	b.n	8005040 <UART_Start_Receive_IT+0xa4>
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800501a:	d10d      	bne.n	8005038 <UART_Start_Receive_IT+0x9c>
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	691b      	ldr	r3, [r3, #16]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d104      	bne.n	800502e <UART_Start_Receive_IT+0x92>
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	227f      	movs	r2, #127	; 0x7f
 8005028:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800502c:	e008      	b.n	8005040 <UART_Start_Receive_IT+0xa4>
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	223f      	movs	r2, #63	; 0x3f
 8005032:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005036:	e003      	b.n	8005040 <UART_Start_Receive_IT+0xa4>
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2200      	movs	r2, #0
 800503c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2200      	movs	r2, #0
 8005044:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2222      	movs	r2, #34	; 0x22
 800504c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	3308      	adds	r3, #8
 8005056:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005058:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800505a:	e853 3f00 	ldrex	r3, [r3]
 800505e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005062:	f043 0301 	orr.w	r3, r3, #1
 8005066:	657b      	str	r3, [r7, #84]	; 0x54
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	3308      	adds	r3, #8
 800506e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005070:	64ba      	str	r2, [r7, #72]	; 0x48
 8005072:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005074:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005076:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005078:	e841 2300 	strex	r3, r2, [r1]
 800507c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800507e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005080:	2b00      	cmp	r3, #0
 8005082:	d1e5      	bne.n	8005050 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800508c:	d107      	bne.n	800509e <UART_Start_Receive_IT+0x102>
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	691b      	ldr	r3, [r3, #16]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d103      	bne.n	800509e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	4a21      	ldr	r2, [pc, #132]	; (8005120 <UART_Start_Receive_IT+0x184>)
 800509a:	669a      	str	r2, [r3, #104]	; 0x68
 800509c:	e002      	b.n	80050a4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	4a20      	ldr	r2, [pc, #128]	; (8005124 <UART_Start_Receive_IT+0x188>)
 80050a2:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	691b      	ldr	r3, [r3, #16]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d019      	beq.n	80050e0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050b4:	e853 3f00 	ldrex	r3, [r3]
 80050b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80050ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050bc:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80050c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	461a      	mov	r2, r3
 80050c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80050ca:	637b      	str	r3, [r7, #52]	; 0x34
 80050cc:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80050d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80050d2:	e841 2300 	strex	r3, r2, [r1]
 80050d6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80050d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d1e6      	bne.n	80050ac <UART_Start_Receive_IT+0x110>
 80050de:	e018      	b.n	8005112 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	e853 3f00 	ldrex	r3, [r3]
 80050ec:	613b      	str	r3, [r7, #16]
   return(result);
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	f043 0320 	orr.w	r3, r3, #32
 80050f4:	653b      	str	r3, [r7, #80]	; 0x50
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	461a      	mov	r2, r3
 80050fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80050fe:	623b      	str	r3, [r7, #32]
 8005100:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005102:	69f9      	ldr	r1, [r7, #28]
 8005104:	6a3a      	ldr	r2, [r7, #32]
 8005106:	e841 2300 	strex	r3, r2, [r1]
 800510a:	61bb      	str	r3, [r7, #24]
   return(result);
 800510c:	69bb      	ldr	r3, [r7, #24]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d1e6      	bne.n	80050e0 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8005112:	2300      	movs	r3, #0
}
 8005114:	4618      	mov	r0, r3
 8005116:	375c      	adds	r7, #92	; 0x5c
 8005118:	46bd      	mov	sp, r7
 800511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511e:	4770      	bx	lr
 8005120:	080053d7 	.word	0x080053d7
 8005124:	08005271 	.word	0x08005271

08005128 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005128:	b480      	push	{r7}
 800512a:	b095      	sub	sp, #84	; 0x54
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005136:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005138:	e853 3f00 	ldrex	r3, [r3]
 800513c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800513e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005140:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005144:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	461a      	mov	r2, r3
 800514c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800514e:	643b      	str	r3, [r7, #64]	; 0x40
 8005150:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005152:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005154:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005156:	e841 2300 	strex	r3, r2, [r1]
 800515a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800515c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800515e:	2b00      	cmp	r3, #0
 8005160:	d1e6      	bne.n	8005130 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	3308      	adds	r3, #8
 8005168:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800516a:	6a3b      	ldr	r3, [r7, #32]
 800516c:	e853 3f00 	ldrex	r3, [r3]
 8005170:	61fb      	str	r3, [r7, #28]
   return(result);
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	f023 0301 	bic.w	r3, r3, #1
 8005178:	64bb      	str	r3, [r7, #72]	; 0x48
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	3308      	adds	r3, #8
 8005180:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005182:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005184:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005186:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005188:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800518a:	e841 2300 	strex	r3, r2, [r1]
 800518e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005192:	2b00      	cmp	r3, #0
 8005194:	d1e5      	bne.n	8005162 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800519a:	2b01      	cmp	r3, #1
 800519c:	d118      	bne.n	80051d0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	e853 3f00 	ldrex	r3, [r3]
 80051aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	f023 0310 	bic.w	r3, r3, #16
 80051b2:	647b      	str	r3, [r7, #68]	; 0x44
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	461a      	mov	r2, r3
 80051ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80051bc:	61bb      	str	r3, [r7, #24]
 80051be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051c0:	6979      	ldr	r1, [r7, #20]
 80051c2:	69ba      	ldr	r2, [r7, #24]
 80051c4:	e841 2300 	strex	r3, r2, [r1]
 80051c8:	613b      	str	r3, [r7, #16]
   return(result);
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d1e6      	bne.n	800519e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2220      	movs	r2, #32
 80051d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	669a      	str	r2, [r3, #104]	; 0x68
}
 80051e4:	bf00      	nop
 80051e6:	3754      	adds	r7, #84	; 0x54
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr

080051f0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2200      	movs	r2, #0
 8005202:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2200      	movs	r2, #0
 800520a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800520e:	68f8      	ldr	r0, [r7, #12]
 8005210:	f7ff fa8a 	bl	8004728 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005214:	bf00      	nop
 8005216:	3710      	adds	r7, #16
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}

0800521c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b088      	sub	sp, #32
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	e853 3f00 	ldrex	r3, [r3]
 8005230:	60bb      	str	r3, [r7, #8]
   return(result);
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005238:	61fb      	str	r3, [r7, #28]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	461a      	mov	r2, r3
 8005240:	69fb      	ldr	r3, [r7, #28]
 8005242:	61bb      	str	r3, [r7, #24]
 8005244:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005246:	6979      	ldr	r1, [r7, #20]
 8005248:	69ba      	ldr	r2, [r7, #24]
 800524a:	e841 2300 	strex	r3, r2, [r1]
 800524e:	613b      	str	r3, [r7, #16]
   return(result);
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d1e6      	bne.n	8005224 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2220      	movs	r2, #32
 800525a:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2200      	movs	r2, #0
 8005260:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	f7ff fa56 	bl	8004714 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005268:	bf00      	nop
 800526a:	3720      	adds	r7, #32
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}

08005270 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b096      	sub	sp, #88	; 0x58
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800527e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005288:	2b22      	cmp	r3, #34	; 0x22
 800528a:	f040 8098 	bne.w	80053be <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005294:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005298:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800529c:	b2d9      	uxtb	r1, r3
 800529e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80052a2:	b2da      	uxtb	r2, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052a8:	400a      	ands	r2, r1
 80052aa:	b2d2      	uxtb	r2, r2
 80052ac:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052b2:	1c5a      	adds	r2, r3, #1
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80052be:	b29b      	uxth	r3, r3
 80052c0:	3b01      	subs	r3, #1
 80052c2:	b29a      	uxth	r2, r3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d17b      	bne.n	80053ce <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052de:	e853 3f00 	ldrex	r3, [r3]
 80052e2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80052e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052e6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80052ea:	653b      	str	r3, [r7, #80]	; 0x50
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	461a      	mov	r2, r3
 80052f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80052f4:	647b      	str	r3, [r7, #68]	; 0x44
 80052f6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80052fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80052fc:	e841 2300 	strex	r3, r2, [r1]
 8005300:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005302:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005304:	2b00      	cmp	r3, #0
 8005306:	d1e6      	bne.n	80052d6 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	3308      	adds	r3, #8
 800530e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005312:	e853 3f00 	ldrex	r3, [r3]
 8005316:	623b      	str	r3, [r7, #32]
   return(result);
 8005318:	6a3b      	ldr	r3, [r7, #32]
 800531a:	f023 0301 	bic.w	r3, r3, #1
 800531e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	3308      	adds	r3, #8
 8005326:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005328:	633a      	str	r2, [r7, #48]	; 0x30
 800532a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800532c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800532e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005330:	e841 2300 	strex	r3, r2, [r1]
 8005334:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1e5      	bne.n	8005308 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2220      	movs	r2, #32
 8005340:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2200      	movs	r2, #0
 800534e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005354:	2b01      	cmp	r3, #1
 8005356:	d12e      	bne.n	80053b6 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	e853 3f00 	ldrex	r3, [r3]
 800536a:	60fb      	str	r3, [r7, #12]
   return(result);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f023 0310 	bic.w	r3, r3, #16
 8005372:	64bb      	str	r3, [r7, #72]	; 0x48
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	461a      	mov	r2, r3
 800537a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800537c:	61fb      	str	r3, [r7, #28]
 800537e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005380:	69b9      	ldr	r1, [r7, #24]
 8005382:	69fa      	ldr	r2, [r7, #28]
 8005384:	e841 2300 	strex	r3, r2, [r1]
 8005388:	617b      	str	r3, [r7, #20]
   return(result);
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d1e6      	bne.n	800535e <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	69db      	ldr	r3, [r3, #28]
 8005396:	f003 0310 	and.w	r3, r3, #16
 800539a:	2b10      	cmp	r3, #16
 800539c:	d103      	bne.n	80053a6 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	2210      	movs	r2, #16
 80053a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80053ac:	4619      	mov	r1, r3
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f7ff f9c4 	bl	800473c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80053b4:	e00b      	b.n	80053ce <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f7fb fca0 	bl	8000cfc <HAL_UART_RxCpltCallback>
}
 80053bc:	e007      	b.n	80053ce <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	699a      	ldr	r2, [r3, #24]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f042 0208 	orr.w	r2, r2, #8
 80053cc:	619a      	str	r2, [r3, #24]
}
 80053ce:	bf00      	nop
 80053d0:	3758      	adds	r7, #88	; 0x58
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}

080053d6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80053d6:	b580      	push	{r7, lr}
 80053d8:	b096      	sub	sp, #88	; 0x58
 80053da:	af00      	add	r7, sp, #0
 80053dc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80053e4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80053ee:	2b22      	cmp	r3, #34	; 0x22
 80053f0:	f040 8098 	bne.w	8005524 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053fa:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005402:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8005404:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8005408:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800540c:	4013      	ands	r3, r2
 800540e:	b29a      	uxth	r2, r3
 8005410:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005412:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005418:	1c9a      	adds	r2, r3, #2
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005424:	b29b      	uxth	r3, r3
 8005426:	3b01      	subs	r3, #1
 8005428:	b29a      	uxth	r2, r3
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005436:	b29b      	uxth	r3, r3
 8005438:	2b00      	cmp	r3, #0
 800543a:	d17b      	bne.n	8005534 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005442:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005444:	e853 3f00 	ldrex	r3, [r3]
 8005448:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800544a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800544c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005450:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	461a      	mov	r2, r3
 8005458:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800545a:	643b      	str	r3, [r7, #64]	; 0x40
 800545c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800545e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005460:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005462:	e841 2300 	strex	r3, r2, [r1]
 8005466:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800546a:	2b00      	cmp	r3, #0
 800546c:	d1e6      	bne.n	800543c <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	3308      	adds	r3, #8
 8005474:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005476:	6a3b      	ldr	r3, [r7, #32]
 8005478:	e853 3f00 	ldrex	r3, [r3]
 800547c:	61fb      	str	r3, [r7, #28]
   return(result);
 800547e:	69fb      	ldr	r3, [r7, #28]
 8005480:	f023 0301 	bic.w	r3, r3, #1
 8005484:	64bb      	str	r3, [r7, #72]	; 0x48
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	3308      	adds	r3, #8
 800548c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800548e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005490:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005492:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005494:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005496:	e841 2300 	strex	r3, r2, [r1]
 800549a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800549c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d1e5      	bne.n	800546e <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2220      	movs	r2, #32
 80054a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d12e      	bne.n	800551c <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2200      	movs	r2, #0
 80054c2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	e853 3f00 	ldrex	r3, [r3]
 80054d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	f023 0310 	bic.w	r3, r3, #16
 80054d8:	647b      	str	r3, [r7, #68]	; 0x44
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	461a      	mov	r2, r3
 80054e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054e2:	61bb      	str	r3, [r7, #24]
 80054e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e6:	6979      	ldr	r1, [r7, #20]
 80054e8:	69ba      	ldr	r2, [r7, #24]
 80054ea:	e841 2300 	strex	r3, r2, [r1]
 80054ee:	613b      	str	r3, [r7, #16]
   return(result);
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d1e6      	bne.n	80054c4 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	69db      	ldr	r3, [r3, #28]
 80054fc:	f003 0310 	and.w	r3, r3, #16
 8005500:	2b10      	cmp	r3, #16
 8005502:	d103      	bne.n	800550c <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2210      	movs	r2, #16
 800550a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005512:	4619      	mov	r1, r3
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f7ff f911 	bl	800473c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800551a:	e00b      	b.n	8005534 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f7fb fbed 	bl	8000cfc <HAL_UART_RxCpltCallback>
}
 8005522:	e007      	b.n	8005534 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	699a      	ldr	r2, [r3, #24]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f042 0208 	orr.w	r2, r2, #8
 8005532:	619a      	str	r2, [r3, #24]
}
 8005534:	bf00      	nop
 8005536:	3758      	adds	r7, #88	; 0x58
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}

0800553c <__cvt>:
 800553c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800553e:	ed2d 8b02 	vpush	{d8}
 8005542:	eeb0 8b40 	vmov.f64	d8, d0
 8005546:	b085      	sub	sp, #20
 8005548:	4617      	mov	r7, r2
 800554a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800554c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800554e:	ee18 2a90 	vmov	r2, s17
 8005552:	f025 0520 	bic.w	r5, r5, #32
 8005556:	2a00      	cmp	r2, #0
 8005558:	bfb6      	itet	lt
 800555a:	222d      	movlt	r2, #45	; 0x2d
 800555c:	2200      	movge	r2, #0
 800555e:	eeb1 8b40 	vneglt.f64	d8, d0
 8005562:	2d46      	cmp	r5, #70	; 0x46
 8005564:	460c      	mov	r4, r1
 8005566:	701a      	strb	r2, [r3, #0]
 8005568:	d004      	beq.n	8005574 <__cvt+0x38>
 800556a:	2d45      	cmp	r5, #69	; 0x45
 800556c:	d100      	bne.n	8005570 <__cvt+0x34>
 800556e:	3401      	adds	r4, #1
 8005570:	2102      	movs	r1, #2
 8005572:	e000      	b.n	8005576 <__cvt+0x3a>
 8005574:	2103      	movs	r1, #3
 8005576:	ab03      	add	r3, sp, #12
 8005578:	9301      	str	r3, [sp, #4]
 800557a:	ab02      	add	r3, sp, #8
 800557c:	9300      	str	r3, [sp, #0]
 800557e:	4622      	mov	r2, r4
 8005580:	4633      	mov	r3, r6
 8005582:	eeb0 0b48 	vmov.f64	d0, d8
 8005586:	f001 f84f 	bl	8006628 <_dtoa_r>
 800558a:	2d47      	cmp	r5, #71	; 0x47
 800558c:	d101      	bne.n	8005592 <__cvt+0x56>
 800558e:	07fb      	lsls	r3, r7, #31
 8005590:	d51a      	bpl.n	80055c8 <__cvt+0x8c>
 8005592:	2d46      	cmp	r5, #70	; 0x46
 8005594:	eb00 0204 	add.w	r2, r0, r4
 8005598:	d10c      	bne.n	80055b4 <__cvt+0x78>
 800559a:	7803      	ldrb	r3, [r0, #0]
 800559c:	2b30      	cmp	r3, #48	; 0x30
 800559e:	d107      	bne.n	80055b0 <__cvt+0x74>
 80055a0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80055a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055a8:	bf1c      	itt	ne
 80055aa:	f1c4 0401 	rsbne	r4, r4, #1
 80055ae:	6034      	strne	r4, [r6, #0]
 80055b0:	6833      	ldr	r3, [r6, #0]
 80055b2:	441a      	add	r2, r3
 80055b4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80055b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055bc:	bf08      	it	eq
 80055be:	9203      	streq	r2, [sp, #12]
 80055c0:	2130      	movs	r1, #48	; 0x30
 80055c2:	9b03      	ldr	r3, [sp, #12]
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d307      	bcc.n	80055d8 <__cvt+0x9c>
 80055c8:	9b03      	ldr	r3, [sp, #12]
 80055ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80055cc:	1a1b      	subs	r3, r3, r0
 80055ce:	6013      	str	r3, [r2, #0]
 80055d0:	b005      	add	sp, #20
 80055d2:	ecbd 8b02 	vpop	{d8}
 80055d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055d8:	1c5c      	adds	r4, r3, #1
 80055da:	9403      	str	r4, [sp, #12]
 80055dc:	7019      	strb	r1, [r3, #0]
 80055de:	e7f0      	b.n	80055c2 <__cvt+0x86>

080055e0 <__exponent>:
 80055e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80055e2:	4603      	mov	r3, r0
 80055e4:	2900      	cmp	r1, #0
 80055e6:	bfb8      	it	lt
 80055e8:	4249      	neglt	r1, r1
 80055ea:	f803 2b02 	strb.w	r2, [r3], #2
 80055ee:	bfb4      	ite	lt
 80055f0:	222d      	movlt	r2, #45	; 0x2d
 80055f2:	222b      	movge	r2, #43	; 0x2b
 80055f4:	2909      	cmp	r1, #9
 80055f6:	7042      	strb	r2, [r0, #1]
 80055f8:	dd2a      	ble.n	8005650 <__exponent+0x70>
 80055fa:	f10d 0207 	add.w	r2, sp, #7
 80055fe:	4617      	mov	r7, r2
 8005600:	260a      	movs	r6, #10
 8005602:	4694      	mov	ip, r2
 8005604:	fb91 f5f6 	sdiv	r5, r1, r6
 8005608:	fb06 1415 	mls	r4, r6, r5, r1
 800560c:	3430      	adds	r4, #48	; 0x30
 800560e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005612:	460c      	mov	r4, r1
 8005614:	2c63      	cmp	r4, #99	; 0x63
 8005616:	f102 32ff 	add.w	r2, r2, #4294967295
 800561a:	4629      	mov	r1, r5
 800561c:	dcf1      	bgt.n	8005602 <__exponent+0x22>
 800561e:	3130      	adds	r1, #48	; 0x30
 8005620:	f1ac 0402 	sub.w	r4, ip, #2
 8005624:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005628:	1c41      	adds	r1, r0, #1
 800562a:	4622      	mov	r2, r4
 800562c:	42ba      	cmp	r2, r7
 800562e:	d30a      	bcc.n	8005646 <__exponent+0x66>
 8005630:	f10d 0209 	add.w	r2, sp, #9
 8005634:	eba2 020c 	sub.w	r2, r2, ip
 8005638:	42bc      	cmp	r4, r7
 800563a:	bf88      	it	hi
 800563c:	2200      	movhi	r2, #0
 800563e:	4413      	add	r3, r2
 8005640:	1a18      	subs	r0, r3, r0
 8005642:	b003      	add	sp, #12
 8005644:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005646:	f812 5b01 	ldrb.w	r5, [r2], #1
 800564a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800564e:	e7ed      	b.n	800562c <__exponent+0x4c>
 8005650:	2330      	movs	r3, #48	; 0x30
 8005652:	3130      	adds	r1, #48	; 0x30
 8005654:	7083      	strb	r3, [r0, #2]
 8005656:	70c1      	strb	r1, [r0, #3]
 8005658:	1d03      	adds	r3, r0, #4
 800565a:	e7f1      	b.n	8005640 <__exponent+0x60>
 800565c:	0000      	movs	r0, r0
	...

08005660 <_printf_float>:
 8005660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005664:	b08b      	sub	sp, #44	; 0x2c
 8005666:	460c      	mov	r4, r1
 8005668:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800566c:	4616      	mov	r6, r2
 800566e:	461f      	mov	r7, r3
 8005670:	4605      	mov	r5, r0
 8005672:	f000 fed1 	bl	8006418 <_localeconv_r>
 8005676:	f8d0 b000 	ldr.w	fp, [r0]
 800567a:	4658      	mov	r0, fp
 800567c:	f7fa fe30 	bl	80002e0 <strlen>
 8005680:	2300      	movs	r3, #0
 8005682:	9308      	str	r3, [sp, #32]
 8005684:	f8d8 3000 	ldr.w	r3, [r8]
 8005688:	f894 9018 	ldrb.w	r9, [r4, #24]
 800568c:	6822      	ldr	r2, [r4, #0]
 800568e:	3307      	adds	r3, #7
 8005690:	f023 0307 	bic.w	r3, r3, #7
 8005694:	f103 0108 	add.w	r1, r3, #8
 8005698:	f8c8 1000 	str.w	r1, [r8]
 800569c:	ed93 0b00 	vldr	d0, [r3]
 80056a0:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8005900 <_printf_float+0x2a0>
 80056a4:	eeb0 7bc0 	vabs.f64	d7, d0
 80056a8:	eeb4 7b46 	vcmp.f64	d7, d6
 80056ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056b0:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 80056b4:	4682      	mov	sl, r0
 80056b6:	dd24      	ble.n	8005702 <_printf_float+0xa2>
 80056b8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80056bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056c0:	d502      	bpl.n	80056c8 <_printf_float+0x68>
 80056c2:	232d      	movs	r3, #45	; 0x2d
 80056c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056c8:	498f      	ldr	r1, [pc, #572]	; (8005908 <_printf_float+0x2a8>)
 80056ca:	4b90      	ldr	r3, [pc, #576]	; (800590c <_printf_float+0x2ac>)
 80056cc:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80056d0:	bf94      	ite	ls
 80056d2:	4688      	movls	r8, r1
 80056d4:	4698      	movhi	r8, r3
 80056d6:	2303      	movs	r3, #3
 80056d8:	6123      	str	r3, [r4, #16]
 80056da:	f022 0204 	bic.w	r2, r2, #4
 80056de:	2300      	movs	r3, #0
 80056e0:	6022      	str	r2, [r4, #0]
 80056e2:	9304      	str	r3, [sp, #16]
 80056e4:	9700      	str	r7, [sp, #0]
 80056e6:	4633      	mov	r3, r6
 80056e8:	aa09      	add	r2, sp, #36	; 0x24
 80056ea:	4621      	mov	r1, r4
 80056ec:	4628      	mov	r0, r5
 80056ee:	f000 f9d1 	bl	8005a94 <_printf_common>
 80056f2:	3001      	adds	r0, #1
 80056f4:	f040 808a 	bne.w	800580c <_printf_float+0x1ac>
 80056f8:	f04f 30ff 	mov.w	r0, #4294967295
 80056fc:	b00b      	add	sp, #44	; 0x2c
 80056fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005702:	eeb4 0b40 	vcmp.f64	d0, d0
 8005706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800570a:	d709      	bvc.n	8005720 <_printf_float+0xc0>
 800570c:	ee10 3a90 	vmov	r3, s1
 8005710:	2b00      	cmp	r3, #0
 8005712:	bfbc      	itt	lt
 8005714:	232d      	movlt	r3, #45	; 0x2d
 8005716:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800571a:	497d      	ldr	r1, [pc, #500]	; (8005910 <_printf_float+0x2b0>)
 800571c:	4b7d      	ldr	r3, [pc, #500]	; (8005914 <_printf_float+0x2b4>)
 800571e:	e7d5      	b.n	80056cc <_printf_float+0x6c>
 8005720:	6863      	ldr	r3, [r4, #4]
 8005722:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005726:	9104      	str	r1, [sp, #16]
 8005728:	1c59      	adds	r1, r3, #1
 800572a:	d13c      	bne.n	80057a6 <_printf_float+0x146>
 800572c:	2306      	movs	r3, #6
 800572e:	6063      	str	r3, [r4, #4]
 8005730:	2300      	movs	r3, #0
 8005732:	9303      	str	r3, [sp, #12]
 8005734:	ab08      	add	r3, sp, #32
 8005736:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800573a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800573e:	ab07      	add	r3, sp, #28
 8005740:	6861      	ldr	r1, [r4, #4]
 8005742:	9300      	str	r3, [sp, #0]
 8005744:	6022      	str	r2, [r4, #0]
 8005746:	f10d 031b 	add.w	r3, sp, #27
 800574a:	4628      	mov	r0, r5
 800574c:	f7ff fef6 	bl	800553c <__cvt>
 8005750:	9b04      	ldr	r3, [sp, #16]
 8005752:	9907      	ldr	r1, [sp, #28]
 8005754:	2b47      	cmp	r3, #71	; 0x47
 8005756:	4680      	mov	r8, r0
 8005758:	d108      	bne.n	800576c <_printf_float+0x10c>
 800575a:	1cc8      	adds	r0, r1, #3
 800575c:	db02      	blt.n	8005764 <_printf_float+0x104>
 800575e:	6863      	ldr	r3, [r4, #4]
 8005760:	4299      	cmp	r1, r3
 8005762:	dd41      	ble.n	80057e8 <_printf_float+0x188>
 8005764:	f1a9 0902 	sub.w	r9, r9, #2
 8005768:	fa5f f989 	uxtb.w	r9, r9
 800576c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005770:	d820      	bhi.n	80057b4 <_printf_float+0x154>
 8005772:	3901      	subs	r1, #1
 8005774:	464a      	mov	r2, r9
 8005776:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800577a:	9107      	str	r1, [sp, #28]
 800577c:	f7ff ff30 	bl	80055e0 <__exponent>
 8005780:	9a08      	ldr	r2, [sp, #32]
 8005782:	9004      	str	r0, [sp, #16]
 8005784:	1813      	adds	r3, r2, r0
 8005786:	2a01      	cmp	r2, #1
 8005788:	6123      	str	r3, [r4, #16]
 800578a:	dc02      	bgt.n	8005792 <_printf_float+0x132>
 800578c:	6822      	ldr	r2, [r4, #0]
 800578e:	07d2      	lsls	r2, r2, #31
 8005790:	d501      	bpl.n	8005796 <_printf_float+0x136>
 8005792:	3301      	adds	r3, #1
 8005794:	6123      	str	r3, [r4, #16]
 8005796:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d0a2      	beq.n	80056e4 <_printf_float+0x84>
 800579e:	232d      	movs	r3, #45	; 0x2d
 80057a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80057a4:	e79e      	b.n	80056e4 <_printf_float+0x84>
 80057a6:	9904      	ldr	r1, [sp, #16]
 80057a8:	2947      	cmp	r1, #71	; 0x47
 80057aa:	d1c1      	bne.n	8005730 <_printf_float+0xd0>
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d1bf      	bne.n	8005730 <_printf_float+0xd0>
 80057b0:	2301      	movs	r3, #1
 80057b2:	e7bc      	b.n	800572e <_printf_float+0xce>
 80057b4:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80057b8:	d118      	bne.n	80057ec <_printf_float+0x18c>
 80057ba:	2900      	cmp	r1, #0
 80057bc:	6863      	ldr	r3, [r4, #4]
 80057be:	dd0b      	ble.n	80057d8 <_printf_float+0x178>
 80057c0:	6121      	str	r1, [r4, #16]
 80057c2:	b913      	cbnz	r3, 80057ca <_printf_float+0x16a>
 80057c4:	6822      	ldr	r2, [r4, #0]
 80057c6:	07d0      	lsls	r0, r2, #31
 80057c8:	d502      	bpl.n	80057d0 <_printf_float+0x170>
 80057ca:	3301      	adds	r3, #1
 80057cc:	440b      	add	r3, r1
 80057ce:	6123      	str	r3, [r4, #16]
 80057d0:	2300      	movs	r3, #0
 80057d2:	65a1      	str	r1, [r4, #88]	; 0x58
 80057d4:	9304      	str	r3, [sp, #16]
 80057d6:	e7de      	b.n	8005796 <_printf_float+0x136>
 80057d8:	b913      	cbnz	r3, 80057e0 <_printf_float+0x180>
 80057da:	6822      	ldr	r2, [r4, #0]
 80057dc:	07d2      	lsls	r2, r2, #31
 80057de:	d501      	bpl.n	80057e4 <_printf_float+0x184>
 80057e0:	3302      	adds	r3, #2
 80057e2:	e7f4      	b.n	80057ce <_printf_float+0x16e>
 80057e4:	2301      	movs	r3, #1
 80057e6:	e7f2      	b.n	80057ce <_printf_float+0x16e>
 80057e8:	f04f 0967 	mov.w	r9, #103	; 0x67
 80057ec:	9b08      	ldr	r3, [sp, #32]
 80057ee:	4299      	cmp	r1, r3
 80057f0:	db05      	blt.n	80057fe <_printf_float+0x19e>
 80057f2:	6823      	ldr	r3, [r4, #0]
 80057f4:	6121      	str	r1, [r4, #16]
 80057f6:	07d8      	lsls	r0, r3, #31
 80057f8:	d5ea      	bpl.n	80057d0 <_printf_float+0x170>
 80057fa:	1c4b      	adds	r3, r1, #1
 80057fc:	e7e7      	b.n	80057ce <_printf_float+0x16e>
 80057fe:	2900      	cmp	r1, #0
 8005800:	bfd4      	ite	le
 8005802:	f1c1 0202 	rsble	r2, r1, #2
 8005806:	2201      	movgt	r2, #1
 8005808:	4413      	add	r3, r2
 800580a:	e7e0      	b.n	80057ce <_printf_float+0x16e>
 800580c:	6823      	ldr	r3, [r4, #0]
 800580e:	055a      	lsls	r2, r3, #21
 8005810:	d407      	bmi.n	8005822 <_printf_float+0x1c2>
 8005812:	6923      	ldr	r3, [r4, #16]
 8005814:	4642      	mov	r2, r8
 8005816:	4631      	mov	r1, r6
 8005818:	4628      	mov	r0, r5
 800581a:	47b8      	blx	r7
 800581c:	3001      	adds	r0, #1
 800581e:	d12a      	bne.n	8005876 <_printf_float+0x216>
 8005820:	e76a      	b.n	80056f8 <_printf_float+0x98>
 8005822:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005826:	f240 80e0 	bls.w	80059ea <_printf_float+0x38a>
 800582a:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800582e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005836:	d133      	bne.n	80058a0 <_printf_float+0x240>
 8005838:	4a37      	ldr	r2, [pc, #220]	; (8005918 <_printf_float+0x2b8>)
 800583a:	2301      	movs	r3, #1
 800583c:	4631      	mov	r1, r6
 800583e:	4628      	mov	r0, r5
 8005840:	47b8      	blx	r7
 8005842:	3001      	adds	r0, #1
 8005844:	f43f af58 	beq.w	80056f8 <_printf_float+0x98>
 8005848:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800584c:	429a      	cmp	r2, r3
 800584e:	db02      	blt.n	8005856 <_printf_float+0x1f6>
 8005850:	6823      	ldr	r3, [r4, #0]
 8005852:	07d8      	lsls	r0, r3, #31
 8005854:	d50f      	bpl.n	8005876 <_printf_float+0x216>
 8005856:	4653      	mov	r3, sl
 8005858:	465a      	mov	r2, fp
 800585a:	4631      	mov	r1, r6
 800585c:	4628      	mov	r0, r5
 800585e:	47b8      	blx	r7
 8005860:	3001      	adds	r0, #1
 8005862:	f43f af49 	beq.w	80056f8 <_printf_float+0x98>
 8005866:	f04f 0800 	mov.w	r8, #0
 800586a:	f104 091a 	add.w	r9, r4, #26
 800586e:	9b08      	ldr	r3, [sp, #32]
 8005870:	3b01      	subs	r3, #1
 8005872:	4543      	cmp	r3, r8
 8005874:	dc09      	bgt.n	800588a <_printf_float+0x22a>
 8005876:	6823      	ldr	r3, [r4, #0]
 8005878:	079b      	lsls	r3, r3, #30
 800587a:	f100 8106 	bmi.w	8005a8a <_printf_float+0x42a>
 800587e:	68e0      	ldr	r0, [r4, #12]
 8005880:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005882:	4298      	cmp	r0, r3
 8005884:	bfb8      	it	lt
 8005886:	4618      	movlt	r0, r3
 8005888:	e738      	b.n	80056fc <_printf_float+0x9c>
 800588a:	2301      	movs	r3, #1
 800588c:	464a      	mov	r2, r9
 800588e:	4631      	mov	r1, r6
 8005890:	4628      	mov	r0, r5
 8005892:	47b8      	blx	r7
 8005894:	3001      	adds	r0, #1
 8005896:	f43f af2f 	beq.w	80056f8 <_printf_float+0x98>
 800589a:	f108 0801 	add.w	r8, r8, #1
 800589e:	e7e6      	b.n	800586e <_printf_float+0x20e>
 80058a0:	9b07      	ldr	r3, [sp, #28]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	dc3a      	bgt.n	800591c <_printf_float+0x2bc>
 80058a6:	4a1c      	ldr	r2, [pc, #112]	; (8005918 <_printf_float+0x2b8>)
 80058a8:	2301      	movs	r3, #1
 80058aa:	4631      	mov	r1, r6
 80058ac:	4628      	mov	r0, r5
 80058ae:	47b8      	blx	r7
 80058b0:	3001      	adds	r0, #1
 80058b2:	f43f af21 	beq.w	80056f8 <_printf_float+0x98>
 80058b6:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	d102      	bne.n	80058c4 <_printf_float+0x264>
 80058be:	6823      	ldr	r3, [r4, #0]
 80058c0:	07d9      	lsls	r1, r3, #31
 80058c2:	d5d8      	bpl.n	8005876 <_printf_float+0x216>
 80058c4:	4653      	mov	r3, sl
 80058c6:	465a      	mov	r2, fp
 80058c8:	4631      	mov	r1, r6
 80058ca:	4628      	mov	r0, r5
 80058cc:	47b8      	blx	r7
 80058ce:	3001      	adds	r0, #1
 80058d0:	f43f af12 	beq.w	80056f8 <_printf_float+0x98>
 80058d4:	f04f 0900 	mov.w	r9, #0
 80058d8:	f104 0a1a 	add.w	sl, r4, #26
 80058dc:	9b07      	ldr	r3, [sp, #28]
 80058de:	425b      	negs	r3, r3
 80058e0:	454b      	cmp	r3, r9
 80058e2:	dc01      	bgt.n	80058e8 <_printf_float+0x288>
 80058e4:	9b08      	ldr	r3, [sp, #32]
 80058e6:	e795      	b.n	8005814 <_printf_float+0x1b4>
 80058e8:	2301      	movs	r3, #1
 80058ea:	4652      	mov	r2, sl
 80058ec:	4631      	mov	r1, r6
 80058ee:	4628      	mov	r0, r5
 80058f0:	47b8      	blx	r7
 80058f2:	3001      	adds	r0, #1
 80058f4:	f43f af00 	beq.w	80056f8 <_printf_float+0x98>
 80058f8:	f109 0901 	add.w	r9, r9, #1
 80058fc:	e7ee      	b.n	80058dc <_printf_float+0x27c>
 80058fe:	bf00      	nop
 8005900:	ffffffff 	.word	0xffffffff
 8005904:	7fefffff 	.word	0x7fefffff
 8005908:	08009b68 	.word	0x08009b68
 800590c:	08009b6c 	.word	0x08009b6c
 8005910:	08009b70 	.word	0x08009b70
 8005914:	08009b74 	.word	0x08009b74
 8005918:	08009b78 	.word	0x08009b78
 800591c:	9a08      	ldr	r2, [sp, #32]
 800591e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005920:	429a      	cmp	r2, r3
 8005922:	bfa8      	it	ge
 8005924:	461a      	movge	r2, r3
 8005926:	2a00      	cmp	r2, #0
 8005928:	4691      	mov	r9, r2
 800592a:	dc38      	bgt.n	800599e <_printf_float+0x33e>
 800592c:	2300      	movs	r3, #0
 800592e:	9305      	str	r3, [sp, #20]
 8005930:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005934:	f104 021a 	add.w	r2, r4, #26
 8005938:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800593a:	9905      	ldr	r1, [sp, #20]
 800593c:	9304      	str	r3, [sp, #16]
 800593e:	eba3 0309 	sub.w	r3, r3, r9
 8005942:	428b      	cmp	r3, r1
 8005944:	dc33      	bgt.n	80059ae <_printf_float+0x34e>
 8005946:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800594a:	429a      	cmp	r2, r3
 800594c:	db3c      	blt.n	80059c8 <_printf_float+0x368>
 800594e:	6823      	ldr	r3, [r4, #0]
 8005950:	07da      	lsls	r2, r3, #31
 8005952:	d439      	bmi.n	80059c8 <_printf_float+0x368>
 8005954:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8005958:	eba2 0903 	sub.w	r9, r2, r3
 800595c:	9b04      	ldr	r3, [sp, #16]
 800595e:	1ad2      	subs	r2, r2, r3
 8005960:	4591      	cmp	r9, r2
 8005962:	bfa8      	it	ge
 8005964:	4691      	movge	r9, r2
 8005966:	f1b9 0f00 	cmp.w	r9, #0
 800596a:	dc35      	bgt.n	80059d8 <_printf_float+0x378>
 800596c:	f04f 0800 	mov.w	r8, #0
 8005970:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005974:	f104 0a1a 	add.w	sl, r4, #26
 8005978:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800597c:	1a9b      	subs	r3, r3, r2
 800597e:	eba3 0309 	sub.w	r3, r3, r9
 8005982:	4543      	cmp	r3, r8
 8005984:	f77f af77 	ble.w	8005876 <_printf_float+0x216>
 8005988:	2301      	movs	r3, #1
 800598a:	4652      	mov	r2, sl
 800598c:	4631      	mov	r1, r6
 800598e:	4628      	mov	r0, r5
 8005990:	47b8      	blx	r7
 8005992:	3001      	adds	r0, #1
 8005994:	f43f aeb0 	beq.w	80056f8 <_printf_float+0x98>
 8005998:	f108 0801 	add.w	r8, r8, #1
 800599c:	e7ec      	b.n	8005978 <_printf_float+0x318>
 800599e:	4613      	mov	r3, r2
 80059a0:	4631      	mov	r1, r6
 80059a2:	4642      	mov	r2, r8
 80059a4:	4628      	mov	r0, r5
 80059a6:	47b8      	blx	r7
 80059a8:	3001      	adds	r0, #1
 80059aa:	d1bf      	bne.n	800592c <_printf_float+0x2cc>
 80059ac:	e6a4      	b.n	80056f8 <_printf_float+0x98>
 80059ae:	2301      	movs	r3, #1
 80059b0:	4631      	mov	r1, r6
 80059b2:	4628      	mov	r0, r5
 80059b4:	9204      	str	r2, [sp, #16]
 80059b6:	47b8      	blx	r7
 80059b8:	3001      	adds	r0, #1
 80059ba:	f43f ae9d 	beq.w	80056f8 <_printf_float+0x98>
 80059be:	9b05      	ldr	r3, [sp, #20]
 80059c0:	9a04      	ldr	r2, [sp, #16]
 80059c2:	3301      	adds	r3, #1
 80059c4:	9305      	str	r3, [sp, #20]
 80059c6:	e7b7      	b.n	8005938 <_printf_float+0x2d8>
 80059c8:	4653      	mov	r3, sl
 80059ca:	465a      	mov	r2, fp
 80059cc:	4631      	mov	r1, r6
 80059ce:	4628      	mov	r0, r5
 80059d0:	47b8      	blx	r7
 80059d2:	3001      	adds	r0, #1
 80059d4:	d1be      	bne.n	8005954 <_printf_float+0x2f4>
 80059d6:	e68f      	b.n	80056f8 <_printf_float+0x98>
 80059d8:	9a04      	ldr	r2, [sp, #16]
 80059da:	464b      	mov	r3, r9
 80059dc:	4442      	add	r2, r8
 80059de:	4631      	mov	r1, r6
 80059e0:	4628      	mov	r0, r5
 80059e2:	47b8      	blx	r7
 80059e4:	3001      	adds	r0, #1
 80059e6:	d1c1      	bne.n	800596c <_printf_float+0x30c>
 80059e8:	e686      	b.n	80056f8 <_printf_float+0x98>
 80059ea:	9a08      	ldr	r2, [sp, #32]
 80059ec:	2a01      	cmp	r2, #1
 80059ee:	dc01      	bgt.n	80059f4 <_printf_float+0x394>
 80059f0:	07db      	lsls	r3, r3, #31
 80059f2:	d537      	bpl.n	8005a64 <_printf_float+0x404>
 80059f4:	2301      	movs	r3, #1
 80059f6:	4642      	mov	r2, r8
 80059f8:	4631      	mov	r1, r6
 80059fa:	4628      	mov	r0, r5
 80059fc:	47b8      	blx	r7
 80059fe:	3001      	adds	r0, #1
 8005a00:	f43f ae7a 	beq.w	80056f8 <_printf_float+0x98>
 8005a04:	4653      	mov	r3, sl
 8005a06:	465a      	mov	r2, fp
 8005a08:	4631      	mov	r1, r6
 8005a0a:	4628      	mov	r0, r5
 8005a0c:	47b8      	blx	r7
 8005a0e:	3001      	adds	r0, #1
 8005a10:	f43f ae72 	beq.w	80056f8 <_printf_float+0x98>
 8005a14:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8005a18:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005a1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a20:	9b08      	ldr	r3, [sp, #32]
 8005a22:	d01a      	beq.n	8005a5a <_printf_float+0x3fa>
 8005a24:	3b01      	subs	r3, #1
 8005a26:	f108 0201 	add.w	r2, r8, #1
 8005a2a:	4631      	mov	r1, r6
 8005a2c:	4628      	mov	r0, r5
 8005a2e:	47b8      	blx	r7
 8005a30:	3001      	adds	r0, #1
 8005a32:	d10e      	bne.n	8005a52 <_printf_float+0x3f2>
 8005a34:	e660      	b.n	80056f8 <_printf_float+0x98>
 8005a36:	2301      	movs	r3, #1
 8005a38:	464a      	mov	r2, r9
 8005a3a:	4631      	mov	r1, r6
 8005a3c:	4628      	mov	r0, r5
 8005a3e:	47b8      	blx	r7
 8005a40:	3001      	adds	r0, #1
 8005a42:	f43f ae59 	beq.w	80056f8 <_printf_float+0x98>
 8005a46:	f108 0801 	add.w	r8, r8, #1
 8005a4a:	9b08      	ldr	r3, [sp, #32]
 8005a4c:	3b01      	subs	r3, #1
 8005a4e:	4543      	cmp	r3, r8
 8005a50:	dcf1      	bgt.n	8005a36 <_printf_float+0x3d6>
 8005a52:	9b04      	ldr	r3, [sp, #16]
 8005a54:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005a58:	e6dd      	b.n	8005816 <_printf_float+0x1b6>
 8005a5a:	f04f 0800 	mov.w	r8, #0
 8005a5e:	f104 091a 	add.w	r9, r4, #26
 8005a62:	e7f2      	b.n	8005a4a <_printf_float+0x3ea>
 8005a64:	2301      	movs	r3, #1
 8005a66:	4642      	mov	r2, r8
 8005a68:	e7df      	b.n	8005a2a <_printf_float+0x3ca>
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	464a      	mov	r2, r9
 8005a6e:	4631      	mov	r1, r6
 8005a70:	4628      	mov	r0, r5
 8005a72:	47b8      	blx	r7
 8005a74:	3001      	adds	r0, #1
 8005a76:	f43f ae3f 	beq.w	80056f8 <_printf_float+0x98>
 8005a7a:	f108 0801 	add.w	r8, r8, #1
 8005a7e:	68e3      	ldr	r3, [r4, #12]
 8005a80:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005a82:	1a5b      	subs	r3, r3, r1
 8005a84:	4543      	cmp	r3, r8
 8005a86:	dcf0      	bgt.n	8005a6a <_printf_float+0x40a>
 8005a88:	e6f9      	b.n	800587e <_printf_float+0x21e>
 8005a8a:	f04f 0800 	mov.w	r8, #0
 8005a8e:	f104 0919 	add.w	r9, r4, #25
 8005a92:	e7f4      	b.n	8005a7e <_printf_float+0x41e>

08005a94 <_printf_common>:
 8005a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a98:	4616      	mov	r6, r2
 8005a9a:	4699      	mov	r9, r3
 8005a9c:	688a      	ldr	r2, [r1, #8]
 8005a9e:	690b      	ldr	r3, [r1, #16]
 8005aa0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	bfb8      	it	lt
 8005aa8:	4613      	movlt	r3, r2
 8005aaa:	6033      	str	r3, [r6, #0]
 8005aac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005ab0:	4607      	mov	r7, r0
 8005ab2:	460c      	mov	r4, r1
 8005ab4:	b10a      	cbz	r2, 8005aba <_printf_common+0x26>
 8005ab6:	3301      	adds	r3, #1
 8005ab8:	6033      	str	r3, [r6, #0]
 8005aba:	6823      	ldr	r3, [r4, #0]
 8005abc:	0699      	lsls	r1, r3, #26
 8005abe:	bf42      	ittt	mi
 8005ac0:	6833      	ldrmi	r3, [r6, #0]
 8005ac2:	3302      	addmi	r3, #2
 8005ac4:	6033      	strmi	r3, [r6, #0]
 8005ac6:	6825      	ldr	r5, [r4, #0]
 8005ac8:	f015 0506 	ands.w	r5, r5, #6
 8005acc:	d106      	bne.n	8005adc <_printf_common+0x48>
 8005ace:	f104 0a19 	add.w	sl, r4, #25
 8005ad2:	68e3      	ldr	r3, [r4, #12]
 8005ad4:	6832      	ldr	r2, [r6, #0]
 8005ad6:	1a9b      	subs	r3, r3, r2
 8005ad8:	42ab      	cmp	r3, r5
 8005ada:	dc26      	bgt.n	8005b2a <_printf_common+0x96>
 8005adc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005ae0:	1e13      	subs	r3, r2, #0
 8005ae2:	6822      	ldr	r2, [r4, #0]
 8005ae4:	bf18      	it	ne
 8005ae6:	2301      	movne	r3, #1
 8005ae8:	0692      	lsls	r2, r2, #26
 8005aea:	d42b      	bmi.n	8005b44 <_printf_common+0xb0>
 8005aec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005af0:	4649      	mov	r1, r9
 8005af2:	4638      	mov	r0, r7
 8005af4:	47c0      	blx	r8
 8005af6:	3001      	adds	r0, #1
 8005af8:	d01e      	beq.n	8005b38 <_printf_common+0xa4>
 8005afa:	6823      	ldr	r3, [r4, #0]
 8005afc:	6922      	ldr	r2, [r4, #16]
 8005afe:	f003 0306 	and.w	r3, r3, #6
 8005b02:	2b04      	cmp	r3, #4
 8005b04:	bf02      	ittt	eq
 8005b06:	68e5      	ldreq	r5, [r4, #12]
 8005b08:	6833      	ldreq	r3, [r6, #0]
 8005b0a:	1aed      	subeq	r5, r5, r3
 8005b0c:	68a3      	ldr	r3, [r4, #8]
 8005b0e:	bf0c      	ite	eq
 8005b10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b14:	2500      	movne	r5, #0
 8005b16:	4293      	cmp	r3, r2
 8005b18:	bfc4      	itt	gt
 8005b1a:	1a9b      	subgt	r3, r3, r2
 8005b1c:	18ed      	addgt	r5, r5, r3
 8005b1e:	2600      	movs	r6, #0
 8005b20:	341a      	adds	r4, #26
 8005b22:	42b5      	cmp	r5, r6
 8005b24:	d11a      	bne.n	8005b5c <_printf_common+0xc8>
 8005b26:	2000      	movs	r0, #0
 8005b28:	e008      	b.n	8005b3c <_printf_common+0xa8>
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	4652      	mov	r2, sl
 8005b2e:	4649      	mov	r1, r9
 8005b30:	4638      	mov	r0, r7
 8005b32:	47c0      	blx	r8
 8005b34:	3001      	adds	r0, #1
 8005b36:	d103      	bne.n	8005b40 <_printf_common+0xac>
 8005b38:	f04f 30ff 	mov.w	r0, #4294967295
 8005b3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b40:	3501      	adds	r5, #1
 8005b42:	e7c6      	b.n	8005ad2 <_printf_common+0x3e>
 8005b44:	18e1      	adds	r1, r4, r3
 8005b46:	1c5a      	adds	r2, r3, #1
 8005b48:	2030      	movs	r0, #48	; 0x30
 8005b4a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005b4e:	4422      	add	r2, r4
 8005b50:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005b54:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005b58:	3302      	adds	r3, #2
 8005b5a:	e7c7      	b.n	8005aec <_printf_common+0x58>
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	4622      	mov	r2, r4
 8005b60:	4649      	mov	r1, r9
 8005b62:	4638      	mov	r0, r7
 8005b64:	47c0      	blx	r8
 8005b66:	3001      	adds	r0, #1
 8005b68:	d0e6      	beq.n	8005b38 <_printf_common+0xa4>
 8005b6a:	3601      	adds	r6, #1
 8005b6c:	e7d9      	b.n	8005b22 <_printf_common+0x8e>
	...

08005b70 <_printf_i>:
 8005b70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b74:	7e0f      	ldrb	r7, [r1, #24]
 8005b76:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005b78:	2f78      	cmp	r7, #120	; 0x78
 8005b7a:	4691      	mov	r9, r2
 8005b7c:	4680      	mov	r8, r0
 8005b7e:	460c      	mov	r4, r1
 8005b80:	469a      	mov	sl, r3
 8005b82:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005b86:	d807      	bhi.n	8005b98 <_printf_i+0x28>
 8005b88:	2f62      	cmp	r7, #98	; 0x62
 8005b8a:	d80a      	bhi.n	8005ba2 <_printf_i+0x32>
 8005b8c:	2f00      	cmp	r7, #0
 8005b8e:	f000 80d4 	beq.w	8005d3a <_printf_i+0x1ca>
 8005b92:	2f58      	cmp	r7, #88	; 0x58
 8005b94:	f000 80c0 	beq.w	8005d18 <_printf_i+0x1a8>
 8005b98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005ba0:	e03a      	b.n	8005c18 <_printf_i+0xa8>
 8005ba2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005ba6:	2b15      	cmp	r3, #21
 8005ba8:	d8f6      	bhi.n	8005b98 <_printf_i+0x28>
 8005baa:	a101      	add	r1, pc, #4	; (adr r1, 8005bb0 <_printf_i+0x40>)
 8005bac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005bb0:	08005c09 	.word	0x08005c09
 8005bb4:	08005c1d 	.word	0x08005c1d
 8005bb8:	08005b99 	.word	0x08005b99
 8005bbc:	08005b99 	.word	0x08005b99
 8005bc0:	08005b99 	.word	0x08005b99
 8005bc4:	08005b99 	.word	0x08005b99
 8005bc8:	08005c1d 	.word	0x08005c1d
 8005bcc:	08005b99 	.word	0x08005b99
 8005bd0:	08005b99 	.word	0x08005b99
 8005bd4:	08005b99 	.word	0x08005b99
 8005bd8:	08005b99 	.word	0x08005b99
 8005bdc:	08005d21 	.word	0x08005d21
 8005be0:	08005c49 	.word	0x08005c49
 8005be4:	08005cdb 	.word	0x08005cdb
 8005be8:	08005b99 	.word	0x08005b99
 8005bec:	08005b99 	.word	0x08005b99
 8005bf0:	08005d43 	.word	0x08005d43
 8005bf4:	08005b99 	.word	0x08005b99
 8005bf8:	08005c49 	.word	0x08005c49
 8005bfc:	08005b99 	.word	0x08005b99
 8005c00:	08005b99 	.word	0x08005b99
 8005c04:	08005ce3 	.word	0x08005ce3
 8005c08:	682b      	ldr	r3, [r5, #0]
 8005c0a:	1d1a      	adds	r2, r3, #4
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	602a      	str	r2, [r5, #0]
 8005c10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e09f      	b.n	8005d5c <_printf_i+0x1ec>
 8005c1c:	6820      	ldr	r0, [r4, #0]
 8005c1e:	682b      	ldr	r3, [r5, #0]
 8005c20:	0607      	lsls	r7, r0, #24
 8005c22:	f103 0104 	add.w	r1, r3, #4
 8005c26:	6029      	str	r1, [r5, #0]
 8005c28:	d501      	bpl.n	8005c2e <_printf_i+0xbe>
 8005c2a:	681e      	ldr	r6, [r3, #0]
 8005c2c:	e003      	b.n	8005c36 <_printf_i+0xc6>
 8005c2e:	0646      	lsls	r6, r0, #25
 8005c30:	d5fb      	bpl.n	8005c2a <_printf_i+0xba>
 8005c32:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005c36:	2e00      	cmp	r6, #0
 8005c38:	da03      	bge.n	8005c42 <_printf_i+0xd2>
 8005c3a:	232d      	movs	r3, #45	; 0x2d
 8005c3c:	4276      	negs	r6, r6
 8005c3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c42:	485a      	ldr	r0, [pc, #360]	; (8005dac <_printf_i+0x23c>)
 8005c44:	230a      	movs	r3, #10
 8005c46:	e012      	b.n	8005c6e <_printf_i+0xfe>
 8005c48:	682b      	ldr	r3, [r5, #0]
 8005c4a:	6820      	ldr	r0, [r4, #0]
 8005c4c:	1d19      	adds	r1, r3, #4
 8005c4e:	6029      	str	r1, [r5, #0]
 8005c50:	0605      	lsls	r5, r0, #24
 8005c52:	d501      	bpl.n	8005c58 <_printf_i+0xe8>
 8005c54:	681e      	ldr	r6, [r3, #0]
 8005c56:	e002      	b.n	8005c5e <_printf_i+0xee>
 8005c58:	0641      	lsls	r1, r0, #25
 8005c5a:	d5fb      	bpl.n	8005c54 <_printf_i+0xe4>
 8005c5c:	881e      	ldrh	r6, [r3, #0]
 8005c5e:	4853      	ldr	r0, [pc, #332]	; (8005dac <_printf_i+0x23c>)
 8005c60:	2f6f      	cmp	r7, #111	; 0x6f
 8005c62:	bf0c      	ite	eq
 8005c64:	2308      	moveq	r3, #8
 8005c66:	230a      	movne	r3, #10
 8005c68:	2100      	movs	r1, #0
 8005c6a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005c6e:	6865      	ldr	r5, [r4, #4]
 8005c70:	60a5      	str	r5, [r4, #8]
 8005c72:	2d00      	cmp	r5, #0
 8005c74:	bfa2      	ittt	ge
 8005c76:	6821      	ldrge	r1, [r4, #0]
 8005c78:	f021 0104 	bicge.w	r1, r1, #4
 8005c7c:	6021      	strge	r1, [r4, #0]
 8005c7e:	b90e      	cbnz	r6, 8005c84 <_printf_i+0x114>
 8005c80:	2d00      	cmp	r5, #0
 8005c82:	d04b      	beq.n	8005d1c <_printf_i+0x1ac>
 8005c84:	4615      	mov	r5, r2
 8005c86:	fbb6 f1f3 	udiv	r1, r6, r3
 8005c8a:	fb03 6711 	mls	r7, r3, r1, r6
 8005c8e:	5dc7      	ldrb	r7, [r0, r7]
 8005c90:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005c94:	4637      	mov	r7, r6
 8005c96:	42bb      	cmp	r3, r7
 8005c98:	460e      	mov	r6, r1
 8005c9a:	d9f4      	bls.n	8005c86 <_printf_i+0x116>
 8005c9c:	2b08      	cmp	r3, #8
 8005c9e:	d10b      	bne.n	8005cb8 <_printf_i+0x148>
 8005ca0:	6823      	ldr	r3, [r4, #0]
 8005ca2:	07de      	lsls	r6, r3, #31
 8005ca4:	d508      	bpl.n	8005cb8 <_printf_i+0x148>
 8005ca6:	6923      	ldr	r3, [r4, #16]
 8005ca8:	6861      	ldr	r1, [r4, #4]
 8005caa:	4299      	cmp	r1, r3
 8005cac:	bfde      	ittt	le
 8005cae:	2330      	movle	r3, #48	; 0x30
 8005cb0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005cb4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005cb8:	1b52      	subs	r2, r2, r5
 8005cba:	6122      	str	r2, [r4, #16]
 8005cbc:	f8cd a000 	str.w	sl, [sp]
 8005cc0:	464b      	mov	r3, r9
 8005cc2:	aa03      	add	r2, sp, #12
 8005cc4:	4621      	mov	r1, r4
 8005cc6:	4640      	mov	r0, r8
 8005cc8:	f7ff fee4 	bl	8005a94 <_printf_common>
 8005ccc:	3001      	adds	r0, #1
 8005cce:	d14a      	bne.n	8005d66 <_printf_i+0x1f6>
 8005cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8005cd4:	b004      	add	sp, #16
 8005cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cda:	6823      	ldr	r3, [r4, #0]
 8005cdc:	f043 0320 	orr.w	r3, r3, #32
 8005ce0:	6023      	str	r3, [r4, #0]
 8005ce2:	4833      	ldr	r0, [pc, #204]	; (8005db0 <_printf_i+0x240>)
 8005ce4:	2778      	movs	r7, #120	; 0x78
 8005ce6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005cea:	6823      	ldr	r3, [r4, #0]
 8005cec:	6829      	ldr	r1, [r5, #0]
 8005cee:	061f      	lsls	r7, r3, #24
 8005cf0:	f851 6b04 	ldr.w	r6, [r1], #4
 8005cf4:	d402      	bmi.n	8005cfc <_printf_i+0x18c>
 8005cf6:	065f      	lsls	r7, r3, #25
 8005cf8:	bf48      	it	mi
 8005cfa:	b2b6      	uxthmi	r6, r6
 8005cfc:	07df      	lsls	r7, r3, #31
 8005cfe:	bf48      	it	mi
 8005d00:	f043 0320 	orrmi.w	r3, r3, #32
 8005d04:	6029      	str	r1, [r5, #0]
 8005d06:	bf48      	it	mi
 8005d08:	6023      	strmi	r3, [r4, #0]
 8005d0a:	b91e      	cbnz	r6, 8005d14 <_printf_i+0x1a4>
 8005d0c:	6823      	ldr	r3, [r4, #0]
 8005d0e:	f023 0320 	bic.w	r3, r3, #32
 8005d12:	6023      	str	r3, [r4, #0]
 8005d14:	2310      	movs	r3, #16
 8005d16:	e7a7      	b.n	8005c68 <_printf_i+0xf8>
 8005d18:	4824      	ldr	r0, [pc, #144]	; (8005dac <_printf_i+0x23c>)
 8005d1a:	e7e4      	b.n	8005ce6 <_printf_i+0x176>
 8005d1c:	4615      	mov	r5, r2
 8005d1e:	e7bd      	b.n	8005c9c <_printf_i+0x12c>
 8005d20:	682b      	ldr	r3, [r5, #0]
 8005d22:	6826      	ldr	r6, [r4, #0]
 8005d24:	6961      	ldr	r1, [r4, #20]
 8005d26:	1d18      	adds	r0, r3, #4
 8005d28:	6028      	str	r0, [r5, #0]
 8005d2a:	0635      	lsls	r5, r6, #24
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	d501      	bpl.n	8005d34 <_printf_i+0x1c4>
 8005d30:	6019      	str	r1, [r3, #0]
 8005d32:	e002      	b.n	8005d3a <_printf_i+0x1ca>
 8005d34:	0670      	lsls	r0, r6, #25
 8005d36:	d5fb      	bpl.n	8005d30 <_printf_i+0x1c0>
 8005d38:	8019      	strh	r1, [r3, #0]
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	6123      	str	r3, [r4, #16]
 8005d3e:	4615      	mov	r5, r2
 8005d40:	e7bc      	b.n	8005cbc <_printf_i+0x14c>
 8005d42:	682b      	ldr	r3, [r5, #0]
 8005d44:	1d1a      	adds	r2, r3, #4
 8005d46:	602a      	str	r2, [r5, #0]
 8005d48:	681d      	ldr	r5, [r3, #0]
 8005d4a:	6862      	ldr	r2, [r4, #4]
 8005d4c:	2100      	movs	r1, #0
 8005d4e:	4628      	mov	r0, r5
 8005d50:	f7fa fa76 	bl	8000240 <memchr>
 8005d54:	b108      	cbz	r0, 8005d5a <_printf_i+0x1ea>
 8005d56:	1b40      	subs	r0, r0, r5
 8005d58:	6060      	str	r0, [r4, #4]
 8005d5a:	6863      	ldr	r3, [r4, #4]
 8005d5c:	6123      	str	r3, [r4, #16]
 8005d5e:	2300      	movs	r3, #0
 8005d60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d64:	e7aa      	b.n	8005cbc <_printf_i+0x14c>
 8005d66:	6923      	ldr	r3, [r4, #16]
 8005d68:	462a      	mov	r2, r5
 8005d6a:	4649      	mov	r1, r9
 8005d6c:	4640      	mov	r0, r8
 8005d6e:	47d0      	blx	sl
 8005d70:	3001      	adds	r0, #1
 8005d72:	d0ad      	beq.n	8005cd0 <_printf_i+0x160>
 8005d74:	6823      	ldr	r3, [r4, #0]
 8005d76:	079b      	lsls	r3, r3, #30
 8005d78:	d413      	bmi.n	8005da2 <_printf_i+0x232>
 8005d7a:	68e0      	ldr	r0, [r4, #12]
 8005d7c:	9b03      	ldr	r3, [sp, #12]
 8005d7e:	4298      	cmp	r0, r3
 8005d80:	bfb8      	it	lt
 8005d82:	4618      	movlt	r0, r3
 8005d84:	e7a6      	b.n	8005cd4 <_printf_i+0x164>
 8005d86:	2301      	movs	r3, #1
 8005d88:	4632      	mov	r2, r6
 8005d8a:	4649      	mov	r1, r9
 8005d8c:	4640      	mov	r0, r8
 8005d8e:	47d0      	blx	sl
 8005d90:	3001      	adds	r0, #1
 8005d92:	d09d      	beq.n	8005cd0 <_printf_i+0x160>
 8005d94:	3501      	adds	r5, #1
 8005d96:	68e3      	ldr	r3, [r4, #12]
 8005d98:	9903      	ldr	r1, [sp, #12]
 8005d9a:	1a5b      	subs	r3, r3, r1
 8005d9c:	42ab      	cmp	r3, r5
 8005d9e:	dcf2      	bgt.n	8005d86 <_printf_i+0x216>
 8005da0:	e7eb      	b.n	8005d7a <_printf_i+0x20a>
 8005da2:	2500      	movs	r5, #0
 8005da4:	f104 0619 	add.w	r6, r4, #25
 8005da8:	e7f5      	b.n	8005d96 <_printf_i+0x226>
 8005daa:	bf00      	nop
 8005dac:	08009b7a 	.word	0x08009b7a
 8005db0:	08009b8b 	.word	0x08009b8b

08005db4 <_scanf_float>:
 8005db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005db8:	b087      	sub	sp, #28
 8005dba:	4617      	mov	r7, r2
 8005dbc:	9303      	str	r3, [sp, #12]
 8005dbe:	688b      	ldr	r3, [r1, #8]
 8005dc0:	1e5a      	subs	r2, r3, #1
 8005dc2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005dc6:	bf83      	ittte	hi
 8005dc8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005dcc:	195b      	addhi	r3, r3, r5
 8005dce:	9302      	strhi	r3, [sp, #8]
 8005dd0:	2300      	movls	r3, #0
 8005dd2:	bf86      	itte	hi
 8005dd4:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005dd8:	608b      	strhi	r3, [r1, #8]
 8005dda:	9302      	strls	r3, [sp, #8]
 8005ddc:	680b      	ldr	r3, [r1, #0]
 8005dde:	468b      	mov	fp, r1
 8005de0:	2500      	movs	r5, #0
 8005de2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005de6:	f84b 3b1c 	str.w	r3, [fp], #28
 8005dea:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005dee:	4680      	mov	r8, r0
 8005df0:	460c      	mov	r4, r1
 8005df2:	465e      	mov	r6, fp
 8005df4:	46aa      	mov	sl, r5
 8005df6:	46a9      	mov	r9, r5
 8005df8:	9501      	str	r5, [sp, #4]
 8005dfa:	68a2      	ldr	r2, [r4, #8]
 8005dfc:	b152      	cbz	r2, 8005e14 <_scanf_float+0x60>
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	781b      	ldrb	r3, [r3, #0]
 8005e02:	2b4e      	cmp	r3, #78	; 0x4e
 8005e04:	d864      	bhi.n	8005ed0 <_scanf_float+0x11c>
 8005e06:	2b40      	cmp	r3, #64	; 0x40
 8005e08:	d83c      	bhi.n	8005e84 <_scanf_float+0xd0>
 8005e0a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005e0e:	b2c8      	uxtb	r0, r1
 8005e10:	280e      	cmp	r0, #14
 8005e12:	d93a      	bls.n	8005e8a <_scanf_float+0xd6>
 8005e14:	f1b9 0f00 	cmp.w	r9, #0
 8005e18:	d003      	beq.n	8005e22 <_scanf_float+0x6e>
 8005e1a:	6823      	ldr	r3, [r4, #0]
 8005e1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e20:	6023      	str	r3, [r4, #0]
 8005e22:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005e26:	f1ba 0f01 	cmp.w	sl, #1
 8005e2a:	f200 8113 	bhi.w	8006054 <_scanf_float+0x2a0>
 8005e2e:	455e      	cmp	r6, fp
 8005e30:	f200 8105 	bhi.w	800603e <_scanf_float+0x28a>
 8005e34:	2501      	movs	r5, #1
 8005e36:	4628      	mov	r0, r5
 8005e38:	b007      	add	sp, #28
 8005e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e3e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005e42:	2a0d      	cmp	r2, #13
 8005e44:	d8e6      	bhi.n	8005e14 <_scanf_float+0x60>
 8005e46:	a101      	add	r1, pc, #4	; (adr r1, 8005e4c <_scanf_float+0x98>)
 8005e48:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005e4c:	08005f8b 	.word	0x08005f8b
 8005e50:	08005e15 	.word	0x08005e15
 8005e54:	08005e15 	.word	0x08005e15
 8005e58:	08005e15 	.word	0x08005e15
 8005e5c:	08005feb 	.word	0x08005feb
 8005e60:	08005fc3 	.word	0x08005fc3
 8005e64:	08005e15 	.word	0x08005e15
 8005e68:	08005e15 	.word	0x08005e15
 8005e6c:	08005f99 	.word	0x08005f99
 8005e70:	08005e15 	.word	0x08005e15
 8005e74:	08005e15 	.word	0x08005e15
 8005e78:	08005e15 	.word	0x08005e15
 8005e7c:	08005e15 	.word	0x08005e15
 8005e80:	08005f51 	.word	0x08005f51
 8005e84:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005e88:	e7db      	b.n	8005e42 <_scanf_float+0x8e>
 8005e8a:	290e      	cmp	r1, #14
 8005e8c:	d8c2      	bhi.n	8005e14 <_scanf_float+0x60>
 8005e8e:	a001      	add	r0, pc, #4	; (adr r0, 8005e94 <_scanf_float+0xe0>)
 8005e90:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005e94:	08005f43 	.word	0x08005f43
 8005e98:	08005e15 	.word	0x08005e15
 8005e9c:	08005f43 	.word	0x08005f43
 8005ea0:	08005fd7 	.word	0x08005fd7
 8005ea4:	08005e15 	.word	0x08005e15
 8005ea8:	08005ef1 	.word	0x08005ef1
 8005eac:	08005f2d 	.word	0x08005f2d
 8005eb0:	08005f2d 	.word	0x08005f2d
 8005eb4:	08005f2d 	.word	0x08005f2d
 8005eb8:	08005f2d 	.word	0x08005f2d
 8005ebc:	08005f2d 	.word	0x08005f2d
 8005ec0:	08005f2d 	.word	0x08005f2d
 8005ec4:	08005f2d 	.word	0x08005f2d
 8005ec8:	08005f2d 	.word	0x08005f2d
 8005ecc:	08005f2d 	.word	0x08005f2d
 8005ed0:	2b6e      	cmp	r3, #110	; 0x6e
 8005ed2:	d809      	bhi.n	8005ee8 <_scanf_float+0x134>
 8005ed4:	2b60      	cmp	r3, #96	; 0x60
 8005ed6:	d8b2      	bhi.n	8005e3e <_scanf_float+0x8a>
 8005ed8:	2b54      	cmp	r3, #84	; 0x54
 8005eda:	d077      	beq.n	8005fcc <_scanf_float+0x218>
 8005edc:	2b59      	cmp	r3, #89	; 0x59
 8005ede:	d199      	bne.n	8005e14 <_scanf_float+0x60>
 8005ee0:	2d07      	cmp	r5, #7
 8005ee2:	d197      	bne.n	8005e14 <_scanf_float+0x60>
 8005ee4:	2508      	movs	r5, #8
 8005ee6:	e029      	b.n	8005f3c <_scanf_float+0x188>
 8005ee8:	2b74      	cmp	r3, #116	; 0x74
 8005eea:	d06f      	beq.n	8005fcc <_scanf_float+0x218>
 8005eec:	2b79      	cmp	r3, #121	; 0x79
 8005eee:	e7f6      	b.n	8005ede <_scanf_float+0x12a>
 8005ef0:	6821      	ldr	r1, [r4, #0]
 8005ef2:	05c8      	lsls	r0, r1, #23
 8005ef4:	d51a      	bpl.n	8005f2c <_scanf_float+0x178>
 8005ef6:	9b02      	ldr	r3, [sp, #8]
 8005ef8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005efc:	6021      	str	r1, [r4, #0]
 8005efe:	f109 0901 	add.w	r9, r9, #1
 8005f02:	b11b      	cbz	r3, 8005f0c <_scanf_float+0x158>
 8005f04:	3b01      	subs	r3, #1
 8005f06:	3201      	adds	r2, #1
 8005f08:	9302      	str	r3, [sp, #8]
 8005f0a:	60a2      	str	r2, [r4, #8]
 8005f0c:	68a3      	ldr	r3, [r4, #8]
 8005f0e:	3b01      	subs	r3, #1
 8005f10:	60a3      	str	r3, [r4, #8]
 8005f12:	6923      	ldr	r3, [r4, #16]
 8005f14:	3301      	adds	r3, #1
 8005f16:	6123      	str	r3, [r4, #16]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	3b01      	subs	r3, #1
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	607b      	str	r3, [r7, #4]
 8005f20:	f340 8084 	ble.w	800602c <_scanf_float+0x278>
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	3301      	adds	r3, #1
 8005f28:	603b      	str	r3, [r7, #0]
 8005f2a:	e766      	b.n	8005dfa <_scanf_float+0x46>
 8005f2c:	eb1a 0f05 	cmn.w	sl, r5
 8005f30:	f47f af70 	bne.w	8005e14 <_scanf_float+0x60>
 8005f34:	6822      	ldr	r2, [r4, #0]
 8005f36:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005f3a:	6022      	str	r2, [r4, #0]
 8005f3c:	f806 3b01 	strb.w	r3, [r6], #1
 8005f40:	e7e4      	b.n	8005f0c <_scanf_float+0x158>
 8005f42:	6822      	ldr	r2, [r4, #0]
 8005f44:	0610      	lsls	r0, r2, #24
 8005f46:	f57f af65 	bpl.w	8005e14 <_scanf_float+0x60>
 8005f4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f4e:	e7f4      	b.n	8005f3a <_scanf_float+0x186>
 8005f50:	f1ba 0f00 	cmp.w	sl, #0
 8005f54:	d10e      	bne.n	8005f74 <_scanf_float+0x1c0>
 8005f56:	f1b9 0f00 	cmp.w	r9, #0
 8005f5a:	d10e      	bne.n	8005f7a <_scanf_float+0x1c6>
 8005f5c:	6822      	ldr	r2, [r4, #0]
 8005f5e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005f62:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005f66:	d108      	bne.n	8005f7a <_scanf_float+0x1c6>
 8005f68:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005f6c:	6022      	str	r2, [r4, #0]
 8005f6e:	f04f 0a01 	mov.w	sl, #1
 8005f72:	e7e3      	b.n	8005f3c <_scanf_float+0x188>
 8005f74:	f1ba 0f02 	cmp.w	sl, #2
 8005f78:	d055      	beq.n	8006026 <_scanf_float+0x272>
 8005f7a:	2d01      	cmp	r5, #1
 8005f7c:	d002      	beq.n	8005f84 <_scanf_float+0x1d0>
 8005f7e:	2d04      	cmp	r5, #4
 8005f80:	f47f af48 	bne.w	8005e14 <_scanf_float+0x60>
 8005f84:	3501      	adds	r5, #1
 8005f86:	b2ed      	uxtb	r5, r5
 8005f88:	e7d8      	b.n	8005f3c <_scanf_float+0x188>
 8005f8a:	f1ba 0f01 	cmp.w	sl, #1
 8005f8e:	f47f af41 	bne.w	8005e14 <_scanf_float+0x60>
 8005f92:	f04f 0a02 	mov.w	sl, #2
 8005f96:	e7d1      	b.n	8005f3c <_scanf_float+0x188>
 8005f98:	b97d      	cbnz	r5, 8005fba <_scanf_float+0x206>
 8005f9a:	f1b9 0f00 	cmp.w	r9, #0
 8005f9e:	f47f af3c 	bne.w	8005e1a <_scanf_float+0x66>
 8005fa2:	6822      	ldr	r2, [r4, #0]
 8005fa4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005fa8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005fac:	f47f af39 	bne.w	8005e22 <_scanf_float+0x6e>
 8005fb0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005fb4:	6022      	str	r2, [r4, #0]
 8005fb6:	2501      	movs	r5, #1
 8005fb8:	e7c0      	b.n	8005f3c <_scanf_float+0x188>
 8005fba:	2d03      	cmp	r5, #3
 8005fbc:	d0e2      	beq.n	8005f84 <_scanf_float+0x1d0>
 8005fbe:	2d05      	cmp	r5, #5
 8005fc0:	e7de      	b.n	8005f80 <_scanf_float+0x1cc>
 8005fc2:	2d02      	cmp	r5, #2
 8005fc4:	f47f af26 	bne.w	8005e14 <_scanf_float+0x60>
 8005fc8:	2503      	movs	r5, #3
 8005fca:	e7b7      	b.n	8005f3c <_scanf_float+0x188>
 8005fcc:	2d06      	cmp	r5, #6
 8005fce:	f47f af21 	bne.w	8005e14 <_scanf_float+0x60>
 8005fd2:	2507      	movs	r5, #7
 8005fd4:	e7b2      	b.n	8005f3c <_scanf_float+0x188>
 8005fd6:	6822      	ldr	r2, [r4, #0]
 8005fd8:	0591      	lsls	r1, r2, #22
 8005fda:	f57f af1b 	bpl.w	8005e14 <_scanf_float+0x60>
 8005fde:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005fe2:	6022      	str	r2, [r4, #0]
 8005fe4:	f8cd 9004 	str.w	r9, [sp, #4]
 8005fe8:	e7a8      	b.n	8005f3c <_scanf_float+0x188>
 8005fea:	6822      	ldr	r2, [r4, #0]
 8005fec:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005ff0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005ff4:	d006      	beq.n	8006004 <_scanf_float+0x250>
 8005ff6:	0550      	lsls	r0, r2, #21
 8005ff8:	f57f af0c 	bpl.w	8005e14 <_scanf_float+0x60>
 8005ffc:	f1b9 0f00 	cmp.w	r9, #0
 8006000:	f43f af0f 	beq.w	8005e22 <_scanf_float+0x6e>
 8006004:	0591      	lsls	r1, r2, #22
 8006006:	bf58      	it	pl
 8006008:	9901      	ldrpl	r1, [sp, #4]
 800600a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800600e:	bf58      	it	pl
 8006010:	eba9 0101 	subpl.w	r1, r9, r1
 8006014:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006018:	bf58      	it	pl
 800601a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800601e:	6022      	str	r2, [r4, #0]
 8006020:	f04f 0900 	mov.w	r9, #0
 8006024:	e78a      	b.n	8005f3c <_scanf_float+0x188>
 8006026:	f04f 0a03 	mov.w	sl, #3
 800602a:	e787      	b.n	8005f3c <_scanf_float+0x188>
 800602c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006030:	4639      	mov	r1, r7
 8006032:	4640      	mov	r0, r8
 8006034:	4798      	blx	r3
 8006036:	2800      	cmp	r0, #0
 8006038:	f43f aedf 	beq.w	8005dfa <_scanf_float+0x46>
 800603c:	e6ea      	b.n	8005e14 <_scanf_float+0x60>
 800603e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006042:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006046:	463a      	mov	r2, r7
 8006048:	4640      	mov	r0, r8
 800604a:	4798      	blx	r3
 800604c:	6923      	ldr	r3, [r4, #16]
 800604e:	3b01      	subs	r3, #1
 8006050:	6123      	str	r3, [r4, #16]
 8006052:	e6ec      	b.n	8005e2e <_scanf_float+0x7a>
 8006054:	1e6b      	subs	r3, r5, #1
 8006056:	2b06      	cmp	r3, #6
 8006058:	d825      	bhi.n	80060a6 <_scanf_float+0x2f2>
 800605a:	2d02      	cmp	r5, #2
 800605c:	d836      	bhi.n	80060cc <_scanf_float+0x318>
 800605e:	455e      	cmp	r6, fp
 8006060:	f67f aee8 	bls.w	8005e34 <_scanf_float+0x80>
 8006064:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006068:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800606c:	463a      	mov	r2, r7
 800606e:	4640      	mov	r0, r8
 8006070:	4798      	blx	r3
 8006072:	6923      	ldr	r3, [r4, #16]
 8006074:	3b01      	subs	r3, #1
 8006076:	6123      	str	r3, [r4, #16]
 8006078:	e7f1      	b.n	800605e <_scanf_float+0x2aa>
 800607a:	9802      	ldr	r0, [sp, #8]
 800607c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006080:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006084:	9002      	str	r0, [sp, #8]
 8006086:	463a      	mov	r2, r7
 8006088:	4640      	mov	r0, r8
 800608a:	4798      	blx	r3
 800608c:	6923      	ldr	r3, [r4, #16]
 800608e:	3b01      	subs	r3, #1
 8006090:	6123      	str	r3, [r4, #16]
 8006092:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006096:	fa5f fa8a 	uxtb.w	sl, sl
 800609a:	f1ba 0f02 	cmp.w	sl, #2
 800609e:	d1ec      	bne.n	800607a <_scanf_float+0x2c6>
 80060a0:	3d03      	subs	r5, #3
 80060a2:	b2ed      	uxtb	r5, r5
 80060a4:	1b76      	subs	r6, r6, r5
 80060a6:	6823      	ldr	r3, [r4, #0]
 80060a8:	05da      	lsls	r2, r3, #23
 80060aa:	d52f      	bpl.n	800610c <_scanf_float+0x358>
 80060ac:	055b      	lsls	r3, r3, #21
 80060ae:	d510      	bpl.n	80060d2 <_scanf_float+0x31e>
 80060b0:	455e      	cmp	r6, fp
 80060b2:	f67f aebf 	bls.w	8005e34 <_scanf_float+0x80>
 80060b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80060ba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80060be:	463a      	mov	r2, r7
 80060c0:	4640      	mov	r0, r8
 80060c2:	4798      	blx	r3
 80060c4:	6923      	ldr	r3, [r4, #16]
 80060c6:	3b01      	subs	r3, #1
 80060c8:	6123      	str	r3, [r4, #16]
 80060ca:	e7f1      	b.n	80060b0 <_scanf_float+0x2fc>
 80060cc:	46aa      	mov	sl, r5
 80060ce:	9602      	str	r6, [sp, #8]
 80060d0:	e7df      	b.n	8006092 <_scanf_float+0x2de>
 80060d2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80060d6:	6923      	ldr	r3, [r4, #16]
 80060d8:	2965      	cmp	r1, #101	; 0x65
 80060da:	f103 33ff 	add.w	r3, r3, #4294967295
 80060de:	f106 35ff 	add.w	r5, r6, #4294967295
 80060e2:	6123      	str	r3, [r4, #16]
 80060e4:	d00c      	beq.n	8006100 <_scanf_float+0x34c>
 80060e6:	2945      	cmp	r1, #69	; 0x45
 80060e8:	d00a      	beq.n	8006100 <_scanf_float+0x34c>
 80060ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80060ee:	463a      	mov	r2, r7
 80060f0:	4640      	mov	r0, r8
 80060f2:	4798      	blx	r3
 80060f4:	6923      	ldr	r3, [r4, #16]
 80060f6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80060fa:	3b01      	subs	r3, #1
 80060fc:	1eb5      	subs	r5, r6, #2
 80060fe:	6123      	str	r3, [r4, #16]
 8006100:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006104:	463a      	mov	r2, r7
 8006106:	4640      	mov	r0, r8
 8006108:	4798      	blx	r3
 800610a:	462e      	mov	r6, r5
 800610c:	6825      	ldr	r5, [r4, #0]
 800610e:	f015 0510 	ands.w	r5, r5, #16
 8006112:	d14d      	bne.n	80061b0 <_scanf_float+0x3fc>
 8006114:	7035      	strb	r5, [r6, #0]
 8006116:	6823      	ldr	r3, [r4, #0]
 8006118:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800611c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006120:	d11a      	bne.n	8006158 <_scanf_float+0x3a4>
 8006122:	9b01      	ldr	r3, [sp, #4]
 8006124:	454b      	cmp	r3, r9
 8006126:	eba3 0209 	sub.w	r2, r3, r9
 800612a:	d122      	bne.n	8006172 <_scanf_float+0x3be>
 800612c:	2200      	movs	r2, #0
 800612e:	4659      	mov	r1, fp
 8006130:	4640      	mov	r0, r8
 8006132:	f002 fb5b 	bl	80087ec <_strtod_r>
 8006136:	9b03      	ldr	r3, [sp, #12]
 8006138:	6821      	ldr	r1, [r4, #0]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f011 0f02 	tst.w	r1, #2
 8006140:	f103 0204 	add.w	r2, r3, #4
 8006144:	d020      	beq.n	8006188 <_scanf_float+0x3d4>
 8006146:	9903      	ldr	r1, [sp, #12]
 8006148:	600a      	str	r2, [r1, #0]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	ed83 0b00 	vstr	d0, [r3]
 8006150:	68e3      	ldr	r3, [r4, #12]
 8006152:	3301      	adds	r3, #1
 8006154:	60e3      	str	r3, [r4, #12]
 8006156:	e66e      	b.n	8005e36 <_scanf_float+0x82>
 8006158:	9b04      	ldr	r3, [sp, #16]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d0e6      	beq.n	800612c <_scanf_float+0x378>
 800615e:	9905      	ldr	r1, [sp, #20]
 8006160:	230a      	movs	r3, #10
 8006162:	462a      	mov	r2, r5
 8006164:	3101      	adds	r1, #1
 8006166:	4640      	mov	r0, r8
 8006168:	f002 fbc8 	bl	80088fc <_strtol_r>
 800616c:	9b04      	ldr	r3, [sp, #16]
 800616e:	9e05      	ldr	r6, [sp, #20]
 8006170:	1ac2      	subs	r2, r0, r3
 8006172:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006176:	429e      	cmp	r6, r3
 8006178:	bf28      	it	cs
 800617a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800617e:	490d      	ldr	r1, [pc, #52]	; (80061b4 <_scanf_float+0x400>)
 8006180:	4630      	mov	r0, r6
 8006182:	f000 f8dd 	bl	8006340 <siprintf>
 8006186:	e7d1      	b.n	800612c <_scanf_float+0x378>
 8006188:	f011 0f04 	tst.w	r1, #4
 800618c:	9903      	ldr	r1, [sp, #12]
 800618e:	600a      	str	r2, [r1, #0]
 8006190:	d1db      	bne.n	800614a <_scanf_float+0x396>
 8006192:	eeb4 0b40 	vcmp.f64	d0, d0
 8006196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800619a:	681e      	ldr	r6, [r3, #0]
 800619c:	d705      	bvc.n	80061aa <_scanf_float+0x3f6>
 800619e:	4806      	ldr	r0, [pc, #24]	; (80061b8 <_scanf_float+0x404>)
 80061a0:	f000 f9b2 	bl	8006508 <nanf>
 80061a4:	ed86 0a00 	vstr	s0, [r6]
 80061a8:	e7d2      	b.n	8006150 <_scanf_float+0x39c>
 80061aa:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80061ae:	e7f9      	b.n	80061a4 <_scanf_float+0x3f0>
 80061b0:	2500      	movs	r5, #0
 80061b2:	e640      	b.n	8005e36 <_scanf_float+0x82>
 80061b4:	08009b9c 	.word	0x08009b9c
 80061b8:	08009f2d 	.word	0x08009f2d

080061bc <std>:
 80061bc:	2300      	movs	r3, #0
 80061be:	b510      	push	{r4, lr}
 80061c0:	4604      	mov	r4, r0
 80061c2:	e9c0 3300 	strd	r3, r3, [r0]
 80061c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80061ca:	6083      	str	r3, [r0, #8]
 80061cc:	8181      	strh	r1, [r0, #12]
 80061ce:	6643      	str	r3, [r0, #100]	; 0x64
 80061d0:	81c2      	strh	r2, [r0, #14]
 80061d2:	6183      	str	r3, [r0, #24]
 80061d4:	4619      	mov	r1, r3
 80061d6:	2208      	movs	r2, #8
 80061d8:	305c      	adds	r0, #92	; 0x5c
 80061da:	f000 f914 	bl	8006406 <memset>
 80061de:	4b0d      	ldr	r3, [pc, #52]	; (8006214 <std+0x58>)
 80061e0:	6263      	str	r3, [r4, #36]	; 0x24
 80061e2:	4b0d      	ldr	r3, [pc, #52]	; (8006218 <std+0x5c>)
 80061e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80061e6:	4b0d      	ldr	r3, [pc, #52]	; (800621c <std+0x60>)
 80061e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80061ea:	4b0d      	ldr	r3, [pc, #52]	; (8006220 <std+0x64>)
 80061ec:	6323      	str	r3, [r4, #48]	; 0x30
 80061ee:	4b0d      	ldr	r3, [pc, #52]	; (8006224 <std+0x68>)
 80061f0:	6224      	str	r4, [r4, #32]
 80061f2:	429c      	cmp	r4, r3
 80061f4:	d006      	beq.n	8006204 <std+0x48>
 80061f6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80061fa:	4294      	cmp	r4, r2
 80061fc:	d002      	beq.n	8006204 <std+0x48>
 80061fe:	33d0      	adds	r3, #208	; 0xd0
 8006200:	429c      	cmp	r4, r3
 8006202:	d105      	bne.n	8006210 <std+0x54>
 8006204:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800620c:	f000 b978 	b.w	8006500 <__retarget_lock_init_recursive>
 8006210:	bd10      	pop	{r4, pc}
 8006212:	bf00      	nop
 8006214:	08006381 	.word	0x08006381
 8006218:	080063a3 	.word	0x080063a3
 800621c:	080063db 	.word	0x080063db
 8006220:	080063ff 	.word	0x080063ff
 8006224:	2000036c 	.word	0x2000036c

08006228 <stdio_exit_handler>:
 8006228:	4a02      	ldr	r2, [pc, #8]	; (8006234 <stdio_exit_handler+0xc>)
 800622a:	4903      	ldr	r1, [pc, #12]	; (8006238 <stdio_exit_handler+0x10>)
 800622c:	4803      	ldr	r0, [pc, #12]	; (800623c <stdio_exit_handler+0x14>)
 800622e:	f000 b869 	b.w	8006304 <_fwalk_sglue>
 8006232:	bf00      	nop
 8006234:	2000000c 	.word	0x2000000c
 8006238:	08008cbd 	.word	0x08008cbd
 800623c:	20000018 	.word	0x20000018

08006240 <cleanup_stdio>:
 8006240:	6841      	ldr	r1, [r0, #4]
 8006242:	4b0c      	ldr	r3, [pc, #48]	; (8006274 <cleanup_stdio+0x34>)
 8006244:	4299      	cmp	r1, r3
 8006246:	b510      	push	{r4, lr}
 8006248:	4604      	mov	r4, r0
 800624a:	d001      	beq.n	8006250 <cleanup_stdio+0x10>
 800624c:	f002 fd36 	bl	8008cbc <_fflush_r>
 8006250:	68a1      	ldr	r1, [r4, #8]
 8006252:	4b09      	ldr	r3, [pc, #36]	; (8006278 <cleanup_stdio+0x38>)
 8006254:	4299      	cmp	r1, r3
 8006256:	d002      	beq.n	800625e <cleanup_stdio+0x1e>
 8006258:	4620      	mov	r0, r4
 800625a:	f002 fd2f 	bl	8008cbc <_fflush_r>
 800625e:	68e1      	ldr	r1, [r4, #12]
 8006260:	4b06      	ldr	r3, [pc, #24]	; (800627c <cleanup_stdio+0x3c>)
 8006262:	4299      	cmp	r1, r3
 8006264:	d004      	beq.n	8006270 <cleanup_stdio+0x30>
 8006266:	4620      	mov	r0, r4
 8006268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800626c:	f002 bd26 	b.w	8008cbc <_fflush_r>
 8006270:	bd10      	pop	{r4, pc}
 8006272:	bf00      	nop
 8006274:	2000036c 	.word	0x2000036c
 8006278:	200003d4 	.word	0x200003d4
 800627c:	2000043c 	.word	0x2000043c

08006280 <global_stdio_init.part.0>:
 8006280:	b510      	push	{r4, lr}
 8006282:	4b0b      	ldr	r3, [pc, #44]	; (80062b0 <global_stdio_init.part.0+0x30>)
 8006284:	4c0b      	ldr	r4, [pc, #44]	; (80062b4 <global_stdio_init.part.0+0x34>)
 8006286:	4a0c      	ldr	r2, [pc, #48]	; (80062b8 <global_stdio_init.part.0+0x38>)
 8006288:	601a      	str	r2, [r3, #0]
 800628a:	4620      	mov	r0, r4
 800628c:	2200      	movs	r2, #0
 800628e:	2104      	movs	r1, #4
 8006290:	f7ff ff94 	bl	80061bc <std>
 8006294:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006298:	2201      	movs	r2, #1
 800629a:	2109      	movs	r1, #9
 800629c:	f7ff ff8e 	bl	80061bc <std>
 80062a0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80062a4:	2202      	movs	r2, #2
 80062a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062aa:	2112      	movs	r1, #18
 80062ac:	f7ff bf86 	b.w	80061bc <std>
 80062b0:	200004a4 	.word	0x200004a4
 80062b4:	2000036c 	.word	0x2000036c
 80062b8:	08006229 	.word	0x08006229

080062bc <__sfp_lock_acquire>:
 80062bc:	4801      	ldr	r0, [pc, #4]	; (80062c4 <__sfp_lock_acquire+0x8>)
 80062be:	f000 b920 	b.w	8006502 <__retarget_lock_acquire_recursive>
 80062c2:	bf00      	nop
 80062c4:	200004ad 	.word	0x200004ad

080062c8 <__sfp_lock_release>:
 80062c8:	4801      	ldr	r0, [pc, #4]	; (80062d0 <__sfp_lock_release+0x8>)
 80062ca:	f000 b91b 	b.w	8006504 <__retarget_lock_release_recursive>
 80062ce:	bf00      	nop
 80062d0:	200004ad 	.word	0x200004ad

080062d4 <__sinit>:
 80062d4:	b510      	push	{r4, lr}
 80062d6:	4604      	mov	r4, r0
 80062d8:	f7ff fff0 	bl	80062bc <__sfp_lock_acquire>
 80062dc:	6a23      	ldr	r3, [r4, #32]
 80062de:	b11b      	cbz	r3, 80062e8 <__sinit+0x14>
 80062e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062e4:	f7ff bff0 	b.w	80062c8 <__sfp_lock_release>
 80062e8:	4b04      	ldr	r3, [pc, #16]	; (80062fc <__sinit+0x28>)
 80062ea:	6223      	str	r3, [r4, #32]
 80062ec:	4b04      	ldr	r3, [pc, #16]	; (8006300 <__sinit+0x2c>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d1f5      	bne.n	80062e0 <__sinit+0xc>
 80062f4:	f7ff ffc4 	bl	8006280 <global_stdio_init.part.0>
 80062f8:	e7f2      	b.n	80062e0 <__sinit+0xc>
 80062fa:	bf00      	nop
 80062fc:	08006241 	.word	0x08006241
 8006300:	200004a4 	.word	0x200004a4

08006304 <_fwalk_sglue>:
 8006304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006308:	4607      	mov	r7, r0
 800630a:	4688      	mov	r8, r1
 800630c:	4614      	mov	r4, r2
 800630e:	2600      	movs	r6, #0
 8006310:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006314:	f1b9 0901 	subs.w	r9, r9, #1
 8006318:	d505      	bpl.n	8006326 <_fwalk_sglue+0x22>
 800631a:	6824      	ldr	r4, [r4, #0]
 800631c:	2c00      	cmp	r4, #0
 800631e:	d1f7      	bne.n	8006310 <_fwalk_sglue+0xc>
 8006320:	4630      	mov	r0, r6
 8006322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006326:	89ab      	ldrh	r3, [r5, #12]
 8006328:	2b01      	cmp	r3, #1
 800632a:	d907      	bls.n	800633c <_fwalk_sglue+0x38>
 800632c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006330:	3301      	adds	r3, #1
 8006332:	d003      	beq.n	800633c <_fwalk_sglue+0x38>
 8006334:	4629      	mov	r1, r5
 8006336:	4638      	mov	r0, r7
 8006338:	47c0      	blx	r8
 800633a:	4306      	orrs	r6, r0
 800633c:	3568      	adds	r5, #104	; 0x68
 800633e:	e7e9      	b.n	8006314 <_fwalk_sglue+0x10>

08006340 <siprintf>:
 8006340:	b40e      	push	{r1, r2, r3}
 8006342:	b500      	push	{lr}
 8006344:	b09c      	sub	sp, #112	; 0x70
 8006346:	ab1d      	add	r3, sp, #116	; 0x74
 8006348:	9002      	str	r0, [sp, #8]
 800634a:	9006      	str	r0, [sp, #24]
 800634c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006350:	4809      	ldr	r0, [pc, #36]	; (8006378 <siprintf+0x38>)
 8006352:	9107      	str	r1, [sp, #28]
 8006354:	9104      	str	r1, [sp, #16]
 8006356:	4909      	ldr	r1, [pc, #36]	; (800637c <siprintf+0x3c>)
 8006358:	f853 2b04 	ldr.w	r2, [r3], #4
 800635c:	9105      	str	r1, [sp, #20]
 800635e:	6800      	ldr	r0, [r0, #0]
 8006360:	9301      	str	r3, [sp, #4]
 8006362:	a902      	add	r1, sp, #8
 8006364:	f002 fb26 	bl	80089b4 <_svfiprintf_r>
 8006368:	9b02      	ldr	r3, [sp, #8]
 800636a:	2200      	movs	r2, #0
 800636c:	701a      	strb	r2, [r3, #0]
 800636e:	b01c      	add	sp, #112	; 0x70
 8006370:	f85d eb04 	ldr.w	lr, [sp], #4
 8006374:	b003      	add	sp, #12
 8006376:	4770      	bx	lr
 8006378:	20000064 	.word	0x20000064
 800637c:	ffff0208 	.word	0xffff0208

08006380 <__sread>:
 8006380:	b510      	push	{r4, lr}
 8006382:	460c      	mov	r4, r1
 8006384:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006388:	f000 f86c 	bl	8006464 <_read_r>
 800638c:	2800      	cmp	r0, #0
 800638e:	bfab      	itete	ge
 8006390:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006392:	89a3      	ldrhlt	r3, [r4, #12]
 8006394:	181b      	addge	r3, r3, r0
 8006396:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800639a:	bfac      	ite	ge
 800639c:	6563      	strge	r3, [r4, #84]	; 0x54
 800639e:	81a3      	strhlt	r3, [r4, #12]
 80063a0:	bd10      	pop	{r4, pc}

080063a2 <__swrite>:
 80063a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063a6:	461f      	mov	r7, r3
 80063a8:	898b      	ldrh	r3, [r1, #12]
 80063aa:	05db      	lsls	r3, r3, #23
 80063ac:	4605      	mov	r5, r0
 80063ae:	460c      	mov	r4, r1
 80063b0:	4616      	mov	r6, r2
 80063b2:	d505      	bpl.n	80063c0 <__swrite+0x1e>
 80063b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063b8:	2302      	movs	r3, #2
 80063ba:	2200      	movs	r2, #0
 80063bc:	f000 f840 	bl	8006440 <_lseek_r>
 80063c0:	89a3      	ldrh	r3, [r4, #12]
 80063c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80063ca:	81a3      	strh	r3, [r4, #12]
 80063cc:	4632      	mov	r2, r6
 80063ce:	463b      	mov	r3, r7
 80063d0:	4628      	mov	r0, r5
 80063d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063d6:	f000 b857 	b.w	8006488 <_write_r>

080063da <__sseek>:
 80063da:	b510      	push	{r4, lr}
 80063dc:	460c      	mov	r4, r1
 80063de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063e2:	f000 f82d 	bl	8006440 <_lseek_r>
 80063e6:	1c43      	adds	r3, r0, #1
 80063e8:	89a3      	ldrh	r3, [r4, #12]
 80063ea:	bf15      	itete	ne
 80063ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80063ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80063f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80063f6:	81a3      	strheq	r3, [r4, #12]
 80063f8:	bf18      	it	ne
 80063fa:	81a3      	strhne	r3, [r4, #12]
 80063fc:	bd10      	pop	{r4, pc}

080063fe <__sclose>:
 80063fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006402:	f000 b80d 	b.w	8006420 <_close_r>

08006406 <memset>:
 8006406:	4402      	add	r2, r0
 8006408:	4603      	mov	r3, r0
 800640a:	4293      	cmp	r3, r2
 800640c:	d100      	bne.n	8006410 <memset+0xa>
 800640e:	4770      	bx	lr
 8006410:	f803 1b01 	strb.w	r1, [r3], #1
 8006414:	e7f9      	b.n	800640a <memset+0x4>
	...

08006418 <_localeconv_r>:
 8006418:	4800      	ldr	r0, [pc, #0]	; (800641c <_localeconv_r+0x4>)
 800641a:	4770      	bx	lr
 800641c:	20000158 	.word	0x20000158

08006420 <_close_r>:
 8006420:	b538      	push	{r3, r4, r5, lr}
 8006422:	4d06      	ldr	r5, [pc, #24]	; (800643c <_close_r+0x1c>)
 8006424:	2300      	movs	r3, #0
 8006426:	4604      	mov	r4, r0
 8006428:	4608      	mov	r0, r1
 800642a:	602b      	str	r3, [r5, #0]
 800642c:	f7fa fdc9 	bl	8000fc2 <_close>
 8006430:	1c43      	adds	r3, r0, #1
 8006432:	d102      	bne.n	800643a <_close_r+0x1a>
 8006434:	682b      	ldr	r3, [r5, #0]
 8006436:	b103      	cbz	r3, 800643a <_close_r+0x1a>
 8006438:	6023      	str	r3, [r4, #0]
 800643a:	bd38      	pop	{r3, r4, r5, pc}
 800643c:	200004a8 	.word	0x200004a8

08006440 <_lseek_r>:
 8006440:	b538      	push	{r3, r4, r5, lr}
 8006442:	4d07      	ldr	r5, [pc, #28]	; (8006460 <_lseek_r+0x20>)
 8006444:	4604      	mov	r4, r0
 8006446:	4608      	mov	r0, r1
 8006448:	4611      	mov	r1, r2
 800644a:	2200      	movs	r2, #0
 800644c:	602a      	str	r2, [r5, #0]
 800644e:	461a      	mov	r2, r3
 8006450:	f7fa fdde 	bl	8001010 <_lseek>
 8006454:	1c43      	adds	r3, r0, #1
 8006456:	d102      	bne.n	800645e <_lseek_r+0x1e>
 8006458:	682b      	ldr	r3, [r5, #0]
 800645a:	b103      	cbz	r3, 800645e <_lseek_r+0x1e>
 800645c:	6023      	str	r3, [r4, #0]
 800645e:	bd38      	pop	{r3, r4, r5, pc}
 8006460:	200004a8 	.word	0x200004a8

08006464 <_read_r>:
 8006464:	b538      	push	{r3, r4, r5, lr}
 8006466:	4d07      	ldr	r5, [pc, #28]	; (8006484 <_read_r+0x20>)
 8006468:	4604      	mov	r4, r0
 800646a:	4608      	mov	r0, r1
 800646c:	4611      	mov	r1, r2
 800646e:	2200      	movs	r2, #0
 8006470:	602a      	str	r2, [r5, #0]
 8006472:	461a      	mov	r2, r3
 8006474:	f7fa fd6c 	bl	8000f50 <_read>
 8006478:	1c43      	adds	r3, r0, #1
 800647a:	d102      	bne.n	8006482 <_read_r+0x1e>
 800647c:	682b      	ldr	r3, [r5, #0]
 800647e:	b103      	cbz	r3, 8006482 <_read_r+0x1e>
 8006480:	6023      	str	r3, [r4, #0]
 8006482:	bd38      	pop	{r3, r4, r5, pc}
 8006484:	200004a8 	.word	0x200004a8

08006488 <_write_r>:
 8006488:	b538      	push	{r3, r4, r5, lr}
 800648a:	4d07      	ldr	r5, [pc, #28]	; (80064a8 <_write_r+0x20>)
 800648c:	4604      	mov	r4, r0
 800648e:	4608      	mov	r0, r1
 8006490:	4611      	mov	r1, r2
 8006492:	2200      	movs	r2, #0
 8006494:	602a      	str	r2, [r5, #0]
 8006496:	461a      	mov	r2, r3
 8006498:	f7fa fd77 	bl	8000f8a <_write>
 800649c:	1c43      	adds	r3, r0, #1
 800649e:	d102      	bne.n	80064a6 <_write_r+0x1e>
 80064a0:	682b      	ldr	r3, [r5, #0]
 80064a2:	b103      	cbz	r3, 80064a6 <_write_r+0x1e>
 80064a4:	6023      	str	r3, [r4, #0]
 80064a6:	bd38      	pop	{r3, r4, r5, pc}
 80064a8:	200004a8 	.word	0x200004a8

080064ac <__errno>:
 80064ac:	4b01      	ldr	r3, [pc, #4]	; (80064b4 <__errno+0x8>)
 80064ae:	6818      	ldr	r0, [r3, #0]
 80064b0:	4770      	bx	lr
 80064b2:	bf00      	nop
 80064b4:	20000064 	.word	0x20000064

080064b8 <__libc_init_array>:
 80064b8:	b570      	push	{r4, r5, r6, lr}
 80064ba:	4d0d      	ldr	r5, [pc, #52]	; (80064f0 <__libc_init_array+0x38>)
 80064bc:	4c0d      	ldr	r4, [pc, #52]	; (80064f4 <__libc_init_array+0x3c>)
 80064be:	1b64      	subs	r4, r4, r5
 80064c0:	10a4      	asrs	r4, r4, #2
 80064c2:	2600      	movs	r6, #0
 80064c4:	42a6      	cmp	r6, r4
 80064c6:	d109      	bne.n	80064dc <__libc_init_array+0x24>
 80064c8:	4d0b      	ldr	r5, [pc, #44]	; (80064f8 <__libc_init_array+0x40>)
 80064ca:	4c0c      	ldr	r4, [pc, #48]	; (80064fc <__libc_init_array+0x44>)
 80064cc:	f003 fb0c 	bl	8009ae8 <_init>
 80064d0:	1b64      	subs	r4, r4, r5
 80064d2:	10a4      	asrs	r4, r4, #2
 80064d4:	2600      	movs	r6, #0
 80064d6:	42a6      	cmp	r6, r4
 80064d8:	d105      	bne.n	80064e6 <__libc_init_array+0x2e>
 80064da:	bd70      	pop	{r4, r5, r6, pc}
 80064dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80064e0:	4798      	blx	r3
 80064e2:	3601      	adds	r6, #1
 80064e4:	e7ee      	b.n	80064c4 <__libc_init_array+0xc>
 80064e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80064ea:	4798      	blx	r3
 80064ec:	3601      	adds	r6, #1
 80064ee:	e7f2      	b.n	80064d6 <__libc_init_array+0x1e>
 80064f0:	08009f98 	.word	0x08009f98
 80064f4:	08009f98 	.word	0x08009f98
 80064f8:	08009f98 	.word	0x08009f98
 80064fc:	08009f9c 	.word	0x08009f9c

08006500 <__retarget_lock_init_recursive>:
 8006500:	4770      	bx	lr

08006502 <__retarget_lock_acquire_recursive>:
 8006502:	4770      	bx	lr

08006504 <__retarget_lock_release_recursive>:
 8006504:	4770      	bx	lr
	...

08006508 <nanf>:
 8006508:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006510 <nanf+0x8>
 800650c:	4770      	bx	lr
 800650e:	bf00      	nop
 8006510:	7fc00000 	.word	0x7fc00000

08006514 <quorem>:
 8006514:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006518:	6903      	ldr	r3, [r0, #16]
 800651a:	690c      	ldr	r4, [r1, #16]
 800651c:	42a3      	cmp	r3, r4
 800651e:	4607      	mov	r7, r0
 8006520:	db7e      	blt.n	8006620 <quorem+0x10c>
 8006522:	3c01      	subs	r4, #1
 8006524:	f101 0814 	add.w	r8, r1, #20
 8006528:	f100 0514 	add.w	r5, r0, #20
 800652c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006530:	9301      	str	r3, [sp, #4]
 8006532:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006536:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800653a:	3301      	adds	r3, #1
 800653c:	429a      	cmp	r2, r3
 800653e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006542:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006546:	fbb2 f6f3 	udiv	r6, r2, r3
 800654a:	d331      	bcc.n	80065b0 <quorem+0x9c>
 800654c:	f04f 0e00 	mov.w	lr, #0
 8006550:	4640      	mov	r0, r8
 8006552:	46ac      	mov	ip, r5
 8006554:	46f2      	mov	sl, lr
 8006556:	f850 2b04 	ldr.w	r2, [r0], #4
 800655a:	b293      	uxth	r3, r2
 800655c:	fb06 e303 	mla	r3, r6, r3, lr
 8006560:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006564:	0c1a      	lsrs	r2, r3, #16
 8006566:	b29b      	uxth	r3, r3
 8006568:	ebaa 0303 	sub.w	r3, sl, r3
 800656c:	f8dc a000 	ldr.w	sl, [ip]
 8006570:	fa13 f38a 	uxtah	r3, r3, sl
 8006574:	fb06 220e 	mla	r2, r6, lr, r2
 8006578:	9300      	str	r3, [sp, #0]
 800657a:	9b00      	ldr	r3, [sp, #0]
 800657c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006580:	b292      	uxth	r2, r2
 8006582:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006586:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800658a:	f8bd 3000 	ldrh.w	r3, [sp]
 800658e:	4581      	cmp	r9, r0
 8006590:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006594:	f84c 3b04 	str.w	r3, [ip], #4
 8006598:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800659c:	d2db      	bcs.n	8006556 <quorem+0x42>
 800659e:	f855 300b 	ldr.w	r3, [r5, fp]
 80065a2:	b92b      	cbnz	r3, 80065b0 <quorem+0x9c>
 80065a4:	9b01      	ldr	r3, [sp, #4]
 80065a6:	3b04      	subs	r3, #4
 80065a8:	429d      	cmp	r5, r3
 80065aa:	461a      	mov	r2, r3
 80065ac:	d32c      	bcc.n	8006608 <quorem+0xf4>
 80065ae:	613c      	str	r4, [r7, #16]
 80065b0:	4638      	mov	r0, r7
 80065b2:	f001 f96b 	bl	800788c <__mcmp>
 80065b6:	2800      	cmp	r0, #0
 80065b8:	db22      	blt.n	8006600 <quorem+0xec>
 80065ba:	3601      	adds	r6, #1
 80065bc:	4629      	mov	r1, r5
 80065be:	2000      	movs	r0, #0
 80065c0:	f858 2b04 	ldr.w	r2, [r8], #4
 80065c4:	f8d1 c000 	ldr.w	ip, [r1]
 80065c8:	b293      	uxth	r3, r2
 80065ca:	1ac3      	subs	r3, r0, r3
 80065cc:	0c12      	lsrs	r2, r2, #16
 80065ce:	fa13 f38c 	uxtah	r3, r3, ip
 80065d2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80065d6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80065da:	b29b      	uxth	r3, r3
 80065dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80065e0:	45c1      	cmp	r9, r8
 80065e2:	f841 3b04 	str.w	r3, [r1], #4
 80065e6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80065ea:	d2e9      	bcs.n	80065c0 <quorem+0xac>
 80065ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80065f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80065f4:	b922      	cbnz	r2, 8006600 <quorem+0xec>
 80065f6:	3b04      	subs	r3, #4
 80065f8:	429d      	cmp	r5, r3
 80065fa:	461a      	mov	r2, r3
 80065fc:	d30a      	bcc.n	8006614 <quorem+0x100>
 80065fe:	613c      	str	r4, [r7, #16]
 8006600:	4630      	mov	r0, r6
 8006602:	b003      	add	sp, #12
 8006604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006608:	6812      	ldr	r2, [r2, #0]
 800660a:	3b04      	subs	r3, #4
 800660c:	2a00      	cmp	r2, #0
 800660e:	d1ce      	bne.n	80065ae <quorem+0x9a>
 8006610:	3c01      	subs	r4, #1
 8006612:	e7c9      	b.n	80065a8 <quorem+0x94>
 8006614:	6812      	ldr	r2, [r2, #0]
 8006616:	3b04      	subs	r3, #4
 8006618:	2a00      	cmp	r2, #0
 800661a:	d1f0      	bne.n	80065fe <quorem+0xea>
 800661c:	3c01      	subs	r4, #1
 800661e:	e7eb      	b.n	80065f8 <quorem+0xe4>
 8006620:	2000      	movs	r0, #0
 8006622:	e7ee      	b.n	8006602 <quorem+0xee>
 8006624:	0000      	movs	r0, r0
	...

08006628 <_dtoa_r>:
 8006628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800662c:	ed2d 8b02 	vpush	{d8}
 8006630:	69c5      	ldr	r5, [r0, #28]
 8006632:	b091      	sub	sp, #68	; 0x44
 8006634:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006638:	ec59 8b10 	vmov	r8, r9, d0
 800663c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800663e:	9106      	str	r1, [sp, #24]
 8006640:	4606      	mov	r6, r0
 8006642:	9208      	str	r2, [sp, #32]
 8006644:	930c      	str	r3, [sp, #48]	; 0x30
 8006646:	b975      	cbnz	r5, 8006666 <_dtoa_r+0x3e>
 8006648:	2010      	movs	r0, #16
 800664a:	f000 fda5 	bl	8007198 <malloc>
 800664e:	4602      	mov	r2, r0
 8006650:	61f0      	str	r0, [r6, #28]
 8006652:	b920      	cbnz	r0, 800665e <_dtoa_r+0x36>
 8006654:	4ba6      	ldr	r3, [pc, #664]	; (80068f0 <_dtoa_r+0x2c8>)
 8006656:	21ef      	movs	r1, #239	; 0xef
 8006658:	48a6      	ldr	r0, [pc, #664]	; (80068f4 <_dtoa_r+0x2cc>)
 800665a:	f002 fba9 	bl	8008db0 <__assert_func>
 800665e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006662:	6005      	str	r5, [r0, #0]
 8006664:	60c5      	str	r5, [r0, #12]
 8006666:	69f3      	ldr	r3, [r6, #28]
 8006668:	6819      	ldr	r1, [r3, #0]
 800666a:	b151      	cbz	r1, 8006682 <_dtoa_r+0x5a>
 800666c:	685a      	ldr	r2, [r3, #4]
 800666e:	604a      	str	r2, [r1, #4]
 8006670:	2301      	movs	r3, #1
 8006672:	4093      	lsls	r3, r2
 8006674:	608b      	str	r3, [r1, #8]
 8006676:	4630      	mov	r0, r6
 8006678:	f000 fe82 	bl	8007380 <_Bfree>
 800667c:	69f3      	ldr	r3, [r6, #28]
 800667e:	2200      	movs	r2, #0
 8006680:	601a      	str	r2, [r3, #0]
 8006682:	f1b9 0300 	subs.w	r3, r9, #0
 8006686:	bfbb      	ittet	lt
 8006688:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800668c:	9303      	strlt	r3, [sp, #12]
 800668e:	2300      	movge	r3, #0
 8006690:	2201      	movlt	r2, #1
 8006692:	bfac      	ite	ge
 8006694:	6023      	strge	r3, [r4, #0]
 8006696:	6022      	strlt	r2, [r4, #0]
 8006698:	4b97      	ldr	r3, [pc, #604]	; (80068f8 <_dtoa_r+0x2d0>)
 800669a:	9c03      	ldr	r4, [sp, #12]
 800669c:	43a3      	bics	r3, r4
 800669e:	d11c      	bne.n	80066da <_dtoa_r+0xb2>
 80066a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80066a2:	f242 730f 	movw	r3, #9999	; 0x270f
 80066a6:	6013      	str	r3, [r2, #0]
 80066a8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80066ac:	ea53 0308 	orrs.w	r3, r3, r8
 80066b0:	f000 84fb 	beq.w	80070aa <_dtoa_r+0xa82>
 80066b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80066b6:	b963      	cbnz	r3, 80066d2 <_dtoa_r+0xaa>
 80066b8:	4b90      	ldr	r3, [pc, #576]	; (80068fc <_dtoa_r+0x2d4>)
 80066ba:	e020      	b.n	80066fe <_dtoa_r+0xd6>
 80066bc:	4b90      	ldr	r3, [pc, #576]	; (8006900 <_dtoa_r+0x2d8>)
 80066be:	9301      	str	r3, [sp, #4]
 80066c0:	3308      	adds	r3, #8
 80066c2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80066c4:	6013      	str	r3, [r2, #0]
 80066c6:	9801      	ldr	r0, [sp, #4]
 80066c8:	b011      	add	sp, #68	; 0x44
 80066ca:	ecbd 8b02 	vpop	{d8}
 80066ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066d2:	4b8a      	ldr	r3, [pc, #552]	; (80068fc <_dtoa_r+0x2d4>)
 80066d4:	9301      	str	r3, [sp, #4]
 80066d6:	3303      	adds	r3, #3
 80066d8:	e7f3      	b.n	80066c2 <_dtoa_r+0x9a>
 80066da:	ed9d 8b02 	vldr	d8, [sp, #8]
 80066de:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80066e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066e6:	d10c      	bne.n	8006702 <_dtoa_r+0xda>
 80066e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80066ea:	2301      	movs	r3, #1
 80066ec:	6013      	str	r3, [r2, #0]
 80066ee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	f000 84d7 	beq.w	80070a4 <_dtoa_r+0xa7c>
 80066f6:	4b83      	ldr	r3, [pc, #524]	; (8006904 <_dtoa_r+0x2dc>)
 80066f8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80066fa:	6013      	str	r3, [r2, #0]
 80066fc:	3b01      	subs	r3, #1
 80066fe:	9301      	str	r3, [sp, #4]
 8006700:	e7e1      	b.n	80066c6 <_dtoa_r+0x9e>
 8006702:	aa0e      	add	r2, sp, #56	; 0x38
 8006704:	a90f      	add	r1, sp, #60	; 0x3c
 8006706:	4630      	mov	r0, r6
 8006708:	eeb0 0b48 	vmov.f64	d0, d8
 800670c:	f001 f9d4 	bl	8007ab8 <__d2b>
 8006710:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8006714:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006716:	4605      	mov	r5, r0
 8006718:	2b00      	cmp	r3, #0
 800671a:	d046      	beq.n	80067aa <_dtoa_r+0x182>
 800671c:	eeb0 7b48 	vmov.f64	d7, d8
 8006720:	ee18 1a90 	vmov	r1, s17
 8006724:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8006728:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800672c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006730:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006734:	2000      	movs	r0, #0
 8006736:	ee07 1a90 	vmov	s15, r1
 800673a:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 800673e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 80068d8 <_dtoa_r+0x2b0>
 8006742:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006746:	ed9f 6b66 	vldr	d6, [pc, #408]	; 80068e0 <_dtoa_r+0x2b8>
 800674a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800674e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 80068e8 <_dtoa_r+0x2c0>
 8006752:	ee07 3a90 	vmov	s15, r3
 8006756:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800675a:	eeb0 7b46 	vmov.f64	d7, d6
 800675e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8006762:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8006766:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800676a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800676e:	ee16 ba90 	vmov	fp, s13
 8006772:	9009      	str	r0, [sp, #36]	; 0x24
 8006774:	d508      	bpl.n	8006788 <_dtoa_r+0x160>
 8006776:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800677a:	eeb4 6b47 	vcmp.f64	d6, d7
 800677e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006782:	bf18      	it	ne
 8006784:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8006788:	f1bb 0f16 	cmp.w	fp, #22
 800678c:	d82b      	bhi.n	80067e6 <_dtoa_r+0x1be>
 800678e:	495e      	ldr	r1, [pc, #376]	; (8006908 <_dtoa_r+0x2e0>)
 8006790:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8006794:	ed91 7b00 	vldr	d7, [r1]
 8006798:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800679c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067a0:	d501      	bpl.n	80067a6 <_dtoa_r+0x17e>
 80067a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80067a6:	2100      	movs	r1, #0
 80067a8:	e01e      	b.n	80067e8 <_dtoa_r+0x1c0>
 80067aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80067ac:	4413      	add	r3, r2
 80067ae:	f203 4132 	addw	r1, r3, #1074	; 0x432
 80067b2:	2920      	cmp	r1, #32
 80067b4:	bfc1      	itttt	gt
 80067b6:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 80067ba:	408c      	lslgt	r4, r1
 80067bc:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 80067c0:	fa28 f101 	lsrgt.w	r1, r8, r1
 80067c4:	bfd6      	itet	le
 80067c6:	f1c1 0120 	rsble	r1, r1, #32
 80067ca:	4321      	orrgt	r1, r4
 80067cc:	fa08 f101 	lslle.w	r1, r8, r1
 80067d0:	ee07 1a90 	vmov	s15, r1
 80067d4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80067d8:	3b01      	subs	r3, #1
 80067da:	ee17 1a90 	vmov	r1, s15
 80067de:	2001      	movs	r0, #1
 80067e0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80067e4:	e7a7      	b.n	8006736 <_dtoa_r+0x10e>
 80067e6:	2101      	movs	r1, #1
 80067e8:	1ad2      	subs	r2, r2, r3
 80067ea:	1e53      	subs	r3, r2, #1
 80067ec:	9305      	str	r3, [sp, #20]
 80067ee:	bf45      	ittet	mi
 80067f0:	f1c2 0301 	rsbmi	r3, r2, #1
 80067f4:	9304      	strmi	r3, [sp, #16]
 80067f6:	2300      	movpl	r3, #0
 80067f8:	2300      	movmi	r3, #0
 80067fa:	bf4c      	ite	mi
 80067fc:	9305      	strmi	r3, [sp, #20]
 80067fe:	9304      	strpl	r3, [sp, #16]
 8006800:	f1bb 0f00 	cmp.w	fp, #0
 8006804:	910b      	str	r1, [sp, #44]	; 0x2c
 8006806:	db18      	blt.n	800683a <_dtoa_r+0x212>
 8006808:	9b05      	ldr	r3, [sp, #20]
 800680a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800680e:	445b      	add	r3, fp
 8006810:	9305      	str	r3, [sp, #20]
 8006812:	2300      	movs	r3, #0
 8006814:	9a06      	ldr	r2, [sp, #24]
 8006816:	2a09      	cmp	r2, #9
 8006818:	d848      	bhi.n	80068ac <_dtoa_r+0x284>
 800681a:	2a05      	cmp	r2, #5
 800681c:	bfc4      	itt	gt
 800681e:	3a04      	subgt	r2, #4
 8006820:	9206      	strgt	r2, [sp, #24]
 8006822:	9a06      	ldr	r2, [sp, #24]
 8006824:	f1a2 0202 	sub.w	r2, r2, #2
 8006828:	bfcc      	ite	gt
 800682a:	2400      	movgt	r4, #0
 800682c:	2401      	movle	r4, #1
 800682e:	2a03      	cmp	r2, #3
 8006830:	d847      	bhi.n	80068c2 <_dtoa_r+0x29a>
 8006832:	e8df f002 	tbb	[pc, r2]
 8006836:	2d0b      	.short	0x2d0b
 8006838:	392b      	.short	0x392b
 800683a:	9b04      	ldr	r3, [sp, #16]
 800683c:	2200      	movs	r2, #0
 800683e:	eba3 030b 	sub.w	r3, r3, fp
 8006842:	9304      	str	r3, [sp, #16]
 8006844:	920a      	str	r2, [sp, #40]	; 0x28
 8006846:	f1cb 0300 	rsb	r3, fp, #0
 800684a:	e7e3      	b.n	8006814 <_dtoa_r+0x1ec>
 800684c:	2200      	movs	r2, #0
 800684e:	9207      	str	r2, [sp, #28]
 8006850:	9a08      	ldr	r2, [sp, #32]
 8006852:	2a00      	cmp	r2, #0
 8006854:	dc38      	bgt.n	80068c8 <_dtoa_r+0x2a0>
 8006856:	f04f 0a01 	mov.w	sl, #1
 800685a:	46d1      	mov	r9, sl
 800685c:	4652      	mov	r2, sl
 800685e:	f8cd a020 	str.w	sl, [sp, #32]
 8006862:	69f7      	ldr	r7, [r6, #28]
 8006864:	2100      	movs	r1, #0
 8006866:	2004      	movs	r0, #4
 8006868:	f100 0c14 	add.w	ip, r0, #20
 800686c:	4594      	cmp	ip, r2
 800686e:	d930      	bls.n	80068d2 <_dtoa_r+0x2aa>
 8006870:	6079      	str	r1, [r7, #4]
 8006872:	4630      	mov	r0, r6
 8006874:	930d      	str	r3, [sp, #52]	; 0x34
 8006876:	f000 fd43 	bl	8007300 <_Balloc>
 800687a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800687c:	9001      	str	r0, [sp, #4]
 800687e:	4602      	mov	r2, r0
 8006880:	2800      	cmp	r0, #0
 8006882:	d145      	bne.n	8006910 <_dtoa_r+0x2e8>
 8006884:	4b21      	ldr	r3, [pc, #132]	; (800690c <_dtoa_r+0x2e4>)
 8006886:	f240 11af 	movw	r1, #431	; 0x1af
 800688a:	e6e5      	b.n	8006658 <_dtoa_r+0x30>
 800688c:	2201      	movs	r2, #1
 800688e:	e7de      	b.n	800684e <_dtoa_r+0x226>
 8006890:	2200      	movs	r2, #0
 8006892:	9207      	str	r2, [sp, #28]
 8006894:	9a08      	ldr	r2, [sp, #32]
 8006896:	eb0b 0a02 	add.w	sl, fp, r2
 800689a:	f10a 0901 	add.w	r9, sl, #1
 800689e:	464a      	mov	r2, r9
 80068a0:	2a01      	cmp	r2, #1
 80068a2:	bfb8      	it	lt
 80068a4:	2201      	movlt	r2, #1
 80068a6:	e7dc      	b.n	8006862 <_dtoa_r+0x23a>
 80068a8:	2201      	movs	r2, #1
 80068aa:	e7f2      	b.n	8006892 <_dtoa_r+0x26a>
 80068ac:	2401      	movs	r4, #1
 80068ae:	2200      	movs	r2, #0
 80068b0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80068b4:	f04f 3aff 	mov.w	sl, #4294967295
 80068b8:	2100      	movs	r1, #0
 80068ba:	46d1      	mov	r9, sl
 80068bc:	2212      	movs	r2, #18
 80068be:	9108      	str	r1, [sp, #32]
 80068c0:	e7cf      	b.n	8006862 <_dtoa_r+0x23a>
 80068c2:	2201      	movs	r2, #1
 80068c4:	9207      	str	r2, [sp, #28]
 80068c6:	e7f5      	b.n	80068b4 <_dtoa_r+0x28c>
 80068c8:	f8dd a020 	ldr.w	sl, [sp, #32]
 80068cc:	46d1      	mov	r9, sl
 80068ce:	4652      	mov	r2, sl
 80068d0:	e7c7      	b.n	8006862 <_dtoa_r+0x23a>
 80068d2:	3101      	adds	r1, #1
 80068d4:	0040      	lsls	r0, r0, #1
 80068d6:	e7c7      	b.n	8006868 <_dtoa_r+0x240>
 80068d8:	636f4361 	.word	0x636f4361
 80068dc:	3fd287a7 	.word	0x3fd287a7
 80068e0:	8b60c8b3 	.word	0x8b60c8b3
 80068e4:	3fc68a28 	.word	0x3fc68a28
 80068e8:	509f79fb 	.word	0x509f79fb
 80068ec:	3fd34413 	.word	0x3fd34413
 80068f0:	08009bae 	.word	0x08009bae
 80068f4:	08009bc5 	.word	0x08009bc5
 80068f8:	7ff00000 	.word	0x7ff00000
 80068fc:	08009baa 	.word	0x08009baa
 8006900:	08009ba1 	.word	0x08009ba1
 8006904:	08009b79 	.word	0x08009b79
 8006908:	08009cb0 	.word	0x08009cb0
 800690c:	08009c1d 	.word	0x08009c1d
 8006910:	69f2      	ldr	r2, [r6, #28]
 8006912:	9901      	ldr	r1, [sp, #4]
 8006914:	6011      	str	r1, [r2, #0]
 8006916:	f1b9 0f0e 	cmp.w	r9, #14
 800691a:	d86c      	bhi.n	80069f6 <_dtoa_r+0x3ce>
 800691c:	2c00      	cmp	r4, #0
 800691e:	d06a      	beq.n	80069f6 <_dtoa_r+0x3ce>
 8006920:	f1bb 0f00 	cmp.w	fp, #0
 8006924:	f340 80a0 	ble.w	8006a68 <_dtoa_r+0x440>
 8006928:	4ac1      	ldr	r2, [pc, #772]	; (8006c30 <_dtoa_r+0x608>)
 800692a:	f00b 010f 	and.w	r1, fp, #15
 800692e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8006932:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006936:	ed92 7b00 	vldr	d7, [r2]
 800693a:	ea4f 122b 	mov.w	r2, fp, asr #4
 800693e:	f000 8087 	beq.w	8006a50 <_dtoa_r+0x428>
 8006942:	49bc      	ldr	r1, [pc, #752]	; (8006c34 <_dtoa_r+0x60c>)
 8006944:	ed91 6b08 	vldr	d6, [r1, #32]
 8006948:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800694c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006950:	f002 020f 	and.w	r2, r2, #15
 8006954:	2103      	movs	r1, #3
 8006956:	48b7      	ldr	r0, [pc, #732]	; (8006c34 <_dtoa_r+0x60c>)
 8006958:	2a00      	cmp	r2, #0
 800695a:	d17b      	bne.n	8006a54 <_dtoa_r+0x42c>
 800695c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006960:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006964:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006968:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800696a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800696e:	2a00      	cmp	r2, #0
 8006970:	f000 80a0 	beq.w	8006ab4 <_dtoa_r+0x48c>
 8006974:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8006978:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800697c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006980:	f140 8098 	bpl.w	8006ab4 <_dtoa_r+0x48c>
 8006984:	f1b9 0f00 	cmp.w	r9, #0
 8006988:	f000 8094 	beq.w	8006ab4 <_dtoa_r+0x48c>
 800698c:	f1ba 0f00 	cmp.w	sl, #0
 8006990:	dd2f      	ble.n	80069f2 <_dtoa_r+0x3ca>
 8006992:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8006996:	ee27 7b06 	vmul.f64	d7, d7, d6
 800699a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800699e:	f10b 32ff 	add.w	r2, fp, #4294967295
 80069a2:	3101      	adds	r1, #1
 80069a4:	4654      	mov	r4, sl
 80069a6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80069aa:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80069ae:	ee07 1a90 	vmov	s15, r1
 80069b2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80069b6:	eea7 5b06 	vfma.f64	d5, d7, d6
 80069ba:	ee15 7a90 	vmov	r7, s11
 80069be:	ec51 0b15 	vmov	r0, r1, d5
 80069c2:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 80069c6:	2c00      	cmp	r4, #0
 80069c8:	d177      	bne.n	8006aba <_dtoa_r+0x492>
 80069ca:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80069ce:	ee36 6b47 	vsub.f64	d6, d6, d7
 80069d2:	ec41 0b17 	vmov	d7, r0, r1
 80069d6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80069da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069de:	f300 826a 	bgt.w	8006eb6 <_dtoa_r+0x88e>
 80069e2:	eeb1 7b47 	vneg.f64	d7, d7
 80069e6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80069ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069ee:	f100 8260 	bmi.w	8006eb2 <_dtoa_r+0x88a>
 80069f2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80069f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80069f8:	2a00      	cmp	r2, #0
 80069fa:	f2c0 811d 	blt.w	8006c38 <_dtoa_r+0x610>
 80069fe:	f1bb 0f0e 	cmp.w	fp, #14
 8006a02:	f300 8119 	bgt.w	8006c38 <_dtoa_r+0x610>
 8006a06:	4b8a      	ldr	r3, [pc, #552]	; (8006c30 <_dtoa_r+0x608>)
 8006a08:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006a0c:	ed93 6b00 	vldr	d6, [r3]
 8006a10:	9b08      	ldr	r3, [sp, #32]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	f280 80b7 	bge.w	8006b86 <_dtoa_r+0x55e>
 8006a18:	f1b9 0f00 	cmp.w	r9, #0
 8006a1c:	f300 80b3 	bgt.w	8006b86 <_dtoa_r+0x55e>
 8006a20:	f040 8246 	bne.w	8006eb0 <_dtoa_r+0x888>
 8006a24:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8006a28:	ee26 6b07 	vmul.f64	d6, d6, d7
 8006a2c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006a30:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a38:	464c      	mov	r4, r9
 8006a3a:	464f      	mov	r7, r9
 8006a3c:	f280 821c 	bge.w	8006e78 <_dtoa_r+0x850>
 8006a40:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006a44:	2331      	movs	r3, #49	; 0x31
 8006a46:	f808 3b01 	strb.w	r3, [r8], #1
 8006a4a:	f10b 0b01 	add.w	fp, fp, #1
 8006a4e:	e218      	b.n	8006e82 <_dtoa_r+0x85a>
 8006a50:	2102      	movs	r1, #2
 8006a52:	e780      	b.n	8006956 <_dtoa_r+0x32e>
 8006a54:	07d4      	lsls	r4, r2, #31
 8006a56:	d504      	bpl.n	8006a62 <_dtoa_r+0x43a>
 8006a58:	ed90 6b00 	vldr	d6, [r0]
 8006a5c:	3101      	adds	r1, #1
 8006a5e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006a62:	1052      	asrs	r2, r2, #1
 8006a64:	3008      	adds	r0, #8
 8006a66:	e777      	b.n	8006958 <_dtoa_r+0x330>
 8006a68:	d022      	beq.n	8006ab0 <_dtoa_r+0x488>
 8006a6a:	f1cb 0200 	rsb	r2, fp, #0
 8006a6e:	4970      	ldr	r1, [pc, #448]	; (8006c30 <_dtoa_r+0x608>)
 8006a70:	f002 000f 	and.w	r0, r2, #15
 8006a74:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8006a78:	ed91 7b00 	vldr	d7, [r1]
 8006a7c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8006a80:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006a84:	486b      	ldr	r0, [pc, #428]	; (8006c34 <_dtoa_r+0x60c>)
 8006a86:	1112      	asrs	r2, r2, #4
 8006a88:	2400      	movs	r4, #0
 8006a8a:	2102      	movs	r1, #2
 8006a8c:	b92a      	cbnz	r2, 8006a9a <_dtoa_r+0x472>
 8006a8e:	2c00      	cmp	r4, #0
 8006a90:	f43f af6a 	beq.w	8006968 <_dtoa_r+0x340>
 8006a94:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006a98:	e766      	b.n	8006968 <_dtoa_r+0x340>
 8006a9a:	07d7      	lsls	r7, r2, #31
 8006a9c:	d505      	bpl.n	8006aaa <_dtoa_r+0x482>
 8006a9e:	ed90 6b00 	vldr	d6, [r0]
 8006aa2:	3101      	adds	r1, #1
 8006aa4:	2401      	movs	r4, #1
 8006aa6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006aaa:	1052      	asrs	r2, r2, #1
 8006aac:	3008      	adds	r0, #8
 8006aae:	e7ed      	b.n	8006a8c <_dtoa_r+0x464>
 8006ab0:	2102      	movs	r1, #2
 8006ab2:	e759      	b.n	8006968 <_dtoa_r+0x340>
 8006ab4:	465a      	mov	r2, fp
 8006ab6:	464c      	mov	r4, r9
 8006ab8:	e775      	b.n	80069a6 <_dtoa_r+0x37e>
 8006aba:	ec41 0b17 	vmov	d7, r0, r1
 8006abe:	495c      	ldr	r1, [pc, #368]	; (8006c30 <_dtoa_r+0x608>)
 8006ac0:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8006ac4:	ed11 4b02 	vldr	d4, [r1, #-8]
 8006ac8:	9901      	ldr	r1, [sp, #4]
 8006aca:	440c      	add	r4, r1
 8006acc:	9907      	ldr	r1, [sp, #28]
 8006ace:	b351      	cbz	r1, 8006b26 <_dtoa_r+0x4fe>
 8006ad0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8006ad4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8006ad8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006adc:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8006ae0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8006ae4:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006ae8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006aec:	ee14 1a90 	vmov	r1, s9
 8006af0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006af4:	3130      	adds	r1, #48	; 0x30
 8006af6:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006afa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b02:	f808 1b01 	strb.w	r1, [r8], #1
 8006b06:	d439      	bmi.n	8006b7c <_dtoa_r+0x554>
 8006b08:	ee32 5b46 	vsub.f64	d5, d2, d6
 8006b0c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8006b10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b14:	d472      	bmi.n	8006bfc <_dtoa_r+0x5d4>
 8006b16:	45a0      	cmp	r8, r4
 8006b18:	f43f af6b 	beq.w	80069f2 <_dtoa_r+0x3ca>
 8006b1c:	ee27 7b03 	vmul.f64	d7, d7, d3
 8006b20:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006b24:	e7e0      	b.n	8006ae8 <_dtoa_r+0x4c0>
 8006b26:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006b2a:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006b2e:	4620      	mov	r0, r4
 8006b30:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8006b34:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006b38:	ee14 1a90 	vmov	r1, s9
 8006b3c:	3130      	adds	r1, #48	; 0x30
 8006b3e:	f808 1b01 	strb.w	r1, [r8], #1
 8006b42:	45a0      	cmp	r8, r4
 8006b44:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006b48:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006b4c:	d118      	bne.n	8006b80 <_dtoa_r+0x558>
 8006b4e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8006b52:	ee37 4b05 	vadd.f64	d4, d7, d5
 8006b56:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8006b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b5e:	dc4d      	bgt.n	8006bfc <_dtoa_r+0x5d4>
 8006b60:	ee35 5b47 	vsub.f64	d5, d5, d7
 8006b64:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8006b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b6c:	f57f af41 	bpl.w	80069f2 <_dtoa_r+0x3ca>
 8006b70:	4680      	mov	r8, r0
 8006b72:	3801      	subs	r0, #1
 8006b74:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8006b78:	2b30      	cmp	r3, #48	; 0x30
 8006b7a:	d0f9      	beq.n	8006b70 <_dtoa_r+0x548>
 8006b7c:	4693      	mov	fp, r2
 8006b7e:	e02a      	b.n	8006bd6 <_dtoa_r+0x5ae>
 8006b80:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006b84:	e7d6      	b.n	8006b34 <_dtoa_r+0x50c>
 8006b86:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006b8a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8006b8e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006b92:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8006b96:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8006b9a:	ee15 3a10 	vmov	r3, s10
 8006b9e:	3330      	adds	r3, #48	; 0x30
 8006ba0:	f808 3b01 	strb.w	r3, [r8], #1
 8006ba4:	9b01      	ldr	r3, [sp, #4]
 8006ba6:	eba8 0303 	sub.w	r3, r8, r3
 8006baa:	4599      	cmp	r9, r3
 8006bac:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8006bb0:	eea3 7b46 	vfms.f64	d7, d3, d6
 8006bb4:	d133      	bne.n	8006c1e <_dtoa_r+0x5f6>
 8006bb6:	ee37 7b07 	vadd.f64	d7, d7, d7
 8006bba:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bc2:	dc1a      	bgt.n	8006bfa <_dtoa_r+0x5d2>
 8006bc4:	eeb4 7b46 	vcmp.f64	d7, d6
 8006bc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bcc:	d103      	bne.n	8006bd6 <_dtoa_r+0x5ae>
 8006bce:	ee15 3a10 	vmov	r3, s10
 8006bd2:	07d9      	lsls	r1, r3, #31
 8006bd4:	d411      	bmi.n	8006bfa <_dtoa_r+0x5d2>
 8006bd6:	4629      	mov	r1, r5
 8006bd8:	4630      	mov	r0, r6
 8006bda:	f000 fbd1 	bl	8007380 <_Bfree>
 8006bde:	2300      	movs	r3, #0
 8006be0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006be2:	f888 3000 	strb.w	r3, [r8]
 8006be6:	f10b 0301 	add.w	r3, fp, #1
 8006bea:	6013      	str	r3, [r2, #0]
 8006bec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	f43f ad69 	beq.w	80066c6 <_dtoa_r+0x9e>
 8006bf4:	f8c3 8000 	str.w	r8, [r3]
 8006bf8:	e565      	b.n	80066c6 <_dtoa_r+0x9e>
 8006bfa:	465a      	mov	r2, fp
 8006bfc:	4643      	mov	r3, r8
 8006bfe:	4698      	mov	r8, r3
 8006c00:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8006c04:	2939      	cmp	r1, #57	; 0x39
 8006c06:	d106      	bne.n	8006c16 <_dtoa_r+0x5ee>
 8006c08:	9901      	ldr	r1, [sp, #4]
 8006c0a:	4299      	cmp	r1, r3
 8006c0c:	d1f7      	bne.n	8006bfe <_dtoa_r+0x5d6>
 8006c0e:	9801      	ldr	r0, [sp, #4]
 8006c10:	2130      	movs	r1, #48	; 0x30
 8006c12:	3201      	adds	r2, #1
 8006c14:	7001      	strb	r1, [r0, #0]
 8006c16:	7819      	ldrb	r1, [r3, #0]
 8006c18:	3101      	adds	r1, #1
 8006c1a:	7019      	strb	r1, [r3, #0]
 8006c1c:	e7ae      	b.n	8006b7c <_dtoa_r+0x554>
 8006c1e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006c22:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c2a:	d1b2      	bne.n	8006b92 <_dtoa_r+0x56a>
 8006c2c:	e7d3      	b.n	8006bd6 <_dtoa_r+0x5ae>
 8006c2e:	bf00      	nop
 8006c30:	08009cb0 	.word	0x08009cb0
 8006c34:	08009c88 	.word	0x08009c88
 8006c38:	9907      	ldr	r1, [sp, #28]
 8006c3a:	2900      	cmp	r1, #0
 8006c3c:	f000 80d0 	beq.w	8006de0 <_dtoa_r+0x7b8>
 8006c40:	9906      	ldr	r1, [sp, #24]
 8006c42:	2901      	cmp	r1, #1
 8006c44:	f300 80b4 	bgt.w	8006db0 <_dtoa_r+0x788>
 8006c48:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c4a:	2900      	cmp	r1, #0
 8006c4c:	f000 80ac 	beq.w	8006da8 <_dtoa_r+0x780>
 8006c50:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006c54:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006c58:	461c      	mov	r4, r3
 8006c5a:	9309      	str	r3, [sp, #36]	; 0x24
 8006c5c:	9b04      	ldr	r3, [sp, #16]
 8006c5e:	4413      	add	r3, r2
 8006c60:	9304      	str	r3, [sp, #16]
 8006c62:	9b05      	ldr	r3, [sp, #20]
 8006c64:	2101      	movs	r1, #1
 8006c66:	4413      	add	r3, r2
 8006c68:	4630      	mov	r0, r6
 8006c6a:	9305      	str	r3, [sp, #20]
 8006c6c:	f000 fc88 	bl	8007580 <__i2b>
 8006c70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c72:	4607      	mov	r7, r0
 8006c74:	f1b8 0f00 	cmp.w	r8, #0
 8006c78:	d00d      	beq.n	8006c96 <_dtoa_r+0x66e>
 8006c7a:	9a05      	ldr	r2, [sp, #20]
 8006c7c:	2a00      	cmp	r2, #0
 8006c7e:	dd0a      	ble.n	8006c96 <_dtoa_r+0x66e>
 8006c80:	4542      	cmp	r2, r8
 8006c82:	9904      	ldr	r1, [sp, #16]
 8006c84:	bfa8      	it	ge
 8006c86:	4642      	movge	r2, r8
 8006c88:	1a89      	subs	r1, r1, r2
 8006c8a:	9104      	str	r1, [sp, #16]
 8006c8c:	9905      	ldr	r1, [sp, #20]
 8006c8e:	eba8 0802 	sub.w	r8, r8, r2
 8006c92:	1a8a      	subs	r2, r1, r2
 8006c94:	9205      	str	r2, [sp, #20]
 8006c96:	b303      	cbz	r3, 8006cda <_dtoa_r+0x6b2>
 8006c98:	9a07      	ldr	r2, [sp, #28]
 8006c9a:	2a00      	cmp	r2, #0
 8006c9c:	f000 80a5 	beq.w	8006dea <_dtoa_r+0x7c2>
 8006ca0:	2c00      	cmp	r4, #0
 8006ca2:	dd13      	ble.n	8006ccc <_dtoa_r+0x6a4>
 8006ca4:	4639      	mov	r1, r7
 8006ca6:	4622      	mov	r2, r4
 8006ca8:	4630      	mov	r0, r6
 8006caa:	930d      	str	r3, [sp, #52]	; 0x34
 8006cac:	f000 fd28 	bl	8007700 <__pow5mult>
 8006cb0:	462a      	mov	r2, r5
 8006cb2:	4601      	mov	r1, r0
 8006cb4:	4607      	mov	r7, r0
 8006cb6:	4630      	mov	r0, r6
 8006cb8:	f000 fc78 	bl	80075ac <__multiply>
 8006cbc:	4629      	mov	r1, r5
 8006cbe:	9009      	str	r0, [sp, #36]	; 0x24
 8006cc0:	4630      	mov	r0, r6
 8006cc2:	f000 fb5d 	bl	8007380 <_Bfree>
 8006cc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006cc8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006cca:	4615      	mov	r5, r2
 8006ccc:	1b1a      	subs	r2, r3, r4
 8006cce:	d004      	beq.n	8006cda <_dtoa_r+0x6b2>
 8006cd0:	4629      	mov	r1, r5
 8006cd2:	4630      	mov	r0, r6
 8006cd4:	f000 fd14 	bl	8007700 <__pow5mult>
 8006cd8:	4605      	mov	r5, r0
 8006cda:	2101      	movs	r1, #1
 8006cdc:	4630      	mov	r0, r6
 8006cde:	f000 fc4f 	bl	8007580 <__i2b>
 8006ce2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	4604      	mov	r4, r0
 8006ce8:	f340 8081 	ble.w	8006dee <_dtoa_r+0x7c6>
 8006cec:	461a      	mov	r2, r3
 8006cee:	4601      	mov	r1, r0
 8006cf0:	4630      	mov	r0, r6
 8006cf2:	f000 fd05 	bl	8007700 <__pow5mult>
 8006cf6:	9b06      	ldr	r3, [sp, #24]
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	4604      	mov	r4, r0
 8006cfc:	dd7a      	ble.n	8006df4 <_dtoa_r+0x7cc>
 8006cfe:	2300      	movs	r3, #0
 8006d00:	9309      	str	r3, [sp, #36]	; 0x24
 8006d02:	6922      	ldr	r2, [r4, #16]
 8006d04:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006d08:	6910      	ldr	r0, [r2, #16]
 8006d0a:	f000 fbeb 	bl	80074e4 <__hi0bits>
 8006d0e:	f1c0 0020 	rsb	r0, r0, #32
 8006d12:	9b05      	ldr	r3, [sp, #20]
 8006d14:	4418      	add	r0, r3
 8006d16:	f010 001f 	ands.w	r0, r0, #31
 8006d1a:	f000 8093 	beq.w	8006e44 <_dtoa_r+0x81c>
 8006d1e:	f1c0 0220 	rsb	r2, r0, #32
 8006d22:	2a04      	cmp	r2, #4
 8006d24:	f340 8085 	ble.w	8006e32 <_dtoa_r+0x80a>
 8006d28:	9b04      	ldr	r3, [sp, #16]
 8006d2a:	f1c0 001c 	rsb	r0, r0, #28
 8006d2e:	4403      	add	r3, r0
 8006d30:	9304      	str	r3, [sp, #16]
 8006d32:	9b05      	ldr	r3, [sp, #20]
 8006d34:	4480      	add	r8, r0
 8006d36:	4403      	add	r3, r0
 8006d38:	9305      	str	r3, [sp, #20]
 8006d3a:	9b04      	ldr	r3, [sp, #16]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	dd05      	ble.n	8006d4c <_dtoa_r+0x724>
 8006d40:	4629      	mov	r1, r5
 8006d42:	461a      	mov	r2, r3
 8006d44:	4630      	mov	r0, r6
 8006d46:	f000 fd35 	bl	80077b4 <__lshift>
 8006d4a:	4605      	mov	r5, r0
 8006d4c:	9b05      	ldr	r3, [sp, #20]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	dd05      	ble.n	8006d5e <_dtoa_r+0x736>
 8006d52:	4621      	mov	r1, r4
 8006d54:	461a      	mov	r2, r3
 8006d56:	4630      	mov	r0, r6
 8006d58:	f000 fd2c 	bl	80077b4 <__lshift>
 8006d5c:	4604      	mov	r4, r0
 8006d5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d071      	beq.n	8006e48 <_dtoa_r+0x820>
 8006d64:	4621      	mov	r1, r4
 8006d66:	4628      	mov	r0, r5
 8006d68:	f000 fd90 	bl	800788c <__mcmp>
 8006d6c:	2800      	cmp	r0, #0
 8006d6e:	da6b      	bge.n	8006e48 <_dtoa_r+0x820>
 8006d70:	2300      	movs	r3, #0
 8006d72:	4629      	mov	r1, r5
 8006d74:	220a      	movs	r2, #10
 8006d76:	4630      	mov	r0, r6
 8006d78:	f000 fb24 	bl	80073c4 <__multadd>
 8006d7c:	9b07      	ldr	r3, [sp, #28]
 8006d7e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006d82:	4605      	mov	r5, r0
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	f000 8197 	beq.w	80070b8 <_dtoa_r+0xa90>
 8006d8a:	4639      	mov	r1, r7
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	220a      	movs	r2, #10
 8006d90:	4630      	mov	r0, r6
 8006d92:	f000 fb17 	bl	80073c4 <__multadd>
 8006d96:	f1ba 0f00 	cmp.w	sl, #0
 8006d9a:	4607      	mov	r7, r0
 8006d9c:	f300 8093 	bgt.w	8006ec6 <_dtoa_r+0x89e>
 8006da0:	9b06      	ldr	r3, [sp, #24]
 8006da2:	2b02      	cmp	r3, #2
 8006da4:	dc57      	bgt.n	8006e56 <_dtoa_r+0x82e>
 8006da6:	e08e      	b.n	8006ec6 <_dtoa_r+0x89e>
 8006da8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006daa:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006dae:	e751      	b.n	8006c54 <_dtoa_r+0x62c>
 8006db0:	f109 34ff 	add.w	r4, r9, #4294967295
 8006db4:	42a3      	cmp	r3, r4
 8006db6:	bfbf      	itttt	lt
 8006db8:	1ae2      	sublt	r2, r4, r3
 8006dba:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006dbc:	189b      	addlt	r3, r3, r2
 8006dbe:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006dc0:	bfae      	itee	ge
 8006dc2:	1b1c      	subge	r4, r3, r4
 8006dc4:	4623      	movlt	r3, r4
 8006dc6:	2400      	movlt	r4, #0
 8006dc8:	f1b9 0f00 	cmp.w	r9, #0
 8006dcc:	bfb5      	itete	lt
 8006dce:	9a04      	ldrlt	r2, [sp, #16]
 8006dd0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8006dd4:	eba2 0809 	sublt.w	r8, r2, r9
 8006dd8:	464a      	movge	r2, r9
 8006dda:	bfb8      	it	lt
 8006ddc:	2200      	movlt	r2, #0
 8006dde:	e73c      	b.n	8006c5a <_dtoa_r+0x632>
 8006de0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006de4:	9f07      	ldr	r7, [sp, #28]
 8006de6:	461c      	mov	r4, r3
 8006de8:	e744      	b.n	8006c74 <_dtoa_r+0x64c>
 8006dea:	461a      	mov	r2, r3
 8006dec:	e770      	b.n	8006cd0 <_dtoa_r+0x6a8>
 8006dee:	9b06      	ldr	r3, [sp, #24]
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	dc18      	bgt.n	8006e26 <_dtoa_r+0x7fe>
 8006df4:	9b02      	ldr	r3, [sp, #8]
 8006df6:	b9b3      	cbnz	r3, 8006e26 <_dtoa_r+0x7fe>
 8006df8:	9b03      	ldr	r3, [sp, #12]
 8006dfa:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8006dfe:	b9a2      	cbnz	r2, 8006e2a <_dtoa_r+0x802>
 8006e00:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006e04:	0d12      	lsrs	r2, r2, #20
 8006e06:	0512      	lsls	r2, r2, #20
 8006e08:	b18a      	cbz	r2, 8006e2e <_dtoa_r+0x806>
 8006e0a:	9b04      	ldr	r3, [sp, #16]
 8006e0c:	3301      	adds	r3, #1
 8006e0e:	9304      	str	r3, [sp, #16]
 8006e10:	9b05      	ldr	r3, [sp, #20]
 8006e12:	3301      	adds	r3, #1
 8006e14:	9305      	str	r3, [sp, #20]
 8006e16:	2301      	movs	r3, #1
 8006e18:	9309      	str	r3, [sp, #36]	; 0x24
 8006e1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	f47f af70 	bne.w	8006d02 <_dtoa_r+0x6da>
 8006e22:	2001      	movs	r0, #1
 8006e24:	e775      	b.n	8006d12 <_dtoa_r+0x6ea>
 8006e26:	2300      	movs	r3, #0
 8006e28:	e7f6      	b.n	8006e18 <_dtoa_r+0x7f0>
 8006e2a:	9b02      	ldr	r3, [sp, #8]
 8006e2c:	e7f4      	b.n	8006e18 <_dtoa_r+0x7f0>
 8006e2e:	9209      	str	r2, [sp, #36]	; 0x24
 8006e30:	e7f3      	b.n	8006e1a <_dtoa_r+0x7f2>
 8006e32:	d082      	beq.n	8006d3a <_dtoa_r+0x712>
 8006e34:	9b04      	ldr	r3, [sp, #16]
 8006e36:	321c      	adds	r2, #28
 8006e38:	4413      	add	r3, r2
 8006e3a:	9304      	str	r3, [sp, #16]
 8006e3c:	9b05      	ldr	r3, [sp, #20]
 8006e3e:	4490      	add	r8, r2
 8006e40:	4413      	add	r3, r2
 8006e42:	e779      	b.n	8006d38 <_dtoa_r+0x710>
 8006e44:	4602      	mov	r2, r0
 8006e46:	e7f5      	b.n	8006e34 <_dtoa_r+0x80c>
 8006e48:	f1b9 0f00 	cmp.w	r9, #0
 8006e4c:	dc36      	bgt.n	8006ebc <_dtoa_r+0x894>
 8006e4e:	9b06      	ldr	r3, [sp, #24]
 8006e50:	2b02      	cmp	r3, #2
 8006e52:	dd33      	ble.n	8006ebc <_dtoa_r+0x894>
 8006e54:	46ca      	mov	sl, r9
 8006e56:	f1ba 0f00 	cmp.w	sl, #0
 8006e5a:	d10d      	bne.n	8006e78 <_dtoa_r+0x850>
 8006e5c:	4621      	mov	r1, r4
 8006e5e:	4653      	mov	r3, sl
 8006e60:	2205      	movs	r2, #5
 8006e62:	4630      	mov	r0, r6
 8006e64:	f000 faae 	bl	80073c4 <__multadd>
 8006e68:	4601      	mov	r1, r0
 8006e6a:	4604      	mov	r4, r0
 8006e6c:	4628      	mov	r0, r5
 8006e6e:	f000 fd0d 	bl	800788c <__mcmp>
 8006e72:	2800      	cmp	r0, #0
 8006e74:	f73f ade4 	bgt.w	8006a40 <_dtoa_r+0x418>
 8006e78:	9b08      	ldr	r3, [sp, #32]
 8006e7a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006e7e:	ea6f 0b03 	mvn.w	fp, r3
 8006e82:	f04f 0900 	mov.w	r9, #0
 8006e86:	4621      	mov	r1, r4
 8006e88:	4630      	mov	r0, r6
 8006e8a:	f000 fa79 	bl	8007380 <_Bfree>
 8006e8e:	2f00      	cmp	r7, #0
 8006e90:	f43f aea1 	beq.w	8006bd6 <_dtoa_r+0x5ae>
 8006e94:	f1b9 0f00 	cmp.w	r9, #0
 8006e98:	d005      	beq.n	8006ea6 <_dtoa_r+0x87e>
 8006e9a:	45b9      	cmp	r9, r7
 8006e9c:	d003      	beq.n	8006ea6 <_dtoa_r+0x87e>
 8006e9e:	4649      	mov	r1, r9
 8006ea0:	4630      	mov	r0, r6
 8006ea2:	f000 fa6d 	bl	8007380 <_Bfree>
 8006ea6:	4639      	mov	r1, r7
 8006ea8:	4630      	mov	r0, r6
 8006eaa:	f000 fa69 	bl	8007380 <_Bfree>
 8006eae:	e692      	b.n	8006bd6 <_dtoa_r+0x5ae>
 8006eb0:	2400      	movs	r4, #0
 8006eb2:	4627      	mov	r7, r4
 8006eb4:	e7e0      	b.n	8006e78 <_dtoa_r+0x850>
 8006eb6:	4693      	mov	fp, r2
 8006eb8:	4627      	mov	r7, r4
 8006eba:	e5c1      	b.n	8006a40 <_dtoa_r+0x418>
 8006ebc:	9b07      	ldr	r3, [sp, #28]
 8006ebe:	46ca      	mov	sl, r9
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	f000 8100 	beq.w	80070c6 <_dtoa_r+0xa9e>
 8006ec6:	f1b8 0f00 	cmp.w	r8, #0
 8006eca:	dd05      	ble.n	8006ed8 <_dtoa_r+0x8b0>
 8006ecc:	4639      	mov	r1, r7
 8006ece:	4642      	mov	r2, r8
 8006ed0:	4630      	mov	r0, r6
 8006ed2:	f000 fc6f 	bl	80077b4 <__lshift>
 8006ed6:	4607      	mov	r7, r0
 8006ed8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d05d      	beq.n	8006f9a <_dtoa_r+0x972>
 8006ede:	6879      	ldr	r1, [r7, #4]
 8006ee0:	4630      	mov	r0, r6
 8006ee2:	f000 fa0d 	bl	8007300 <_Balloc>
 8006ee6:	4680      	mov	r8, r0
 8006ee8:	b928      	cbnz	r0, 8006ef6 <_dtoa_r+0x8ce>
 8006eea:	4b82      	ldr	r3, [pc, #520]	; (80070f4 <_dtoa_r+0xacc>)
 8006eec:	4602      	mov	r2, r0
 8006eee:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006ef2:	f7ff bbb1 	b.w	8006658 <_dtoa_r+0x30>
 8006ef6:	693a      	ldr	r2, [r7, #16]
 8006ef8:	3202      	adds	r2, #2
 8006efa:	0092      	lsls	r2, r2, #2
 8006efc:	f107 010c 	add.w	r1, r7, #12
 8006f00:	300c      	adds	r0, #12
 8006f02:	f001 ff3f 	bl	8008d84 <memcpy>
 8006f06:	2201      	movs	r2, #1
 8006f08:	4641      	mov	r1, r8
 8006f0a:	4630      	mov	r0, r6
 8006f0c:	f000 fc52 	bl	80077b4 <__lshift>
 8006f10:	9b01      	ldr	r3, [sp, #4]
 8006f12:	3301      	adds	r3, #1
 8006f14:	9304      	str	r3, [sp, #16]
 8006f16:	9b01      	ldr	r3, [sp, #4]
 8006f18:	4453      	add	r3, sl
 8006f1a:	9308      	str	r3, [sp, #32]
 8006f1c:	9b02      	ldr	r3, [sp, #8]
 8006f1e:	f003 0301 	and.w	r3, r3, #1
 8006f22:	46b9      	mov	r9, r7
 8006f24:	9307      	str	r3, [sp, #28]
 8006f26:	4607      	mov	r7, r0
 8006f28:	9b04      	ldr	r3, [sp, #16]
 8006f2a:	4621      	mov	r1, r4
 8006f2c:	3b01      	subs	r3, #1
 8006f2e:	4628      	mov	r0, r5
 8006f30:	9302      	str	r3, [sp, #8]
 8006f32:	f7ff faef 	bl	8006514 <quorem>
 8006f36:	4603      	mov	r3, r0
 8006f38:	3330      	adds	r3, #48	; 0x30
 8006f3a:	9005      	str	r0, [sp, #20]
 8006f3c:	4649      	mov	r1, r9
 8006f3e:	4628      	mov	r0, r5
 8006f40:	9309      	str	r3, [sp, #36]	; 0x24
 8006f42:	f000 fca3 	bl	800788c <__mcmp>
 8006f46:	463a      	mov	r2, r7
 8006f48:	4682      	mov	sl, r0
 8006f4a:	4621      	mov	r1, r4
 8006f4c:	4630      	mov	r0, r6
 8006f4e:	f000 fcb9 	bl	80078c4 <__mdiff>
 8006f52:	68c2      	ldr	r2, [r0, #12]
 8006f54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f56:	4680      	mov	r8, r0
 8006f58:	bb0a      	cbnz	r2, 8006f9e <_dtoa_r+0x976>
 8006f5a:	4601      	mov	r1, r0
 8006f5c:	4628      	mov	r0, r5
 8006f5e:	f000 fc95 	bl	800788c <__mcmp>
 8006f62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f64:	4602      	mov	r2, r0
 8006f66:	4641      	mov	r1, r8
 8006f68:	4630      	mov	r0, r6
 8006f6a:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8006f6e:	f000 fa07 	bl	8007380 <_Bfree>
 8006f72:	9b06      	ldr	r3, [sp, #24]
 8006f74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f76:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006f7a:	ea43 0102 	orr.w	r1, r3, r2
 8006f7e:	9b07      	ldr	r3, [sp, #28]
 8006f80:	4319      	orrs	r1, r3
 8006f82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f84:	d10d      	bne.n	8006fa2 <_dtoa_r+0x97a>
 8006f86:	2b39      	cmp	r3, #57	; 0x39
 8006f88:	d029      	beq.n	8006fde <_dtoa_r+0x9b6>
 8006f8a:	f1ba 0f00 	cmp.w	sl, #0
 8006f8e:	dd01      	ble.n	8006f94 <_dtoa_r+0x96c>
 8006f90:	9b05      	ldr	r3, [sp, #20]
 8006f92:	3331      	adds	r3, #49	; 0x31
 8006f94:	9a02      	ldr	r2, [sp, #8]
 8006f96:	7013      	strb	r3, [r2, #0]
 8006f98:	e775      	b.n	8006e86 <_dtoa_r+0x85e>
 8006f9a:	4638      	mov	r0, r7
 8006f9c:	e7b8      	b.n	8006f10 <_dtoa_r+0x8e8>
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	e7e1      	b.n	8006f66 <_dtoa_r+0x93e>
 8006fa2:	f1ba 0f00 	cmp.w	sl, #0
 8006fa6:	db06      	blt.n	8006fb6 <_dtoa_r+0x98e>
 8006fa8:	9906      	ldr	r1, [sp, #24]
 8006faa:	ea41 0a0a 	orr.w	sl, r1, sl
 8006fae:	9907      	ldr	r1, [sp, #28]
 8006fb0:	ea5a 0a01 	orrs.w	sl, sl, r1
 8006fb4:	d120      	bne.n	8006ff8 <_dtoa_r+0x9d0>
 8006fb6:	2a00      	cmp	r2, #0
 8006fb8:	ddec      	ble.n	8006f94 <_dtoa_r+0x96c>
 8006fba:	4629      	mov	r1, r5
 8006fbc:	2201      	movs	r2, #1
 8006fbe:	4630      	mov	r0, r6
 8006fc0:	9304      	str	r3, [sp, #16]
 8006fc2:	f000 fbf7 	bl	80077b4 <__lshift>
 8006fc6:	4621      	mov	r1, r4
 8006fc8:	4605      	mov	r5, r0
 8006fca:	f000 fc5f 	bl	800788c <__mcmp>
 8006fce:	2800      	cmp	r0, #0
 8006fd0:	9b04      	ldr	r3, [sp, #16]
 8006fd2:	dc02      	bgt.n	8006fda <_dtoa_r+0x9b2>
 8006fd4:	d1de      	bne.n	8006f94 <_dtoa_r+0x96c>
 8006fd6:	07da      	lsls	r2, r3, #31
 8006fd8:	d5dc      	bpl.n	8006f94 <_dtoa_r+0x96c>
 8006fda:	2b39      	cmp	r3, #57	; 0x39
 8006fdc:	d1d8      	bne.n	8006f90 <_dtoa_r+0x968>
 8006fde:	9a02      	ldr	r2, [sp, #8]
 8006fe0:	2339      	movs	r3, #57	; 0x39
 8006fe2:	7013      	strb	r3, [r2, #0]
 8006fe4:	4643      	mov	r3, r8
 8006fe6:	4698      	mov	r8, r3
 8006fe8:	3b01      	subs	r3, #1
 8006fea:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8006fee:	2a39      	cmp	r2, #57	; 0x39
 8006ff0:	d051      	beq.n	8007096 <_dtoa_r+0xa6e>
 8006ff2:	3201      	adds	r2, #1
 8006ff4:	701a      	strb	r2, [r3, #0]
 8006ff6:	e746      	b.n	8006e86 <_dtoa_r+0x85e>
 8006ff8:	2a00      	cmp	r2, #0
 8006ffa:	dd03      	ble.n	8007004 <_dtoa_r+0x9dc>
 8006ffc:	2b39      	cmp	r3, #57	; 0x39
 8006ffe:	d0ee      	beq.n	8006fde <_dtoa_r+0x9b6>
 8007000:	3301      	adds	r3, #1
 8007002:	e7c7      	b.n	8006f94 <_dtoa_r+0x96c>
 8007004:	9a04      	ldr	r2, [sp, #16]
 8007006:	9908      	ldr	r1, [sp, #32]
 8007008:	f802 3c01 	strb.w	r3, [r2, #-1]
 800700c:	428a      	cmp	r2, r1
 800700e:	d02b      	beq.n	8007068 <_dtoa_r+0xa40>
 8007010:	4629      	mov	r1, r5
 8007012:	2300      	movs	r3, #0
 8007014:	220a      	movs	r2, #10
 8007016:	4630      	mov	r0, r6
 8007018:	f000 f9d4 	bl	80073c4 <__multadd>
 800701c:	45b9      	cmp	r9, r7
 800701e:	4605      	mov	r5, r0
 8007020:	f04f 0300 	mov.w	r3, #0
 8007024:	f04f 020a 	mov.w	r2, #10
 8007028:	4649      	mov	r1, r9
 800702a:	4630      	mov	r0, r6
 800702c:	d107      	bne.n	800703e <_dtoa_r+0xa16>
 800702e:	f000 f9c9 	bl	80073c4 <__multadd>
 8007032:	4681      	mov	r9, r0
 8007034:	4607      	mov	r7, r0
 8007036:	9b04      	ldr	r3, [sp, #16]
 8007038:	3301      	adds	r3, #1
 800703a:	9304      	str	r3, [sp, #16]
 800703c:	e774      	b.n	8006f28 <_dtoa_r+0x900>
 800703e:	f000 f9c1 	bl	80073c4 <__multadd>
 8007042:	4639      	mov	r1, r7
 8007044:	4681      	mov	r9, r0
 8007046:	2300      	movs	r3, #0
 8007048:	220a      	movs	r2, #10
 800704a:	4630      	mov	r0, r6
 800704c:	f000 f9ba 	bl	80073c4 <__multadd>
 8007050:	4607      	mov	r7, r0
 8007052:	e7f0      	b.n	8007036 <_dtoa_r+0xa0e>
 8007054:	f1ba 0f00 	cmp.w	sl, #0
 8007058:	9a01      	ldr	r2, [sp, #4]
 800705a:	bfcc      	ite	gt
 800705c:	46d0      	movgt	r8, sl
 800705e:	f04f 0801 	movle.w	r8, #1
 8007062:	4490      	add	r8, r2
 8007064:	f04f 0900 	mov.w	r9, #0
 8007068:	4629      	mov	r1, r5
 800706a:	2201      	movs	r2, #1
 800706c:	4630      	mov	r0, r6
 800706e:	9302      	str	r3, [sp, #8]
 8007070:	f000 fba0 	bl	80077b4 <__lshift>
 8007074:	4621      	mov	r1, r4
 8007076:	4605      	mov	r5, r0
 8007078:	f000 fc08 	bl	800788c <__mcmp>
 800707c:	2800      	cmp	r0, #0
 800707e:	dcb1      	bgt.n	8006fe4 <_dtoa_r+0x9bc>
 8007080:	d102      	bne.n	8007088 <_dtoa_r+0xa60>
 8007082:	9b02      	ldr	r3, [sp, #8]
 8007084:	07db      	lsls	r3, r3, #31
 8007086:	d4ad      	bmi.n	8006fe4 <_dtoa_r+0x9bc>
 8007088:	4643      	mov	r3, r8
 800708a:	4698      	mov	r8, r3
 800708c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007090:	2a30      	cmp	r2, #48	; 0x30
 8007092:	d0fa      	beq.n	800708a <_dtoa_r+0xa62>
 8007094:	e6f7      	b.n	8006e86 <_dtoa_r+0x85e>
 8007096:	9a01      	ldr	r2, [sp, #4]
 8007098:	429a      	cmp	r2, r3
 800709a:	d1a4      	bne.n	8006fe6 <_dtoa_r+0x9be>
 800709c:	f10b 0b01 	add.w	fp, fp, #1
 80070a0:	2331      	movs	r3, #49	; 0x31
 80070a2:	e778      	b.n	8006f96 <_dtoa_r+0x96e>
 80070a4:	4b14      	ldr	r3, [pc, #80]	; (80070f8 <_dtoa_r+0xad0>)
 80070a6:	f7ff bb2a 	b.w	80066fe <_dtoa_r+0xd6>
 80070aa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	f47f ab05 	bne.w	80066bc <_dtoa_r+0x94>
 80070b2:	4b12      	ldr	r3, [pc, #72]	; (80070fc <_dtoa_r+0xad4>)
 80070b4:	f7ff bb23 	b.w	80066fe <_dtoa_r+0xd6>
 80070b8:	f1ba 0f00 	cmp.w	sl, #0
 80070bc:	dc03      	bgt.n	80070c6 <_dtoa_r+0xa9e>
 80070be:	9b06      	ldr	r3, [sp, #24]
 80070c0:	2b02      	cmp	r3, #2
 80070c2:	f73f aec8 	bgt.w	8006e56 <_dtoa_r+0x82e>
 80070c6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80070ca:	4621      	mov	r1, r4
 80070cc:	4628      	mov	r0, r5
 80070ce:	f7ff fa21 	bl	8006514 <quorem>
 80070d2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80070d6:	f808 3b01 	strb.w	r3, [r8], #1
 80070da:	9a01      	ldr	r2, [sp, #4]
 80070dc:	eba8 0202 	sub.w	r2, r8, r2
 80070e0:	4592      	cmp	sl, r2
 80070e2:	ddb7      	ble.n	8007054 <_dtoa_r+0xa2c>
 80070e4:	4629      	mov	r1, r5
 80070e6:	2300      	movs	r3, #0
 80070e8:	220a      	movs	r2, #10
 80070ea:	4630      	mov	r0, r6
 80070ec:	f000 f96a 	bl	80073c4 <__multadd>
 80070f0:	4605      	mov	r5, r0
 80070f2:	e7ea      	b.n	80070ca <_dtoa_r+0xaa2>
 80070f4:	08009c1d 	.word	0x08009c1d
 80070f8:	08009b78 	.word	0x08009b78
 80070fc:	08009ba1 	.word	0x08009ba1

08007100 <_free_r>:
 8007100:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007102:	2900      	cmp	r1, #0
 8007104:	d044      	beq.n	8007190 <_free_r+0x90>
 8007106:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800710a:	9001      	str	r0, [sp, #4]
 800710c:	2b00      	cmp	r3, #0
 800710e:	f1a1 0404 	sub.w	r4, r1, #4
 8007112:	bfb8      	it	lt
 8007114:	18e4      	addlt	r4, r4, r3
 8007116:	f000 f8e7 	bl	80072e8 <__malloc_lock>
 800711a:	4a1e      	ldr	r2, [pc, #120]	; (8007194 <_free_r+0x94>)
 800711c:	9801      	ldr	r0, [sp, #4]
 800711e:	6813      	ldr	r3, [r2, #0]
 8007120:	b933      	cbnz	r3, 8007130 <_free_r+0x30>
 8007122:	6063      	str	r3, [r4, #4]
 8007124:	6014      	str	r4, [r2, #0]
 8007126:	b003      	add	sp, #12
 8007128:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800712c:	f000 b8e2 	b.w	80072f4 <__malloc_unlock>
 8007130:	42a3      	cmp	r3, r4
 8007132:	d908      	bls.n	8007146 <_free_r+0x46>
 8007134:	6825      	ldr	r5, [r4, #0]
 8007136:	1961      	adds	r1, r4, r5
 8007138:	428b      	cmp	r3, r1
 800713a:	bf01      	itttt	eq
 800713c:	6819      	ldreq	r1, [r3, #0]
 800713e:	685b      	ldreq	r3, [r3, #4]
 8007140:	1949      	addeq	r1, r1, r5
 8007142:	6021      	streq	r1, [r4, #0]
 8007144:	e7ed      	b.n	8007122 <_free_r+0x22>
 8007146:	461a      	mov	r2, r3
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	b10b      	cbz	r3, 8007150 <_free_r+0x50>
 800714c:	42a3      	cmp	r3, r4
 800714e:	d9fa      	bls.n	8007146 <_free_r+0x46>
 8007150:	6811      	ldr	r1, [r2, #0]
 8007152:	1855      	adds	r5, r2, r1
 8007154:	42a5      	cmp	r5, r4
 8007156:	d10b      	bne.n	8007170 <_free_r+0x70>
 8007158:	6824      	ldr	r4, [r4, #0]
 800715a:	4421      	add	r1, r4
 800715c:	1854      	adds	r4, r2, r1
 800715e:	42a3      	cmp	r3, r4
 8007160:	6011      	str	r1, [r2, #0]
 8007162:	d1e0      	bne.n	8007126 <_free_r+0x26>
 8007164:	681c      	ldr	r4, [r3, #0]
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	6053      	str	r3, [r2, #4]
 800716a:	440c      	add	r4, r1
 800716c:	6014      	str	r4, [r2, #0]
 800716e:	e7da      	b.n	8007126 <_free_r+0x26>
 8007170:	d902      	bls.n	8007178 <_free_r+0x78>
 8007172:	230c      	movs	r3, #12
 8007174:	6003      	str	r3, [r0, #0]
 8007176:	e7d6      	b.n	8007126 <_free_r+0x26>
 8007178:	6825      	ldr	r5, [r4, #0]
 800717a:	1961      	adds	r1, r4, r5
 800717c:	428b      	cmp	r3, r1
 800717e:	bf04      	itt	eq
 8007180:	6819      	ldreq	r1, [r3, #0]
 8007182:	685b      	ldreq	r3, [r3, #4]
 8007184:	6063      	str	r3, [r4, #4]
 8007186:	bf04      	itt	eq
 8007188:	1949      	addeq	r1, r1, r5
 800718a:	6021      	streq	r1, [r4, #0]
 800718c:	6054      	str	r4, [r2, #4]
 800718e:	e7ca      	b.n	8007126 <_free_r+0x26>
 8007190:	b003      	add	sp, #12
 8007192:	bd30      	pop	{r4, r5, pc}
 8007194:	200004b0 	.word	0x200004b0

08007198 <malloc>:
 8007198:	4b02      	ldr	r3, [pc, #8]	; (80071a4 <malloc+0xc>)
 800719a:	4601      	mov	r1, r0
 800719c:	6818      	ldr	r0, [r3, #0]
 800719e:	f000 b823 	b.w	80071e8 <_malloc_r>
 80071a2:	bf00      	nop
 80071a4:	20000064 	.word	0x20000064

080071a8 <sbrk_aligned>:
 80071a8:	b570      	push	{r4, r5, r6, lr}
 80071aa:	4e0e      	ldr	r6, [pc, #56]	; (80071e4 <sbrk_aligned+0x3c>)
 80071ac:	460c      	mov	r4, r1
 80071ae:	6831      	ldr	r1, [r6, #0]
 80071b0:	4605      	mov	r5, r0
 80071b2:	b911      	cbnz	r1, 80071ba <sbrk_aligned+0x12>
 80071b4:	f001 fdd6 	bl	8008d64 <_sbrk_r>
 80071b8:	6030      	str	r0, [r6, #0]
 80071ba:	4621      	mov	r1, r4
 80071bc:	4628      	mov	r0, r5
 80071be:	f001 fdd1 	bl	8008d64 <_sbrk_r>
 80071c2:	1c43      	adds	r3, r0, #1
 80071c4:	d00a      	beq.n	80071dc <sbrk_aligned+0x34>
 80071c6:	1cc4      	adds	r4, r0, #3
 80071c8:	f024 0403 	bic.w	r4, r4, #3
 80071cc:	42a0      	cmp	r0, r4
 80071ce:	d007      	beq.n	80071e0 <sbrk_aligned+0x38>
 80071d0:	1a21      	subs	r1, r4, r0
 80071d2:	4628      	mov	r0, r5
 80071d4:	f001 fdc6 	bl	8008d64 <_sbrk_r>
 80071d8:	3001      	adds	r0, #1
 80071da:	d101      	bne.n	80071e0 <sbrk_aligned+0x38>
 80071dc:	f04f 34ff 	mov.w	r4, #4294967295
 80071e0:	4620      	mov	r0, r4
 80071e2:	bd70      	pop	{r4, r5, r6, pc}
 80071e4:	200004b4 	.word	0x200004b4

080071e8 <_malloc_r>:
 80071e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071ec:	1ccd      	adds	r5, r1, #3
 80071ee:	f025 0503 	bic.w	r5, r5, #3
 80071f2:	3508      	adds	r5, #8
 80071f4:	2d0c      	cmp	r5, #12
 80071f6:	bf38      	it	cc
 80071f8:	250c      	movcc	r5, #12
 80071fa:	2d00      	cmp	r5, #0
 80071fc:	4607      	mov	r7, r0
 80071fe:	db01      	blt.n	8007204 <_malloc_r+0x1c>
 8007200:	42a9      	cmp	r1, r5
 8007202:	d905      	bls.n	8007210 <_malloc_r+0x28>
 8007204:	230c      	movs	r3, #12
 8007206:	603b      	str	r3, [r7, #0]
 8007208:	2600      	movs	r6, #0
 800720a:	4630      	mov	r0, r6
 800720c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007210:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80072e4 <_malloc_r+0xfc>
 8007214:	f000 f868 	bl	80072e8 <__malloc_lock>
 8007218:	f8d8 3000 	ldr.w	r3, [r8]
 800721c:	461c      	mov	r4, r3
 800721e:	bb5c      	cbnz	r4, 8007278 <_malloc_r+0x90>
 8007220:	4629      	mov	r1, r5
 8007222:	4638      	mov	r0, r7
 8007224:	f7ff ffc0 	bl	80071a8 <sbrk_aligned>
 8007228:	1c43      	adds	r3, r0, #1
 800722a:	4604      	mov	r4, r0
 800722c:	d155      	bne.n	80072da <_malloc_r+0xf2>
 800722e:	f8d8 4000 	ldr.w	r4, [r8]
 8007232:	4626      	mov	r6, r4
 8007234:	2e00      	cmp	r6, #0
 8007236:	d145      	bne.n	80072c4 <_malloc_r+0xdc>
 8007238:	2c00      	cmp	r4, #0
 800723a:	d048      	beq.n	80072ce <_malloc_r+0xe6>
 800723c:	6823      	ldr	r3, [r4, #0]
 800723e:	4631      	mov	r1, r6
 8007240:	4638      	mov	r0, r7
 8007242:	eb04 0903 	add.w	r9, r4, r3
 8007246:	f001 fd8d 	bl	8008d64 <_sbrk_r>
 800724a:	4581      	cmp	r9, r0
 800724c:	d13f      	bne.n	80072ce <_malloc_r+0xe6>
 800724e:	6821      	ldr	r1, [r4, #0]
 8007250:	1a6d      	subs	r5, r5, r1
 8007252:	4629      	mov	r1, r5
 8007254:	4638      	mov	r0, r7
 8007256:	f7ff ffa7 	bl	80071a8 <sbrk_aligned>
 800725a:	3001      	adds	r0, #1
 800725c:	d037      	beq.n	80072ce <_malloc_r+0xe6>
 800725e:	6823      	ldr	r3, [r4, #0]
 8007260:	442b      	add	r3, r5
 8007262:	6023      	str	r3, [r4, #0]
 8007264:	f8d8 3000 	ldr.w	r3, [r8]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d038      	beq.n	80072de <_malloc_r+0xf6>
 800726c:	685a      	ldr	r2, [r3, #4]
 800726e:	42a2      	cmp	r2, r4
 8007270:	d12b      	bne.n	80072ca <_malloc_r+0xe2>
 8007272:	2200      	movs	r2, #0
 8007274:	605a      	str	r2, [r3, #4]
 8007276:	e00f      	b.n	8007298 <_malloc_r+0xb0>
 8007278:	6822      	ldr	r2, [r4, #0]
 800727a:	1b52      	subs	r2, r2, r5
 800727c:	d41f      	bmi.n	80072be <_malloc_r+0xd6>
 800727e:	2a0b      	cmp	r2, #11
 8007280:	d917      	bls.n	80072b2 <_malloc_r+0xca>
 8007282:	1961      	adds	r1, r4, r5
 8007284:	42a3      	cmp	r3, r4
 8007286:	6025      	str	r5, [r4, #0]
 8007288:	bf18      	it	ne
 800728a:	6059      	strne	r1, [r3, #4]
 800728c:	6863      	ldr	r3, [r4, #4]
 800728e:	bf08      	it	eq
 8007290:	f8c8 1000 	streq.w	r1, [r8]
 8007294:	5162      	str	r2, [r4, r5]
 8007296:	604b      	str	r3, [r1, #4]
 8007298:	4638      	mov	r0, r7
 800729a:	f104 060b 	add.w	r6, r4, #11
 800729e:	f000 f829 	bl	80072f4 <__malloc_unlock>
 80072a2:	f026 0607 	bic.w	r6, r6, #7
 80072a6:	1d23      	adds	r3, r4, #4
 80072a8:	1af2      	subs	r2, r6, r3
 80072aa:	d0ae      	beq.n	800720a <_malloc_r+0x22>
 80072ac:	1b9b      	subs	r3, r3, r6
 80072ae:	50a3      	str	r3, [r4, r2]
 80072b0:	e7ab      	b.n	800720a <_malloc_r+0x22>
 80072b2:	42a3      	cmp	r3, r4
 80072b4:	6862      	ldr	r2, [r4, #4]
 80072b6:	d1dd      	bne.n	8007274 <_malloc_r+0x8c>
 80072b8:	f8c8 2000 	str.w	r2, [r8]
 80072bc:	e7ec      	b.n	8007298 <_malloc_r+0xb0>
 80072be:	4623      	mov	r3, r4
 80072c0:	6864      	ldr	r4, [r4, #4]
 80072c2:	e7ac      	b.n	800721e <_malloc_r+0x36>
 80072c4:	4634      	mov	r4, r6
 80072c6:	6876      	ldr	r6, [r6, #4]
 80072c8:	e7b4      	b.n	8007234 <_malloc_r+0x4c>
 80072ca:	4613      	mov	r3, r2
 80072cc:	e7cc      	b.n	8007268 <_malloc_r+0x80>
 80072ce:	230c      	movs	r3, #12
 80072d0:	603b      	str	r3, [r7, #0]
 80072d2:	4638      	mov	r0, r7
 80072d4:	f000 f80e 	bl	80072f4 <__malloc_unlock>
 80072d8:	e797      	b.n	800720a <_malloc_r+0x22>
 80072da:	6025      	str	r5, [r4, #0]
 80072dc:	e7dc      	b.n	8007298 <_malloc_r+0xb0>
 80072de:	605b      	str	r3, [r3, #4]
 80072e0:	deff      	udf	#255	; 0xff
 80072e2:	bf00      	nop
 80072e4:	200004b0 	.word	0x200004b0

080072e8 <__malloc_lock>:
 80072e8:	4801      	ldr	r0, [pc, #4]	; (80072f0 <__malloc_lock+0x8>)
 80072ea:	f7ff b90a 	b.w	8006502 <__retarget_lock_acquire_recursive>
 80072ee:	bf00      	nop
 80072f0:	200004ac 	.word	0x200004ac

080072f4 <__malloc_unlock>:
 80072f4:	4801      	ldr	r0, [pc, #4]	; (80072fc <__malloc_unlock+0x8>)
 80072f6:	f7ff b905 	b.w	8006504 <__retarget_lock_release_recursive>
 80072fa:	bf00      	nop
 80072fc:	200004ac 	.word	0x200004ac

08007300 <_Balloc>:
 8007300:	b570      	push	{r4, r5, r6, lr}
 8007302:	69c6      	ldr	r6, [r0, #28]
 8007304:	4604      	mov	r4, r0
 8007306:	460d      	mov	r5, r1
 8007308:	b976      	cbnz	r6, 8007328 <_Balloc+0x28>
 800730a:	2010      	movs	r0, #16
 800730c:	f7ff ff44 	bl	8007198 <malloc>
 8007310:	4602      	mov	r2, r0
 8007312:	61e0      	str	r0, [r4, #28]
 8007314:	b920      	cbnz	r0, 8007320 <_Balloc+0x20>
 8007316:	4b18      	ldr	r3, [pc, #96]	; (8007378 <_Balloc+0x78>)
 8007318:	4818      	ldr	r0, [pc, #96]	; (800737c <_Balloc+0x7c>)
 800731a:	216b      	movs	r1, #107	; 0x6b
 800731c:	f001 fd48 	bl	8008db0 <__assert_func>
 8007320:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007324:	6006      	str	r6, [r0, #0]
 8007326:	60c6      	str	r6, [r0, #12]
 8007328:	69e6      	ldr	r6, [r4, #28]
 800732a:	68f3      	ldr	r3, [r6, #12]
 800732c:	b183      	cbz	r3, 8007350 <_Balloc+0x50>
 800732e:	69e3      	ldr	r3, [r4, #28]
 8007330:	68db      	ldr	r3, [r3, #12]
 8007332:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007336:	b9b8      	cbnz	r0, 8007368 <_Balloc+0x68>
 8007338:	2101      	movs	r1, #1
 800733a:	fa01 f605 	lsl.w	r6, r1, r5
 800733e:	1d72      	adds	r2, r6, #5
 8007340:	0092      	lsls	r2, r2, #2
 8007342:	4620      	mov	r0, r4
 8007344:	f001 fd52 	bl	8008dec <_calloc_r>
 8007348:	b160      	cbz	r0, 8007364 <_Balloc+0x64>
 800734a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800734e:	e00e      	b.n	800736e <_Balloc+0x6e>
 8007350:	2221      	movs	r2, #33	; 0x21
 8007352:	2104      	movs	r1, #4
 8007354:	4620      	mov	r0, r4
 8007356:	f001 fd49 	bl	8008dec <_calloc_r>
 800735a:	69e3      	ldr	r3, [r4, #28]
 800735c:	60f0      	str	r0, [r6, #12]
 800735e:	68db      	ldr	r3, [r3, #12]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d1e4      	bne.n	800732e <_Balloc+0x2e>
 8007364:	2000      	movs	r0, #0
 8007366:	bd70      	pop	{r4, r5, r6, pc}
 8007368:	6802      	ldr	r2, [r0, #0]
 800736a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800736e:	2300      	movs	r3, #0
 8007370:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007374:	e7f7      	b.n	8007366 <_Balloc+0x66>
 8007376:	bf00      	nop
 8007378:	08009bae 	.word	0x08009bae
 800737c:	08009c2e 	.word	0x08009c2e

08007380 <_Bfree>:
 8007380:	b570      	push	{r4, r5, r6, lr}
 8007382:	69c6      	ldr	r6, [r0, #28]
 8007384:	4605      	mov	r5, r0
 8007386:	460c      	mov	r4, r1
 8007388:	b976      	cbnz	r6, 80073a8 <_Bfree+0x28>
 800738a:	2010      	movs	r0, #16
 800738c:	f7ff ff04 	bl	8007198 <malloc>
 8007390:	4602      	mov	r2, r0
 8007392:	61e8      	str	r0, [r5, #28]
 8007394:	b920      	cbnz	r0, 80073a0 <_Bfree+0x20>
 8007396:	4b09      	ldr	r3, [pc, #36]	; (80073bc <_Bfree+0x3c>)
 8007398:	4809      	ldr	r0, [pc, #36]	; (80073c0 <_Bfree+0x40>)
 800739a:	218f      	movs	r1, #143	; 0x8f
 800739c:	f001 fd08 	bl	8008db0 <__assert_func>
 80073a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80073a4:	6006      	str	r6, [r0, #0]
 80073a6:	60c6      	str	r6, [r0, #12]
 80073a8:	b13c      	cbz	r4, 80073ba <_Bfree+0x3a>
 80073aa:	69eb      	ldr	r3, [r5, #28]
 80073ac:	6862      	ldr	r2, [r4, #4]
 80073ae:	68db      	ldr	r3, [r3, #12]
 80073b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80073b4:	6021      	str	r1, [r4, #0]
 80073b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80073ba:	bd70      	pop	{r4, r5, r6, pc}
 80073bc:	08009bae 	.word	0x08009bae
 80073c0:	08009c2e 	.word	0x08009c2e

080073c4 <__multadd>:
 80073c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073c8:	690d      	ldr	r5, [r1, #16]
 80073ca:	4607      	mov	r7, r0
 80073cc:	460c      	mov	r4, r1
 80073ce:	461e      	mov	r6, r3
 80073d0:	f101 0c14 	add.w	ip, r1, #20
 80073d4:	2000      	movs	r0, #0
 80073d6:	f8dc 3000 	ldr.w	r3, [ip]
 80073da:	b299      	uxth	r1, r3
 80073dc:	fb02 6101 	mla	r1, r2, r1, r6
 80073e0:	0c1e      	lsrs	r6, r3, #16
 80073e2:	0c0b      	lsrs	r3, r1, #16
 80073e4:	fb02 3306 	mla	r3, r2, r6, r3
 80073e8:	b289      	uxth	r1, r1
 80073ea:	3001      	adds	r0, #1
 80073ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80073f0:	4285      	cmp	r5, r0
 80073f2:	f84c 1b04 	str.w	r1, [ip], #4
 80073f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80073fa:	dcec      	bgt.n	80073d6 <__multadd+0x12>
 80073fc:	b30e      	cbz	r6, 8007442 <__multadd+0x7e>
 80073fe:	68a3      	ldr	r3, [r4, #8]
 8007400:	42ab      	cmp	r3, r5
 8007402:	dc19      	bgt.n	8007438 <__multadd+0x74>
 8007404:	6861      	ldr	r1, [r4, #4]
 8007406:	4638      	mov	r0, r7
 8007408:	3101      	adds	r1, #1
 800740a:	f7ff ff79 	bl	8007300 <_Balloc>
 800740e:	4680      	mov	r8, r0
 8007410:	b928      	cbnz	r0, 800741e <__multadd+0x5a>
 8007412:	4602      	mov	r2, r0
 8007414:	4b0c      	ldr	r3, [pc, #48]	; (8007448 <__multadd+0x84>)
 8007416:	480d      	ldr	r0, [pc, #52]	; (800744c <__multadd+0x88>)
 8007418:	21ba      	movs	r1, #186	; 0xba
 800741a:	f001 fcc9 	bl	8008db0 <__assert_func>
 800741e:	6922      	ldr	r2, [r4, #16]
 8007420:	3202      	adds	r2, #2
 8007422:	f104 010c 	add.w	r1, r4, #12
 8007426:	0092      	lsls	r2, r2, #2
 8007428:	300c      	adds	r0, #12
 800742a:	f001 fcab 	bl	8008d84 <memcpy>
 800742e:	4621      	mov	r1, r4
 8007430:	4638      	mov	r0, r7
 8007432:	f7ff ffa5 	bl	8007380 <_Bfree>
 8007436:	4644      	mov	r4, r8
 8007438:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800743c:	3501      	adds	r5, #1
 800743e:	615e      	str	r6, [r3, #20]
 8007440:	6125      	str	r5, [r4, #16]
 8007442:	4620      	mov	r0, r4
 8007444:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007448:	08009c1d 	.word	0x08009c1d
 800744c:	08009c2e 	.word	0x08009c2e

08007450 <__s2b>:
 8007450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007454:	460c      	mov	r4, r1
 8007456:	4615      	mov	r5, r2
 8007458:	461f      	mov	r7, r3
 800745a:	2209      	movs	r2, #9
 800745c:	3308      	adds	r3, #8
 800745e:	4606      	mov	r6, r0
 8007460:	fb93 f3f2 	sdiv	r3, r3, r2
 8007464:	2100      	movs	r1, #0
 8007466:	2201      	movs	r2, #1
 8007468:	429a      	cmp	r2, r3
 800746a:	db09      	blt.n	8007480 <__s2b+0x30>
 800746c:	4630      	mov	r0, r6
 800746e:	f7ff ff47 	bl	8007300 <_Balloc>
 8007472:	b940      	cbnz	r0, 8007486 <__s2b+0x36>
 8007474:	4602      	mov	r2, r0
 8007476:	4b19      	ldr	r3, [pc, #100]	; (80074dc <__s2b+0x8c>)
 8007478:	4819      	ldr	r0, [pc, #100]	; (80074e0 <__s2b+0x90>)
 800747a:	21d3      	movs	r1, #211	; 0xd3
 800747c:	f001 fc98 	bl	8008db0 <__assert_func>
 8007480:	0052      	lsls	r2, r2, #1
 8007482:	3101      	adds	r1, #1
 8007484:	e7f0      	b.n	8007468 <__s2b+0x18>
 8007486:	9b08      	ldr	r3, [sp, #32]
 8007488:	6143      	str	r3, [r0, #20]
 800748a:	2d09      	cmp	r5, #9
 800748c:	f04f 0301 	mov.w	r3, #1
 8007490:	6103      	str	r3, [r0, #16]
 8007492:	dd16      	ble.n	80074c2 <__s2b+0x72>
 8007494:	f104 0909 	add.w	r9, r4, #9
 8007498:	46c8      	mov	r8, r9
 800749a:	442c      	add	r4, r5
 800749c:	f818 3b01 	ldrb.w	r3, [r8], #1
 80074a0:	4601      	mov	r1, r0
 80074a2:	3b30      	subs	r3, #48	; 0x30
 80074a4:	220a      	movs	r2, #10
 80074a6:	4630      	mov	r0, r6
 80074a8:	f7ff ff8c 	bl	80073c4 <__multadd>
 80074ac:	45a0      	cmp	r8, r4
 80074ae:	d1f5      	bne.n	800749c <__s2b+0x4c>
 80074b0:	f1a5 0408 	sub.w	r4, r5, #8
 80074b4:	444c      	add	r4, r9
 80074b6:	1b2d      	subs	r5, r5, r4
 80074b8:	1963      	adds	r3, r4, r5
 80074ba:	42bb      	cmp	r3, r7
 80074bc:	db04      	blt.n	80074c8 <__s2b+0x78>
 80074be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074c2:	340a      	adds	r4, #10
 80074c4:	2509      	movs	r5, #9
 80074c6:	e7f6      	b.n	80074b6 <__s2b+0x66>
 80074c8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80074cc:	4601      	mov	r1, r0
 80074ce:	3b30      	subs	r3, #48	; 0x30
 80074d0:	220a      	movs	r2, #10
 80074d2:	4630      	mov	r0, r6
 80074d4:	f7ff ff76 	bl	80073c4 <__multadd>
 80074d8:	e7ee      	b.n	80074b8 <__s2b+0x68>
 80074da:	bf00      	nop
 80074dc:	08009c1d 	.word	0x08009c1d
 80074e0:	08009c2e 	.word	0x08009c2e

080074e4 <__hi0bits>:
 80074e4:	0c03      	lsrs	r3, r0, #16
 80074e6:	041b      	lsls	r3, r3, #16
 80074e8:	b9d3      	cbnz	r3, 8007520 <__hi0bits+0x3c>
 80074ea:	0400      	lsls	r0, r0, #16
 80074ec:	2310      	movs	r3, #16
 80074ee:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80074f2:	bf04      	itt	eq
 80074f4:	0200      	lsleq	r0, r0, #8
 80074f6:	3308      	addeq	r3, #8
 80074f8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80074fc:	bf04      	itt	eq
 80074fe:	0100      	lsleq	r0, r0, #4
 8007500:	3304      	addeq	r3, #4
 8007502:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007506:	bf04      	itt	eq
 8007508:	0080      	lsleq	r0, r0, #2
 800750a:	3302      	addeq	r3, #2
 800750c:	2800      	cmp	r0, #0
 800750e:	db05      	blt.n	800751c <__hi0bits+0x38>
 8007510:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007514:	f103 0301 	add.w	r3, r3, #1
 8007518:	bf08      	it	eq
 800751a:	2320      	moveq	r3, #32
 800751c:	4618      	mov	r0, r3
 800751e:	4770      	bx	lr
 8007520:	2300      	movs	r3, #0
 8007522:	e7e4      	b.n	80074ee <__hi0bits+0xa>

08007524 <__lo0bits>:
 8007524:	6803      	ldr	r3, [r0, #0]
 8007526:	f013 0207 	ands.w	r2, r3, #7
 800752a:	d00c      	beq.n	8007546 <__lo0bits+0x22>
 800752c:	07d9      	lsls	r1, r3, #31
 800752e:	d422      	bmi.n	8007576 <__lo0bits+0x52>
 8007530:	079a      	lsls	r2, r3, #30
 8007532:	bf49      	itett	mi
 8007534:	085b      	lsrmi	r3, r3, #1
 8007536:	089b      	lsrpl	r3, r3, #2
 8007538:	6003      	strmi	r3, [r0, #0]
 800753a:	2201      	movmi	r2, #1
 800753c:	bf5c      	itt	pl
 800753e:	6003      	strpl	r3, [r0, #0]
 8007540:	2202      	movpl	r2, #2
 8007542:	4610      	mov	r0, r2
 8007544:	4770      	bx	lr
 8007546:	b299      	uxth	r1, r3
 8007548:	b909      	cbnz	r1, 800754e <__lo0bits+0x2a>
 800754a:	0c1b      	lsrs	r3, r3, #16
 800754c:	2210      	movs	r2, #16
 800754e:	b2d9      	uxtb	r1, r3
 8007550:	b909      	cbnz	r1, 8007556 <__lo0bits+0x32>
 8007552:	3208      	adds	r2, #8
 8007554:	0a1b      	lsrs	r3, r3, #8
 8007556:	0719      	lsls	r1, r3, #28
 8007558:	bf04      	itt	eq
 800755a:	091b      	lsreq	r3, r3, #4
 800755c:	3204      	addeq	r2, #4
 800755e:	0799      	lsls	r1, r3, #30
 8007560:	bf04      	itt	eq
 8007562:	089b      	lsreq	r3, r3, #2
 8007564:	3202      	addeq	r2, #2
 8007566:	07d9      	lsls	r1, r3, #31
 8007568:	d403      	bmi.n	8007572 <__lo0bits+0x4e>
 800756a:	085b      	lsrs	r3, r3, #1
 800756c:	f102 0201 	add.w	r2, r2, #1
 8007570:	d003      	beq.n	800757a <__lo0bits+0x56>
 8007572:	6003      	str	r3, [r0, #0]
 8007574:	e7e5      	b.n	8007542 <__lo0bits+0x1e>
 8007576:	2200      	movs	r2, #0
 8007578:	e7e3      	b.n	8007542 <__lo0bits+0x1e>
 800757a:	2220      	movs	r2, #32
 800757c:	e7e1      	b.n	8007542 <__lo0bits+0x1e>
	...

08007580 <__i2b>:
 8007580:	b510      	push	{r4, lr}
 8007582:	460c      	mov	r4, r1
 8007584:	2101      	movs	r1, #1
 8007586:	f7ff febb 	bl	8007300 <_Balloc>
 800758a:	4602      	mov	r2, r0
 800758c:	b928      	cbnz	r0, 800759a <__i2b+0x1a>
 800758e:	4b05      	ldr	r3, [pc, #20]	; (80075a4 <__i2b+0x24>)
 8007590:	4805      	ldr	r0, [pc, #20]	; (80075a8 <__i2b+0x28>)
 8007592:	f240 1145 	movw	r1, #325	; 0x145
 8007596:	f001 fc0b 	bl	8008db0 <__assert_func>
 800759a:	2301      	movs	r3, #1
 800759c:	6144      	str	r4, [r0, #20]
 800759e:	6103      	str	r3, [r0, #16]
 80075a0:	bd10      	pop	{r4, pc}
 80075a2:	bf00      	nop
 80075a4:	08009c1d 	.word	0x08009c1d
 80075a8:	08009c2e 	.word	0x08009c2e

080075ac <__multiply>:
 80075ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075b0:	4691      	mov	r9, r2
 80075b2:	690a      	ldr	r2, [r1, #16]
 80075b4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80075b8:	429a      	cmp	r2, r3
 80075ba:	bfb8      	it	lt
 80075bc:	460b      	movlt	r3, r1
 80075be:	460c      	mov	r4, r1
 80075c0:	bfbc      	itt	lt
 80075c2:	464c      	movlt	r4, r9
 80075c4:	4699      	movlt	r9, r3
 80075c6:	6927      	ldr	r7, [r4, #16]
 80075c8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80075cc:	68a3      	ldr	r3, [r4, #8]
 80075ce:	6861      	ldr	r1, [r4, #4]
 80075d0:	eb07 060a 	add.w	r6, r7, sl
 80075d4:	42b3      	cmp	r3, r6
 80075d6:	b085      	sub	sp, #20
 80075d8:	bfb8      	it	lt
 80075da:	3101      	addlt	r1, #1
 80075dc:	f7ff fe90 	bl	8007300 <_Balloc>
 80075e0:	b930      	cbnz	r0, 80075f0 <__multiply+0x44>
 80075e2:	4602      	mov	r2, r0
 80075e4:	4b44      	ldr	r3, [pc, #272]	; (80076f8 <__multiply+0x14c>)
 80075e6:	4845      	ldr	r0, [pc, #276]	; (80076fc <__multiply+0x150>)
 80075e8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80075ec:	f001 fbe0 	bl	8008db0 <__assert_func>
 80075f0:	f100 0514 	add.w	r5, r0, #20
 80075f4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80075f8:	462b      	mov	r3, r5
 80075fa:	2200      	movs	r2, #0
 80075fc:	4543      	cmp	r3, r8
 80075fe:	d321      	bcc.n	8007644 <__multiply+0x98>
 8007600:	f104 0314 	add.w	r3, r4, #20
 8007604:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007608:	f109 0314 	add.w	r3, r9, #20
 800760c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007610:	9202      	str	r2, [sp, #8]
 8007612:	1b3a      	subs	r2, r7, r4
 8007614:	3a15      	subs	r2, #21
 8007616:	f022 0203 	bic.w	r2, r2, #3
 800761a:	3204      	adds	r2, #4
 800761c:	f104 0115 	add.w	r1, r4, #21
 8007620:	428f      	cmp	r7, r1
 8007622:	bf38      	it	cc
 8007624:	2204      	movcc	r2, #4
 8007626:	9201      	str	r2, [sp, #4]
 8007628:	9a02      	ldr	r2, [sp, #8]
 800762a:	9303      	str	r3, [sp, #12]
 800762c:	429a      	cmp	r2, r3
 800762e:	d80c      	bhi.n	800764a <__multiply+0x9e>
 8007630:	2e00      	cmp	r6, #0
 8007632:	dd03      	ble.n	800763c <__multiply+0x90>
 8007634:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007638:	2b00      	cmp	r3, #0
 800763a:	d05b      	beq.n	80076f4 <__multiply+0x148>
 800763c:	6106      	str	r6, [r0, #16]
 800763e:	b005      	add	sp, #20
 8007640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007644:	f843 2b04 	str.w	r2, [r3], #4
 8007648:	e7d8      	b.n	80075fc <__multiply+0x50>
 800764a:	f8b3 a000 	ldrh.w	sl, [r3]
 800764e:	f1ba 0f00 	cmp.w	sl, #0
 8007652:	d024      	beq.n	800769e <__multiply+0xf2>
 8007654:	f104 0e14 	add.w	lr, r4, #20
 8007658:	46a9      	mov	r9, r5
 800765a:	f04f 0c00 	mov.w	ip, #0
 800765e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007662:	f8d9 1000 	ldr.w	r1, [r9]
 8007666:	fa1f fb82 	uxth.w	fp, r2
 800766a:	b289      	uxth	r1, r1
 800766c:	fb0a 110b 	mla	r1, sl, fp, r1
 8007670:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007674:	f8d9 2000 	ldr.w	r2, [r9]
 8007678:	4461      	add	r1, ip
 800767a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800767e:	fb0a c20b 	mla	r2, sl, fp, ip
 8007682:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007686:	b289      	uxth	r1, r1
 8007688:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800768c:	4577      	cmp	r7, lr
 800768e:	f849 1b04 	str.w	r1, [r9], #4
 8007692:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007696:	d8e2      	bhi.n	800765e <__multiply+0xb2>
 8007698:	9a01      	ldr	r2, [sp, #4]
 800769a:	f845 c002 	str.w	ip, [r5, r2]
 800769e:	9a03      	ldr	r2, [sp, #12]
 80076a0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80076a4:	3304      	adds	r3, #4
 80076a6:	f1b9 0f00 	cmp.w	r9, #0
 80076aa:	d021      	beq.n	80076f0 <__multiply+0x144>
 80076ac:	6829      	ldr	r1, [r5, #0]
 80076ae:	f104 0c14 	add.w	ip, r4, #20
 80076b2:	46ae      	mov	lr, r5
 80076b4:	f04f 0a00 	mov.w	sl, #0
 80076b8:	f8bc b000 	ldrh.w	fp, [ip]
 80076bc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80076c0:	fb09 220b 	mla	r2, r9, fp, r2
 80076c4:	4452      	add	r2, sl
 80076c6:	b289      	uxth	r1, r1
 80076c8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80076cc:	f84e 1b04 	str.w	r1, [lr], #4
 80076d0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80076d4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80076d8:	f8be 1000 	ldrh.w	r1, [lr]
 80076dc:	fb09 110a 	mla	r1, r9, sl, r1
 80076e0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80076e4:	4567      	cmp	r7, ip
 80076e6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80076ea:	d8e5      	bhi.n	80076b8 <__multiply+0x10c>
 80076ec:	9a01      	ldr	r2, [sp, #4]
 80076ee:	50a9      	str	r1, [r5, r2]
 80076f0:	3504      	adds	r5, #4
 80076f2:	e799      	b.n	8007628 <__multiply+0x7c>
 80076f4:	3e01      	subs	r6, #1
 80076f6:	e79b      	b.n	8007630 <__multiply+0x84>
 80076f8:	08009c1d 	.word	0x08009c1d
 80076fc:	08009c2e 	.word	0x08009c2e

08007700 <__pow5mult>:
 8007700:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007704:	4615      	mov	r5, r2
 8007706:	f012 0203 	ands.w	r2, r2, #3
 800770a:	4606      	mov	r6, r0
 800770c:	460f      	mov	r7, r1
 800770e:	d007      	beq.n	8007720 <__pow5mult+0x20>
 8007710:	4c25      	ldr	r4, [pc, #148]	; (80077a8 <__pow5mult+0xa8>)
 8007712:	3a01      	subs	r2, #1
 8007714:	2300      	movs	r3, #0
 8007716:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800771a:	f7ff fe53 	bl	80073c4 <__multadd>
 800771e:	4607      	mov	r7, r0
 8007720:	10ad      	asrs	r5, r5, #2
 8007722:	d03d      	beq.n	80077a0 <__pow5mult+0xa0>
 8007724:	69f4      	ldr	r4, [r6, #28]
 8007726:	b97c      	cbnz	r4, 8007748 <__pow5mult+0x48>
 8007728:	2010      	movs	r0, #16
 800772a:	f7ff fd35 	bl	8007198 <malloc>
 800772e:	4602      	mov	r2, r0
 8007730:	61f0      	str	r0, [r6, #28]
 8007732:	b928      	cbnz	r0, 8007740 <__pow5mult+0x40>
 8007734:	4b1d      	ldr	r3, [pc, #116]	; (80077ac <__pow5mult+0xac>)
 8007736:	481e      	ldr	r0, [pc, #120]	; (80077b0 <__pow5mult+0xb0>)
 8007738:	f240 11b3 	movw	r1, #435	; 0x1b3
 800773c:	f001 fb38 	bl	8008db0 <__assert_func>
 8007740:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007744:	6004      	str	r4, [r0, #0]
 8007746:	60c4      	str	r4, [r0, #12]
 8007748:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800774c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007750:	b94c      	cbnz	r4, 8007766 <__pow5mult+0x66>
 8007752:	f240 2171 	movw	r1, #625	; 0x271
 8007756:	4630      	mov	r0, r6
 8007758:	f7ff ff12 	bl	8007580 <__i2b>
 800775c:	2300      	movs	r3, #0
 800775e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007762:	4604      	mov	r4, r0
 8007764:	6003      	str	r3, [r0, #0]
 8007766:	f04f 0900 	mov.w	r9, #0
 800776a:	07eb      	lsls	r3, r5, #31
 800776c:	d50a      	bpl.n	8007784 <__pow5mult+0x84>
 800776e:	4639      	mov	r1, r7
 8007770:	4622      	mov	r2, r4
 8007772:	4630      	mov	r0, r6
 8007774:	f7ff ff1a 	bl	80075ac <__multiply>
 8007778:	4639      	mov	r1, r7
 800777a:	4680      	mov	r8, r0
 800777c:	4630      	mov	r0, r6
 800777e:	f7ff fdff 	bl	8007380 <_Bfree>
 8007782:	4647      	mov	r7, r8
 8007784:	106d      	asrs	r5, r5, #1
 8007786:	d00b      	beq.n	80077a0 <__pow5mult+0xa0>
 8007788:	6820      	ldr	r0, [r4, #0]
 800778a:	b938      	cbnz	r0, 800779c <__pow5mult+0x9c>
 800778c:	4622      	mov	r2, r4
 800778e:	4621      	mov	r1, r4
 8007790:	4630      	mov	r0, r6
 8007792:	f7ff ff0b 	bl	80075ac <__multiply>
 8007796:	6020      	str	r0, [r4, #0]
 8007798:	f8c0 9000 	str.w	r9, [r0]
 800779c:	4604      	mov	r4, r0
 800779e:	e7e4      	b.n	800776a <__pow5mult+0x6a>
 80077a0:	4638      	mov	r0, r7
 80077a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077a6:	bf00      	nop
 80077a8:	08009d78 	.word	0x08009d78
 80077ac:	08009bae 	.word	0x08009bae
 80077b0:	08009c2e 	.word	0x08009c2e

080077b4 <__lshift>:
 80077b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077b8:	460c      	mov	r4, r1
 80077ba:	6849      	ldr	r1, [r1, #4]
 80077bc:	6923      	ldr	r3, [r4, #16]
 80077be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80077c2:	68a3      	ldr	r3, [r4, #8]
 80077c4:	4607      	mov	r7, r0
 80077c6:	4691      	mov	r9, r2
 80077c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80077cc:	f108 0601 	add.w	r6, r8, #1
 80077d0:	42b3      	cmp	r3, r6
 80077d2:	db0b      	blt.n	80077ec <__lshift+0x38>
 80077d4:	4638      	mov	r0, r7
 80077d6:	f7ff fd93 	bl	8007300 <_Balloc>
 80077da:	4605      	mov	r5, r0
 80077dc:	b948      	cbnz	r0, 80077f2 <__lshift+0x3e>
 80077de:	4602      	mov	r2, r0
 80077e0:	4b28      	ldr	r3, [pc, #160]	; (8007884 <__lshift+0xd0>)
 80077e2:	4829      	ldr	r0, [pc, #164]	; (8007888 <__lshift+0xd4>)
 80077e4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80077e8:	f001 fae2 	bl	8008db0 <__assert_func>
 80077ec:	3101      	adds	r1, #1
 80077ee:	005b      	lsls	r3, r3, #1
 80077f0:	e7ee      	b.n	80077d0 <__lshift+0x1c>
 80077f2:	2300      	movs	r3, #0
 80077f4:	f100 0114 	add.w	r1, r0, #20
 80077f8:	f100 0210 	add.w	r2, r0, #16
 80077fc:	4618      	mov	r0, r3
 80077fe:	4553      	cmp	r3, sl
 8007800:	db33      	blt.n	800786a <__lshift+0xb6>
 8007802:	6920      	ldr	r0, [r4, #16]
 8007804:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007808:	f104 0314 	add.w	r3, r4, #20
 800780c:	f019 091f 	ands.w	r9, r9, #31
 8007810:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007814:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007818:	d02b      	beq.n	8007872 <__lshift+0xbe>
 800781a:	f1c9 0e20 	rsb	lr, r9, #32
 800781e:	468a      	mov	sl, r1
 8007820:	2200      	movs	r2, #0
 8007822:	6818      	ldr	r0, [r3, #0]
 8007824:	fa00 f009 	lsl.w	r0, r0, r9
 8007828:	4310      	orrs	r0, r2
 800782a:	f84a 0b04 	str.w	r0, [sl], #4
 800782e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007832:	459c      	cmp	ip, r3
 8007834:	fa22 f20e 	lsr.w	r2, r2, lr
 8007838:	d8f3      	bhi.n	8007822 <__lshift+0x6e>
 800783a:	ebac 0304 	sub.w	r3, ip, r4
 800783e:	3b15      	subs	r3, #21
 8007840:	f023 0303 	bic.w	r3, r3, #3
 8007844:	3304      	adds	r3, #4
 8007846:	f104 0015 	add.w	r0, r4, #21
 800784a:	4584      	cmp	ip, r0
 800784c:	bf38      	it	cc
 800784e:	2304      	movcc	r3, #4
 8007850:	50ca      	str	r2, [r1, r3]
 8007852:	b10a      	cbz	r2, 8007858 <__lshift+0xa4>
 8007854:	f108 0602 	add.w	r6, r8, #2
 8007858:	3e01      	subs	r6, #1
 800785a:	4638      	mov	r0, r7
 800785c:	612e      	str	r6, [r5, #16]
 800785e:	4621      	mov	r1, r4
 8007860:	f7ff fd8e 	bl	8007380 <_Bfree>
 8007864:	4628      	mov	r0, r5
 8007866:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800786a:	f842 0f04 	str.w	r0, [r2, #4]!
 800786e:	3301      	adds	r3, #1
 8007870:	e7c5      	b.n	80077fe <__lshift+0x4a>
 8007872:	3904      	subs	r1, #4
 8007874:	f853 2b04 	ldr.w	r2, [r3], #4
 8007878:	f841 2f04 	str.w	r2, [r1, #4]!
 800787c:	459c      	cmp	ip, r3
 800787e:	d8f9      	bhi.n	8007874 <__lshift+0xc0>
 8007880:	e7ea      	b.n	8007858 <__lshift+0xa4>
 8007882:	bf00      	nop
 8007884:	08009c1d 	.word	0x08009c1d
 8007888:	08009c2e 	.word	0x08009c2e

0800788c <__mcmp>:
 800788c:	b530      	push	{r4, r5, lr}
 800788e:	6902      	ldr	r2, [r0, #16]
 8007890:	690c      	ldr	r4, [r1, #16]
 8007892:	1b12      	subs	r2, r2, r4
 8007894:	d10e      	bne.n	80078b4 <__mcmp+0x28>
 8007896:	f100 0314 	add.w	r3, r0, #20
 800789a:	3114      	adds	r1, #20
 800789c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80078a0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80078a4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80078a8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80078ac:	42a5      	cmp	r5, r4
 80078ae:	d003      	beq.n	80078b8 <__mcmp+0x2c>
 80078b0:	d305      	bcc.n	80078be <__mcmp+0x32>
 80078b2:	2201      	movs	r2, #1
 80078b4:	4610      	mov	r0, r2
 80078b6:	bd30      	pop	{r4, r5, pc}
 80078b8:	4283      	cmp	r3, r0
 80078ba:	d3f3      	bcc.n	80078a4 <__mcmp+0x18>
 80078bc:	e7fa      	b.n	80078b4 <__mcmp+0x28>
 80078be:	f04f 32ff 	mov.w	r2, #4294967295
 80078c2:	e7f7      	b.n	80078b4 <__mcmp+0x28>

080078c4 <__mdiff>:
 80078c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078c8:	460c      	mov	r4, r1
 80078ca:	4606      	mov	r6, r0
 80078cc:	4611      	mov	r1, r2
 80078ce:	4620      	mov	r0, r4
 80078d0:	4690      	mov	r8, r2
 80078d2:	f7ff ffdb 	bl	800788c <__mcmp>
 80078d6:	1e05      	subs	r5, r0, #0
 80078d8:	d110      	bne.n	80078fc <__mdiff+0x38>
 80078da:	4629      	mov	r1, r5
 80078dc:	4630      	mov	r0, r6
 80078de:	f7ff fd0f 	bl	8007300 <_Balloc>
 80078e2:	b930      	cbnz	r0, 80078f2 <__mdiff+0x2e>
 80078e4:	4b3a      	ldr	r3, [pc, #232]	; (80079d0 <__mdiff+0x10c>)
 80078e6:	4602      	mov	r2, r0
 80078e8:	f240 2137 	movw	r1, #567	; 0x237
 80078ec:	4839      	ldr	r0, [pc, #228]	; (80079d4 <__mdiff+0x110>)
 80078ee:	f001 fa5f 	bl	8008db0 <__assert_func>
 80078f2:	2301      	movs	r3, #1
 80078f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80078f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078fc:	bfa4      	itt	ge
 80078fe:	4643      	movge	r3, r8
 8007900:	46a0      	movge	r8, r4
 8007902:	4630      	mov	r0, r6
 8007904:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007908:	bfa6      	itte	ge
 800790a:	461c      	movge	r4, r3
 800790c:	2500      	movge	r5, #0
 800790e:	2501      	movlt	r5, #1
 8007910:	f7ff fcf6 	bl	8007300 <_Balloc>
 8007914:	b920      	cbnz	r0, 8007920 <__mdiff+0x5c>
 8007916:	4b2e      	ldr	r3, [pc, #184]	; (80079d0 <__mdiff+0x10c>)
 8007918:	4602      	mov	r2, r0
 800791a:	f240 2145 	movw	r1, #581	; 0x245
 800791e:	e7e5      	b.n	80078ec <__mdiff+0x28>
 8007920:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007924:	6926      	ldr	r6, [r4, #16]
 8007926:	60c5      	str	r5, [r0, #12]
 8007928:	f104 0914 	add.w	r9, r4, #20
 800792c:	f108 0514 	add.w	r5, r8, #20
 8007930:	f100 0e14 	add.w	lr, r0, #20
 8007934:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007938:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800793c:	f108 0210 	add.w	r2, r8, #16
 8007940:	46f2      	mov	sl, lr
 8007942:	2100      	movs	r1, #0
 8007944:	f859 3b04 	ldr.w	r3, [r9], #4
 8007948:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800794c:	fa11 f88b 	uxtah	r8, r1, fp
 8007950:	b299      	uxth	r1, r3
 8007952:	0c1b      	lsrs	r3, r3, #16
 8007954:	eba8 0801 	sub.w	r8, r8, r1
 8007958:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800795c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007960:	fa1f f888 	uxth.w	r8, r8
 8007964:	1419      	asrs	r1, r3, #16
 8007966:	454e      	cmp	r6, r9
 8007968:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800796c:	f84a 3b04 	str.w	r3, [sl], #4
 8007970:	d8e8      	bhi.n	8007944 <__mdiff+0x80>
 8007972:	1b33      	subs	r3, r6, r4
 8007974:	3b15      	subs	r3, #21
 8007976:	f023 0303 	bic.w	r3, r3, #3
 800797a:	3304      	adds	r3, #4
 800797c:	3415      	adds	r4, #21
 800797e:	42a6      	cmp	r6, r4
 8007980:	bf38      	it	cc
 8007982:	2304      	movcc	r3, #4
 8007984:	441d      	add	r5, r3
 8007986:	4473      	add	r3, lr
 8007988:	469e      	mov	lr, r3
 800798a:	462e      	mov	r6, r5
 800798c:	4566      	cmp	r6, ip
 800798e:	d30e      	bcc.n	80079ae <__mdiff+0xea>
 8007990:	f10c 0203 	add.w	r2, ip, #3
 8007994:	1b52      	subs	r2, r2, r5
 8007996:	f022 0203 	bic.w	r2, r2, #3
 800799a:	3d03      	subs	r5, #3
 800799c:	45ac      	cmp	ip, r5
 800799e:	bf38      	it	cc
 80079a0:	2200      	movcc	r2, #0
 80079a2:	4413      	add	r3, r2
 80079a4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80079a8:	b17a      	cbz	r2, 80079ca <__mdiff+0x106>
 80079aa:	6107      	str	r7, [r0, #16]
 80079ac:	e7a4      	b.n	80078f8 <__mdiff+0x34>
 80079ae:	f856 8b04 	ldr.w	r8, [r6], #4
 80079b2:	fa11 f288 	uxtah	r2, r1, r8
 80079b6:	1414      	asrs	r4, r2, #16
 80079b8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80079bc:	b292      	uxth	r2, r2
 80079be:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80079c2:	f84e 2b04 	str.w	r2, [lr], #4
 80079c6:	1421      	asrs	r1, r4, #16
 80079c8:	e7e0      	b.n	800798c <__mdiff+0xc8>
 80079ca:	3f01      	subs	r7, #1
 80079cc:	e7ea      	b.n	80079a4 <__mdiff+0xe0>
 80079ce:	bf00      	nop
 80079d0:	08009c1d 	.word	0x08009c1d
 80079d4:	08009c2e 	.word	0x08009c2e

080079d8 <__ulp>:
 80079d8:	b082      	sub	sp, #8
 80079da:	ed8d 0b00 	vstr	d0, [sp]
 80079de:	9a01      	ldr	r2, [sp, #4]
 80079e0:	4b0f      	ldr	r3, [pc, #60]	; (8007a20 <__ulp+0x48>)
 80079e2:	4013      	ands	r3, r2
 80079e4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	dc08      	bgt.n	80079fe <__ulp+0x26>
 80079ec:	425b      	negs	r3, r3
 80079ee:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80079f2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80079f6:	da04      	bge.n	8007a02 <__ulp+0x2a>
 80079f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80079fc:	4113      	asrs	r3, r2
 80079fe:	2200      	movs	r2, #0
 8007a00:	e008      	b.n	8007a14 <__ulp+0x3c>
 8007a02:	f1a2 0314 	sub.w	r3, r2, #20
 8007a06:	2b1e      	cmp	r3, #30
 8007a08:	bfda      	itte	le
 8007a0a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007a0e:	40da      	lsrle	r2, r3
 8007a10:	2201      	movgt	r2, #1
 8007a12:	2300      	movs	r3, #0
 8007a14:	4619      	mov	r1, r3
 8007a16:	4610      	mov	r0, r2
 8007a18:	ec41 0b10 	vmov	d0, r0, r1
 8007a1c:	b002      	add	sp, #8
 8007a1e:	4770      	bx	lr
 8007a20:	7ff00000 	.word	0x7ff00000

08007a24 <__b2d>:
 8007a24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a28:	6906      	ldr	r6, [r0, #16]
 8007a2a:	f100 0814 	add.w	r8, r0, #20
 8007a2e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007a32:	1f37      	subs	r7, r6, #4
 8007a34:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007a38:	4610      	mov	r0, r2
 8007a3a:	f7ff fd53 	bl	80074e4 <__hi0bits>
 8007a3e:	f1c0 0320 	rsb	r3, r0, #32
 8007a42:	280a      	cmp	r0, #10
 8007a44:	600b      	str	r3, [r1, #0]
 8007a46:	491b      	ldr	r1, [pc, #108]	; (8007ab4 <__b2d+0x90>)
 8007a48:	dc15      	bgt.n	8007a76 <__b2d+0x52>
 8007a4a:	f1c0 0c0b 	rsb	ip, r0, #11
 8007a4e:	fa22 f30c 	lsr.w	r3, r2, ip
 8007a52:	45b8      	cmp	r8, r7
 8007a54:	ea43 0501 	orr.w	r5, r3, r1
 8007a58:	bf34      	ite	cc
 8007a5a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007a5e:	2300      	movcs	r3, #0
 8007a60:	3015      	adds	r0, #21
 8007a62:	fa02 f000 	lsl.w	r0, r2, r0
 8007a66:	fa23 f30c 	lsr.w	r3, r3, ip
 8007a6a:	4303      	orrs	r3, r0
 8007a6c:	461c      	mov	r4, r3
 8007a6e:	ec45 4b10 	vmov	d0, r4, r5
 8007a72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a76:	45b8      	cmp	r8, r7
 8007a78:	bf3a      	itte	cc
 8007a7a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007a7e:	f1a6 0708 	subcc.w	r7, r6, #8
 8007a82:	2300      	movcs	r3, #0
 8007a84:	380b      	subs	r0, #11
 8007a86:	d012      	beq.n	8007aae <__b2d+0x8a>
 8007a88:	f1c0 0120 	rsb	r1, r0, #32
 8007a8c:	fa23 f401 	lsr.w	r4, r3, r1
 8007a90:	4082      	lsls	r2, r0
 8007a92:	4322      	orrs	r2, r4
 8007a94:	4547      	cmp	r7, r8
 8007a96:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8007a9a:	bf8c      	ite	hi
 8007a9c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007aa0:	2200      	movls	r2, #0
 8007aa2:	4083      	lsls	r3, r0
 8007aa4:	40ca      	lsrs	r2, r1
 8007aa6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	e7de      	b.n	8007a6c <__b2d+0x48>
 8007aae:	ea42 0501 	orr.w	r5, r2, r1
 8007ab2:	e7db      	b.n	8007a6c <__b2d+0x48>
 8007ab4:	3ff00000 	.word	0x3ff00000

08007ab8 <__d2b>:
 8007ab8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007abc:	460f      	mov	r7, r1
 8007abe:	2101      	movs	r1, #1
 8007ac0:	ec59 8b10 	vmov	r8, r9, d0
 8007ac4:	4616      	mov	r6, r2
 8007ac6:	f7ff fc1b 	bl	8007300 <_Balloc>
 8007aca:	4604      	mov	r4, r0
 8007acc:	b930      	cbnz	r0, 8007adc <__d2b+0x24>
 8007ace:	4602      	mov	r2, r0
 8007ad0:	4b24      	ldr	r3, [pc, #144]	; (8007b64 <__d2b+0xac>)
 8007ad2:	4825      	ldr	r0, [pc, #148]	; (8007b68 <__d2b+0xb0>)
 8007ad4:	f240 310f 	movw	r1, #783	; 0x30f
 8007ad8:	f001 f96a 	bl	8008db0 <__assert_func>
 8007adc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007ae0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007ae4:	bb2d      	cbnz	r5, 8007b32 <__d2b+0x7a>
 8007ae6:	9301      	str	r3, [sp, #4]
 8007ae8:	f1b8 0300 	subs.w	r3, r8, #0
 8007aec:	d026      	beq.n	8007b3c <__d2b+0x84>
 8007aee:	4668      	mov	r0, sp
 8007af0:	9300      	str	r3, [sp, #0]
 8007af2:	f7ff fd17 	bl	8007524 <__lo0bits>
 8007af6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007afa:	b1e8      	cbz	r0, 8007b38 <__d2b+0x80>
 8007afc:	f1c0 0320 	rsb	r3, r0, #32
 8007b00:	fa02 f303 	lsl.w	r3, r2, r3
 8007b04:	430b      	orrs	r3, r1
 8007b06:	40c2      	lsrs	r2, r0
 8007b08:	6163      	str	r3, [r4, #20]
 8007b0a:	9201      	str	r2, [sp, #4]
 8007b0c:	9b01      	ldr	r3, [sp, #4]
 8007b0e:	61a3      	str	r3, [r4, #24]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	bf14      	ite	ne
 8007b14:	2202      	movne	r2, #2
 8007b16:	2201      	moveq	r2, #1
 8007b18:	6122      	str	r2, [r4, #16]
 8007b1a:	b1bd      	cbz	r5, 8007b4c <__d2b+0x94>
 8007b1c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007b20:	4405      	add	r5, r0
 8007b22:	603d      	str	r5, [r7, #0]
 8007b24:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007b28:	6030      	str	r0, [r6, #0]
 8007b2a:	4620      	mov	r0, r4
 8007b2c:	b003      	add	sp, #12
 8007b2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007b32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007b36:	e7d6      	b.n	8007ae6 <__d2b+0x2e>
 8007b38:	6161      	str	r1, [r4, #20]
 8007b3a:	e7e7      	b.n	8007b0c <__d2b+0x54>
 8007b3c:	a801      	add	r0, sp, #4
 8007b3e:	f7ff fcf1 	bl	8007524 <__lo0bits>
 8007b42:	9b01      	ldr	r3, [sp, #4]
 8007b44:	6163      	str	r3, [r4, #20]
 8007b46:	3020      	adds	r0, #32
 8007b48:	2201      	movs	r2, #1
 8007b4a:	e7e5      	b.n	8007b18 <__d2b+0x60>
 8007b4c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007b50:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007b54:	6038      	str	r0, [r7, #0]
 8007b56:	6918      	ldr	r0, [r3, #16]
 8007b58:	f7ff fcc4 	bl	80074e4 <__hi0bits>
 8007b5c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007b60:	e7e2      	b.n	8007b28 <__d2b+0x70>
 8007b62:	bf00      	nop
 8007b64:	08009c1d 	.word	0x08009c1d
 8007b68:	08009c2e 	.word	0x08009c2e

08007b6c <__ratio>:
 8007b6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b70:	4688      	mov	r8, r1
 8007b72:	4669      	mov	r1, sp
 8007b74:	4681      	mov	r9, r0
 8007b76:	f7ff ff55 	bl	8007a24 <__b2d>
 8007b7a:	a901      	add	r1, sp, #4
 8007b7c:	4640      	mov	r0, r8
 8007b7e:	ec55 4b10 	vmov	r4, r5, d0
 8007b82:	ee10 aa10 	vmov	sl, s0
 8007b86:	f7ff ff4d 	bl	8007a24 <__b2d>
 8007b8a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8007b8e:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8007b92:	1ad2      	subs	r2, r2, r3
 8007b94:	e9dd 3100 	ldrd	r3, r1, [sp]
 8007b98:	1a5b      	subs	r3, r3, r1
 8007b9a:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8007b9e:	ec57 6b10 	vmov	r6, r7, d0
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	bfd6      	itet	le
 8007ba6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007baa:	462a      	movgt	r2, r5
 8007bac:	463a      	movle	r2, r7
 8007bae:	46ab      	mov	fp, r5
 8007bb0:	bfd6      	itet	le
 8007bb2:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8007bb6:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8007bba:	ee00 3a90 	vmovle	s1, r3
 8007bbe:	ec4b ab17 	vmov	d7, sl, fp
 8007bc2:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8007bc6:	b003      	add	sp, #12
 8007bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007bcc <__copybits>:
 8007bcc:	3901      	subs	r1, #1
 8007bce:	b570      	push	{r4, r5, r6, lr}
 8007bd0:	1149      	asrs	r1, r1, #5
 8007bd2:	6914      	ldr	r4, [r2, #16]
 8007bd4:	3101      	adds	r1, #1
 8007bd6:	f102 0314 	add.w	r3, r2, #20
 8007bda:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007bde:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007be2:	1f05      	subs	r5, r0, #4
 8007be4:	42a3      	cmp	r3, r4
 8007be6:	d30c      	bcc.n	8007c02 <__copybits+0x36>
 8007be8:	1aa3      	subs	r3, r4, r2
 8007bea:	3b11      	subs	r3, #17
 8007bec:	f023 0303 	bic.w	r3, r3, #3
 8007bf0:	3211      	adds	r2, #17
 8007bf2:	42a2      	cmp	r2, r4
 8007bf4:	bf88      	it	hi
 8007bf6:	2300      	movhi	r3, #0
 8007bf8:	4418      	add	r0, r3
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	4288      	cmp	r0, r1
 8007bfe:	d305      	bcc.n	8007c0c <__copybits+0x40>
 8007c00:	bd70      	pop	{r4, r5, r6, pc}
 8007c02:	f853 6b04 	ldr.w	r6, [r3], #4
 8007c06:	f845 6f04 	str.w	r6, [r5, #4]!
 8007c0a:	e7eb      	b.n	8007be4 <__copybits+0x18>
 8007c0c:	f840 3b04 	str.w	r3, [r0], #4
 8007c10:	e7f4      	b.n	8007bfc <__copybits+0x30>

08007c12 <__any_on>:
 8007c12:	f100 0214 	add.w	r2, r0, #20
 8007c16:	6900      	ldr	r0, [r0, #16]
 8007c18:	114b      	asrs	r3, r1, #5
 8007c1a:	4298      	cmp	r0, r3
 8007c1c:	b510      	push	{r4, lr}
 8007c1e:	db11      	blt.n	8007c44 <__any_on+0x32>
 8007c20:	dd0a      	ble.n	8007c38 <__any_on+0x26>
 8007c22:	f011 011f 	ands.w	r1, r1, #31
 8007c26:	d007      	beq.n	8007c38 <__any_on+0x26>
 8007c28:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007c2c:	fa24 f001 	lsr.w	r0, r4, r1
 8007c30:	fa00 f101 	lsl.w	r1, r0, r1
 8007c34:	428c      	cmp	r4, r1
 8007c36:	d10b      	bne.n	8007c50 <__any_on+0x3e>
 8007c38:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d803      	bhi.n	8007c48 <__any_on+0x36>
 8007c40:	2000      	movs	r0, #0
 8007c42:	bd10      	pop	{r4, pc}
 8007c44:	4603      	mov	r3, r0
 8007c46:	e7f7      	b.n	8007c38 <__any_on+0x26>
 8007c48:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007c4c:	2900      	cmp	r1, #0
 8007c4e:	d0f5      	beq.n	8007c3c <__any_on+0x2a>
 8007c50:	2001      	movs	r0, #1
 8007c52:	e7f6      	b.n	8007c42 <__any_on+0x30>

08007c54 <sulp>:
 8007c54:	b570      	push	{r4, r5, r6, lr}
 8007c56:	4604      	mov	r4, r0
 8007c58:	460d      	mov	r5, r1
 8007c5a:	4616      	mov	r6, r2
 8007c5c:	ec45 4b10 	vmov	d0, r4, r5
 8007c60:	f7ff feba 	bl	80079d8 <__ulp>
 8007c64:	b17e      	cbz	r6, 8007c86 <sulp+0x32>
 8007c66:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007c6a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	dd09      	ble.n	8007c86 <sulp+0x32>
 8007c72:	051b      	lsls	r3, r3, #20
 8007c74:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8007c78:	2000      	movs	r0, #0
 8007c7a:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8007c7e:	ec41 0b17 	vmov	d7, r0, r1
 8007c82:	ee20 0b07 	vmul.f64	d0, d0, d7
 8007c86:	bd70      	pop	{r4, r5, r6, pc}

08007c88 <_strtod_l>:
 8007c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c8c:	ed2d 8b0e 	vpush	{d8-d14}
 8007c90:	b097      	sub	sp, #92	; 0x5c
 8007c92:	4604      	mov	r4, r0
 8007c94:	920d      	str	r2, [sp, #52]	; 0x34
 8007c96:	2200      	movs	r2, #0
 8007c98:	9212      	str	r2, [sp, #72]	; 0x48
 8007c9a:	468a      	mov	sl, r1
 8007c9c:	f04f 0800 	mov.w	r8, #0
 8007ca0:	f04f 0900 	mov.w	r9, #0
 8007ca4:	460a      	mov	r2, r1
 8007ca6:	9211      	str	r2, [sp, #68]	; 0x44
 8007ca8:	7811      	ldrb	r1, [r2, #0]
 8007caa:	292b      	cmp	r1, #43	; 0x2b
 8007cac:	d04c      	beq.n	8007d48 <_strtod_l+0xc0>
 8007cae:	d839      	bhi.n	8007d24 <_strtod_l+0x9c>
 8007cb0:	290d      	cmp	r1, #13
 8007cb2:	d833      	bhi.n	8007d1c <_strtod_l+0x94>
 8007cb4:	2908      	cmp	r1, #8
 8007cb6:	d833      	bhi.n	8007d20 <_strtod_l+0x98>
 8007cb8:	2900      	cmp	r1, #0
 8007cba:	d03c      	beq.n	8007d36 <_strtod_l+0xae>
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	9208      	str	r2, [sp, #32]
 8007cc0:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8007cc2:	7832      	ldrb	r2, [r6, #0]
 8007cc4:	2a30      	cmp	r2, #48	; 0x30
 8007cc6:	f040 80b8 	bne.w	8007e3a <_strtod_l+0x1b2>
 8007cca:	7872      	ldrb	r2, [r6, #1]
 8007ccc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007cd0:	2a58      	cmp	r2, #88	; 0x58
 8007cd2:	d170      	bne.n	8007db6 <_strtod_l+0x12e>
 8007cd4:	9302      	str	r3, [sp, #8]
 8007cd6:	9b08      	ldr	r3, [sp, #32]
 8007cd8:	9301      	str	r3, [sp, #4]
 8007cda:	ab12      	add	r3, sp, #72	; 0x48
 8007cdc:	9300      	str	r3, [sp, #0]
 8007cde:	4a91      	ldr	r2, [pc, #580]	; (8007f24 <_strtod_l+0x29c>)
 8007ce0:	ab13      	add	r3, sp, #76	; 0x4c
 8007ce2:	a911      	add	r1, sp, #68	; 0x44
 8007ce4:	4620      	mov	r0, r4
 8007ce6:	f001 f8ff 	bl	8008ee8 <__gethex>
 8007cea:	f010 070f 	ands.w	r7, r0, #15
 8007cee:	4605      	mov	r5, r0
 8007cf0:	d005      	beq.n	8007cfe <_strtod_l+0x76>
 8007cf2:	2f06      	cmp	r7, #6
 8007cf4:	d12a      	bne.n	8007d4c <_strtod_l+0xc4>
 8007cf6:	3601      	adds	r6, #1
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	9611      	str	r6, [sp, #68]	; 0x44
 8007cfc:	9308      	str	r3, [sp, #32]
 8007cfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	f040 8555 	bne.w	80087b0 <_strtod_l+0xb28>
 8007d06:	9b08      	ldr	r3, [sp, #32]
 8007d08:	ec49 8b10 	vmov	d0, r8, r9
 8007d0c:	b1cb      	cbz	r3, 8007d42 <_strtod_l+0xba>
 8007d0e:	eeb1 0b40 	vneg.f64	d0, d0
 8007d12:	b017      	add	sp, #92	; 0x5c
 8007d14:	ecbd 8b0e 	vpop	{d8-d14}
 8007d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d1c:	2920      	cmp	r1, #32
 8007d1e:	d1cd      	bne.n	8007cbc <_strtod_l+0x34>
 8007d20:	3201      	adds	r2, #1
 8007d22:	e7c0      	b.n	8007ca6 <_strtod_l+0x1e>
 8007d24:	292d      	cmp	r1, #45	; 0x2d
 8007d26:	d1c9      	bne.n	8007cbc <_strtod_l+0x34>
 8007d28:	2101      	movs	r1, #1
 8007d2a:	9108      	str	r1, [sp, #32]
 8007d2c:	1c51      	adds	r1, r2, #1
 8007d2e:	9111      	str	r1, [sp, #68]	; 0x44
 8007d30:	7852      	ldrb	r2, [r2, #1]
 8007d32:	2a00      	cmp	r2, #0
 8007d34:	d1c4      	bne.n	8007cc0 <_strtod_l+0x38>
 8007d36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d38:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	f040 8535 	bne.w	80087ac <_strtod_l+0xb24>
 8007d42:	ec49 8b10 	vmov	d0, r8, r9
 8007d46:	e7e4      	b.n	8007d12 <_strtod_l+0x8a>
 8007d48:	2100      	movs	r1, #0
 8007d4a:	e7ee      	b.n	8007d2a <_strtod_l+0xa2>
 8007d4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007d4e:	b13a      	cbz	r2, 8007d60 <_strtod_l+0xd8>
 8007d50:	2135      	movs	r1, #53	; 0x35
 8007d52:	a814      	add	r0, sp, #80	; 0x50
 8007d54:	f7ff ff3a 	bl	8007bcc <__copybits>
 8007d58:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007d5a:	4620      	mov	r0, r4
 8007d5c:	f7ff fb10 	bl	8007380 <_Bfree>
 8007d60:	1e7b      	subs	r3, r7, #1
 8007d62:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007d64:	2b04      	cmp	r3, #4
 8007d66:	d806      	bhi.n	8007d76 <_strtod_l+0xee>
 8007d68:	e8df f003 	tbb	[pc, r3]
 8007d6c:	201d0314 	.word	0x201d0314
 8007d70:	14          	.byte	0x14
 8007d71:	00          	.byte	0x00
 8007d72:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 8007d76:	05eb      	lsls	r3, r5, #23
 8007d78:	bf48      	it	mi
 8007d7a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8007d7e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007d82:	0d1b      	lsrs	r3, r3, #20
 8007d84:	051b      	lsls	r3, r3, #20
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d1b9      	bne.n	8007cfe <_strtod_l+0x76>
 8007d8a:	f7fe fb8f 	bl	80064ac <__errno>
 8007d8e:	2322      	movs	r3, #34	; 0x22
 8007d90:	6003      	str	r3, [r0, #0]
 8007d92:	e7b4      	b.n	8007cfe <_strtod_l+0x76>
 8007d94:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 8007d98:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007d9c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007da0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007da4:	e7e7      	b.n	8007d76 <_strtod_l+0xee>
 8007da6:	f8df 9184 	ldr.w	r9, [pc, #388]	; 8007f2c <_strtod_l+0x2a4>
 8007daa:	e7e4      	b.n	8007d76 <_strtod_l+0xee>
 8007dac:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007db0:	f04f 38ff 	mov.w	r8, #4294967295
 8007db4:	e7df      	b.n	8007d76 <_strtod_l+0xee>
 8007db6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007db8:	1c5a      	adds	r2, r3, #1
 8007dba:	9211      	str	r2, [sp, #68]	; 0x44
 8007dbc:	785b      	ldrb	r3, [r3, #1]
 8007dbe:	2b30      	cmp	r3, #48	; 0x30
 8007dc0:	d0f9      	beq.n	8007db6 <_strtod_l+0x12e>
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d09b      	beq.n	8007cfe <_strtod_l+0x76>
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	9306      	str	r3, [sp, #24]
 8007dca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007dcc:	9309      	str	r3, [sp, #36]	; 0x24
 8007dce:	2300      	movs	r3, #0
 8007dd0:	9305      	str	r3, [sp, #20]
 8007dd2:	9307      	str	r3, [sp, #28]
 8007dd4:	461e      	mov	r6, r3
 8007dd6:	220a      	movs	r2, #10
 8007dd8:	9811      	ldr	r0, [sp, #68]	; 0x44
 8007dda:	7805      	ldrb	r5, [r0, #0]
 8007ddc:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8007de0:	b2d9      	uxtb	r1, r3
 8007de2:	2909      	cmp	r1, #9
 8007de4:	d92b      	bls.n	8007e3e <_strtod_l+0x1b6>
 8007de6:	4950      	ldr	r1, [pc, #320]	; (8007f28 <_strtod_l+0x2a0>)
 8007de8:	2201      	movs	r2, #1
 8007dea:	f000 ffa9 	bl	8008d40 <strncmp>
 8007dee:	2800      	cmp	r0, #0
 8007df0:	d035      	beq.n	8007e5e <_strtod_l+0x1d6>
 8007df2:	2000      	movs	r0, #0
 8007df4:	462a      	mov	r2, r5
 8007df6:	4633      	mov	r3, r6
 8007df8:	4683      	mov	fp, r0
 8007dfa:	4601      	mov	r1, r0
 8007dfc:	2a65      	cmp	r2, #101	; 0x65
 8007dfe:	d001      	beq.n	8007e04 <_strtod_l+0x17c>
 8007e00:	2a45      	cmp	r2, #69	; 0x45
 8007e02:	d118      	bne.n	8007e36 <_strtod_l+0x1ae>
 8007e04:	b91b      	cbnz	r3, 8007e0e <_strtod_l+0x186>
 8007e06:	9b06      	ldr	r3, [sp, #24]
 8007e08:	4303      	orrs	r3, r0
 8007e0a:	d094      	beq.n	8007d36 <_strtod_l+0xae>
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 8007e12:	f10a 0201 	add.w	r2, sl, #1
 8007e16:	9211      	str	r2, [sp, #68]	; 0x44
 8007e18:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8007e1c:	2a2b      	cmp	r2, #43	; 0x2b
 8007e1e:	d075      	beq.n	8007f0c <_strtod_l+0x284>
 8007e20:	2a2d      	cmp	r2, #45	; 0x2d
 8007e22:	d07b      	beq.n	8007f1c <_strtod_l+0x294>
 8007e24:	f04f 0e00 	mov.w	lr, #0
 8007e28:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8007e2c:	2d09      	cmp	r5, #9
 8007e2e:	f240 8083 	bls.w	8007f38 <_strtod_l+0x2b0>
 8007e32:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 8007e36:	2500      	movs	r5, #0
 8007e38:	e09e      	b.n	8007f78 <_strtod_l+0x2f0>
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	e7c4      	b.n	8007dc8 <_strtod_l+0x140>
 8007e3e:	2e08      	cmp	r6, #8
 8007e40:	bfd5      	itete	le
 8007e42:	9907      	ldrle	r1, [sp, #28]
 8007e44:	9905      	ldrgt	r1, [sp, #20]
 8007e46:	fb02 3301 	mlale	r3, r2, r1, r3
 8007e4a:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007e4e:	f100 0001 	add.w	r0, r0, #1
 8007e52:	bfd4      	ite	le
 8007e54:	9307      	strle	r3, [sp, #28]
 8007e56:	9305      	strgt	r3, [sp, #20]
 8007e58:	3601      	adds	r6, #1
 8007e5a:	9011      	str	r0, [sp, #68]	; 0x44
 8007e5c:	e7bc      	b.n	8007dd8 <_strtod_l+0x150>
 8007e5e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007e60:	1c5a      	adds	r2, r3, #1
 8007e62:	9211      	str	r2, [sp, #68]	; 0x44
 8007e64:	785a      	ldrb	r2, [r3, #1]
 8007e66:	b3ae      	cbz	r6, 8007ed4 <_strtod_l+0x24c>
 8007e68:	4683      	mov	fp, r0
 8007e6a:	4633      	mov	r3, r6
 8007e6c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007e70:	2909      	cmp	r1, #9
 8007e72:	d912      	bls.n	8007e9a <_strtod_l+0x212>
 8007e74:	2101      	movs	r1, #1
 8007e76:	e7c1      	b.n	8007dfc <_strtod_l+0x174>
 8007e78:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007e7a:	1c5a      	adds	r2, r3, #1
 8007e7c:	9211      	str	r2, [sp, #68]	; 0x44
 8007e7e:	785a      	ldrb	r2, [r3, #1]
 8007e80:	3001      	adds	r0, #1
 8007e82:	2a30      	cmp	r2, #48	; 0x30
 8007e84:	d0f8      	beq.n	8007e78 <_strtod_l+0x1f0>
 8007e86:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007e8a:	2b08      	cmp	r3, #8
 8007e8c:	f200 8495 	bhi.w	80087ba <_strtod_l+0xb32>
 8007e90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007e92:	9309      	str	r3, [sp, #36]	; 0x24
 8007e94:	4683      	mov	fp, r0
 8007e96:	2000      	movs	r0, #0
 8007e98:	4603      	mov	r3, r0
 8007e9a:	3a30      	subs	r2, #48	; 0x30
 8007e9c:	f100 0101 	add.w	r1, r0, #1
 8007ea0:	d012      	beq.n	8007ec8 <_strtod_l+0x240>
 8007ea2:	448b      	add	fp, r1
 8007ea4:	eb00 0c03 	add.w	ip, r0, r3
 8007ea8:	4619      	mov	r1, r3
 8007eaa:	250a      	movs	r5, #10
 8007eac:	4561      	cmp	r1, ip
 8007eae:	d113      	bne.n	8007ed8 <_strtod_l+0x250>
 8007eb0:	1819      	adds	r1, r3, r0
 8007eb2:	2908      	cmp	r1, #8
 8007eb4:	f103 0301 	add.w	r3, r3, #1
 8007eb8:	4403      	add	r3, r0
 8007eba:	dc1b      	bgt.n	8007ef4 <_strtod_l+0x26c>
 8007ebc:	9807      	ldr	r0, [sp, #28]
 8007ebe:	210a      	movs	r1, #10
 8007ec0:	fb01 2200 	mla	r2, r1, r0, r2
 8007ec4:	9207      	str	r2, [sp, #28]
 8007ec6:	2100      	movs	r1, #0
 8007ec8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007eca:	1c50      	adds	r0, r2, #1
 8007ecc:	9011      	str	r0, [sp, #68]	; 0x44
 8007ece:	7852      	ldrb	r2, [r2, #1]
 8007ed0:	4608      	mov	r0, r1
 8007ed2:	e7cb      	b.n	8007e6c <_strtod_l+0x1e4>
 8007ed4:	4630      	mov	r0, r6
 8007ed6:	e7d4      	b.n	8007e82 <_strtod_l+0x1fa>
 8007ed8:	2908      	cmp	r1, #8
 8007eda:	f101 0101 	add.w	r1, r1, #1
 8007ede:	dc03      	bgt.n	8007ee8 <_strtod_l+0x260>
 8007ee0:	9f07      	ldr	r7, [sp, #28]
 8007ee2:	436f      	muls	r7, r5
 8007ee4:	9707      	str	r7, [sp, #28]
 8007ee6:	e7e1      	b.n	8007eac <_strtod_l+0x224>
 8007ee8:	2910      	cmp	r1, #16
 8007eea:	bfde      	ittt	le
 8007eec:	9f05      	ldrle	r7, [sp, #20]
 8007eee:	436f      	mulle	r7, r5
 8007ef0:	9705      	strle	r7, [sp, #20]
 8007ef2:	e7db      	b.n	8007eac <_strtod_l+0x224>
 8007ef4:	2b10      	cmp	r3, #16
 8007ef6:	bfdf      	itttt	le
 8007ef8:	9805      	ldrle	r0, [sp, #20]
 8007efa:	210a      	movle	r1, #10
 8007efc:	fb01 2200 	mlale	r2, r1, r0, r2
 8007f00:	9205      	strle	r2, [sp, #20]
 8007f02:	e7e0      	b.n	8007ec6 <_strtod_l+0x23e>
 8007f04:	f04f 0b00 	mov.w	fp, #0
 8007f08:	2101      	movs	r1, #1
 8007f0a:	e77c      	b.n	8007e06 <_strtod_l+0x17e>
 8007f0c:	f04f 0e00 	mov.w	lr, #0
 8007f10:	f10a 0202 	add.w	r2, sl, #2
 8007f14:	9211      	str	r2, [sp, #68]	; 0x44
 8007f16:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8007f1a:	e785      	b.n	8007e28 <_strtod_l+0x1a0>
 8007f1c:	f04f 0e01 	mov.w	lr, #1
 8007f20:	e7f6      	b.n	8007f10 <_strtod_l+0x288>
 8007f22:	bf00      	nop
 8007f24:	08009d88 	.word	0x08009d88
 8007f28:	08009d84 	.word	0x08009d84
 8007f2c:	7ff00000 	.word	0x7ff00000
 8007f30:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007f32:	1c55      	adds	r5, r2, #1
 8007f34:	9511      	str	r5, [sp, #68]	; 0x44
 8007f36:	7852      	ldrb	r2, [r2, #1]
 8007f38:	2a30      	cmp	r2, #48	; 0x30
 8007f3a:	d0f9      	beq.n	8007f30 <_strtod_l+0x2a8>
 8007f3c:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8007f40:	2d08      	cmp	r5, #8
 8007f42:	f63f af78 	bhi.w	8007e36 <_strtod_l+0x1ae>
 8007f46:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8007f4a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007f4c:	920a      	str	r2, [sp, #40]	; 0x28
 8007f4e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007f50:	1c55      	adds	r5, r2, #1
 8007f52:	9511      	str	r5, [sp, #68]	; 0x44
 8007f54:	7852      	ldrb	r2, [r2, #1]
 8007f56:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 8007f5a:	2f09      	cmp	r7, #9
 8007f5c:	d937      	bls.n	8007fce <_strtod_l+0x346>
 8007f5e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8007f60:	1bed      	subs	r5, r5, r7
 8007f62:	2d08      	cmp	r5, #8
 8007f64:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8007f68:	dc02      	bgt.n	8007f70 <_strtod_l+0x2e8>
 8007f6a:	4565      	cmp	r5, ip
 8007f6c:	bfa8      	it	ge
 8007f6e:	4665      	movge	r5, ip
 8007f70:	f1be 0f00 	cmp.w	lr, #0
 8007f74:	d000      	beq.n	8007f78 <_strtod_l+0x2f0>
 8007f76:	426d      	negs	r5, r5
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d14d      	bne.n	8008018 <_strtod_l+0x390>
 8007f7c:	9b06      	ldr	r3, [sp, #24]
 8007f7e:	4303      	orrs	r3, r0
 8007f80:	f47f aebd 	bne.w	8007cfe <_strtod_l+0x76>
 8007f84:	2900      	cmp	r1, #0
 8007f86:	f47f aed6 	bne.w	8007d36 <_strtod_l+0xae>
 8007f8a:	2a69      	cmp	r2, #105	; 0x69
 8007f8c:	d027      	beq.n	8007fde <_strtod_l+0x356>
 8007f8e:	dc24      	bgt.n	8007fda <_strtod_l+0x352>
 8007f90:	2a49      	cmp	r2, #73	; 0x49
 8007f92:	d024      	beq.n	8007fde <_strtod_l+0x356>
 8007f94:	2a4e      	cmp	r2, #78	; 0x4e
 8007f96:	f47f aece 	bne.w	8007d36 <_strtod_l+0xae>
 8007f9a:	4995      	ldr	r1, [pc, #596]	; (80081f0 <_strtod_l+0x568>)
 8007f9c:	a811      	add	r0, sp, #68	; 0x44
 8007f9e:	f001 f9e3 	bl	8009368 <__match>
 8007fa2:	2800      	cmp	r0, #0
 8007fa4:	f43f aec7 	beq.w	8007d36 <_strtod_l+0xae>
 8007fa8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007faa:	781b      	ldrb	r3, [r3, #0]
 8007fac:	2b28      	cmp	r3, #40	; 0x28
 8007fae:	d12d      	bne.n	800800c <_strtod_l+0x384>
 8007fb0:	4990      	ldr	r1, [pc, #576]	; (80081f4 <_strtod_l+0x56c>)
 8007fb2:	aa14      	add	r2, sp, #80	; 0x50
 8007fb4:	a811      	add	r0, sp, #68	; 0x44
 8007fb6:	f001 f9eb 	bl	8009390 <__hexnan>
 8007fba:	2805      	cmp	r0, #5
 8007fbc:	d126      	bne.n	800800c <_strtod_l+0x384>
 8007fbe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007fc0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8007fc4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007fc8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007fcc:	e697      	b.n	8007cfe <_strtod_l+0x76>
 8007fce:	250a      	movs	r5, #10
 8007fd0:	fb05 2c0c 	mla	ip, r5, ip, r2
 8007fd4:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8007fd8:	e7b9      	b.n	8007f4e <_strtod_l+0x2c6>
 8007fda:	2a6e      	cmp	r2, #110	; 0x6e
 8007fdc:	e7db      	b.n	8007f96 <_strtod_l+0x30e>
 8007fde:	4986      	ldr	r1, [pc, #536]	; (80081f8 <_strtod_l+0x570>)
 8007fe0:	a811      	add	r0, sp, #68	; 0x44
 8007fe2:	f001 f9c1 	bl	8009368 <__match>
 8007fe6:	2800      	cmp	r0, #0
 8007fe8:	f43f aea5 	beq.w	8007d36 <_strtod_l+0xae>
 8007fec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007fee:	4983      	ldr	r1, [pc, #524]	; (80081fc <_strtod_l+0x574>)
 8007ff0:	3b01      	subs	r3, #1
 8007ff2:	a811      	add	r0, sp, #68	; 0x44
 8007ff4:	9311      	str	r3, [sp, #68]	; 0x44
 8007ff6:	f001 f9b7 	bl	8009368 <__match>
 8007ffa:	b910      	cbnz	r0, 8008002 <_strtod_l+0x37a>
 8007ffc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ffe:	3301      	adds	r3, #1
 8008000:	9311      	str	r3, [sp, #68]	; 0x44
 8008002:	f8df 920c 	ldr.w	r9, [pc, #524]	; 8008210 <_strtod_l+0x588>
 8008006:	f04f 0800 	mov.w	r8, #0
 800800a:	e678      	b.n	8007cfe <_strtod_l+0x76>
 800800c:	487c      	ldr	r0, [pc, #496]	; (8008200 <_strtod_l+0x578>)
 800800e:	f000 fec7 	bl	8008da0 <nan>
 8008012:	ec59 8b10 	vmov	r8, r9, d0
 8008016:	e672      	b.n	8007cfe <_strtod_l+0x76>
 8008018:	eddd 7a07 	vldr	s15, [sp, #28]
 800801c:	eba5 020b 	sub.w	r2, r5, fp
 8008020:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008024:	2e00      	cmp	r6, #0
 8008026:	bf08      	it	eq
 8008028:	461e      	moveq	r6, r3
 800802a:	2b10      	cmp	r3, #16
 800802c:	9206      	str	r2, [sp, #24]
 800802e:	461a      	mov	r2, r3
 8008030:	bfa8      	it	ge
 8008032:	2210      	movge	r2, #16
 8008034:	2b09      	cmp	r3, #9
 8008036:	ec59 8b17 	vmov	r8, r9, d7
 800803a:	dd0c      	ble.n	8008056 <_strtod_l+0x3ce>
 800803c:	4971      	ldr	r1, [pc, #452]	; (8008204 <_strtod_l+0x57c>)
 800803e:	eddd 6a05 	vldr	s13, [sp, #20]
 8008042:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8008046:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 800804a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800804e:	eea7 6b05 	vfma.f64	d6, d7, d5
 8008052:	ec59 8b16 	vmov	r8, r9, d6
 8008056:	2b0f      	cmp	r3, #15
 8008058:	dc37      	bgt.n	80080ca <_strtod_l+0x442>
 800805a:	9906      	ldr	r1, [sp, #24]
 800805c:	2900      	cmp	r1, #0
 800805e:	f43f ae4e 	beq.w	8007cfe <_strtod_l+0x76>
 8008062:	dd23      	ble.n	80080ac <_strtod_l+0x424>
 8008064:	2916      	cmp	r1, #22
 8008066:	dc0b      	bgt.n	8008080 <_strtod_l+0x3f8>
 8008068:	4b66      	ldr	r3, [pc, #408]	; (8008204 <_strtod_l+0x57c>)
 800806a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800806e:	ed93 7b00 	vldr	d7, [r3]
 8008072:	ec49 8b16 	vmov	d6, r8, r9
 8008076:	ee27 7b06 	vmul.f64	d7, d7, d6
 800807a:	ec59 8b17 	vmov	r8, r9, d7
 800807e:	e63e      	b.n	8007cfe <_strtod_l+0x76>
 8008080:	9806      	ldr	r0, [sp, #24]
 8008082:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8008086:	4281      	cmp	r1, r0
 8008088:	db1f      	blt.n	80080ca <_strtod_l+0x442>
 800808a:	4a5e      	ldr	r2, [pc, #376]	; (8008204 <_strtod_l+0x57c>)
 800808c:	f1c3 030f 	rsb	r3, r3, #15
 8008090:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8008094:	ed91 7b00 	vldr	d7, [r1]
 8008098:	ec49 8b16 	vmov	d6, r8, r9
 800809c:	1ac3      	subs	r3, r0, r3
 800809e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80080a2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80080a6:	ed92 6b00 	vldr	d6, [r2]
 80080aa:	e7e4      	b.n	8008076 <_strtod_l+0x3ee>
 80080ac:	9906      	ldr	r1, [sp, #24]
 80080ae:	3116      	adds	r1, #22
 80080b0:	db0b      	blt.n	80080ca <_strtod_l+0x442>
 80080b2:	4b54      	ldr	r3, [pc, #336]	; (8008204 <_strtod_l+0x57c>)
 80080b4:	ebab 0505 	sub.w	r5, fp, r5
 80080b8:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80080bc:	ed95 7b00 	vldr	d7, [r5]
 80080c0:	ec49 8b16 	vmov	d6, r8, r9
 80080c4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80080c8:	e7d7      	b.n	800807a <_strtod_l+0x3f2>
 80080ca:	9906      	ldr	r1, [sp, #24]
 80080cc:	1a9a      	subs	r2, r3, r2
 80080ce:	440a      	add	r2, r1
 80080d0:	2a00      	cmp	r2, #0
 80080d2:	dd6e      	ble.n	80081b2 <_strtod_l+0x52a>
 80080d4:	f012 000f 	ands.w	r0, r2, #15
 80080d8:	d00a      	beq.n	80080f0 <_strtod_l+0x468>
 80080da:	494a      	ldr	r1, [pc, #296]	; (8008204 <_strtod_l+0x57c>)
 80080dc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80080e0:	ed91 7b00 	vldr	d7, [r1]
 80080e4:	ec49 8b16 	vmov	d6, r8, r9
 80080e8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80080ec:	ec59 8b17 	vmov	r8, r9, d7
 80080f0:	f032 020f 	bics.w	r2, r2, #15
 80080f4:	d04e      	beq.n	8008194 <_strtod_l+0x50c>
 80080f6:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 80080fa:	dd22      	ble.n	8008142 <_strtod_l+0x4ba>
 80080fc:	2500      	movs	r5, #0
 80080fe:	462e      	mov	r6, r5
 8008100:	9507      	str	r5, [sp, #28]
 8008102:	462f      	mov	r7, r5
 8008104:	2322      	movs	r3, #34	; 0x22
 8008106:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8008210 <_strtod_l+0x588>
 800810a:	6023      	str	r3, [r4, #0]
 800810c:	f04f 0800 	mov.w	r8, #0
 8008110:	9b07      	ldr	r3, [sp, #28]
 8008112:	2b00      	cmp	r3, #0
 8008114:	f43f adf3 	beq.w	8007cfe <_strtod_l+0x76>
 8008118:	9912      	ldr	r1, [sp, #72]	; 0x48
 800811a:	4620      	mov	r0, r4
 800811c:	f7ff f930 	bl	8007380 <_Bfree>
 8008120:	4639      	mov	r1, r7
 8008122:	4620      	mov	r0, r4
 8008124:	f7ff f92c 	bl	8007380 <_Bfree>
 8008128:	4631      	mov	r1, r6
 800812a:	4620      	mov	r0, r4
 800812c:	f7ff f928 	bl	8007380 <_Bfree>
 8008130:	9907      	ldr	r1, [sp, #28]
 8008132:	4620      	mov	r0, r4
 8008134:	f7ff f924 	bl	8007380 <_Bfree>
 8008138:	4629      	mov	r1, r5
 800813a:	4620      	mov	r0, r4
 800813c:	f7ff f920 	bl	8007380 <_Bfree>
 8008140:	e5dd      	b.n	8007cfe <_strtod_l+0x76>
 8008142:	2000      	movs	r0, #0
 8008144:	ec49 8b17 	vmov	d7, r8, r9
 8008148:	4f2f      	ldr	r7, [pc, #188]	; (8008208 <_strtod_l+0x580>)
 800814a:	1112      	asrs	r2, r2, #4
 800814c:	4601      	mov	r1, r0
 800814e:	2a01      	cmp	r2, #1
 8008150:	dc23      	bgt.n	800819a <_strtod_l+0x512>
 8008152:	b108      	cbz	r0, 8008158 <_strtod_l+0x4d0>
 8008154:	ec59 8b17 	vmov	r8, r9, d7
 8008158:	4a2b      	ldr	r2, [pc, #172]	; (8008208 <_strtod_l+0x580>)
 800815a:	482c      	ldr	r0, [pc, #176]	; (800820c <_strtod_l+0x584>)
 800815c:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8008160:	ed92 7b00 	vldr	d7, [r2]
 8008164:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008168:	ec49 8b16 	vmov	d6, r8, r9
 800816c:	4a28      	ldr	r2, [pc, #160]	; (8008210 <_strtod_l+0x588>)
 800816e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008172:	ee17 1a90 	vmov	r1, s15
 8008176:	400a      	ands	r2, r1
 8008178:	4282      	cmp	r2, r0
 800817a:	ec59 8b17 	vmov	r8, r9, d7
 800817e:	d8bd      	bhi.n	80080fc <_strtod_l+0x474>
 8008180:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8008184:	4282      	cmp	r2, r0
 8008186:	bf86      	itte	hi
 8008188:	f8df 9088 	ldrhi.w	r9, [pc, #136]	; 8008214 <_strtod_l+0x58c>
 800818c:	f04f 38ff 	movhi.w	r8, #4294967295
 8008190:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8008194:	2200      	movs	r2, #0
 8008196:	9205      	str	r2, [sp, #20]
 8008198:	e076      	b.n	8008288 <_strtod_l+0x600>
 800819a:	f012 0f01 	tst.w	r2, #1
 800819e:	d004      	beq.n	80081aa <_strtod_l+0x522>
 80081a0:	ed97 6b00 	vldr	d6, [r7]
 80081a4:	2001      	movs	r0, #1
 80081a6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80081aa:	3101      	adds	r1, #1
 80081ac:	1052      	asrs	r2, r2, #1
 80081ae:	3708      	adds	r7, #8
 80081b0:	e7cd      	b.n	800814e <_strtod_l+0x4c6>
 80081b2:	d0ef      	beq.n	8008194 <_strtod_l+0x50c>
 80081b4:	4252      	negs	r2, r2
 80081b6:	f012 000f 	ands.w	r0, r2, #15
 80081ba:	d00a      	beq.n	80081d2 <_strtod_l+0x54a>
 80081bc:	4911      	ldr	r1, [pc, #68]	; (8008204 <_strtod_l+0x57c>)
 80081be:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80081c2:	ed91 7b00 	vldr	d7, [r1]
 80081c6:	ec49 8b16 	vmov	d6, r8, r9
 80081ca:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80081ce:	ec59 8b17 	vmov	r8, r9, d7
 80081d2:	1112      	asrs	r2, r2, #4
 80081d4:	d0de      	beq.n	8008194 <_strtod_l+0x50c>
 80081d6:	2a1f      	cmp	r2, #31
 80081d8:	dd1e      	ble.n	8008218 <_strtod_l+0x590>
 80081da:	2500      	movs	r5, #0
 80081dc:	462e      	mov	r6, r5
 80081de:	9507      	str	r5, [sp, #28]
 80081e0:	462f      	mov	r7, r5
 80081e2:	2322      	movs	r3, #34	; 0x22
 80081e4:	f04f 0800 	mov.w	r8, #0
 80081e8:	f04f 0900 	mov.w	r9, #0
 80081ec:	6023      	str	r3, [r4, #0]
 80081ee:	e78f      	b.n	8008110 <_strtod_l+0x488>
 80081f0:	08009b75 	.word	0x08009b75
 80081f4:	08009d9c 	.word	0x08009d9c
 80081f8:	08009b6d 	.word	0x08009b6d
 80081fc:	08009ba4 	.word	0x08009ba4
 8008200:	08009f2d 	.word	0x08009f2d
 8008204:	08009cb0 	.word	0x08009cb0
 8008208:	08009c88 	.word	0x08009c88
 800820c:	7ca00000 	.word	0x7ca00000
 8008210:	7ff00000 	.word	0x7ff00000
 8008214:	7fefffff 	.word	0x7fefffff
 8008218:	f012 0110 	ands.w	r1, r2, #16
 800821c:	bf18      	it	ne
 800821e:	216a      	movne	r1, #106	; 0x6a
 8008220:	9105      	str	r1, [sp, #20]
 8008222:	ec49 8b17 	vmov	d7, r8, r9
 8008226:	49be      	ldr	r1, [pc, #760]	; (8008520 <_strtod_l+0x898>)
 8008228:	2000      	movs	r0, #0
 800822a:	07d7      	lsls	r7, r2, #31
 800822c:	d504      	bpl.n	8008238 <_strtod_l+0x5b0>
 800822e:	ed91 6b00 	vldr	d6, [r1]
 8008232:	2001      	movs	r0, #1
 8008234:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008238:	1052      	asrs	r2, r2, #1
 800823a:	f101 0108 	add.w	r1, r1, #8
 800823e:	d1f4      	bne.n	800822a <_strtod_l+0x5a2>
 8008240:	b108      	cbz	r0, 8008246 <_strtod_l+0x5be>
 8008242:	ec59 8b17 	vmov	r8, r9, d7
 8008246:	9a05      	ldr	r2, [sp, #20]
 8008248:	b1ba      	cbz	r2, 800827a <_strtod_l+0x5f2>
 800824a:	f3c9 510a 	ubfx	r1, r9, #20, #11
 800824e:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 8008252:	2a00      	cmp	r2, #0
 8008254:	4648      	mov	r0, r9
 8008256:	dd10      	ble.n	800827a <_strtod_l+0x5f2>
 8008258:	2a1f      	cmp	r2, #31
 800825a:	f340 812c 	ble.w	80084b6 <_strtod_l+0x82e>
 800825e:	2a34      	cmp	r2, #52	; 0x34
 8008260:	bfde      	ittt	le
 8008262:	f04f 32ff 	movle.w	r2, #4294967295
 8008266:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 800826a:	408a      	lslle	r2, r1
 800826c:	f04f 0800 	mov.w	r8, #0
 8008270:	bfcc      	ite	gt
 8008272:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008276:	ea02 0900 	andle.w	r9, r2, r0
 800827a:	ec49 8b17 	vmov	d7, r8, r9
 800827e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008286:	d0a8      	beq.n	80081da <_strtod_l+0x552>
 8008288:	9a07      	ldr	r2, [sp, #28]
 800828a:	9200      	str	r2, [sp, #0]
 800828c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800828e:	4632      	mov	r2, r6
 8008290:	4620      	mov	r0, r4
 8008292:	f7ff f8dd 	bl	8007450 <__s2b>
 8008296:	9007      	str	r0, [sp, #28]
 8008298:	2800      	cmp	r0, #0
 800829a:	f43f af2f 	beq.w	80080fc <_strtod_l+0x474>
 800829e:	9a06      	ldr	r2, [sp, #24]
 80082a0:	2a00      	cmp	r2, #0
 80082a2:	ebab 0305 	sub.w	r3, fp, r5
 80082a6:	ed9f 9b96 	vldr	d9, [pc, #600]	; 8008500 <_strtod_l+0x878>
 80082aa:	bfa8      	it	ge
 80082ac:	2300      	movge	r3, #0
 80082ae:	ed9f ab96 	vldr	d10, [pc, #600]	; 8008508 <_strtod_l+0x880>
 80082b2:	ed9f bb97 	vldr	d11, [pc, #604]	; 8008510 <_strtod_l+0x888>
 80082b6:	9309      	str	r3, [sp, #36]	; 0x24
 80082b8:	2500      	movs	r5, #0
 80082ba:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80082be:	930c      	str	r3, [sp, #48]	; 0x30
 80082c0:	462e      	mov	r6, r5
 80082c2:	9b07      	ldr	r3, [sp, #28]
 80082c4:	4620      	mov	r0, r4
 80082c6:	6859      	ldr	r1, [r3, #4]
 80082c8:	f7ff f81a 	bl	8007300 <_Balloc>
 80082cc:	4607      	mov	r7, r0
 80082ce:	2800      	cmp	r0, #0
 80082d0:	f43f af18 	beq.w	8008104 <_strtod_l+0x47c>
 80082d4:	9b07      	ldr	r3, [sp, #28]
 80082d6:	691a      	ldr	r2, [r3, #16]
 80082d8:	3202      	adds	r2, #2
 80082da:	f103 010c 	add.w	r1, r3, #12
 80082de:	0092      	lsls	r2, r2, #2
 80082e0:	300c      	adds	r0, #12
 80082e2:	f000 fd4f 	bl	8008d84 <memcpy>
 80082e6:	ec49 8b10 	vmov	d0, r8, r9
 80082ea:	aa14      	add	r2, sp, #80	; 0x50
 80082ec:	a913      	add	r1, sp, #76	; 0x4c
 80082ee:	4620      	mov	r0, r4
 80082f0:	f7ff fbe2 	bl	8007ab8 <__d2b>
 80082f4:	ec49 8b18 	vmov	d8, r8, r9
 80082f8:	9012      	str	r0, [sp, #72]	; 0x48
 80082fa:	2800      	cmp	r0, #0
 80082fc:	f43f af02 	beq.w	8008104 <_strtod_l+0x47c>
 8008300:	2101      	movs	r1, #1
 8008302:	4620      	mov	r0, r4
 8008304:	f7ff f93c 	bl	8007580 <__i2b>
 8008308:	4606      	mov	r6, r0
 800830a:	2800      	cmp	r0, #0
 800830c:	f43f aefa 	beq.w	8008104 <_strtod_l+0x47c>
 8008310:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008312:	9914      	ldr	r1, [sp, #80]	; 0x50
 8008314:	2b00      	cmp	r3, #0
 8008316:	bfab      	itete	ge
 8008318:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 800831a:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 800831c:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 8008320:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 8008324:	bfac      	ite	ge
 8008326:	eb03 0b02 	addge.w	fp, r3, r2
 800832a:	eba2 0a03 	sublt.w	sl, r2, r3
 800832e:	9a05      	ldr	r2, [sp, #20]
 8008330:	1a9b      	subs	r3, r3, r2
 8008332:	440b      	add	r3, r1
 8008334:	4a7b      	ldr	r2, [pc, #492]	; (8008524 <_strtod_l+0x89c>)
 8008336:	3b01      	subs	r3, #1
 8008338:	4293      	cmp	r3, r2
 800833a:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 800833e:	f280 80cd 	bge.w	80084dc <_strtod_l+0x854>
 8008342:	1ad2      	subs	r2, r2, r3
 8008344:	2a1f      	cmp	r2, #31
 8008346:	eba1 0102 	sub.w	r1, r1, r2
 800834a:	f04f 0001 	mov.w	r0, #1
 800834e:	f300 80b9 	bgt.w	80084c4 <_strtod_l+0x83c>
 8008352:	fa00 f302 	lsl.w	r3, r0, r2
 8008356:	930b      	str	r3, [sp, #44]	; 0x2c
 8008358:	2300      	movs	r3, #0
 800835a:	930a      	str	r3, [sp, #40]	; 0x28
 800835c:	eb0b 0301 	add.w	r3, fp, r1
 8008360:	9a05      	ldr	r2, [sp, #20]
 8008362:	459b      	cmp	fp, r3
 8008364:	448a      	add	sl, r1
 8008366:	4492      	add	sl, r2
 8008368:	465a      	mov	r2, fp
 800836a:	bfa8      	it	ge
 800836c:	461a      	movge	r2, r3
 800836e:	4552      	cmp	r2, sl
 8008370:	bfa8      	it	ge
 8008372:	4652      	movge	r2, sl
 8008374:	2a00      	cmp	r2, #0
 8008376:	bfc2      	ittt	gt
 8008378:	1a9b      	subgt	r3, r3, r2
 800837a:	ebaa 0a02 	subgt.w	sl, sl, r2
 800837e:	ebab 0b02 	subgt.w	fp, fp, r2
 8008382:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008384:	2a00      	cmp	r2, #0
 8008386:	dd18      	ble.n	80083ba <_strtod_l+0x732>
 8008388:	4631      	mov	r1, r6
 800838a:	4620      	mov	r0, r4
 800838c:	930f      	str	r3, [sp, #60]	; 0x3c
 800838e:	f7ff f9b7 	bl	8007700 <__pow5mult>
 8008392:	4606      	mov	r6, r0
 8008394:	2800      	cmp	r0, #0
 8008396:	f43f aeb5 	beq.w	8008104 <_strtod_l+0x47c>
 800839a:	4601      	mov	r1, r0
 800839c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800839e:	4620      	mov	r0, r4
 80083a0:	f7ff f904 	bl	80075ac <__multiply>
 80083a4:	900e      	str	r0, [sp, #56]	; 0x38
 80083a6:	2800      	cmp	r0, #0
 80083a8:	f43f aeac 	beq.w	8008104 <_strtod_l+0x47c>
 80083ac:	9912      	ldr	r1, [sp, #72]	; 0x48
 80083ae:	4620      	mov	r0, r4
 80083b0:	f7fe ffe6 	bl	8007380 <_Bfree>
 80083b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80083b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80083b8:	9212      	str	r2, [sp, #72]	; 0x48
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	f300 8093 	bgt.w	80084e6 <_strtod_l+0x85e>
 80083c0:	9b06      	ldr	r3, [sp, #24]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	dd08      	ble.n	80083d8 <_strtod_l+0x750>
 80083c6:	4639      	mov	r1, r7
 80083c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80083ca:	4620      	mov	r0, r4
 80083cc:	f7ff f998 	bl	8007700 <__pow5mult>
 80083d0:	4607      	mov	r7, r0
 80083d2:	2800      	cmp	r0, #0
 80083d4:	f43f ae96 	beq.w	8008104 <_strtod_l+0x47c>
 80083d8:	f1ba 0f00 	cmp.w	sl, #0
 80083dc:	dd08      	ble.n	80083f0 <_strtod_l+0x768>
 80083de:	4639      	mov	r1, r7
 80083e0:	4652      	mov	r2, sl
 80083e2:	4620      	mov	r0, r4
 80083e4:	f7ff f9e6 	bl	80077b4 <__lshift>
 80083e8:	4607      	mov	r7, r0
 80083ea:	2800      	cmp	r0, #0
 80083ec:	f43f ae8a 	beq.w	8008104 <_strtod_l+0x47c>
 80083f0:	f1bb 0f00 	cmp.w	fp, #0
 80083f4:	dd08      	ble.n	8008408 <_strtod_l+0x780>
 80083f6:	4631      	mov	r1, r6
 80083f8:	465a      	mov	r2, fp
 80083fa:	4620      	mov	r0, r4
 80083fc:	f7ff f9da 	bl	80077b4 <__lshift>
 8008400:	4606      	mov	r6, r0
 8008402:	2800      	cmp	r0, #0
 8008404:	f43f ae7e 	beq.w	8008104 <_strtod_l+0x47c>
 8008408:	9912      	ldr	r1, [sp, #72]	; 0x48
 800840a:	463a      	mov	r2, r7
 800840c:	4620      	mov	r0, r4
 800840e:	f7ff fa59 	bl	80078c4 <__mdiff>
 8008412:	4605      	mov	r5, r0
 8008414:	2800      	cmp	r0, #0
 8008416:	f43f ae75 	beq.w	8008104 <_strtod_l+0x47c>
 800841a:	2300      	movs	r3, #0
 800841c:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8008420:	60c3      	str	r3, [r0, #12]
 8008422:	4631      	mov	r1, r6
 8008424:	f7ff fa32 	bl	800788c <__mcmp>
 8008428:	2800      	cmp	r0, #0
 800842a:	da7f      	bge.n	800852c <_strtod_l+0x8a4>
 800842c:	ea5a 0a08 	orrs.w	sl, sl, r8
 8008430:	f040 80a5 	bne.w	800857e <_strtod_l+0x8f6>
 8008434:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008438:	2b00      	cmp	r3, #0
 800843a:	f040 80a0 	bne.w	800857e <_strtod_l+0x8f6>
 800843e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008442:	0d1b      	lsrs	r3, r3, #20
 8008444:	051b      	lsls	r3, r3, #20
 8008446:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800844a:	f240 8098 	bls.w	800857e <_strtod_l+0x8f6>
 800844e:	696b      	ldr	r3, [r5, #20]
 8008450:	b91b      	cbnz	r3, 800845a <_strtod_l+0x7d2>
 8008452:	692b      	ldr	r3, [r5, #16]
 8008454:	2b01      	cmp	r3, #1
 8008456:	f340 8092 	ble.w	800857e <_strtod_l+0x8f6>
 800845a:	4629      	mov	r1, r5
 800845c:	2201      	movs	r2, #1
 800845e:	4620      	mov	r0, r4
 8008460:	f7ff f9a8 	bl	80077b4 <__lshift>
 8008464:	4631      	mov	r1, r6
 8008466:	4605      	mov	r5, r0
 8008468:	f7ff fa10 	bl	800788c <__mcmp>
 800846c:	2800      	cmp	r0, #0
 800846e:	f340 8086 	ble.w	800857e <_strtod_l+0x8f6>
 8008472:	9905      	ldr	r1, [sp, #20]
 8008474:	4a2c      	ldr	r2, [pc, #176]	; (8008528 <_strtod_l+0x8a0>)
 8008476:	464b      	mov	r3, r9
 8008478:	2900      	cmp	r1, #0
 800847a:	f000 809f 	beq.w	80085bc <_strtod_l+0x934>
 800847e:	ea02 0109 	and.w	r1, r2, r9
 8008482:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008486:	f300 8099 	bgt.w	80085bc <_strtod_l+0x934>
 800848a:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800848e:	f77f aea8 	ble.w	80081e2 <_strtod_l+0x55a>
 8008492:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8008518 <_strtod_l+0x890>
 8008496:	ec49 8b16 	vmov	d6, r8, r9
 800849a:	4b23      	ldr	r3, [pc, #140]	; (8008528 <_strtod_l+0x8a0>)
 800849c:	ee26 7b07 	vmul.f64	d7, d6, d7
 80084a0:	ee17 2a90 	vmov	r2, s15
 80084a4:	4013      	ands	r3, r2
 80084a6:	ec59 8b17 	vmov	r8, r9, d7
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	f47f ae34 	bne.w	8008118 <_strtod_l+0x490>
 80084b0:	2322      	movs	r3, #34	; 0x22
 80084b2:	6023      	str	r3, [r4, #0]
 80084b4:	e630      	b.n	8008118 <_strtod_l+0x490>
 80084b6:	f04f 31ff 	mov.w	r1, #4294967295
 80084ba:	fa01 f202 	lsl.w	r2, r1, r2
 80084be:	ea02 0808 	and.w	r8, r2, r8
 80084c2:	e6da      	b.n	800827a <_strtod_l+0x5f2>
 80084c4:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 80084c8:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 80084cc:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 80084d0:	33e2      	adds	r3, #226	; 0xe2
 80084d2:	fa00 f303 	lsl.w	r3, r0, r3
 80084d6:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 80084da:	e73f      	b.n	800835c <_strtod_l+0x6d4>
 80084dc:	2200      	movs	r2, #0
 80084de:	2301      	movs	r3, #1
 80084e0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80084e4:	e73a      	b.n	800835c <_strtod_l+0x6d4>
 80084e6:	9912      	ldr	r1, [sp, #72]	; 0x48
 80084e8:	461a      	mov	r2, r3
 80084ea:	4620      	mov	r0, r4
 80084ec:	f7ff f962 	bl	80077b4 <__lshift>
 80084f0:	9012      	str	r0, [sp, #72]	; 0x48
 80084f2:	2800      	cmp	r0, #0
 80084f4:	f47f af64 	bne.w	80083c0 <_strtod_l+0x738>
 80084f8:	e604      	b.n	8008104 <_strtod_l+0x47c>
 80084fa:	bf00      	nop
 80084fc:	f3af 8000 	nop.w
 8008500:	94a03595 	.word	0x94a03595
 8008504:	3fcfffff 	.word	0x3fcfffff
 8008508:	94a03595 	.word	0x94a03595
 800850c:	3fdfffff 	.word	0x3fdfffff
 8008510:	35afe535 	.word	0x35afe535
 8008514:	3fe00000 	.word	0x3fe00000
 8008518:	00000000 	.word	0x00000000
 800851c:	39500000 	.word	0x39500000
 8008520:	08009db0 	.word	0x08009db0
 8008524:	fffffc02 	.word	0xfffffc02
 8008528:	7ff00000 	.word	0x7ff00000
 800852c:	46cb      	mov	fp, r9
 800852e:	d15f      	bne.n	80085f0 <_strtod_l+0x968>
 8008530:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008534:	f1ba 0f00 	cmp.w	sl, #0
 8008538:	d02a      	beq.n	8008590 <_strtod_l+0x908>
 800853a:	4aa7      	ldr	r2, [pc, #668]	; (80087d8 <_strtod_l+0xb50>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d12b      	bne.n	8008598 <_strtod_l+0x910>
 8008540:	9b05      	ldr	r3, [sp, #20]
 8008542:	4642      	mov	r2, r8
 8008544:	b1fb      	cbz	r3, 8008586 <_strtod_l+0x8fe>
 8008546:	4ba5      	ldr	r3, [pc, #660]	; (80087dc <_strtod_l+0xb54>)
 8008548:	ea09 0303 	and.w	r3, r9, r3
 800854c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008550:	f04f 31ff 	mov.w	r1, #4294967295
 8008554:	d81a      	bhi.n	800858c <_strtod_l+0x904>
 8008556:	0d1b      	lsrs	r3, r3, #20
 8008558:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800855c:	fa01 f303 	lsl.w	r3, r1, r3
 8008560:	429a      	cmp	r2, r3
 8008562:	d119      	bne.n	8008598 <_strtod_l+0x910>
 8008564:	4b9e      	ldr	r3, [pc, #632]	; (80087e0 <_strtod_l+0xb58>)
 8008566:	459b      	cmp	fp, r3
 8008568:	d102      	bne.n	8008570 <_strtod_l+0x8e8>
 800856a:	3201      	adds	r2, #1
 800856c:	f43f adca 	beq.w	8008104 <_strtod_l+0x47c>
 8008570:	4b9a      	ldr	r3, [pc, #616]	; (80087dc <_strtod_l+0xb54>)
 8008572:	ea0b 0303 	and.w	r3, fp, r3
 8008576:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800857a:	f04f 0800 	mov.w	r8, #0
 800857e:	9b05      	ldr	r3, [sp, #20]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d186      	bne.n	8008492 <_strtod_l+0x80a>
 8008584:	e5c8      	b.n	8008118 <_strtod_l+0x490>
 8008586:	f04f 33ff 	mov.w	r3, #4294967295
 800858a:	e7e9      	b.n	8008560 <_strtod_l+0x8d8>
 800858c:	460b      	mov	r3, r1
 800858e:	e7e7      	b.n	8008560 <_strtod_l+0x8d8>
 8008590:	ea53 0308 	orrs.w	r3, r3, r8
 8008594:	f43f af6d 	beq.w	8008472 <_strtod_l+0x7ea>
 8008598:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800859a:	b1cb      	cbz	r3, 80085d0 <_strtod_l+0x948>
 800859c:	ea13 0f0b 	tst.w	r3, fp
 80085a0:	d0ed      	beq.n	800857e <_strtod_l+0x8f6>
 80085a2:	9a05      	ldr	r2, [sp, #20]
 80085a4:	4640      	mov	r0, r8
 80085a6:	4649      	mov	r1, r9
 80085a8:	f1ba 0f00 	cmp.w	sl, #0
 80085ac:	d014      	beq.n	80085d8 <_strtod_l+0x950>
 80085ae:	f7ff fb51 	bl	8007c54 <sulp>
 80085b2:	ee38 7b00 	vadd.f64	d7, d8, d0
 80085b6:	ec59 8b17 	vmov	r8, r9, d7
 80085ba:	e7e0      	b.n	800857e <_strtod_l+0x8f6>
 80085bc:	4013      	ands	r3, r2
 80085be:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80085c2:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80085c6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80085ca:	f04f 38ff 	mov.w	r8, #4294967295
 80085ce:	e7d6      	b.n	800857e <_strtod_l+0x8f6>
 80085d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085d2:	ea13 0f08 	tst.w	r3, r8
 80085d6:	e7e3      	b.n	80085a0 <_strtod_l+0x918>
 80085d8:	f7ff fb3c 	bl	8007c54 <sulp>
 80085dc:	ee38 0b40 	vsub.f64	d0, d8, d0
 80085e0:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80085e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085e8:	ec59 8b10 	vmov	r8, r9, d0
 80085ec:	d1c7      	bne.n	800857e <_strtod_l+0x8f6>
 80085ee:	e5f8      	b.n	80081e2 <_strtod_l+0x55a>
 80085f0:	4631      	mov	r1, r6
 80085f2:	4628      	mov	r0, r5
 80085f4:	f7ff faba 	bl	8007b6c <__ratio>
 80085f8:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 80085fc:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8008600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008604:	d85f      	bhi.n	80086c6 <_strtod_l+0xa3e>
 8008606:	f1ba 0f00 	cmp.w	sl, #0
 800860a:	d166      	bne.n	80086da <_strtod_l+0xa52>
 800860c:	f1b8 0f00 	cmp.w	r8, #0
 8008610:	d14d      	bne.n	80086ae <_strtod_l+0xa26>
 8008612:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008616:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 800861a:	2b00      	cmp	r3, #0
 800861c:	d162      	bne.n	80086e4 <_strtod_l+0xa5c>
 800861e:	eeb4 0bcd 	vcmpe.f64	d0, d13
 8008622:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8008626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800862a:	d401      	bmi.n	8008630 <_strtod_l+0x9a8>
 800862c:	ee20 db0d 	vmul.f64	d13, d0, d13
 8008630:	eeb1 cb4d 	vneg.f64	d12, d13
 8008634:	4869      	ldr	r0, [pc, #420]	; (80087dc <_strtod_l+0xb54>)
 8008636:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 80087e8 <_strtod_l+0xb60>
 800863a:	ea0b 0100 	and.w	r1, fp, r0
 800863e:	4561      	cmp	r1, ip
 8008640:	ec53 2b1c 	vmov	r2, r3, d12
 8008644:	d17a      	bne.n	800873c <_strtod_l+0xab4>
 8008646:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 800864a:	ec49 8b10 	vmov	d0, r8, r9
 800864e:	910a      	str	r1, [sp, #40]	; 0x28
 8008650:	f7ff f9c2 	bl	80079d8 <__ulp>
 8008654:	ec49 8b1e 	vmov	d14, r8, r9
 8008658:	4860      	ldr	r0, [pc, #384]	; (80087dc <_strtod_l+0xb54>)
 800865a:	eea0 eb0c 	vfma.f64	d14, d0, d12
 800865e:	ee1e 3a90 	vmov	r3, s29
 8008662:	4a60      	ldr	r2, [pc, #384]	; (80087e4 <_strtod_l+0xb5c>)
 8008664:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008666:	4018      	ands	r0, r3
 8008668:	4290      	cmp	r0, r2
 800866a:	ec59 8b1e 	vmov	r8, r9, d14
 800866e:	d93c      	bls.n	80086ea <_strtod_l+0xa62>
 8008670:	ee18 2a90 	vmov	r2, s17
 8008674:	4b5a      	ldr	r3, [pc, #360]	; (80087e0 <_strtod_l+0xb58>)
 8008676:	429a      	cmp	r2, r3
 8008678:	d104      	bne.n	8008684 <_strtod_l+0x9fc>
 800867a:	ee18 3a10 	vmov	r3, s16
 800867e:	3301      	adds	r3, #1
 8008680:	f43f ad40 	beq.w	8008104 <_strtod_l+0x47c>
 8008684:	f8df 9158 	ldr.w	r9, [pc, #344]	; 80087e0 <_strtod_l+0xb58>
 8008688:	f04f 38ff 	mov.w	r8, #4294967295
 800868c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800868e:	4620      	mov	r0, r4
 8008690:	f7fe fe76 	bl	8007380 <_Bfree>
 8008694:	4639      	mov	r1, r7
 8008696:	4620      	mov	r0, r4
 8008698:	f7fe fe72 	bl	8007380 <_Bfree>
 800869c:	4631      	mov	r1, r6
 800869e:	4620      	mov	r0, r4
 80086a0:	f7fe fe6e 	bl	8007380 <_Bfree>
 80086a4:	4629      	mov	r1, r5
 80086a6:	4620      	mov	r0, r4
 80086a8:	f7fe fe6a 	bl	8007380 <_Bfree>
 80086ac:	e609      	b.n	80082c2 <_strtod_l+0x63a>
 80086ae:	f1b8 0f01 	cmp.w	r8, #1
 80086b2:	d103      	bne.n	80086bc <_strtod_l+0xa34>
 80086b4:	f1b9 0f00 	cmp.w	r9, #0
 80086b8:	f43f ad93 	beq.w	80081e2 <_strtod_l+0x55a>
 80086bc:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 80086c0:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 80086c4:	e7b6      	b.n	8008634 <_strtod_l+0x9ac>
 80086c6:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 80086ca:	ee20 db0d 	vmul.f64	d13, d0, d13
 80086ce:	f1ba 0f00 	cmp.w	sl, #0
 80086d2:	d0ad      	beq.n	8008630 <_strtod_l+0x9a8>
 80086d4:	eeb0 cb4d 	vmov.f64	d12, d13
 80086d8:	e7ac      	b.n	8008634 <_strtod_l+0x9ac>
 80086da:	eeb7 cb00 	vmov.f64	d12, #112	; 0x3f800000  1.0
 80086de:	eeb0 db4c 	vmov.f64	d13, d12
 80086e2:	e7a7      	b.n	8008634 <_strtod_l+0x9ac>
 80086e4:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 80086e8:	e7a4      	b.n	8008634 <_strtod_l+0x9ac>
 80086ea:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80086ee:	9b05      	ldr	r3, [sp, #20]
 80086f0:	46cb      	mov	fp, r9
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d1ca      	bne.n	800868c <_strtod_l+0xa04>
 80086f6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80086fa:	0d1b      	lsrs	r3, r3, #20
 80086fc:	051b      	lsls	r3, r3, #20
 80086fe:	4299      	cmp	r1, r3
 8008700:	d1c4      	bne.n	800868c <_strtod_l+0xa04>
 8008702:	ec51 0b1d 	vmov	r0, r1, d13
 8008706:	f7f7 ffc7 	bl	8000698 <__aeabi_d2lz>
 800870a:	f7f7 ff7f 	bl	800060c <__aeabi_l2d>
 800870e:	f3c9 0b13 	ubfx	fp, r9, #0, #20
 8008712:	ec41 0b17 	vmov	d7, r0, r1
 8008716:	ea4b 0b08 	orr.w	fp, fp, r8
 800871a:	ea5b 0b0a 	orrs.w	fp, fp, sl
 800871e:	ee3d db47 	vsub.f64	d13, d13, d7
 8008722:	d03c      	beq.n	800879e <_strtod_l+0xb16>
 8008724:	eeb4 dbca 	vcmpe.f64	d13, d10
 8008728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800872c:	f53f acf4 	bmi.w	8008118 <_strtod_l+0x490>
 8008730:	eeb4 dbcb 	vcmpe.f64	d13, d11
 8008734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008738:	dda8      	ble.n	800868c <_strtod_l+0xa04>
 800873a:	e4ed      	b.n	8008118 <_strtod_l+0x490>
 800873c:	9805      	ldr	r0, [sp, #20]
 800873e:	b1f0      	cbz	r0, 800877e <_strtod_l+0xaf6>
 8008740:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8008744:	d81b      	bhi.n	800877e <_strtod_l+0xaf6>
 8008746:	ed9f 7b22 	vldr	d7, [pc, #136]	; 80087d0 <_strtod_l+0xb48>
 800874a:	eeb4 dbc7 	vcmpe.f64	d13, d7
 800874e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008752:	d811      	bhi.n	8008778 <_strtod_l+0xaf0>
 8008754:	eebc dbcd 	vcvt.u32.f64	s26, d13
 8008758:	ee1d 3a10 	vmov	r3, s26
 800875c:	2b01      	cmp	r3, #1
 800875e:	bf38      	it	cc
 8008760:	2301      	movcc	r3, #1
 8008762:	ee0d 3a10 	vmov	s26, r3
 8008766:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 800876a:	f1ba 0f00 	cmp.w	sl, #0
 800876e:	d113      	bne.n	8008798 <_strtod_l+0xb10>
 8008770:	eeb1 7b4d 	vneg.f64	d7, d13
 8008774:	ec53 2b17 	vmov	r2, r3, d7
 8008778:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 800877c:	1a43      	subs	r3, r0, r1
 800877e:	eeb0 0b48 	vmov.f64	d0, d8
 8008782:	ec43 2b1c 	vmov	d12, r2, r3
 8008786:	910a      	str	r1, [sp, #40]	; 0x28
 8008788:	f7ff f926 	bl	80079d8 <__ulp>
 800878c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800878e:	eeac 8b00 	vfma.f64	d8, d12, d0
 8008792:	ec59 8b18 	vmov	r8, r9, d8
 8008796:	e7aa      	b.n	80086ee <_strtod_l+0xa66>
 8008798:	eeb0 7b4d 	vmov.f64	d7, d13
 800879c:	e7ea      	b.n	8008774 <_strtod_l+0xaec>
 800879e:	eeb4 dbc9 	vcmpe.f64	d13, d9
 80087a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087a6:	f57f af71 	bpl.w	800868c <_strtod_l+0xa04>
 80087aa:	e4b5      	b.n	8008118 <_strtod_l+0x490>
 80087ac:	2300      	movs	r3, #0
 80087ae:	9308      	str	r3, [sp, #32]
 80087b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80087b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80087b4:	6013      	str	r3, [r2, #0]
 80087b6:	f7ff baa6 	b.w	8007d06 <_strtod_l+0x7e>
 80087ba:	2a65      	cmp	r2, #101	; 0x65
 80087bc:	f43f aba2 	beq.w	8007f04 <_strtod_l+0x27c>
 80087c0:	2a45      	cmp	r2, #69	; 0x45
 80087c2:	f43f ab9f 	beq.w	8007f04 <_strtod_l+0x27c>
 80087c6:	2101      	movs	r1, #1
 80087c8:	f7ff bbd8 	b.w	8007f7c <_strtod_l+0x2f4>
 80087cc:	f3af 8000 	nop.w
 80087d0:	ffc00000 	.word	0xffc00000
 80087d4:	41dfffff 	.word	0x41dfffff
 80087d8:	000fffff 	.word	0x000fffff
 80087dc:	7ff00000 	.word	0x7ff00000
 80087e0:	7fefffff 	.word	0x7fefffff
 80087e4:	7c9fffff 	.word	0x7c9fffff
 80087e8:	7fe00000 	.word	0x7fe00000

080087ec <_strtod_r>:
 80087ec:	4b01      	ldr	r3, [pc, #4]	; (80087f4 <_strtod_r+0x8>)
 80087ee:	f7ff ba4b 	b.w	8007c88 <_strtod_l>
 80087f2:	bf00      	nop
 80087f4:	20000068 	.word	0x20000068

080087f8 <_strtol_l.constprop.0>:
 80087f8:	2b01      	cmp	r3, #1
 80087fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087fe:	d001      	beq.n	8008804 <_strtol_l.constprop.0+0xc>
 8008800:	2b24      	cmp	r3, #36	; 0x24
 8008802:	d906      	bls.n	8008812 <_strtol_l.constprop.0+0x1a>
 8008804:	f7fd fe52 	bl	80064ac <__errno>
 8008808:	2316      	movs	r3, #22
 800880a:	6003      	str	r3, [r0, #0]
 800880c:	2000      	movs	r0, #0
 800880e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008812:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80088f8 <_strtol_l.constprop.0+0x100>
 8008816:	460d      	mov	r5, r1
 8008818:	462e      	mov	r6, r5
 800881a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800881e:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8008822:	f017 0708 	ands.w	r7, r7, #8
 8008826:	d1f7      	bne.n	8008818 <_strtol_l.constprop.0+0x20>
 8008828:	2c2d      	cmp	r4, #45	; 0x2d
 800882a:	d132      	bne.n	8008892 <_strtol_l.constprop.0+0x9a>
 800882c:	782c      	ldrb	r4, [r5, #0]
 800882e:	2701      	movs	r7, #1
 8008830:	1cb5      	adds	r5, r6, #2
 8008832:	2b00      	cmp	r3, #0
 8008834:	d05b      	beq.n	80088ee <_strtol_l.constprop.0+0xf6>
 8008836:	2b10      	cmp	r3, #16
 8008838:	d109      	bne.n	800884e <_strtol_l.constprop.0+0x56>
 800883a:	2c30      	cmp	r4, #48	; 0x30
 800883c:	d107      	bne.n	800884e <_strtol_l.constprop.0+0x56>
 800883e:	782c      	ldrb	r4, [r5, #0]
 8008840:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008844:	2c58      	cmp	r4, #88	; 0x58
 8008846:	d14d      	bne.n	80088e4 <_strtol_l.constprop.0+0xec>
 8008848:	786c      	ldrb	r4, [r5, #1]
 800884a:	2310      	movs	r3, #16
 800884c:	3502      	adds	r5, #2
 800884e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008852:	f108 38ff 	add.w	r8, r8, #4294967295
 8008856:	f04f 0e00 	mov.w	lr, #0
 800885a:	fbb8 f9f3 	udiv	r9, r8, r3
 800885e:	4676      	mov	r6, lr
 8008860:	fb03 8a19 	mls	sl, r3, r9, r8
 8008864:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008868:	f1bc 0f09 	cmp.w	ip, #9
 800886c:	d816      	bhi.n	800889c <_strtol_l.constprop.0+0xa4>
 800886e:	4664      	mov	r4, ip
 8008870:	42a3      	cmp	r3, r4
 8008872:	dd24      	ble.n	80088be <_strtol_l.constprop.0+0xc6>
 8008874:	f1be 3fff 	cmp.w	lr, #4294967295
 8008878:	d008      	beq.n	800888c <_strtol_l.constprop.0+0x94>
 800887a:	45b1      	cmp	r9, r6
 800887c:	d31c      	bcc.n	80088b8 <_strtol_l.constprop.0+0xc0>
 800887e:	d101      	bne.n	8008884 <_strtol_l.constprop.0+0x8c>
 8008880:	45a2      	cmp	sl, r4
 8008882:	db19      	blt.n	80088b8 <_strtol_l.constprop.0+0xc0>
 8008884:	fb06 4603 	mla	r6, r6, r3, r4
 8008888:	f04f 0e01 	mov.w	lr, #1
 800888c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008890:	e7e8      	b.n	8008864 <_strtol_l.constprop.0+0x6c>
 8008892:	2c2b      	cmp	r4, #43	; 0x2b
 8008894:	bf04      	itt	eq
 8008896:	782c      	ldrbeq	r4, [r5, #0]
 8008898:	1cb5      	addeq	r5, r6, #2
 800889a:	e7ca      	b.n	8008832 <_strtol_l.constprop.0+0x3a>
 800889c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80088a0:	f1bc 0f19 	cmp.w	ip, #25
 80088a4:	d801      	bhi.n	80088aa <_strtol_l.constprop.0+0xb2>
 80088a6:	3c37      	subs	r4, #55	; 0x37
 80088a8:	e7e2      	b.n	8008870 <_strtol_l.constprop.0+0x78>
 80088aa:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80088ae:	f1bc 0f19 	cmp.w	ip, #25
 80088b2:	d804      	bhi.n	80088be <_strtol_l.constprop.0+0xc6>
 80088b4:	3c57      	subs	r4, #87	; 0x57
 80088b6:	e7db      	b.n	8008870 <_strtol_l.constprop.0+0x78>
 80088b8:	f04f 3eff 	mov.w	lr, #4294967295
 80088bc:	e7e6      	b.n	800888c <_strtol_l.constprop.0+0x94>
 80088be:	f1be 3fff 	cmp.w	lr, #4294967295
 80088c2:	d105      	bne.n	80088d0 <_strtol_l.constprop.0+0xd8>
 80088c4:	2322      	movs	r3, #34	; 0x22
 80088c6:	6003      	str	r3, [r0, #0]
 80088c8:	4646      	mov	r6, r8
 80088ca:	b942      	cbnz	r2, 80088de <_strtol_l.constprop.0+0xe6>
 80088cc:	4630      	mov	r0, r6
 80088ce:	e79e      	b.n	800880e <_strtol_l.constprop.0+0x16>
 80088d0:	b107      	cbz	r7, 80088d4 <_strtol_l.constprop.0+0xdc>
 80088d2:	4276      	negs	r6, r6
 80088d4:	2a00      	cmp	r2, #0
 80088d6:	d0f9      	beq.n	80088cc <_strtol_l.constprop.0+0xd4>
 80088d8:	f1be 0f00 	cmp.w	lr, #0
 80088dc:	d000      	beq.n	80088e0 <_strtol_l.constprop.0+0xe8>
 80088de:	1e69      	subs	r1, r5, #1
 80088e0:	6011      	str	r1, [r2, #0]
 80088e2:	e7f3      	b.n	80088cc <_strtol_l.constprop.0+0xd4>
 80088e4:	2430      	movs	r4, #48	; 0x30
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d1b1      	bne.n	800884e <_strtol_l.constprop.0+0x56>
 80088ea:	2308      	movs	r3, #8
 80088ec:	e7af      	b.n	800884e <_strtol_l.constprop.0+0x56>
 80088ee:	2c30      	cmp	r4, #48	; 0x30
 80088f0:	d0a5      	beq.n	800883e <_strtol_l.constprop.0+0x46>
 80088f2:	230a      	movs	r3, #10
 80088f4:	e7ab      	b.n	800884e <_strtol_l.constprop.0+0x56>
 80088f6:	bf00      	nop
 80088f8:	08009dd9 	.word	0x08009dd9

080088fc <_strtol_r>:
 80088fc:	f7ff bf7c 	b.w	80087f8 <_strtol_l.constprop.0>

08008900 <__ssputs_r>:
 8008900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008904:	688e      	ldr	r6, [r1, #8]
 8008906:	461f      	mov	r7, r3
 8008908:	42be      	cmp	r6, r7
 800890a:	680b      	ldr	r3, [r1, #0]
 800890c:	4682      	mov	sl, r0
 800890e:	460c      	mov	r4, r1
 8008910:	4690      	mov	r8, r2
 8008912:	d82c      	bhi.n	800896e <__ssputs_r+0x6e>
 8008914:	898a      	ldrh	r2, [r1, #12]
 8008916:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800891a:	d026      	beq.n	800896a <__ssputs_r+0x6a>
 800891c:	6965      	ldr	r5, [r4, #20]
 800891e:	6909      	ldr	r1, [r1, #16]
 8008920:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008924:	eba3 0901 	sub.w	r9, r3, r1
 8008928:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800892c:	1c7b      	adds	r3, r7, #1
 800892e:	444b      	add	r3, r9
 8008930:	106d      	asrs	r5, r5, #1
 8008932:	429d      	cmp	r5, r3
 8008934:	bf38      	it	cc
 8008936:	461d      	movcc	r5, r3
 8008938:	0553      	lsls	r3, r2, #21
 800893a:	d527      	bpl.n	800898c <__ssputs_r+0x8c>
 800893c:	4629      	mov	r1, r5
 800893e:	f7fe fc53 	bl	80071e8 <_malloc_r>
 8008942:	4606      	mov	r6, r0
 8008944:	b360      	cbz	r0, 80089a0 <__ssputs_r+0xa0>
 8008946:	6921      	ldr	r1, [r4, #16]
 8008948:	464a      	mov	r2, r9
 800894a:	f000 fa1b 	bl	8008d84 <memcpy>
 800894e:	89a3      	ldrh	r3, [r4, #12]
 8008950:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008954:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008958:	81a3      	strh	r3, [r4, #12]
 800895a:	6126      	str	r6, [r4, #16]
 800895c:	6165      	str	r5, [r4, #20]
 800895e:	444e      	add	r6, r9
 8008960:	eba5 0509 	sub.w	r5, r5, r9
 8008964:	6026      	str	r6, [r4, #0]
 8008966:	60a5      	str	r5, [r4, #8]
 8008968:	463e      	mov	r6, r7
 800896a:	42be      	cmp	r6, r7
 800896c:	d900      	bls.n	8008970 <__ssputs_r+0x70>
 800896e:	463e      	mov	r6, r7
 8008970:	6820      	ldr	r0, [r4, #0]
 8008972:	4632      	mov	r2, r6
 8008974:	4641      	mov	r1, r8
 8008976:	f000 f9c9 	bl	8008d0c <memmove>
 800897a:	68a3      	ldr	r3, [r4, #8]
 800897c:	1b9b      	subs	r3, r3, r6
 800897e:	60a3      	str	r3, [r4, #8]
 8008980:	6823      	ldr	r3, [r4, #0]
 8008982:	4433      	add	r3, r6
 8008984:	6023      	str	r3, [r4, #0]
 8008986:	2000      	movs	r0, #0
 8008988:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800898c:	462a      	mov	r2, r5
 800898e:	f000 fdac 	bl	80094ea <_realloc_r>
 8008992:	4606      	mov	r6, r0
 8008994:	2800      	cmp	r0, #0
 8008996:	d1e0      	bne.n	800895a <__ssputs_r+0x5a>
 8008998:	6921      	ldr	r1, [r4, #16]
 800899a:	4650      	mov	r0, sl
 800899c:	f7fe fbb0 	bl	8007100 <_free_r>
 80089a0:	230c      	movs	r3, #12
 80089a2:	f8ca 3000 	str.w	r3, [sl]
 80089a6:	89a3      	ldrh	r3, [r4, #12]
 80089a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089ac:	81a3      	strh	r3, [r4, #12]
 80089ae:	f04f 30ff 	mov.w	r0, #4294967295
 80089b2:	e7e9      	b.n	8008988 <__ssputs_r+0x88>

080089b4 <_svfiprintf_r>:
 80089b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089b8:	4698      	mov	r8, r3
 80089ba:	898b      	ldrh	r3, [r1, #12]
 80089bc:	061b      	lsls	r3, r3, #24
 80089be:	b09d      	sub	sp, #116	; 0x74
 80089c0:	4607      	mov	r7, r0
 80089c2:	460d      	mov	r5, r1
 80089c4:	4614      	mov	r4, r2
 80089c6:	d50e      	bpl.n	80089e6 <_svfiprintf_r+0x32>
 80089c8:	690b      	ldr	r3, [r1, #16]
 80089ca:	b963      	cbnz	r3, 80089e6 <_svfiprintf_r+0x32>
 80089cc:	2140      	movs	r1, #64	; 0x40
 80089ce:	f7fe fc0b 	bl	80071e8 <_malloc_r>
 80089d2:	6028      	str	r0, [r5, #0]
 80089d4:	6128      	str	r0, [r5, #16]
 80089d6:	b920      	cbnz	r0, 80089e2 <_svfiprintf_r+0x2e>
 80089d8:	230c      	movs	r3, #12
 80089da:	603b      	str	r3, [r7, #0]
 80089dc:	f04f 30ff 	mov.w	r0, #4294967295
 80089e0:	e0d0      	b.n	8008b84 <_svfiprintf_r+0x1d0>
 80089e2:	2340      	movs	r3, #64	; 0x40
 80089e4:	616b      	str	r3, [r5, #20]
 80089e6:	2300      	movs	r3, #0
 80089e8:	9309      	str	r3, [sp, #36]	; 0x24
 80089ea:	2320      	movs	r3, #32
 80089ec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80089f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80089f4:	2330      	movs	r3, #48	; 0x30
 80089f6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008b9c <_svfiprintf_r+0x1e8>
 80089fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80089fe:	f04f 0901 	mov.w	r9, #1
 8008a02:	4623      	mov	r3, r4
 8008a04:	469a      	mov	sl, r3
 8008a06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a0a:	b10a      	cbz	r2, 8008a10 <_svfiprintf_r+0x5c>
 8008a0c:	2a25      	cmp	r2, #37	; 0x25
 8008a0e:	d1f9      	bne.n	8008a04 <_svfiprintf_r+0x50>
 8008a10:	ebba 0b04 	subs.w	fp, sl, r4
 8008a14:	d00b      	beq.n	8008a2e <_svfiprintf_r+0x7a>
 8008a16:	465b      	mov	r3, fp
 8008a18:	4622      	mov	r2, r4
 8008a1a:	4629      	mov	r1, r5
 8008a1c:	4638      	mov	r0, r7
 8008a1e:	f7ff ff6f 	bl	8008900 <__ssputs_r>
 8008a22:	3001      	adds	r0, #1
 8008a24:	f000 80a9 	beq.w	8008b7a <_svfiprintf_r+0x1c6>
 8008a28:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a2a:	445a      	add	r2, fp
 8008a2c:	9209      	str	r2, [sp, #36]	; 0x24
 8008a2e:	f89a 3000 	ldrb.w	r3, [sl]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	f000 80a1 	beq.w	8008b7a <_svfiprintf_r+0x1c6>
 8008a38:	2300      	movs	r3, #0
 8008a3a:	f04f 32ff 	mov.w	r2, #4294967295
 8008a3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a42:	f10a 0a01 	add.w	sl, sl, #1
 8008a46:	9304      	str	r3, [sp, #16]
 8008a48:	9307      	str	r3, [sp, #28]
 8008a4a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008a4e:	931a      	str	r3, [sp, #104]	; 0x68
 8008a50:	4654      	mov	r4, sl
 8008a52:	2205      	movs	r2, #5
 8008a54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a58:	4850      	ldr	r0, [pc, #320]	; (8008b9c <_svfiprintf_r+0x1e8>)
 8008a5a:	f7f7 fbf1 	bl	8000240 <memchr>
 8008a5e:	9a04      	ldr	r2, [sp, #16]
 8008a60:	b9d8      	cbnz	r0, 8008a9a <_svfiprintf_r+0xe6>
 8008a62:	06d0      	lsls	r0, r2, #27
 8008a64:	bf44      	itt	mi
 8008a66:	2320      	movmi	r3, #32
 8008a68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a6c:	0711      	lsls	r1, r2, #28
 8008a6e:	bf44      	itt	mi
 8008a70:	232b      	movmi	r3, #43	; 0x2b
 8008a72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a76:	f89a 3000 	ldrb.w	r3, [sl]
 8008a7a:	2b2a      	cmp	r3, #42	; 0x2a
 8008a7c:	d015      	beq.n	8008aaa <_svfiprintf_r+0xf6>
 8008a7e:	9a07      	ldr	r2, [sp, #28]
 8008a80:	4654      	mov	r4, sl
 8008a82:	2000      	movs	r0, #0
 8008a84:	f04f 0c0a 	mov.w	ip, #10
 8008a88:	4621      	mov	r1, r4
 8008a8a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a8e:	3b30      	subs	r3, #48	; 0x30
 8008a90:	2b09      	cmp	r3, #9
 8008a92:	d94d      	bls.n	8008b30 <_svfiprintf_r+0x17c>
 8008a94:	b1b0      	cbz	r0, 8008ac4 <_svfiprintf_r+0x110>
 8008a96:	9207      	str	r2, [sp, #28]
 8008a98:	e014      	b.n	8008ac4 <_svfiprintf_r+0x110>
 8008a9a:	eba0 0308 	sub.w	r3, r0, r8
 8008a9e:	fa09 f303 	lsl.w	r3, r9, r3
 8008aa2:	4313      	orrs	r3, r2
 8008aa4:	9304      	str	r3, [sp, #16]
 8008aa6:	46a2      	mov	sl, r4
 8008aa8:	e7d2      	b.n	8008a50 <_svfiprintf_r+0x9c>
 8008aaa:	9b03      	ldr	r3, [sp, #12]
 8008aac:	1d19      	adds	r1, r3, #4
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	9103      	str	r1, [sp, #12]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	bfbb      	ittet	lt
 8008ab6:	425b      	neglt	r3, r3
 8008ab8:	f042 0202 	orrlt.w	r2, r2, #2
 8008abc:	9307      	strge	r3, [sp, #28]
 8008abe:	9307      	strlt	r3, [sp, #28]
 8008ac0:	bfb8      	it	lt
 8008ac2:	9204      	strlt	r2, [sp, #16]
 8008ac4:	7823      	ldrb	r3, [r4, #0]
 8008ac6:	2b2e      	cmp	r3, #46	; 0x2e
 8008ac8:	d10c      	bne.n	8008ae4 <_svfiprintf_r+0x130>
 8008aca:	7863      	ldrb	r3, [r4, #1]
 8008acc:	2b2a      	cmp	r3, #42	; 0x2a
 8008ace:	d134      	bne.n	8008b3a <_svfiprintf_r+0x186>
 8008ad0:	9b03      	ldr	r3, [sp, #12]
 8008ad2:	1d1a      	adds	r2, r3, #4
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	9203      	str	r2, [sp, #12]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	bfb8      	it	lt
 8008adc:	f04f 33ff 	movlt.w	r3, #4294967295
 8008ae0:	3402      	adds	r4, #2
 8008ae2:	9305      	str	r3, [sp, #20]
 8008ae4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008bac <_svfiprintf_r+0x1f8>
 8008ae8:	7821      	ldrb	r1, [r4, #0]
 8008aea:	2203      	movs	r2, #3
 8008aec:	4650      	mov	r0, sl
 8008aee:	f7f7 fba7 	bl	8000240 <memchr>
 8008af2:	b138      	cbz	r0, 8008b04 <_svfiprintf_r+0x150>
 8008af4:	9b04      	ldr	r3, [sp, #16]
 8008af6:	eba0 000a 	sub.w	r0, r0, sl
 8008afa:	2240      	movs	r2, #64	; 0x40
 8008afc:	4082      	lsls	r2, r0
 8008afe:	4313      	orrs	r3, r2
 8008b00:	3401      	adds	r4, #1
 8008b02:	9304      	str	r3, [sp, #16]
 8008b04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b08:	4825      	ldr	r0, [pc, #148]	; (8008ba0 <_svfiprintf_r+0x1ec>)
 8008b0a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008b0e:	2206      	movs	r2, #6
 8008b10:	f7f7 fb96 	bl	8000240 <memchr>
 8008b14:	2800      	cmp	r0, #0
 8008b16:	d038      	beq.n	8008b8a <_svfiprintf_r+0x1d6>
 8008b18:	4b22      	ldr	r3, [pc, #136]	; (8008ba4 <_svfiprintf_r+0x1f0>)
 8008b1a:	bb1b      	cbnz	r3, 8008b64 <_svfiprintf_r+0x1b0>
 8008b1c:	9b03      	ldr	r3, [sp, #12]
 8008b1e:	3307      	adds	r3, #7
 8008b20:	f023 0307 	bic.w	r3, r3, #7
 8008b24:	3308      	adds	r3, #8
 8008b26:	9303      	str	r3, [sp, #12]
 8008b28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b2a:	4433      	add	r3, r6
 8008b2c:	9309      	str	r3, [sp, #36]	; 0x24
 8008b2e:	e768      	b.n	8008a02 <_svfiprintf_r+0x4e>
 8008b30:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b34:	460c      	mov	r4, r1
 8008b36:	2001      	movs	r0, #1
 8008b38:	e7a6      	b.n	8008a88 <_svfiprintf_r+0xd4>
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	3401      	adds	r4, #1
 8008b3e:	9305      	str	r3, [sp, #20]
 8008b40:	4619      	mov	r1, r3
 8008b42:	f04f 0c0a 	mov.w	ip, #10
 8008b46:	4620      	mov	r0, r4
 8008b48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b4c:	3a30      	subs	r2, #48	; 0x30
 8008b4e:	2a09      	cmp	r2, #9
 8008b50:	d903      	bls.n	8008b5a <_svfiprintf_r+0x1a6>
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d0c6      	beq.n	8008ae4 <_svfiprintf_r+0x130>
 8008b56:	9105      	str	r1, [sp, #20]
 8008b58:	e7c4      	b.n	8008ae4 <_svfiprintf_r+0x130>
 8008b5a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b5e:	4604      	mov	r4, r0
 8008b60:	2301      	movs	r3, #1
 8008b62:	e7f0      	b.n	8008b46 <_svfiprintf_r+0x192>
 8008b64:	ab03      	add	r3, sp, #12
 8008b66:	9300      	str	r3, [sp, #0]
 8008b68:	462a      	mov	r2, r5
 8008b6a:	4b0f      	ldr	r3, [pc, #60]	; (8008ba8 <_svfiprintf_r+0x1f4>)
 8008b6c:	a904      	add	r1, sp, #16
 8008b6e:	4638      	mov	r0, r7
 8008b70:	f7fc fd76 	bl	8005660 <_printf_float>
 8008b74:	1c42      	adds	r2, r0, #1
 8008b76:	4606      	mov	r6, r0
 8008b78:	d1d6      	bne.n	8008b28 <_svfiprintf_r+0x174>
 8008b7a:	89ab      	ldrh	r3, [r5, #12]
 8008b7c:	065b      	lsls	r3, r3, #25
 8008b7e:	f53f af2d 	bmi.w	80089dc <_svfiprintf_r+0x28>
 8008b82:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b84:	b01d      	add	sp, #116	; 0x74
 8008b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b8a:	ab03      	add	r3, sp, #12
 8008b8c:	9300      	str	r3, [sp, #0]
 8008b8e:	462a      	mov	r2, r5
 8008b90:	4b05      	ldr	r3, [pc, #20]	; (8008ba8 <_svfiprintf_r+0x1f4>)
 8008b92:	a904      	add	r1, sp, #16
 8008b94:	4638      	mov	r0, r7
 8008b96:	f7fc ffeb 	bl	8005b70 <_printf_i>
 8008b9a:	e7eb      	b.n	8008b74 <_svfiprintf_r+0x1c0>
 8008b9c:	08009ed9 	.word	0x08009ed9
 8008ba0:	08009ee3 	.word	0x08009ee3
 8008ba4:	08005661 	.word	0x08005661
 8008ba8:	08008901 	.word	0x08008901
 8008bac:	08009edf 	.word	0x08009edf

08008bb0 <__sflush_r>:
 8008bb0:	898a      	ldrh	r2, [r1, #12]
 8008bb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bb6:	4605      	mov	r5, r0
 8008bb8:	0710      	lsls	r0, r2, #28
 8008bba:	460c      	mov	r4, r1
 8008bbc:	d458      	bmi.n	8008c70 <__sflush_r+0xc0>
 8008bbe:	684b      	ldr	r3, [r1, #4]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	dc05      	bgt.n	8008bd0 <__sflush_r+0x20>
 8008bc4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	dc02      	bgt.n	8008bd0 <__sflush_r+0x20>
 8008bca:	2000      	movs	r0, #0
 8008bcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bd0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008bd2:	2e00      	cmp	r6, #0
 8008bd4:	d0f9      	beq.n	8008bca <__sflush_r+0x1a>
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008bdc:	682f      	ldr	r7, [r5, #0]
 8008bde:	6a21      	ldr	r1, [r4, #32]
 8008be0:	602b      	str	r3, [r5, #0]
 8008be2:	d032      	beq.n	8008c4a <__sflush_r+0x9a>
 8008be4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008be6:	89a3      	ldrh	r3, [r4, #12]
 8008be8:	075a      	lsls	r2, r3, #29
 8008bea:	d505      	bpl.n	8008bf8 <__sflush_r+0x48>
 8008bec:	6863      	ldr	r3, [r4, #4]
 8008bee:	1ac0      	subs	r0, r0, r3
 8008bf0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008bf2:	b10b      	cbz	r3, 8008bf8 <__sflush_r+0x48>
 8008bf4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008bf6:	1ac0      	subs	r0, r0, r3
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	4602      	mov	r2, r0
 8008bfc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008bfe:	6a21      	ldr	r1, [r4, #32]
 8008c00:	4628      	mov	r0, r5
 8008c02:	47b0      	blx	r6
 8008c04:	1c43      	adds	r3, r0, #1
 8008c06:	89a3      	ldrh	r3, [r4, #12]
 8008c08:	d106      	bne.n	8008c18 <__sflush_r+0x68>
 8008c0a:	6829      	ldr	r1, [r5, #0]
 8008c0c:	291d      	cmp	r1, #29
 8008c0e:	d82b      	bhi.n	8008c68 <__sflush_r+0xb8>
 8008c10:	4a29      	ldr	r2, [pc, #164]	; (8008cb8 <__sflush_r+0x108>)
 8008c12:	410a      	asrs	r2, r1
 8008c14:	07d6      	lsls	r6, r2, #31
 8008c16:	d427      	bmi.n	8008c68 <__sflush_r+0xb8>
 8008c18:	2200      	movs	r2, #0
 8008c1a:	6062      	str	r2, [r4, #4]
 8008c1c:	04d9      	lsls	r1, r3, #19
 8008c1e:	6922      	ldr	r2, [r4, #16]
 8008c20:	6022      	str	r2, [r4, #0]
 8008c22:	d504      	bpl.n	8008c2e <__sflush_r+0x7e>
 8008c24:	1c42      	adds	r2, r0, #1
 8008c26:	d101      	bne.n	8008c2c <__sflush_r+0x7c>
 8008c28:	682b      	ldr	r3, [r5, #0]
 8008c2a:	b903      	cbnz	r3, 8008c2e <__sflush_r+0x7e>
 8008c2c:	6560      	str	r0, [r4, #84]	; 0x54
 8008c2e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c30:	602f      	str	r7, [r5, #0]
 8008c32:	2900      	cmp	r1, #0
 8008c34:	d0c9      	beq.n	8008bca <__sflush_r+0x1a>
 8008c36:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008c3a:	4299      	cmp	r1, r3
 8008c3c:	d002      	beq.n	8008c44 <__sflush_r+0x94>
 8008c3e:	4628      	mov	r0, r5
 8008c40:	f7fe fa5e 	bl	8007100 <_free_r>
 8008c44:	2000      	movs	r0, #0
 8008c46:	6360      	str	r0, [r4, #52]	; 0x34
 8008c48:	e7c0      	b.n	8008bcc <__sflush_r+0x1c>
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	4628      	mov	r0, r5
 8008c4e:	47b0      	blx	r6
 8008c50:	1c41      	adds	r1, r0, #1
 8008c52:	d1c8      	bne.n	8008be6 <__sflush_r+0x36>
 8008c54:	682b      	ldr	r3, [r5, #0]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d0c5      	beq.n	8008be6 <__sflush_r+0x36>
 8008c5a:	2b1d      	cmp	r3, #29
 8008c5c:	d001      	beq.n	8008c62 <__sflush_r+0xb2>
 8008c5e:	2b16      	cmp	r3, #22
 8008c60:	d101      	bne.n	8008c66 <__sflush_r+0xb6>
 8008c62:	602f      	str	r7, [r5, #0]
 8008c64:	e7b1      	b.n	8008bca <__sflush_r+0x1a>
 8008c66:	89a3      	ldrh	r3, [r4, #12]
 8008c68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c6c:	81a3      	strh	r3, [r4, #12]
 8008c6e:	e7ad      	b.n	8008bcc <__sflush_r+0x1c>
 8008c70:	690f      	ldr	r7, [r1, #16]
 8008c72:	2f00      	cmp	r7, #0
 8008c74:	d0a9      	beq.n	8008bca <__sflush_r+0x1a>
 8008c76:	0793      	lsls	r3, r2, #30
 8008c78:	680e      	ldr	r6, [r1, #0]
 8008c7a:	bf08      	it	eq
 8008c7c:	694b      	ldreq	r3, [r1, #20]
 8008c7e:	600f      	str	r7, [r1, #0]
 8008c80:	bf18      	it	ne
 8008c82:	2300      	movne	r3, #0
 8008c84:	eba6 0807 	sub.w	r8, r6, r7
 8008c88:	608b      	str	r3, [r1, #8]
 8008c8a:	f1b8 0f00 	cmp.w	r8, #0
 8008c8e:	dd9c      	ble.n	8008bca <__sflush_r+0x1a>
 8008c90:	6a21      	ldr	r1, [r4, #32]
 8008c92:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008c94:	4643      	mov	r3, r8
 8008c96:	463a      	mov	r2, r7
 8008c98:	4628      	mov	r0, r5
 8008c9a:	47b0      	blx	r6
 8008c9c:	2800      	cmp	r0, #0
 8008c9e:	dc06      	bgt.n	8008cae <__sflush_r+0xfe>
 8008ca0:	89a3      	ldrh	r3, [r4, #12]
 8008ca2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ca6:	81a3      	strh	r3, [r4, #12]
 8008ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8008cac:	e78e      	b.n	8008bcc <__sflush_r+0x1c>
 8008cae:	4407      	add	r7, r0
 8008cb0:	eba8 0800 	sub.w	r8, r8, r0
 8008cb4:	e7e9      	b.n	8008c8a <__sflush_r+0xda>
 8008cb6:	bf00      	nop
 8008cb8:	dfbffffe 	.word	0xdfbffffe

08008cbc <_fflush_r>:
 8008cbc:	b538      	push	{r3, r4, r5, lr}
 8008cbe:	690b      	ldr	r3, [r1, #16]
 8008cc0:	4605      	mov	r5, r0
 8008cc2:	460c      	mov	r4, r1
 8008cc4:	b913      	cbnz	r3, 8008ccc <_fflush_r+0x10>
 8008cc6:	2500      	movs	r5, #0
 8008cc8:	4628      	mov	r0, r5
 8008cca:	bd38      	pop	{r3, r4, r5, pc}
 8008ccc:	b118      	cbz	r0, 8008cd6 <_fflush_r+0x1a>
 8008cce:	6a03      	ldr	r3, [r0, #32]
 8008cd0:	b90b      	cbnz	r3, 8008cd6 <_fflush_r+0x1a>
 8008cd2:	f7fd faff 	bl	80062d4 <__sinit>
 8008cd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d0f3      	beq.n	8008cc6 <_fflush_r+0xa>
 8008cde:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008ce0:	07d0      	lsls	r0, r2, #31
 8008ce2:	d404      	bmi.n	8008cee <_fflush_r+0x32>
 8008ce4:	0599      	lsls	r1, r3, #22
 8008ce6:	d402      	bmi.n	8008cee <_fflush_r+0x32>
 8008ce8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008cea:	f7fd fc0a 	bl	8006502 <__retarget_lock_acquire_recursive>
 8008cee:	4628      	mov	r0, r5
 8008cf0:	4621      	mov	r1, r4
 8008cf2:	f7ff ff5d 	bl	8008bb0 <__sflush_r>
 8008cf6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008cf8:	07da      	lsls	r2, r3, #31
 8008cfa:	4605      	mov	r5, r0
 8008cfc:	d4e4      	bmi.n	8008cc8 <_fflush_r+0xc>
 8008cfe:	89a3      	ldrh	r3, [r4, #12]
 8008d00:	059b      	lsls	r3, r3, #22
 8008d02:	d4e1      	bmi.n	8008cc8 <_fflush_r+0xc>
 8008d04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d06:	f7fd fbfd 	bl	8006504 <__retarget_lock_release_recursive>
 8008d0a:	e7dd      	b.n	8008cc8 <_fflush_r+0xc>

08008d0c <memmove>:
 8008d0c:	4288      	cmp	r0, r1
 8008d0e:	b510      	push	{r4, lr}
 8008d10:	eb01 0402 	add.w	r4, r1, r2
 8008d14:	d902      	bls.n	8008d1c <memmove+0x10>
 8008d16:	4284      	cmp	r4, r0
 8008d18:	4623      	mov	r3, r4
 8008d1a:	d807      	bhi.n	8008d2c <memmove+0x20>
 8008d1c:	1e43      	subs	r3, r0, #1
 8008d1e:	42a1      	cmp	r1, r4
 8008d20:	d008      	beq.n	8008d34 <memmove+0x28>
 8008d22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d26:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d2a:	e7f8      	b.n	8008d1e <memmove+0x12>
 8008d2c:	4402      	add	r2, r0
 8008d2e:	4601      	mov	r1, r0
 8008d30:	428a      	cmp	r2, r1
 8008d32:	d100      	bne.n	8008d36 <memmove+0x2a>
 8008d34:	bd10      	pop	{r4, pc}
 8008d36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d3e:	e7f7      	b.n	8008d30 <memmove+0x24>

08008d40 <strncmp>:
 8008d40:	b510      	push	{r4, lr}
 8008d42:	b16a      	cbz	r2, 8008d60 <strncmp+0x20>
 8008d44:	3901      	subs	r1, #1
 8008d46:	1884      	adds	r4, r0, r2
 8008d48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d4c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008d50:	429a      	cmp	r2, r3
 8008d52:	d103      	bne.n	8008d5c <strncmp+0x1c>
 8008d54:	42a0      	cmp	r0, r4
 8008d56:	d001      	beq.n	8008d5c <strncmp+0x1c>
 8008d58:	2a00      	cmp	r2, #0
 8008d5a:	d1f5      	bne.n	8008d48 <strncmp+0x8>
 8008d5c:	1ad0      	subs	r0, r2, r3
 8008d5e:	bd10      	pop	{r4, pc}
 8008d60:	4610      	mov	r0, r2
 8008d62:	e7fc      	b.n	8008d5e <strncmp+0x1e>

08008d64 <_sbrk_r>:
 8008d64:	b538      	push	{r3, r4, r5, lr}
 8008d66:	4d06      	ldr	r5, [pc, #24]	; (8008d80 <_sbrk_r+0x1c>)
 8008d68:	2300      	movs	r3, #0
 8008d6a:	4604      	mov	r4, r0
 8008d6c:	4608      	mov	r0, r1
 8008d6e:	602b      	str	r3, [r5, #0]
 8008d70:	f7f8 f95c 	bl	800102c <_sbrk>
 8008d74:	1c43      	adds	r3, r0, #1
 8008d76:	d102      	bne.n	8008d7e <_sbrk_r+0x1a>
 8008d78:	682b      	ldr	r3, [r5, #0]
 8008d7a:	b103      	cbz	r3, 8008d7e <_sbrk_r+0x1a>
 8008d7c:	6023      	str	r3, [r4, #0]
 8008d7e:	bd38      	pop	{r3, r4, r5, pc}
 8008d80:	200004a8 	.word	0x200004a8

08008d84 <memcpy>:
 8008d84:	440a      	add	r2, r1
 8008d86:	4291      	cmp	r1, r2
 8008d88:	f100 33ff 	add.w	r3, r0, #4294967295
 8008d8c:	d100      	bne.n	8008d90 <memcpy+0xc>
 8008d8e:	4770      	bx	lr
 8008d90:	b510      	push	{r4, lr}
 8008d92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d96:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d9a:	4291      	cmp	r1, r2
 8008d9c:	d1f9      	bne.n	8008d92 <memcpy+0xe>
 8008d9e:	bd10      	pop	{r4, pc}

08008da0 <nan>:
 8008da0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008da8 <nan+0x8>
 8008da4:	4770      	bx	lr
 8008da6:	bf00      	nop
 8008da8:	00000000 	.word	0x00000000
 8008dac:	7ff80000 	.word	0x7ff80000

08008db0 <__assert_func>:
 8008db0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008db2:	4614      	mov	r4, r2
 8008db4:	461a      	mov	r2, r3
 8008db6:	4b09      	ldr	r3, [pc, #36]	; (8008ddc <__assert_func+0x2c>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	4605      	mov	r5, r0
 8008dbc:	68d8      	ldr	r0, [r3, #12]
 8008dbe:	b14c      	cbz	r4, 8008dd4 <__assert_func+0x24>
 8008dc0:	4b07      	ldr	r3, [pc, #28]	; (8008de0 <__assert_func+0x30>)
 8008dc2:	9100      	str	r1, [sp, #0]
 8008dc4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008dc8:	4906      	ldr	r1, [pc, #24]	; (8008de4 <__assert_func+0x34>)
 8008dca:	462b      	mov	r3, r5
 8008dcc:	f000 fbca 	bl	8009564 <fiprintf>
 8008dd0:	f000 fbda 	bl	8009588 <abort>
 8008dd4:	4b04      	ldr	r3, [pc, #16]	; (8008de8 <__assert_func+0x38>)
 8008dd6:	461c      	mov	r4, r3
 8008dd8:	e7f3      	b.n	8008dc2 <__assert_func+0x12>
 8008dda:	bf00      	nop
 8008ddc:	20000064 	.word	0x20000064
 8008de0:	08009ef2 	.word	0x08009ef2
 8008de4:	08009eff 	.word	0x08009eff
 8008de8:	08009f2d 	.word	0x08009f2d

08008dec <_calloc_r>:
 8008dec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008dee:	fba1 2402 	umull	r2, r4, r1, r2
 8008df2:	b94c      	cbnz	r4, 8008e08 <_calloc_r+0x1c>
 8008df4:	4611      	mov	r1, r2
 8008df6:	9201      	str	r2, [sp, #4]
 8008df8:	f7fe f9f6 	bl	80071e8 <_malloc_r>
 8008dfc:	9a01      	ldr	r2, [sp, #4]
 8008dfe:	4605      	mov	r5, r0
 8008e00:	b930      	cbnz	r0, 8008e10 <_calloc_r+0x24>
 8008e02:	4628      	mov	r0, r5
 8008e04:	b003      	add	sp, #12
 8008e06:	bd30      	pop	{r4, r5, pc}
 8008e08:	220c      	movs	r2, #12
 8008e0a:	6002      	str	r2, [r0, #0]
 8008e0c:	2500      	movs	r5, #0
 8008e0e:	e7f8      	b.n	8008e02 <_calloc_r+0x16>
 8008e10:	4621      	mov	r1, r4
 8008e12:	f7fd faf8 	bl	8006406 <memset>
 8008e16:	e7f4      	b.n	8008e02 <_calloc_r+0x16>

08008e18 <rshift>:
 8008e18:	6903      	ldr	r3, [r0, #16]
 8008e1a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008e1e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008e22:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008e26:	f100 0414 	add.w	r4, r0, #20
 8008e2a:	dd45      	ble.n	8008eb8 <rshift+0xa0>
 8008e2c:	f011 011f 	ands.w	r1, r1, #31
 8008e30:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008e34:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008e38:	d10c      	bne.n	8008e54 <rshift+0x3c>
 8008e3a:	f100 0710 	add.w	r7, r0, #16
 8008e3e:	4629      	mov	r1, r5
 8008e40:	42b1      	cmp	r1, r6
 8008e42:	d334      	bcc.n	8008eae <rshift+0x96>
 8008e44:	1a9b      	subs	r3, r3, r2
 8008e46:	009b      	lsls	r3, r3, #2
 8008e48:	1eea      	subs	r2, r5, #3
 8008e4a:	4296      	cmp	r6, r2
 8008e4c:	bf38      	it	cc
 8008e4e:	2300      	movcc	r3, #0
 8008e50:	4423      	add	r3, r4
 8008e52:	e015      	b.n	8008e80 <rshift+0x68>
 8008e54:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008e58:	f1c1 0820 	rsb	r8, r1, #32
 8008e5c:	40cf      	lsrs	r7, r1
 8008e5e:	f105 0e04 	add.w	lr, r5, #4
 8008e62:	46a1      	mov	r9, r4
 8008e64:	4576      	cmp	r6, lr
 8008e66:	46f4      	mov	ip, lr
 8008e68:	d815      	bhi.n	8008e96 <rshift+0x7e>
 8008e6a:	1a9a      	subs	r2, r3, r2
 8008e6c:	0092      	lsls	r2, r2, #2
 8008e6e:	3a04      	subs	r2, #4
 8008e70:	3501      	adds	r5, #1
 8008e72:	42ae      	cmp	r6, r5
 8008e74:	bf38      	it	cc
 8008e76:	2200      	movcc	r2, #0
 8008e78:	18a3      	adds	r3, r4, r2
 8008e7a:	50a7      	str	r7, [r4, r2]
 8008e7c:	b107      	cbz	r7, 8008e80 <rshift+0x68>
 8008e7e:	3304      	adds	r3, #4
 8008e80:	1b1a      	subs	r2, r3, r4
 8008e82:	42a3      	cmp	r3, r4
 8008e84:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008e88:	bf08      	it	eq
 8008e8a:	2300      	moveq	r3, #0
 8008e8c:	6102      	str	r2, [r0, #16]
 8008e8e:	bf08      	it	eq
 8008e90:	6143      	streq	r3, [r0, #20]
 8008e92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e96:	f8dc c000 	ldr.w	ip, [ip]
 8008e9a:	fa0c fc08 	lsl.w	ip, ip, r8
 8008e9e:	ea4c 0707 	orr.w	r7, ip, r7
 8008ea2:	f849 7b04 	str.w	r7, [r9], #4
 8008ea6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008eaa:	40cf      	lsrs	r7, r1
 8008eac:	e7da      	b.n	8008e64 <rshift+0x4c>
 8008eae:	f851 cb04 	ldr.w	ip, [r1], #4
 8008eb2:	f847 cf04 	str.w	ip, [r7, #4]!
 8008eb6:	e7c3      	b.n	8008e40 <rshift+0x28>
 8008eb8:	4623      	mov	r3, r4
 8008eba:	e7e1      	b.n	8008e80 <rshift+0x68>

08008ebc <__hexdig_fun>:
 8008ebc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008ec0:	2b09      	cmp	r3, #9
 8008ec2:	d802      	bhi.n	8008eca <__hexdig_fun+0xe>
 8008ec4:	3820      	subs	r0, #32
 8008ec6:	b2c0      	uxtb	r0, r0
 8008ec8:	4770      	bx	lr
 8008eca:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008ece:	2b05      	cmp	r3, #5
 8008ed0:	d801      	bhi.n	8008ed6 <__hexdig_fun+0x1a>
 8008ed2:	3847      	subs	r0, #71	; 0x47
 8008ed4:	e7f7      	b.n	8008ec6 <__hexdig_fun+0xa>
 8008ed6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008eda:	2b05      	cmp	r3, #5
 8008edc:	d801      	bhi.n	8008ee2 <__hexdig_fun+0x26>
 8008ede:	3827      	subs	r0, #39	; 0x27
 8008ee0:	e7f1      	b.n	8008ec6 <__hexdig_fun+0xa>
 8008ee2:	2000      	movs	r0, #0
 8008ee4:	4770      	bx	lr
	...

08008ee8 <__gethex>:
 8008ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eec:	4617      	mov	r7, r2
 8008eee:	680a      	ldr	r2, [r1, #0]
 8008ef0:	b085      	sub	sp, #20
 8008ef2:	f102 0b02 	add.w	fp, r2, #2
 8008ef6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008efa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008efe:	4681      	mov	r9, r0
 8008f00:	468a      	mov	sl, r1
 8008f02:	9302      	str	r3, [sp, #8]
 8008f04:	32fe      	adds	r2, #254	; 0xfe
 8008f06:	eb02 030b 	add.w	r3, r2, fp
 8008f0a:	46d8      	mov	r8, fp
 8008f0c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8008f10:	9301      	str	r3, [sp, #4]
 8008f12:	2830      	cmp	r0, #48	; 0x30
 8008f14:	d0f7      	beq.n	8008f06 <__gethex+0x1e>
 8008f16:	f7ff ffd1 	bl	8008ebc <__hexdig_fun>
 8008f1a:	4604      	mov	r4, r0
 8008f1c:	2800      	cmp	r0, #0
 8008f1e:	d138      	bne.n	8008f92 <__gethex+0xaa>
 8008f20:	49a7      	ldr	r1, [pc, #668]	; (80091c0 <__gethex+0x2d8>)
 8008f22:	2201      	movs	r2, #1
 8008f24:	4640      	mov	r0, r8
 8008f26:	f7ff ff0b 	bl	8008d40 <strncmp>
 8008f2a:	4606      	mov	r6, r0
 8008f2c:	2800      	cmp	r0, #0
 8008f2e:	d169      	bne.n	8009004 <__gethex+0x11c>
 8008f30:	f898 0001 	ldrb.w	r0, [r8, #1]
 8008f34:	465d      	mov	r5, fp
 8008f36:	f7ff ffc1 	bl	8008ebc <__hexdig_fun>
 8008f3a:	2800      	cmp	r0, #0
 8008f3c:	d064      	beq.n	8009008 <__gethex+0x120>
 8008f3e:	465a      	mov	r2, fp
 8008f40:	7810      	ldrb	r0, [r2, #0]
 8008f42:	2830      	cmp	r0, #48	; 0x30
 8008f44:	4690      	mov	r8, r2
 8008f46:	f102 0201 	add.w	r2, r2, #1
 8008f4a:	d0f9      	beq.n	8008f40 <__gethex+0x58>
 8008f4c:	f7ff ffb6 	bl	8008ebc <__hexdig_fun>
 8008f50:	2301      	movs	r3, #1
 8008f52:	fab0 f480 	clz	r4, r0
 8008f56:	0964      	lsrs	r4, r4, #5
 8008f58:	465e      	mov	r6, fp
 8008f5a:	9301      	str	r3, [sp, #4]
 8008f5c:	4642      	mov	r2, r8
 8008f5e:	4615      	mov	r5, r2
 8008f60:	3201      	adds	r2, #1
 8008f62:	7828      	ldrb	r0, [r5, #0]
 8008f64:	f7ff ffaa 	bl	8008ebc <__hexdig_fun>
 8008f68:	2800      	cmp	r0, #0
 8008f6a:	d1f8      	bne.n	8008f5e <__gethex+0x76>
 8008f6c:	4994      	ldr	r1, [pc, #592]	; (80091c0 <__gethex+0x2d8>)
 8008f6e:	2201      	movs	r2, #1
 8008f70:	4628      	mov	r0, r5
 8008f72:	f7ff fee5 	bl	8008d40 <strncmp>
 8008f76:	b978      	cbnz	r0, 8008f98 <__gethex+0xb0>
 8008f78:	b946      	cbnz	r6, 8008f8c <__gethex+0xa4>
 8008f7a:	1c6e      	adds	r6, r5, #1
 8008f7c:	4632      	mov	r2, r6
 8008f7e:	4615      	mov	r5, r2
 8008f80:	3201      	adds	r2, #1
 8008f82:	7828      	ldrb	r0, [r5, #0]
 8008f84:	f7ff ff9a 	bl	8008ebc <__hexdig_fun>
 8008f88:	2800      	cmp	r0, #0
 8008f8a:	d1f8      	bne.n	8008f7e <__gethex+0x96>
 8008f8c:	1b73      	subs	r3, r6, r5
 8008f8e:	009e      	lsls	r6, r3, #2
 8008f90:	e004      	b.n	8008f9c <__gethex+0xb4>
 8008f92:	2400      	movs	r4, #0
 8008f94:	4626      	mov	r6, r4
 8008f96:	e7e1      	b.n	8008f5c <__gethex+0x74>
 8008f98:	2e00      	cmp	r6, #0
 8008f9a:	d1f7      	bne.n	8008f8c <__gethex+0xa4>
 8008f9c:	782b      	ldrb	r3, [r5, #0]
 8008f9e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008fa2:	2b50      	cmp	r3, #80	; 0x50
 8008fa4:	d13d      	bne.n	8009022 <__gethex+0x13a>
 8008fa6:	786b      	ldrb	r3, [r5, #1]
 8008fa8:	2b2b      	cmp	r3, #43	; 0x2b
 8008faa:	d02f      	beq.n	800900c <__gethex+0x124>
 8008fac:	2b2d      	cmp	r3, #45	; 0x2d
 8008fae:	d031      	beq.n	8009014 <__gethex+0x12c>
 8008fb0:	1c69      	adds	r1, r5, #1
 8008fb2:	f04f 0b00 	mov.w	fp, #0
 8008fb6:	7808      	ldrb	r0, [r1, #0]
 8008fb8:	f7ff ff80 	bl	8008ebc <__hexdig_fun>
 8008fbc:	1e42      	subs	r2, r0, #1
 8008fbe:	b2d2      	uxtb	r2, r2
 8008fc0:	2a18      	cmp	r2, #24
 8008fc2:	d82e      	bhi.n	8009022 <__gethex+0x13a>
 8008fc4:	f1a0 0210 	sub.w	r2, r0, #16
 8008fc8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008fcc:	f7ff ff76 	bl	8008ebc <__hexdig_fun>
 8008fd0:	f100 3cff 	add.w	ip, r0, #4294967295
 8008fd4:	fa5f fc8c 	uxtb.w	ip, ip
 8008fd8:	f1bc 0f18 	cmp.w	ip, #24
 8008fdc:	d91d      	bls.n	800901a <__gethex+0x132>
 8008fde:	f1bb 0f00 	cmp.w	fp, #0
 8008fe2:	d000      	beq.n	8008fe6 <__gethex+0xfe>
 8008fe4:	4252      	negs	r2, r2
 8008fe6:	4416      	add	r6, r2
 8008fe8:	f8ca 1000 	str.w	r1, [sl]
 8008fec:	b1dc      	cbz	r4, 8009026 <__gethex+0x13e>
 8008fee:	9b01      	ldr	r3, [sp, #4]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	bf14      	ite	ne
 8008ff4:	f04f 0800 	movne.w	r8, #0
 8008ff8:	f04f 0806 	moveq.w	r8, #6
 8008ffc:	4640      	mov	r0, r8
 8008ffe:	b005      	add	sp, #20
 8009000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009004:	4645      	mov	r5, r8
 8009006:	4626      	mov	r6, r4
 8009008:	2401      	movs	r4, #1
 800900a:	e7c7      	b.n	8008f9c <__gethex+0xb4>
 800900c:	f04f 0b00 	mov.w	fp, #0
 8009010:	1ca9      	adds	r1, r5, #2
 8009012:	e7d0      	b.n	8008fb6 <__gethex+0xce>
 8009014:	f04f 0b01 	mov.w	fp, #1
 8009018:	e7fa      	b.n	8009010 <__gethex+0x128>
 800901a:	230a      	movs	r3, #10
 800901c:	fb03 0002 	mla	r0, r3, r2, r0
 8009020:	e7d0      	b.n	8008fc4 <__gethex+0xdc>
 8009022:	4629      	mov	r1, r5
 8009024:	e7e0      	b.n	8008fe8 <__gethex+0x100>
 8009026:	eba5 0308 	sub.w	r3, r5, r8
 800902a:	3b01      	subs	r3, #1
 800902c:	4621      	mov	r1, r4
 800902e:	2b07      	cmp	r3, #7
 8009030:	dc0a      	bgt.n	8009048 <__gethex+0x160>
 8009032:	4648      	mov	r0, r9
 8009034:	f7fe f964 	bl	8007300 <_Balloc>
 8009038:	4604      	mov	r4, r0
 800903a:	b940      	cbnz	r0, 800904e <__gethex+0x166>
 800903c:	4b61      	ldr	r3, [pc, #388]	; (80091c4 <__gethex+0x2dc>)
 800903e:	4602      	mov	r2, r0
 8009040:	21e4      	movs	r1, #228	; 0xe4
 8009042:	4861      	ldr	r0, [pc, #388]	; (80091c8 <__gethex+0x2e0>)
 8009044:	f7ff feb4 	bl	8008db0 <__assert_func>
 8009048:	3101      	adds	r1, #1
 800904a:	105b      	asrs	r3, r3, #1
 800904c:	e7ef      	b.n	800902e <__gethex+0x146>
 800904e:	f100 0a14 	add.w	sl, r0, #20
 8009052:	2300      	movs	r3, #0
 8009054:	495a      	ldr	r1, [pc, #360]	; (80091c0 <__gethex+0x2d8>)
 8009056:	f8cd a004 	str.w	sl, [sp, #4]
 800905a:	469b      	mov	fp, r3
 800905c:	45a8      	cmp	r8, r5
 800905e:	d342      	bcc.n	80090e6 <__gethex+0x1fe>
 8009060:	9801      	ldr	r0, [sp, #4]
 8009062:	f840 bb04 	str.w	fp, [r0], #4
 8009066:	eba0 000a 	sub.w	r0, r0, sl
 800906a:	1080      	asrs	r0, r0, #2
 800906c:	6120      	str	r0, [r4, #16]
 800906e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8009072:	4658      	mov	r0, fp
 8009074:	f7fe fa36 	bl	80074e4 <__hi0bits>
 8009078:	683d      	ldr	r5, [r7, #0]
 800907a:	eba8 0000 	sub.w	r0, r8, r0
 800907e:	42a8      	cmp	r0, r5
 8009080:	dd59      	ble.n	8009136 <__gethex+0x24e>
 8009082:	eba0 0805 	sub.w	r8, r0, r5
 8009086:	4641      	mov	r1, r8
 8009088:	4620      	mov	r0, r4
 800908a:	f7fe fdc2 	bl	8007c12 <__any_on>
 800908e:	4683      	mov	fp, r0
 8009090:	b1b8      	cbz	r0, 80090c2 <__gethex+0x1da>
 8009092:	f108 33ff 	add.w	r3, r8, #4294967295
 8009096:	1159      	asrs	r1, r3, #5
 8009098:	f003 021f 	and.w	r2, r3, #31
 800909c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80090a0:	f04f 0b01 	mov.w	fp, #1
 80090a4:	fa0b f202 	lsl.w	r2, fp, r2
 80090a8:	420a      	tst	r2, r1
 80090aa:	d00a      	beq.n	80090c2 <__gethex+0x1da>
 80090ac:	455b      	cmp	r3, fp
 80090ae:	dd06      	ble.n	80090be <__gethex+0x1d6>
 80090b0:	f1a8 0102 	sub.w	r1, r8, #2
 80090b4:	4620      	mov	r0, r4
 80090b6:	f7fe fdac 	bl	8007c12 <__any_on>
 80090ba:	2800      	cmp	r0, #0
 80090bc:	d138      	bne.n	8009130 <__gethex+0x248>
 80090be:	f04f 0b02 	mov.w	fp, #2
 80090c2:	4641      	mov	r1, r8
 80090c4:	4620      	mov	r0, r4
 80090c6:	f7ff fea7 	bl	8008e18 <rshift>
 80090ca:	4446      	add	r6, r8
 80090cc:	68bb      	ldr	r3, [r7, #8]
 80090ce:	42b3      	cmp	r3, r6
 80090d0:	da41      	bge.n	8009156 <__gethex+0x26e>
 80090d2:	4621      	mov	r1, r4
 80090d4:	4648      	mov	r0, r9
 80090d6:	f7fe f953 	bl	8007380 <_Bfree>
 80090da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80090dc:	2300      	movs	r3, #0
 80090de:	6013      	str	r3, [r2, #0]
 80090e0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 80090e4:	e78a      	b.n	8008ffc <__gethex+0x114>
 80090e6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 80090ea:	2a2e      	cmp	r2, #46	; 0x2e
 80090ec:	d014      	beq.n	8009118 <__gethex+0x230>
 80090ee:	2b20      	cmp	r3, #32
 80090f0:	d106      	bne.n	8009100 <__gethex+0x218>
 80090f2:	9b01      	ldr	r3, [sp, #4]
 80090f4:	f843 bb04 	str.w	fp, [r3], #4
 80090f8:	f04f 0b00 	mov.w	fp, #0
 80090fc:	9301      	str	r3, [sp, #4]
 80090fe:	465b      	mov	r3, fp
 8009100:	7828      	ldrb	r0, [r5, #0]
 8009102:	9303      	str	r3, [sp, #12]
 8009104:	f7ff feda 	bl	8008ebc <__hexdig_fun>
 8009108:	9b03      	ldr	r3, [sp, #12]
 800910a:	f000 000f 	and.w	r0, r0, #15
 800910e:	4098      	lsls	r0, r3
 8009110:	ea4b 0b00 	orr.w	fp, fp, r0
 8009114:	3304      	adds	r3, #4
 8009116:	e7a1      	b.n	800905c <__gethex+0x174>
 8009118:	45a8      	cmp	r8, r5
 800911a:	d8e8      	bhi.n	80090ee <__gethex+0x206>
 800911c:	2201      	movs	r2, #1
 800911e:	4628      	mov	r0, r5
 8009120:	9303      	str	r3, [sp, #12]
 8009122:	f7ff fe0d 	bl	8008d40 <strncmp>
 8009126:	4926      	ldr	r1, [pc, #152]	; (80091c0 <__gethex+0x2d8>)
 8009128:	9b03      	ldr	r3, [sp, #12]
 800912a:	2800      	cmp	r0, #0
 800912c:	d1df      	bne.n	80090ee <__gethex+0x206>
 800912e:	e795      	b.n	800905c <__gethex+0x174>
 8009130:	f04f 0b03 	mov.w	fp, #3
 8009134:	e7c5      	b.n	80090c2 <__gethex+0x1da>
 8009136:	da0b      	bge.n	8009150 <__gethex+0x268>
 8009138:	eba5 0800 	sub.w	r8, r5, r0
 800913c:	4621      	mov	r1, r4
 800913e:	4642      	mov	r2, r8
 8009140:	4648      	mov	r0, r9
 8009142:	f7fe fb37 	bl	80077b4 <__lshift>
 8009146:	eba6 0608 	sub.w	r6, r6, r8
 800914a:	4604      	mov	r4, r0
 800914c:	f100 0a14 	add.w	sl, r0, #20
 8009150:	f04f 0b00 	mov.w	fp, #0
 8009154:	e7ba      	b.n	80090cc <__gethex+0x1e4>
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	42b3      	cmp	r3, r6
 800915a:	dd73      	ble.n	8009244 <__gethex+0x35c>
 800915c:	1b9e      	subs	r6, r3, r6
 800915e:	42b5      	cmp	r5, r6
 8009160:	dc34      	bgt.n	80091cc <__gethex+0x2e4>
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	2b02      	cmp	r3, #2
 8009166:	d023      	beq.n	80091b0 <__gethex+0x2c8>
 8009168:	2b03      	cmp	r3, #3
 800916a:	d025      	beq.n	80091b8 <__gethex+0x2d0>
 800916c:	2b01      	cmp	r3, #1
 800916e:	d115      	bne.n	800919c <__gethex+0x2b4>
 8009170:	42b5      	cmp	r5, r6
 8009172:	d113      	bne.n	800919c <__gethex+0x2b4>
 8009174:	2d01      	cmp	r5, #1
 8009176:	d10b      	bne.n	8009190 <__gethex+0x2a8>
 8009178:	9a02      	ldr	r2, [sp, #8]
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	6013      	str	r3, [r2, #0]
 800917e:	2301      	movs	r3, #1
 8009180:	6123      	str	r3, [r4, #16]
 8009182:	f8ca 3000 	str.w	r3, [sl]
 8009186:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009188:	f04f 0862 	mov.w	r8, #98	; 0x62
 800918c:	601c      	str	r4, [r3, #0]
 800918e:	e735      	b.n	8008ffc <__gethex+0x114>
 8009190:	1e69      	subs	r1, r5, #1
 8009192:	4620      	mov	r0, r4
 8009194:	f7fe fd3d 	bl	8007c12 <__any_on>
 8009198:	2800      	cmp	r0, #0
 800919a:	d1ed      	bne.n	8009178 <__gethex+0x290>
 800919c:	4621      	mov	r1, r4
 800919e:	4648      	mov	r0, r9
 80091a0:	f7fe f8ee 	bl	8007380 <_Bfree>
 80091a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80091a6:	2300      	movs	r3, #0
 80091a8:	6013      	str	r3, [r2, #0]
 80091aa:	f04f 0850 	mov.w	r8, #80	; 0x50
 80091ae:	e725      	b.n	8008ffc <__gethex+0x114>
 80091b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d1f2      	bne.n	800919c <__gethex+0x2b4>
 80091b6:	e7df      	b.n	8009178 <__gethex+0x290>
 80091b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d1dc      	bne.n	8009178 <__gethex+0x290>
 80091be:	e7ed      	b.n	800919c <__gethex+0x2b4>
 80091c0:	08009d84 	.word	0x08009d84
 80091c4:	08009c1d 	.word	0x08009c1d
 80091c8:	08009f2e 	.word	0x08009f2e
 80091cc:	f106 38ff 	add.w	r8, r6, #4294967295
 80091d0:	f1bb 0f00 	cmp.w	fp, #0
 80091d4:	d133      	bne.n	800923e <__gethex+0x356>
 80091d6:	f1b8 0f00 	cmp.w	r8, #0
 80091da:	d004      	beq.n	80091e6 <__gethex+0x2fe>
 80091dc:	4641      	mov	r1, r8
 80091de:	4620      	mov	r0, r4
 80091e0:	f7fe fd17 	bl	8007c12 <__any_on>
 80091e4:	4683      	mov	fp, r0
 80091e6:	ea4f 1268 	mov.w	r2, r8, asr #5
 80091ea:	2301      	movs	r3, #1
 80091ec:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80091f0:	f008 081f 	and.w	r8, r8, #31
 80091f4:	fa03 f308 	lsl.w	r3, r3, r8
 80091f8:	4213      	tst	r3, r2
 80091fa:	4631      	mov	r1, r6
 80091fc:	4620      	mov	r0, r4
 80091fe:	bf18      	it	ne
 8009200:	f04b 0b02 	orrne.w	fp, fp, #2
 8009204:	1bad      	subs	r5, r5, r6
 8009206:	f7ff fe07 	bl	8008e18 <rshift>
 800920a:	687e      	ldr	r6, [r7, #4]
 800920c:	f04f 0802 	mov.w	r8, #2
 8009210:	f1bb 0f00 	cmp.w	fp, #0
 8009214:	d04a      	beq.n	80092ac <__gethex+0x3c4>
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	2b02      	cmp	r3, #2
 800921a:	d016      	beq.n	800924a <__gethex+0x362>
 800921c:	2b03      	cmp	r3, #3
 800921e:	d018      	beq.n	8009252 <__gethex+0x36a>
 8009220:	2b01      	cmp	r3, #1
 8009222:	d109      	bne.n	8009238 <__gethex+0x350>
 8009224:	f01b 0f02 	tst.w	fp, #2
 8009228:	d006      	beq.n	8009238 <__gethex+0x350>
 800922a:	f8da 3000 	ldr.w	r3, [sl]
 800922e:	ea4b 0b03 	orr.w	fp, fp, r3
 8009232:	f01b 0f01 	tst.w	fp, #1
 8009236:	d10f      	bne.n	8009258 <__gethex+0x370>
 8009238:	f048 0810 	orr.w	r8, r8, #16
 800923c:	e036      	b.n	80092ac <__gethex+0x3c4>
 800923e:	f04f 0b01 	mov.w	fp, #1
 8009242:	e7d0      	b.n	80091e6 <__gethex+0x2fe>
 8009244:	f04f 0801 	mov.w	r8, #1
 8009248:	e7e2      	b.n	8009210 <__gethex+0x328>
 800924a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800924c:	f1c3 0301 	rsb	r3, r3, #1
 8009250:	930f      	str	r3, [sp, #60]	; 0x3c
 8009252:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009254:	2b00      	cmp	r3, #0
 8009256:	d0ef      	beq.n	8009238 <__gethex+0x350>
 8009258:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800925c:	f104 0214 	add.w	r2, r4, #20
 8009260:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8009264:	9301      	str	r3, [sp, #4]
 8009266:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800926a:	2300      	movs	r3, #0
 800926c:	4694      	mov	ip, r2
 800926e:	f852 1b04 	ldr.w	r1, [r2], #4
 8009272:	f1b1 3fff 	cmp.w	r1, #4294967295
 8009276:	d01e      	beq.n	80092b6 <__gethex+0x3ce>
 8009278:	3101      	adds	r1, #1
 800927a:	f8cc 1000 	str.w	r1, [ip]
 800927e:	f1b8 0f02 	cmp.w	r8, #2
 8009282:	f104 0214 	add.w	r2, r4, #20
 8009286:	d13d      	bne.n	8009304 <__gethex+0x41c>
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	3b01      	subs	r3, #1
 800928c:	42ab      	cmp	r3, r5
 800928e:	d10b      	bne.n	80092a8 <__gethex+0x3c0>
 8009290:	1169      	asrs	r1, r5, #5
 8009292:	2301      	movs	r3, #1
 8009294:	f005 051f 	and.w	r5, r5, #31
 8009298:	fa03 f505 	lsl.w	r5, r3, r5
 800929c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80092a0:	421d      	tst	r5, r3
 80092a2:	bf18      	it	ne
 80092a4:	f04f 0801 	movne.w	r8, #1
 80092a8:	f048 0820 	orr.w	r8, r8, #32
 80092ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80092ae:	601c      	str	r4, [r3, #0]
 80092b0:	9b02      	ldr	r3, [sp, #8]
 80092b2:	601e      	str	r6, [r3, #0]
 80092b4:	e6a2      	b.n	8008ffc <__gethex+0x114>
 80092b6:	4290      	cmp	r0, r2
 80092b8:	f842 3c04 	str.w	r3, [r2, #-4]
 80092bc:	d8d6      	bhi.n	800926c <__gethex+0x384>
 80092be:	68a2      	ldr	r2, [r4, #8]
 80092c0:	4593      	cmp	fp, r2
 80092c2:	db17      	blt.n	80092f4 <__gethex+0x40c>
 80092c4:	6861      	ldr	r1, [r4, #4]
 80092c6:	4648      	mov	r0, r9
 80092c8:	3101      	adds	r1, #1
 80092ca:	f7fe f819 	bl	8007300 <_Balloc>
 80092ce:	4682      	mov	sl, r0
 80092d0:	b918      	cbnz	r0, 80092da <__gethex+0x3f2>
 80092d2:	4b1b      	ldr	r3, [pc, #108]	; (8009340 <__gethex+0x458>)
 80092d4:	4602      	mov	r2, r0
 80092d6:	2184      	movs	r1, #132	; 0x84
 80092d8:	e6b3      	b.n	8009042 <__gethex+0x15a>
 80092da:	6922      	ldr	r2, [r4, #16]
 80092dc:	3202      	adds	r2, #2
 80092de:	f104 010c 	add.w	r1, r4, #12
 80092e2:	0092      	lsls	r2, r2, #2
 80092e4:	300c      	adds	r0, #12
 80092e6:	f7ff fd4d 	bl	8008d84 <memcpy>
 80092ea:	4621      	mov	r1, r4
 80092ec:	4648      	mov	r0, r9
 80092ee:	f7fe f847 	bl	8007380 <_Bfree>
 80092f2:	4654      	mov	r4, sl
 80092f4:	6922      	ldr	r2, [r4, #16]
 80092f6:	1c51      	adds	r1, r2, #1
 80092f8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80092fc:	6121      	str	r1, [r4, #16]
 80092fe:	2101      	movs	r1, #1
 8009300:	6151      	str	r1, [r2, #20]
 8009302:	e7bc      	b.n	800927e <__gethex+0x396>
 8009304:	6921      	ldr	r1, [r4, #16]
 8009306:	4559      	cmp	r1, fp
 8009308:	dd0b      	ble.n	8009322 <__gethex+0x43a>
 800930a:	2101      	movs	r1, #1
 800930c:	4620      	mov	r0, r4
 800930e:	f7ff fd83 	bl	8008e18 <rshift>
 8009312:	68bb      	ldr	r3, [r7, #8]
 8009314:	3601      	adds	r6, #1
 8009316:	42b3      	cmp	r3, r6
 8009318:	f6ff aedb 	blt.w	80090d2 <__gethex+0x1ea>
 800931c:	f04f 0801 	mov.w	r8, #1
 8009320:	e7c2      	b.n	80092a8 <__gethex+0x3c0>
 8009322:	f015 051f 	ands.w	r5, r5, #31
 8009326:	d0f9      	beq.n	800931c <__gethex+0x434>
 8009328:	9b01      	ldr	r3, [sp, #4]
 800932a:	441a      	add	r2, r3
 800932c:	f1c5 0520 	rsb	r5, r5, #32
 8009330:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8009334:	f7fe f8d6 	bl	80074e4 <__hi0bits>
 8009338:	42a8      	cmp	r0, r5
 800933a:	dbe6      	blt.n	800930a <__gethex+0x422>
 800933c:	e7ee      	b.n	800931c <__gethex+0x434>
 800933e:	bf00      	nop
 8009340:	08009c1d 	.word	0x08009c1d

08009344 <L_shift>:
 8009344:	f1c2 0208 	rsb	r2, r2, #8
 8009348:	0092      	lsls	r2, r2, #2
 800934a:	b570      	push	{r4, r5, r6, lr}
 800934c:	f1c2 0620 	rsb	r6, r2, #32
 8009350:	6843      	ldr	r3, [r0, #4]
 8009352:	6804      	ldr	r4, [r0, #0]
 8009354:	fa03 f506 	lsl.w	r5, r3, r6
 8009358:	432c      	orrs	r4, r5
 800935a:	40d3      	lsrs	r3, r2
 800935c:	6004      	str	r4, [r0, #0]
 800935e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009362:	4288      	cmp	r0, r1
 8009364:	d3f4      	bcc.n	8009350 <L_shift+0xc>
 8009366:	bd70      	pop	{r4, r5, r6, pc}

08009368 <__match>:
 8009368:	b530      	push	{r4, r5, lr}
 800936a:	6803      	ldr	r3, [r0, #0]
 800936c:	3301      	adds	r3, #1
 800936e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009372:	b914      	cbnz	r4, 800937a <__match+0x12>
 8009374:	6003      	str	r3, [r0, #0]
 8009376:	2001      	movs	r0, #1
 8009378:	bd30      	pop	{r4, r5, pc}
 800937a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800937e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009382:	2d19      	cmp	r5, #25
 8009384:	bf98      	it	ls
 8009386:	3220      	addls	r2, #32
 8009388:	42a2      	cmp	r2, r4
 800938a:	d0f0      	beq.n	800936e <__match+0x6>
 800938c:	2000      	movs	r0, #0
 800938e:	e7f3      	b.n	8009378 <__match+0x10>

08009390 <__hexnan>:
 8009390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009394:	680b      	ldr	r3, [r1, #0]
 8009396:	6801      	ldr	r1, [r0, #0]
 8009398:	115e      	asrs	r6, r3, #5
 800939a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800939e:	f013 031f 	ands.w	r3, r3, #31
 80093a2:	b087      	sub	sp, #28
 80093a4:	bf18      	it	ne
 80093a6:	3604      	addne	r6, #4
 80093a8:	2500      	movs	r5, #0
 80093aa:	1f37      	subs	r7, r6, #4
 80093ac:	4682      	mov	sl, r0
 80093ae:	4690      	mov	r8, r2
 80093b0:	9301      	str	r3, [sp, #4]
 80093b2:	f846 5c04 	str.w	r5, [r6, #-4]
 80093b6:	46b9      	mov	r9, r7
 80093b8:	463c      	mov	r4, r7
 80093ba:	9502      	str	r5, [sp, #8]
 80093bc:	46ab      	mov	fp, r5
 80093be:	784a      	ldrb	r2, [r1, #1]
 80093c0:	1c4b      	adds	r3, r1, #1
 80093c2:	9303      	str	r3, [sp, #12]
 80093c4:	b342      	cbz	r2, 8009418 <__hexnan+0x88>
 80093c6:	4610      	mov	r0, r2
 80093c8:	9105      	str	r1, [sp, #20]
 80093ca:	9204      	str	r2, [sp, #16]
 80093cc:	f7ff fd76 	bl	8008ebc <__hexdig_fun>
 80093d0:	2800      	cmp	r0, #0
 80093d2:	d14f      	bne.n	8009474 <__hexnan+0xe4>
 80093d4:	9a04      	ldr	r2, [sp, #16]
 80093d6:	9905      	ldr	r1, [sp, #20]
 80093d8:	2a20      	cmp	r2, #32
 80093da:	d818      	bhi.n	800940e <__hexnan+0x7e>
 80093dc:	9b02      	ldr	r3, [sp, #8]
 80093de:	459b      	cmp	fp, r3
 80093e0:	dd13      	ble.n	800940a <__hexnan+0x7a>
 80093e2:	454c      	cmp	r4, r9
 80093e4:	d206      	bcs.n	80093f4 <__hexnan+0x64>
 80093e6:	2d07      	cmp	r5, #7
 80093e8:	dc04      	bgt.n	80093f4 <__hexnan+0x64>
 80093ea:	462a      	mov	r2, r5
 80093ec:	4649      	mov	r1, r9
 80093ee:	4620      	mov	r0, r4
 80093f0:	f7ff ffa8 	bl	8009344 <L_shift>
 80093f4:	4544      	cmp	r4, r8
 80093f6:	d950      	bls.n	800949a <__hexnan+0x10a>
 80093f8:	2300      	movs	r3, #0
 80093fa:	f1a4 0904 	sub.w	r9, r4, #4
 80093fe:	f844 3c04 	str.w	r3, [r4, #-4]
 8009402:	f8cd b008 	str.w	fp, [sp, #8]
 8009406:	464c      	mov	r4, r9
 8009408:	461d      	mov	r5, r3
 800940a:	9903      	ldr	r1, [sp, #12]
 800940c:	e7d7      	b.n	80093be <__hexnan+0x2e>
 800940e:	2a29      	cmp	r2, #41	; 0x29
 8009410:	d155      	bne.n	80094be <__hexnan+0x12e>
 8009412:	3102      	adds	r1, #2
 8009414:	f8ca 1000 	str.w	r1, [sl]
 8009418:	f1bb 0f00 	cmp.w	fp, #0
 800941c:	d04f      	beq.n	80094be <__hexnan+0x12e>
 800941e:	454c      	cmp	r4, r9
 8009420:	d206      	bcs.n	8009430 <__hexnan+0xa0>
 8009422:	2d07      	cmp	r5, #7
 8009424:	dc04      	bgt.n	8009430 <__hexnan+0xa0>
 8009426:	462a      	mov	r2, r5
 8009428:	4649      	mov	r1, r9
 800942a:	4620      	mov	r0, r4
 800942c:	f7ff ff8a 	bl	8009344 <L_shift>
 8009430:	4544      	cmp	r4, r8
 8009432:	d934      	bls.n	800949e <__hexnan+0x10e>
 8009434:	f1a8 0204 	sub.w	r2, r8, #4
 8009438:	4623      	mov	r3, r4
 800943a:	f853 1b04 	ldr.w	r1, [r3], #4
 800943e:	f842 1f04 	str.w	r1, [r2, #4]!
 8009442:	429f      	cmp	r7, r3
 8009444:	d2f9      	bcs.n	800943a <__hexnan+0xaa>
 8009446:	1b3b      	subs	r3, r7, r4
 8009448:	f023 0303 	bic.w	r3, r3, #3
 800944c:	3304      	adds	r3, #4
 800944e:	3e03      	subs	r6, #3
 8009450:	3401      	adds	r4, #1
 8009452:	42a6      	cmp	r6, r4
 8009454:	bf38      	it	cc
 8009456:	2304      	movcc	r3, #4
 8009458:	4443      	add	r3, r8
 800945a:	2200      	movs	r2, #0
 800945c:	f843 2b04 	str.w	r2, [r3], #4
 8009460:	429f      	cmp	r7, r3
 8009462:	d2fb      	bcs.n	800945c <__hexnan+0xcc>
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	b91b      	cbnz	r3, 8009470 <__hexnan+0xe0>
 8009468:	4547      	cmp	r7, r8
 800946a:	d126      	bne.n	80094ba <__hexnan+0x12a>
 800946c:	2301      	movs	r3, #1
 800946e:	603b      	str	r3, [r7, #0]
 8009470:	2005      	movs	r0, #5
 8009472:	e025      	b.n	80094c0 <__hexnan+0x130>
 8009474:	3501      	adds	r5, #1
 8009476:	2d08      	cmp	r5, #8
 8009478:	f10b 0b01 	add.w	fp, fp, #1
 800947c:	dd06      	ble.n	800948c <__hexnan+0xfc>
 800947e:	4544      	cmp	r4, r8
 8009480:	d9c3      	bls.n	800940a <__hexnan+0x7a>
 8009482:	2300      	movs	r3, #0
 8009484:	f844 3c04 	str.w	r3, [r4, #-4]
 8009488:	2501      	movs	r5, #1
 800948a:	3c04      	subs	r4, #4
 800948c:	6822      	ldr	r2, [r4, #0]
 800948e:	f000 000f 	and.w	r0, r0, #15
 8009492:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009496:	6020      	str	r0, [r4, #0]
 8009498:	e7b7      	b.n	800940a <__hexnan+0x7a>
 800949a:	2508      	movs	r5, #8
 800949c:	e7b5      	b.n	800940a <__hexnan+0x7a>
 800949e:	9b01      	ldr	r3, [sp, #4]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d0df      	beq.n	8009464 <__hexnan+0xd4>
 80094a4:	f1c3 0320 	rsb	r3, r3, #32
 80094a8:	f04f 32ff 	mov.w	r2, #4294967295
 80094ac:	40da      	lsrs	r2, r3
 80094ae:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80094b2:	4013      	ands	r3, r2
 80094b4:	f846 3c04 	str.w	r3, [r6, #-4]
 80094b8:	e7d4      	b.n	8009464 <__hexnan+0xd4>
 80094ba:	3f04      	subs	r7, #4
 80094bc:	e7d2      	b.n	8009464 <__hexnan+0xd4>
 80094be:	2004      	movs	r0, #4
 80094c0:	b007      	add	sp, #28
 80094c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080094c6 <__ascii_mbtowc>:
 80094c6:	b082      	sub	sp, #8
 80094c8:	b901      	cbnz	r1, 80094cc <__ascii_mbtowc+0x6>
 80094ca:	a901      	add	r1, sp, #4
 80094cc:	b142      	cbz	r2, 80094e0 <__ascii_mbtowc+0x1a>
 80094ce:	b14b      	cbz	r3, 80094e4 <__ascii_mbtowc+0x1e>
 80094d0:	7813      	ldrb	r3, [r2, #0]
 80094d2:	600b      	str	r3, [r1, #0]
 80094d4:	7812      	ldrb	r2, [r2, #0]
 80094d6:	1e10      	subs	r0, r2, #0
 80094d8:	bf18      	it	ne
 80094da:	2001      	movne	r0, #1
 80094dc:	b002      	add	sp, #8
 80094de:	4770      	bx	lr
 80094e0:	4610      	mov	r0, r2
 80094e2:	e7fb      	b.n	80094dc <__ascii_mbtowc+0x16>
 80094e4:	f06f 0001 	mvn.w	r0, #1
 80094e8:	e7f8      	b.n	80094dc <__ascii_mbtowc+0x16>

080094ea <_realloc_r>:
 80094ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094ee:	4680      	mov	r8, r0
 80094f0:	4614      	mov	r4, r2
 80094f2:	460e      	mov	r6, r1
 80094f4:	b921      	cbnz	r1, 8009500 <_realloc_r+0x16>
 80094f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094fa:	4611      	mov	r1, r2
 80094fc:	f7fd be74 	b.w	80071e8 <_malloc_r>
 8009500:	b92a      	cbnz	r2, 800950e <_realloc_r+0x24>
 8009502:	f7fd fdfd 	bl	8007100 <_free_r>
 8009506:	4625      	mov	r5, r4
 8009508:	4628      	mov	r0, r5
 800950a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800950e:	f000 f842 	bl	8009596 <_malloc_usable_size_r>
 8009512:	4284      	cmp	r4, r0
 8009514:	4607      	mov	r7, r0
 8009516:	d802      	bhi.n	800951e <_realloc_r+0x34>
 8009518:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800951c:	d812      	bhi.n	8009544 <_realloc_r+0x5a>
 800951e:	4621      	mov	r1, r4
 8009520:	4640      	mov	r0, r8
 8009522:	f7fd fe61 	bl	80071e8 <_malloc_r>
 8009526:	4605      	mov	r5, r0
 8009528:	2800      	cmp	r0, #0
 800952a:	d0ed      	beq.n	8009508 <_realloc_r+0x1e>
 800952c:	42bc      	cmp	r4, r7
 800952e:	4622      	mov	r2, r4
 8009530:	4631      	mov	r1, r6
 8009532:	bf28      	it	cs
 8009534:	463a      	movcs	r2, r7
 8009536:	f7ff fc25 	bl	8008d84 <memcpy>
 800953a:	4631      	mov	r1, r6
 800953c:	4640      	mov	r0, r8
 800953e:	f7fd fddf 	bl	8007100 <_free_r>
 8009542:	e7e1      	b.n	8009508 <_realloc_r+0x1e>
 8009544:	4635      	mov	r5, r6
 8009546:	e7df      	b.n	8009508 <_realloc_r+0x1e>

08009548 <__ascii_wctomb>:
 8009548:	b149      	cbz	r1, 800955e <__ascii_wctomb+0x16>
 800954a:	2aff      	cmp	r2, #255	; 0xff
 800954c:	bf85      	ittet	hi
 800954e:	238a      	movhi	r3, #138	; 0x8a
 8009550:	6003      	strhi	r3, [r0, #0]
 8009552:	700a      	strbls	r2, [r1, #0]
 8009554:	f04f 30ff 	movhi.w	r0, #4294967295
 8009558:	bf98      	it	ls
 800955a:	2001      	movls	r0, #1
 800955c:	4770      	bx	lr
 800955e:	4608      	mov	r0, r1
 8009560:	4770      	bx	lr
	...

08009564 <fiprintf>:
 8009564:	b40e      	push	{r1, r2, r3}
 8009566:	b503      	push	{r0, r1, lr}
 8009568:	4601      	mov	r1, r0
 800956a:	ab03      	add	r3, sp, #12
 800956c:	4805      	ldr	r0, [pc, #20]	; (8009584 <fiprintf+0x20>)
 800956e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009572:	6800      	ldr	r0, [r0, #0]
 8009574:	9301      	str	r3, [sp, #4]
 8009576:	f000 f83f 	bl	80095f8 <_vfiprintf_r>
 800957a:	b002      	add	sp, #8
 800957c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009580:	b003      	add	sp, #12
 8009582:	4770      	bx	lr
 8009584:	20000064 	.word	0x20000064

08009588 <abort>:
 8009588:	b508      	push	{r3, lr}
 800958a:	2006      	movs	r0, #6
 800958c:	f000 fa0c 	bl	80099a8 <raise>
 8009590:	2001      	movs	r0, #1
 8009592:	f7f7 fcd3 	bl	8000f3c <_exit>

08009596 <_malloc_usable_size_r>:
 8009596:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800959a:	1f18      	subs	r0, r3, #4
 800959c:	2b00      	cmp	r3, #0
 800959e:	bfbc      	itt	lt
 80095a0:	580b      	ldrlt	r3, [r1, r0]
 80095a2:	18c0      	addlt	r0, r0, r3
 80095a4:	4770      	bx	lr

080095a6 <__sfputc_r>:
 80095a6:	6893      	ldr	r3, [r2, #8]
 80095a8:	3b01      	subs	r3, #1
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	b410      	push	{r4}
 80095ae:	6093      	str	r3, [r2, #8]
 80095b0:	da08      	bge.n	80095c4 <__sfputc_r+0x1e>
 80095b2:	6994      	ldr	r4, [r2, #24]
 80095b4:	42a3      	cmp	r3, r4
 80095b6:	db01      	blt.n	80095bc <__sfputc_r+0x16>
 80095b8:	290a      	cmp	r1, #10
 80095ba:	d103      	bne.n	80095c4 <__sfputc_r+0x1e>
 80095bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095c0:	f000 b934 	b.w	800982c <__swbuf_r>
 80095c4:	6813      	ldr	r3, [r2, #0]
 80095c6:	1c58      	adds	r0, r3, #1
 80095c8:	6010      	str	r0, [r2, #0]
 80095ca:	7019      	strb	r1, [r3, #0]
 80095cc:	4608      	mov	r0, r1
 80095ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095d2:	4770      	bx	lr

080095d4 <__sfputs_r>:
 80095d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095d6:	4606      	mov	r6, r0
 80095d8:	460f      	mov	r7, r1
 80095da:	4614      	mov	r4, r2
 80095dc:	18d5      	adds	r5, r2, r3
 80095de:	42ac      	cmp	r4, r5
 80095e0:	d101      	bne.n	80095e6 <__sfputs_r+0x12>
 80095e2:	2000      	movs	r0, #0
 80095e4:	e007      	b.n	80095f6 <__sfputs_r+0x22>
 80095e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095ea:	463a      	mov	r2, r7
 80095ec:	4630      	mov	r0, r6
 80095ee:	f7ff ffda 	bl	80095a6 <__sfputc_r>
 80095f2:	1c43      	adds	r3, r0, #1
 80095f4:	d1f3      	bne.n	80095de <__sfputs_r+0xa>
 80095f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080095f8 <_vfiprintf_r>:
 80095f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095fc:	460d      	mov	r5, r1
 80095fe:	b09d      	sub	sp, #116	; 0x74
 8009600:	4614      	mov	r4, r2
 8009602:	4698      	mov	r8, r3
 8009604:	4606      	mov	r6, r0
 8009606:	b118      	cbz	r0, 8009610 <_vfiprintf_r+0x18>
 8009608:	6a03      	ldr	r3, [r0, #32]
 800960a:	b90b      	cbnz	r3, 8009610 <_vfiprintf_r+0x18>
 800960c:	f7fc fe62 	bl	80062d4 <__sinit>
 8009610:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009612:	07d9      	lsls	r1, r3, #31
 8009614:	d405      	bmi.n	8009622 <_vfiprintf_r+0x2a>
 8009616:	89ab      	ldrh	r3, [r5, #12]
 8009618:	059a      	lsls	r2, r3, #22
 800961a:	d402      	bmi.n	8009622 <_vfiprintf_r+0x2a>
 800961c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800961e:	f7fc ff70 	bl	8006502 <__retarget_lock_acquire_recursive>
 8009622:	89ab      	ldrh	r3, [r5, #12]
 8009624:	071b      	lsls	r3, r3, #28
 8009626:	d501      	bpl.n	800962c <_vfiprintf_r+0x34>
 8009628:	692b      	ldr	r3, [r5, #16]
 800962a:	b99b      	cbnz	r3, 8009654 <_vfiprintf_r+0x5c>
 800962c:	4629      	mov	r1, r5
 800962e:	4630      	mov	r0, r6
 8009630:	f000 f93a 	bl	80098a8 <__swsetup_r>
 8009634:	b170      	cbz	r0, 8009654 <_vfiprintf_r+0x5c>
 8009636:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009638:	07dc      	lsls	r4, r3, #31
 800963a:	d504      	bpl.n	8009646 <_vfiprintf_r+0x4e>
 800963c:	f04f 30ff 	mov.w	r0, #4294967295
 8009640:	b01d      	add	sp, #116	; 0x74
 8009642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009646:	89ab      	ldrh	r3, [r5, #12]
 8009648:	0598      	lsls	r0, r3, #22
 800964a:	d4f7      	bmi.n	800963c <_vfiprintf_r+0x44>
 800964c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800964e:	f7fc ff59 	bl	8006504 <__retarget_lock_release_recursive>
 8009652:	e7f3      	b.n	800963c <_vfiprintf_r+0x44>
 8009654:	2300      	movs	r3, #0
 8009656:	9309      	str	r3, [sp, #36]	; 0x24
 8009658:	2320      	movs	r3, #32
 800965a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800965e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009662:	2330      	movs	r3, #48	; 0x30
 8009664:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009818 <_vfiprintf_r+0x220>
 8009668:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800966c:	f04f 0901 	mov.w	r9, #1
 8009670:	4623      	mov	r3, r4
 8009672:	469a      	mov	sl, r3
 8009674:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009678:	b10a      	cbz	r2, 800967e <_vfiprintf_r+0x86>
 800967a:	2a25      	cmp	r2, #37	; 0x25
 800967c:	d1f9      	bne.n	8009672 <_vfiprintf_r+0x7a>
 800967e:	ebba 0b04 	subs.w	fp, sl, r4
 8009682:	d00b      	beq.n	800969c <_vfiprintf_r+0xa4>
 8009684:	465b      	mov	r3, fp
 8009686:	4622      	mov	r2, r4
 8009688:	4629      	mov	r1, r5
 800968a:	4630      	mov	r0, r6
 800968c:	f7ff ffa2 	bl	80095d4 <__sfputs_r>
 8009690:	3001      	adds	r0, #1
 8009692:	f000 80a9 	beq.w	80097e8 <_vfiprintf_r+0x1f0>
 8009696:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009698:	445a      	add	r2, fp
 800969a:	9209      	str	r2, [sp, #36]	; 0x24
 800969c:	f89a 3000 	ldrb.w	r3, [sl]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	f000 80a1 	beq.w	80097e8 <_vfiprintf_r+0x1f0>
 80096a6:	2300      	movs	r3, #0
 80096a8:	f04f 32ff 	mov.w	r2, #4294967295
 80096ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096b0:	f10a 0a01 	add.w	sl, sl, #1
 80096b4:	9304      	str	r3, [sp, #16]
 80096b6:	9307      	str	r3, [sp, #28]
 80096b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80096bc:	931a      	str	r3, [sp, #104]	; 0x68
 80096be:	4654      	mov	r4, sl
 80096c0:	2205      	movs	r2, #5
 80096c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096c6:	4854      	ldr	r0, [pc, #336]	; (8009818 <_vfiprintf_r+0x220>)
 80096c8:	f7f6 fdba 	bl	8000240 <memchr>
 80096cc:	9a04      	ldr	r2, [sp, #16]
 80096ce:	b9d8      	cbnz	r0, 8009708 <_vfiprintf_r+0x110>
 80096d0:	06d1      	lsls	r1, r2, #27
 80096d2:	bf44      	itt	mi
 80096d4:	2320      	movmi	r3, #32
 80096d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80096da:	0713      	lsls	r3, r2, #28
 80096dc:	bf44      	itt	mi
 80096de:	232b      	movmi	r3, #43	; 0x2b
 80096e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80096e4:	f89a 3000 	ldrb.w	r3, [sl]
 80096e8:	2b2a      	cmp	r3, #42	; 0x2a
 80096ea:	d015      	beq.n	8009718 <_vfiprintf_r+0x120>
 80096ec:	9a07      	ldr	r2, [sp, #28]
 80096ee:	4654      	mov	r4, sl
 80096f0:	2000      	movs	r0, #0
 80096f2:	f04f 0c0a 	mov.w	ip, #10
 80096f6:	4621      	mov	r1, r4
 80096f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096fc:	3b30      	subs	r3, #48	; 0x30
 80096fe:	2b09      	cmp	r3, #9
 8009700:	d94d      	bls.n	800979e <_vfiprintf_r+0x1a6>
 8009702:	b1b0      	cbz	r0, 8009732 <_vfiprintf_r+0x13a>
 8009704:	9207      	str	r2, [sp, #28]
 8009706:	e014      	b.n	8009732 <_vfiprintf_r+0x13a>
 8009708:	eba0 0308 	sub.w	r3, r0, r8
 800970c:	fa09 f303 	lsl.w	r3, r9, r3
 8009710:	4313      	orrs	r3, r2
 8009712:	9304      	str	r3, [sp, #16]
 8009714:	46a2      	mov	sl, r4
 8009716:	e7d2      	b.n	80096be <_vfiprintf_r+0xc6>
 8009718:	9b03      	ldr	r3, [sp, #12]
 800971a:	1d19      	adds	r1, r3, #4
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	9103      	str	r1, [sp, #12]
 8009720:	2b00      	cmp	r3, #0
 8009722:	bfbb      	ittet	lt
 8009724:	425b      	neglt	r3, r3
 8009726:	f042 0202 	orrlt.w	r2, r2, #2
 800972a:	9307      	strge	r3, [sp, #28]
 800972c:	9307      	strlt	r3, [sp, #28]
 800972e:	bfb8      	it	lt
 8009730:	9204      	strlt	r2, [sp, #16]
 8009732:	7823      	ldrb	r3, [r4, #0]
 8009734:	2b2e      	cmp	r3, #46	; 0x2e
 8009736:	d10c      	bne.n	8009752 <_vfiprintf_r+0x15a>
 8009738:	7863      	ldrb	r3, [r4, #1]
 800973a:	2b2a      	cmp	r3, #42	; 0x2a
 800973c:	d134      	bne.n	80097a8 <_vfiprintf_r+0x1b0>
 800973e:	9b03      	ldr	r3, [sp, #12]
 8009740:	1d1a      	adds	r2, r3, #4
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	9203      	str	r2, [sp, #12]
 8009746:	2b00      	cmp	r3, #0
 8009748:	bfb8      	it	lt
 800974a:	f04f 33ff 	movlt.w	r3, #4294967295
 800974e:	3402      	adds	r4, #2
 8009750:	9305      	str	r3, [sp, #20]
 8009752:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009828 <_vfiprintf_r+0x230>
 8009756:	7821      	ldrb	r1, [r4, #0]
 8009758:	2203      	movs	r2, #3
 800975a:	4650      	mov	r0, sl
 800975c:	f7f6 fd70 	bl	8000240 <memchr>
 8009760:	b138      	cbz	r0, 8009772 <_vfiprintf_r+0x17a>
 8009762:	9b04      	ldr	r3, [sp, #16]
 8009764:	eba0 000a 	sub.w	r0, r0, sl
 8009768:	2240      	movs	r2, #64	; 0x40
 800976a:	4082      	lsls	r2, r0
 800976c:	4313      	orrs	r3, r2
 800976e:	3401      	adds	r4, #1
 8009770:	9304      	str	r3, [sp, #16]
 8009772:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009776:	4829      	ldr	r0, [pc, #164]	; (800981c <_vfiprintf_r+0x224>)
 8009778:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800977c:	2206      	movs	r2, #6
 800977e:	f7f6 fd5f 	bl	8000240 <memchr>
 8009782:	2800      	cmp	r0, #0
 8009784:	d03f      	beq.n	8009806 <_vfiprintf_r+0x20e>
 8009786:	4b26      	ldr	r3, [pc, #152]	; (8009820 <_vfiprintf_r+0x228>)
 8009788:	bb1b      	cbnz	r3, 80097d2 <_vfiprintf_r+0x1da>
 800978a:	9b03      	ldr	r3, [sp, #12]
 800978c:	3307      	adds	r3, #7
 800978e:	f023 0307 	bic.w	r3, r3, #7
 8009792:	3308      	adds	r3, #8
 8009794:	9303      	str	r3, [sp, #12]
 8009796:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009798:	443b      	add	r3, r7
 800979a:	9309      	str	r3, [sp, #36]	; 0x24
 800979c:	e768      	b.n	8009670 <_vfiprintf_r+0x78>
 800979e:	fb0c 3202 	mla	r2, ip, r2, r3
 80097a2:	460c      	mov	r4, r1
 80097a4:	2001      	movs	r0, #1
 80097a6:	e7a6      	b.n	80096f6 <_vfiprintf_r+0xfe>
 80097a8:	2300      	movs	r3, #0
 80097aa:	3401      	adds	r4, #1
 80097ac:	9305      	str	r3, [sp, #20]
 80097ae:	4619      	mov	r1, r3
 80097b0:	f04f 0c0a 	mov.w	ip, #10
 80097b4:	4620      	mov	r0, r4
 80097b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097ba:	3a30      	subs	r2, #48	; 0x30
 80097bc:	2a09      	cmp	r2, #9
 80097be:	d903      	bls.n	80097c8 <_vfiprintf_r+0x1d0>
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d0c6      	beq.n	8009752 <_vfiprintf_r+0x15a>
 80097c4:	9105      	str	r1, [sp, #20]
 80097c6:	e7c4      	b.n	8009752 <_vfiprintf_r+0x15a>
 80097c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80097cc:	4604      	mov	r4, r0
 80097ce:	2301      	movs	r3, #1
 80097d0:	e7f0      	b.n	80097b4 <_vfiprintf_r+0x1bc>
 80097d2:	ab03      	add	r3, sp, #12
 80097d4:	9300      	str	r3, [sp, #0]
 80097d6:	462a      	mov	r2, r5
 80097d8:	4b12      	ldr	r3, [pc, #72]	; (8009824 <_vfiprintf_r+0x22c>)
 80097da:	a904      	add	r1, sp, #16
 80097dc:	4630      	mov	r0, r6
 80097de:	f7fb ff3f 	bl	8005660 <_printf_float>
 80097e2:	4607      	mov	r7, r0
 80097e4:	1c78      	adds	r0, r7, #1
 80097e6:	d1d6      	bne.n	8009796 <_vfiprintf_r+0x19e>
 80097e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80097ea:	07d9      	lsls	r1, r3, #31
 80097ec:	d405      	bmi.n	80097fa <_vfiprintf_r+0x202>
 80097ee:	89ab      	ldrh	r3, [r5, #12]
 80097f0:	059a      	lsls	r2, r3, #22
 80097f2:	d402      	bmi.n	80097fa <_vfiprintf_r+0x202>
 80097f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80097f6:	f7fc fe85 	bl	8006504 <__retarget_lock_release_recursive>
 80097fa:	89ab      	ldrh	r3, [r5, #12]
 80097fc:	065b      	lsls	r3, r3, #25
 80097fe:	f53f af1d 	bmi.w	800963c <_vfiprintf_r+0x44>
 8009802:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009804:	e71c      	b.n	8009640 <_vfiprintf_r+0x48>
 8009806:	ab03      	add	r3, sp, #12
 8009808:	9300      	str	r3, [sp, #0]
 800980a:	462a      	mov	r2, r5
 800980c:	4b05      	ldr	r3, [pc, #20]	; (8009824 <_vfiprintf_r+0x22c>)
 800980e:	a904      	add	r1, sp, #16
 8009810:	4630      	mov	r0, r6
 8009812:	f7fc f9ad 	bl	8005b70 <_printf_i>
 8009816:	e7e4      	b.n	80097e2 <_vfiprintf_r+0x1ea>
 8009818:	08009ed9 	.word	0x08009ed9
 800981c:	08009ee3 	.word	0x08009ee3
 8009820:	08005661 	.word	0x08005661
 8009824:	080095d5 	.word	0x080095d5
 8009828:	08009edf 	.word	0x08009edf

0800982c <__swbuf_r>:
 800982c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800982e:	460e      	mov	r6, r1
 8009830:	4614      	mov	r4, r2
 8009832:	4605      	mov	r5, r0
 8009834:	b118      	cbz	r0, 800983e <__swbuf_r+0x12>
 8009836:	6a03      	ldr	r3, [r0, #32]
 8009838:	b90b      	cbnz	r3, 800983e <__swbuf_r+0x12>
 800983a:	f7fc fd4b 	bl	80062d4 <__sinit>
 800983e:	69a3      	ldr	r3, [r4, #24]
 8009840:	60a3      	str	r3, [r4, #8]
 8009842:	89a3      	ldrh	r3, [r4, #12]
 8009844:	071a      	lsls	r2, r3, #28
 8009846:	d525      	bpl.n	8009894 <__swbuf_r+0x68>
 8009848:	6923      	ldr	r3, [r4, #16]
 800984a:	b31b      	cbz	r3, 8009894 <__swbuf_r+0x68>
 800984c:	6823      	ldr	r3, [r4, #0]
 800984e:	6922      	ldr	r2, [r4, #16]
 8009850:	1a98      	subs	r0, r3, r2
 8009852:	6963      	ldr	r3, [r4, #20]
 8009854:	b2f6      	uxtb	r6, r6
 8009856:	4283      	cmp	r3, r0
 8009858:	4637      	mov	r7, r6
 800985a:	dc04      	bgt.n	8009866 <__swbuf_r+0x3a>
 800985c:	4621      	mov	r1, r4
 800985e:	4628      	mov	r0, r5
 8009860:	f7ff fa2c 	bl	8008cbc <_fflush_r>
 8009864:	b9e0      	cbnz	r0, 80098a0 <__swbuf_r+0x74>
 8009866:	68a3      	ldr	r3, [r4, #8]
 8009868:	3b01      	subs	r3, #1
 800986a:	60a3      	str	r3, [r4, #8]
 800986c:	6823      	ldr	r3, [r4, #0]
 800986e:	1c5a      	adds	r2, r3, #1
 8009870:	6022      	str	r2, [r4, #0]
 8009872:	701e      	strb	r6, [r3, #0]
 8009874:	6962      	ldr	r2, [r4, #20]
 8009876:	1c43      	adds	r3, r0, #1
 8009878:	429a      	cmp	r2, r3
 800987a:	d004      	beq.n	8009886 <__swbuf_r+0x5a>
 800987c:	89a3      	ldrh	r3, [r4, #12]
 800987e:	07db      	lsls	r3, r3, #31
 8009880:	d506      	bpl.n	8009890 <__swbuf_r+0x64>
 8009882:	2e0a      	cmp	r6, #10
 8009884:	d104      	bne.n	8009890 <__swbuf_r+0x64>
 8009886:	4621      	mov	r1, r4
 8009888:	4628      	mov	r0, r5
 800988a:	f7ff fa17 	bl	8008cbc <_fflush_r>
 800988e:	b938      	cbnz	r0, 80098a0 <__swbuf_r+0x74>
 8009890:	4638      	mov	r0, r7
 8009892:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009894:	4621      	mov	r1, r4
 8009896:	4628      	mov	r0, r5
 8009898:	f000 f806 	bl	80098a8 <__swsetup_r>
 800989c:	2800      	cmp	r0, #0
 800989e:	d0d5      	beq.n	800984c <__swbuf_r+0x20>
 80098a0:	f04f 37ff 	mov.w	r7, #4294967295
 80098a4:	e7f4      	b.n	8009890 <__swbuf_r+0x64>
	...

080098a8 <__swsetup_r>:
 80098a8:	b538      	push	{r3, r4, r5, lr}
 80098aa:	4b2a      	ldr	r3, [pc, #168]	; (8009954 <__swsetup_r+0xac>)
 80098ac:	4605      	mov	r5, r0
 80098ae:	6818      	ldr	r0, [r3, #0]
 80098b0:	460c      	mov	r4, r1
 80098b2:	b118      	cbz	r0, 80098bc <__swsetup_r+0x14>
 80098b4:	6a03      	ldr	r3, [r0, #32]
 80098b6:	b90b      	cbnz	r3, 80098bc <__swsetup_r+0x14>
 80098b8:	f7fc fd0c 	bl	80062d4 <__sinit>
 80098bc:	89a3      	ldrh	r3, [r4, #12]
 80098be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80098c2:	0718      	lsls	r0, r3, #28
 80098c4:	d422      	bmi.n	800990c <__swsetup_r+0x64>
 80098c6:	06d9      	lsls	r1, r3, #27
 80098c8:	d407      	bmi.n	80098da <__swsetup_r+0x32>
 80098ca:	2309      	movs	r3, #9
 80098cc:	602b      	str	r3, [r5, #0]
 80098ce:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80098d2:	81a3      	strh	r3, [r4, #12]
 80098d4:	f04f 30ff 	mov.w	r0, #4294967295
 80098d8:	e034      	b.n	8009944 <__swsetup_r+0x9c>
 80098da:	0758      	lsls	r0, r3, #29
 80098dc:	d512      	bpl.n	8009904 <__swsetup_r+0x5c>
 80098de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80098e0:	b141      	cbz	r1, 80098f4 <__swsetup_r+0x4c>
 80098e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80098e6:	4299      	cmp	r1, r3
 80098e8:	d002      	beq.n	80098f0 <__swsetup_r+0x48>
 80098ea:	4628      	mov	r0, r5
 80098ec:	f7fd fc08 	bl	8007100 <_free_r>
 80098f0:	2300      	movs	r3, #0
 80098f2:	6363      	str	r3, [r4, #52]	; 0x34
 80098f4:	89a3      	ldrh	r3, [r4, #12]
 80098f6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80098fa:	81a3      	strh	r3, [r4, #12]
 80098fc:	2300      	movs	r3, #0
 80098fe:	6063      	str	r3, [r4, #4]
 8009900:	6923      	ldr	r3, [r4, #16]
 8009902:	6023      	str	r3, [r4, #0]
 8009904:	89a3      	ldrh	r3, [r4, #12]
 8009906:	f043 0308 	orr.w	r3, r3, #8
 800990a:	81a3      	strh	r3, [r4, #12]
 800990c:	6923      	ldr	r3, [r4, #16]
 800990e:	b94b      	cbnz	r3, 8009924 <__swsetup_r+0x7c>
 8009910:	89a3      	ldrh	r3, [r4, #12]
 8009912:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009916:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800991a:	d003      	beq.n	8009924 <__swsetup_r+0x7c>
 800991c:	4621      	mov	r1, r4
 800991e:	4628      	mov	r0, r5
 8009920:	f000 f884 	bl	8009a2c <__smakebuf_r>
 8009924:	89a0      	ldrh	r0, [r4, #12]
 8009926:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800992a:	f010 0301 	ands.w	r3, r0, #1
 800992e:	d00a      	beq.n	8009946 <__swsetup_r+0x9e>
 8009930:	2300      	movs	r3, #0
 8009932:	60a3      	str	r3, [r4, #8]
 8009934:	6963      	ldr	r3, [r4, #20]
 8009936:	425b      	negs	r3, r3
 8009938:	61a3      	str	r3, [r4, #24]
 800993a:	6923      	ldr	r3, [r4, #16]
 800993c:	b943      	cbnz	r3, 8009950 <__swsetup_r+0xa8>
 800993e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009942:	d1c4      	bne.n	80098ce <__swsetup_r+0x26>
 8009944:	bd38      	pop	{r3, r4, r5, pc}
 8009946:	0781      	lsls	r1, r0, #30
 8009948:	bf58      	it	pl
 800994a:	6963      	ldrpl	r3, [r4, #20]
 800994c:	60a3      	str	r3, [r4, #8]
 800994e:	e7f4      	b.n	800993a <__swsetup_r+0x92>
 8009950:	2000      	movs	r0, #0
 8009952:	e7f7      	b.n	8009944 <__swsetup_r+0x9c>
 8009954:	20000064 	.word	0x20000064

08009958 <_raise_r>:
 8009958:	291f      	cmp	r1, #31
 800995a:	b538      	push	{r3, r4, r5, lr}
 800995c:	4604      	mov	r4, r0
 800995e:	460d      	mov	r5, r1
 8009960:	d904      	bls.n	800996c <_raise_r+0x14>
 8009962:	2316      	movs	r3, #22
 8009964:	6003      	str	r3, [r0, #0]
 8009966:	f04f 30ff 	mov.w	r0, #4294967295
 800996a:	bd38      	pop	{r3, r4, r5, pc}
 800996c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800996e:	b112      	cbz	r2, 8009976 <_raise_r+0x1e>
 8009970:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009974:	b94b      	cbnz	r3, 800998a <_raise_r+0x32>
 8009976:	4620      	mov	r0, r4
 8009978:	f000 f830 	bl	80099dc <_getpid_r>
 800997c:	462a      	mov	r2, r5
 800997e:	4601      	mov	r1, r0
 8009980:	4620      	mov	r0, r4
 8009982:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009986:	f000 b817 	b.w	80099b8 <_kill_r>
 800998a:	2b01      	cmp	r3, #1
 800998c:	d00a      	beq.n	80099a4 <_raise_r+0x4c>
 800998e:	1c59      	adds	r1, r3, #1
 8009990:	d103      	bne.n	800999a <_raise_r+0x42>
 8009992:	2316      	movs	r3, #22
 8009994:	6003      	str	r3, [r0, #0]
 8009996:	2001      	movs	r0, #1
 8009998:	e7e7      	b.n	800996a <_raise_r+0x12>
 800999a:	2400      	movs	r4, #0
 800999c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80099a0:	4628      	mov	r0, r5
 80099a2:	4798      	blx	r3
 80099a4:	2000      	movs	r0, #0
 80099a6:	e7e0      	b.n	800996a <_raise_r+0x12>

080099a8 <raise>:
 80099a8:	4b02      	ldr	r3, [pc, #8]	; (80099b4 <raise+0xc>)
 80099aa:	4601      	mov	r1, r0
 80099ac:	6818      	ldr	r0, [r3, #0]
 80099ae:	f7ff bfd3 	b.w	8009958 <_raise_r>
 80099b2:	bf00      	nop
 80099b4:	20000064 	.word	0x20000064

080099b8 <_kill_r>:
 80099b8:	b538      	push	{r3, r4, r5, lr}
 80099ba:	4d07      	ldr	r5, [pc, #28]	; (80099d8 <_kill_r+0x20>)
 80099bc:	2300      	movs	r3, #0
 80099be:	4604      	mov	r4, r0
 80099c0:	4608      	mov	r0, r1
 80099c2:	4611      	mov	r1, r2
 80099c4:	602b      	str	r3, [r5, #0]
 80099c6:	f7f7 faa9 	bl	8000f1c <_kill>
 80099ca:	1c43      	adds	r3, r0, #1
 80099cc:	d102      	bne.n	80099d4 <_kill_r+0x1c>
 80099ce:	682b      	ldr	r3, [r5, #0]
 80099d0:	b103      	cbz	r3, 80099d4 <_kill_r+0x1c>
 80099d2:	6023      	str	r3, [r4, #0]
 80099d4:	bd38      	pop	{r3, r4, r5, pc}
 80099d6:	bf00      	nop
 80099d8:	200004a8 	.word	0x200004a8

080099dc <_getpid_r>:
 80099dc:	f7f7 ba96 	b.w	8000f0c <_getpid>

080099e0 <__swhatbuf_r>:
 80099e0:	b570      	push	{r4, r5, r6, lr}
 80099e2:	460c      	mov	r4, r1
 80099e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099e8:	2900      	cmp	r1, #0
 80099ea:	b096      	sub	sp, #88	; 0x58
 80099ec:	4615      	mov	r5, r2
 80099ee:	461e      	mov	r6, r3
 80099f0:	da0d      	bge.n	8009a0e <__swhatbuf_r+0x2e>
 80099f2:	89a3      	ldrh	r3, [r4, #12]
 80099f4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80099f8:	f04f 0100 	mov.w	r1, #0
 80099fc:	bf0c      	ite	eq
 80099fe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009a02:	2340      	movne	r3, #64	; 0x40
 8009a04:	2000      	movs	r0, #0
 8009a06:	6031      	str	r1, [r6, #0]
 8009a08:	602b      	str	r3, [r5, #0]
 8009a0a:	b016      	add	sp, #88	; 0x58
 8009a0c:	bd70      	pop	{r4, r5, r6, pc}
 8009a0e:	466a      	mov	r2, sp
 8009a10:	f000 f848 	bl	8009aa4 <_fstat_r>
 8009a14:	2800      	cmp	r0, #0
 8009a16:	dbec      	blt.n	80099f2 <__swhatbuf_r+0x12>
 8009a18:	9901      	ldr	r1, [sp, #4]
 8009a1a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009a1e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009a22:	4259      	negs	r1, r3
 8009a24:	4159      	adcs	r1, r3
 8009a26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a2a:	e7eb      	b.n	8009a04 <__swhatbuf_r+0x24>

08009a2c <__smakebuf_r>:
 8009a2c:	898b      	ldrh	r3, [r1, #12]
 8009a2e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009a30:	079d      	lsls	r5, r3, #30
 8009a32:	4606      	mov	r6, r0
 8009a34:	460c      	mov	r4, r1
 8009a36:	d507      	bpl.n	8009a48 <__smakebuf_r+0x1c>
 8009a38:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009a3c:	6023      	str	r3, [r4, #0]
 8009a3e:	6123      	str	r3, [r4, #16]
 8009a40:	2301      	movs	r3, #1
 8009a42:	6163      	str	r3, [r4, #20]
 8009a44:	b002      	add	sp, #8
 8009a46:	bd70      	pop	{r4, r5, r6, pc}
 8009a48:	ab01      	add	r3, sp, #4
 8009a4a:	466a      	mov	r2, sp
 8009a4c:	f7ff ffc8 	bl	80099e0 <__swhatbuf_r>
 8009a50:	9900      	ldr	r1, [sp, #0]
 8009a52:	4605      	mov	r5, r0
 8009a54:	4630      	mov	r0, r6
 8009a56:	f7fd fbc7 	bl	80071e8 <_malloc_r>
 8009a5a:	b948      	cbnz	r0, 8009a70 <__smakebuf_r+0x44>
 8009a5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a60:	059a      	lsls	r2, r3, #22
 8009a62:	d4ef      	bmi.n	8009a44 <__smakebuf_r+0x18>
 8009a64:	f023 0303 	bic.w	r3, r3, #3
 8009a68:	f043 0302 	orr.w	r3, r3, #2
 8009a6c:	81a3      	strh	r3, [r4, #12]
 8009a6e:	e7e3      	b.n	8009a38 <__smakebuf_r+0xc>
 8009a70:	89a3      	ldrh	r3, [r4, #12]
 8009a72:	6020      	str	r0, [r4, #0]
 8009a74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a78:	81a3      	strh	r3, [r4, #12]
 8009a7a:	9b00      	ldr	r3, [sp, #0]
 8009a7c:	6163      	str	r3, [r4, #20]
 8009a7e:	9b01      	ldr	r3, [sp, #4]
 8009a80:	6120      	str	r0, [r4, #16]
 8009a82:	b15b      	cbz	r3, 8009a9c <__smakebuf_r+0x70>
 8009a84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a88:	4630      	mov	r0, r6
 8009a8a:	f000 f81d 	bl	8009ac8 <_isatty_r>
 8009a8e:	b128      	cbz	r0, 8009a9c <__smakebuf_r+0x70>
 8009a90:	89a3      	ldrh	r3, [r4, #12]
 8009a92:	f023 0303 	bic.w	r3, r3, #3
 8009a96:	f043 0301 	orr.w	r3, r3, #1
 8009a9a:	81a3      	strh	r3, [r4, #12]
 8009a9c:	89a3      	ldrh	r3, [r4, #12]
 8009a9e:	431d      	orrs	r5, r3
 8009aa0:	81a5      	strh	r5, [r4, #12]
 8009aa2:	e7cf      	b.n	8009a44 <__smakebuf_r+0x18>

08009aa4 <_fstat_r>:
 8009aa4:	b538      	push	{r3, r4, r5, lr}
 8009aa6:	4d07      	ldr	r5, [pc, #28]	; (8009ac4 <_fstat_r+0x20>)
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	4604      	mov	r4, r0
 8009aac:	4608      	mov	r0, r1
 8009aae:	4611      	mov	r1, r2
 8009ab0:	602b      	str	r3, [r5, #0]
 8009ab2:	f7f7 fa92 	bl	8000fda <_fstat>
 8009ab6:	1c43      	adds	r3, r0, #1
 8009ab8:	d102      	bne.n	8009ac0 <_fstat_r+0x1c>
 8009aba:	682b      	ldr	r3, [r5, #0]
 8009abc:	b103      	cbz	r3, 8009ac0 <_fstat_r+0x1c>
 8009abe:	6023      	str	r3, [r4, #0]
 8009ac0:	bd38      	pop	{r3, r4, r5, pc}
 8009ac2:	bf00      	nop
 8009ac4:	200004a8 	.word	0x200004a8

08009ac8 <_isatty_r>:
 8009ac8:	b538      	push	{r3, r4, r5, lr}
 8009aca:	4d06      	ldr	r5, [pc, #24]	; (8009ae4 <_isatty_r+0x1c>)
 8009acc:	2300      	movs	r3, #0
 8009ace:	4604      	mov	r4, r0
 8009ad0:	4608      	mov	r0, r1
 8009ad2:	602b      	str	r3, [r5, #0]
 8009ad4:	f7f7 fa91 	bl	8000ffa <_isatty>
 8009ad8:	1c43      	adds	r3, r0, #1
 8009ada:	d102      	bne.n	8009ae2 <_isatty_r+0x1a>
 8009adc:	682b      	ldr	r3, [r5, #0]
 8009ade:	b103      	cbz	r3, 8009ae2 <_isatty_r+0x1a>
 8009ae0:	6023      	str	r3, [r4, #0]
 8009ae2:	bd38      	pop	{r3, r4, r5, pc}
 8009ae4:	200004a8 	.word	0x200004a8

08009ae8 <_init>:
 8009ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aea:	bf00      	nop
 8009aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009aee:	bc08      	pop	{r3}
 8009af0:	469e      	mov	lr, r3
 8009af2:	4770      	bx	lr

08009af4 <_fini>:
 8009af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009af6:	bf00      	nop
 8009af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009afa:	bc08      	pop	{r3}
 8009afc:	469e      	mov	lr, r3
 8009afe:	4770      	bx	lr
