#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Oct 28 14:54:52 2024
# Process ID: 136445
# Current directory: /home/max/HDL/fpga_invaders/fpga_invaders.runs/synth_1
# Command line: vivado -log fpga_invaders.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_invaders.tcl
# Log file: /home/max/HDL/fpga_invaders/fpga_invaders.runs/synth_1/fpga_invaders.vds
# Journal file: /home/max/HDL/fpga_invaders/fpga_invaders.runs/synth_1/vivado.jou
# Running On: pavilion-e79168, OS: Linux, CPU Frequency: 2736.606 MHz, CPU Physical cores: 4, Host memory: 16524 MB
#-----------------------------------------------------------
source fpga_invaders.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1383.043 ; gain = 60.836 ; free physical = 3356 ; free virtual = 11205
Command: read_checkpoint -auto_incremental -incremental /home/max/HDL/fpga_invaders/fpga_invaders.srcs/utils_1/imports/synth_1/i2c_test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/max/HDL/fpga_invaders/fpga_invaders.srcs/utils_1/imports/synth_1/i2c_test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fpga_invaders -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 136480
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2126.703 ; gain = 407.715 ; free physical = 2317 ; free virtual = 10166
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga_invaders' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/fpga_invaders.sv:23]
INFO: [Synth 8-6157] synthesizing module 'init_command_rom' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/init_command_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'init_command_rom' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/init_command_rom.sv:22]
INFO: [Synth 8-6157] synthesizing module 'i2c_controller_debug' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_controller_debug.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_controller_debug.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_controller_debug.v:176]
INFO: [Synth 8-6155] done synthesizing module 'i2c_controller_debug' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_controller_debug.v:4]
INFO: [Synth 8-6157] synthesizing module 'game_controller' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/new/collision_checker.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'collision_checker' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/new/collision_checker.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:140]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:141]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:140]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:141]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:140]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:141]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:140]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:141]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:140]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:141]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:140]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:141]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:140]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:141]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:140]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:141]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:140]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:141]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:140]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:141]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:140]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:141]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:140]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:141]
INFO: [Synth 8-6157] synthesizing module 'drawer' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/drawer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'init_screen_rom' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/init_screen_rom.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'init_screen_rom' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/init_screen_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'win_screen_rom' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/win_screen_rom.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'win_screen_rom' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/win_screen_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lose_screen_rom' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/lose_screen_rom.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'lose_screen_rom' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/lose_screen_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'player_texture_rom' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/player_texture_rom.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'player_texture_rom' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/player_texture_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'enemy_texture_rom_1_1' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/enemy_texture_rom_1_1.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'enemy_texture_rom_1_1' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/enemy_texture_rom_1_1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'enemy_texture_rom_1_2' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/enemy_texture_rom_1_2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'enemy_texture_rom_1_2' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/enemy_texture_rom_1_2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'enemy_texture_rom_2_1' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/enemy_texture_rom_2_1.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'enemy_texture_rom_2_1' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/enemy_texture_rom_2_1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'enemy_texture_rom_2_2' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/enemy_texture_rom_2_2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'enemy_texture_rom_2_2' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/enemy_texture_rom_2_2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'enemy_texture_rom_3_1' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/enemy_texture_rom_3_1.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'enemy_texture_rom_3_1' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/enemy_texture_rom_3_1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'enemy_texture_rom_3_2' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/enemy_texture_rom_3_2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'enemy_texture_rom_3_2' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/enemy_texture_rom_3_2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'video_ram' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/new/vram.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'video_ram' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/new/vram.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/drawer.sv:245]
INFO: [Synth 8-155] case statement is not full and has no default [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/drawer.sv:229]
INFO: [Synth 8-6155] done synthesizing module 'drawer' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/drawer.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (8) of module 'collision_checker' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:156]
INFO: [Synth 8-6157] synthesizing module 'prng_lfsr' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/new/prng_lfsr.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'prng_lfsr' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/new/prng_lfsr.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:181]
INFO: [Synth 8-6155] done synthesizing module 'game_controller' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:23]
WARNING: [Synth 8-7071] port 'is_win' of module 'game_controller' is unconnected for instance 'gc' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/fpga_invaders.sv:83]
WARNING: [Synth 8-7071] port 'is_lost' of module 'game_controller' is unconnected for instance 'gc' [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/fpga_invaders.sv:83]
WARNING: [Synth 8-7023] instance 'gc' of module 'game_controller' has 10 connections declared, but only 8 given [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/fpga_invaders.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'fpga_invaders' (0#1) [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/fpga_invaders.sv:23]
WARNING: [Synth 8-7137] Register saved_addr_reg in module i2c_controller_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_controller_debug.v:109]
WARNING: [Synth 8-7137] Register saved_data_reg in module i2c_controller_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_controller_debug.v:110]
WARNING: [Synth 8-7137] Register saved_data_2_reg in module i2c_controller_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_controller_debug.v:111]
WARNING: [Synth 8-7137] Register counter_reg in module i2c_controller_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_controller_debug.v:117]
WARNING: [Synth 8-7137] Register data_out_reg in module i2c_controller_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/i2c_controller_debug.v:155]
WARNING: [Synth 8-3848] Net is_win in module/entity game_controller does not have driver. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:32]
WARNING: [Synth 8-3848] Net is_lost in module/entity game_controller does not have driver. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/sources_1/imports/new/game_controller.sv:33]
WARNING: [Synth 8-7129] Port reset_n in module prng_lfsr is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable in module prng_lfsr is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[15] in module prng_lfsr is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[14] in module prng_lfsr is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[13] in module prng_lfsr is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[12] in module prng_lfsr is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[11] in module prng_lfsr is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[10] in module prng_lfsr is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[9] in module prng_lfsr is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[8] in module prng_lfsr is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[7] in module prng_lfsr is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[6] in module prng_lfsr is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[5] in module prng_lfsr is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[4] in module prng_lfsr is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[3] in module prng_lfsr is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[2] in module prng_lfsr is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[1] in module prng_lfsr is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[0] in module prng_lfsr is either unconnected or has no load
WARNING: [Synth 8-7129] Port turn_off in module collision_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[15] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[14] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[13] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[12] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[11] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_out[15] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_out[14] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_out[13] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_out[12] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_out[11] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_out2[15] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_out2[14] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_out2[13] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_out2[12] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_out2[11] in module video_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_win in module game_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_lost in module game_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[7] in module init_command_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[6] in module init_command_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[5] in module init_command_rom is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2249.672 ; gain = 530.684 ; free physical = 2166 ; free virtual = 10017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2267.484 ; gain = 548.496 ; free physical = 2166 ; free virtual = 10017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2267.484 ; gain = 548.496 ; free physical = 2166 ; free virtual = 10017
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2267.484 ; gain = 0.000 ; free physical = 2166 ; free virtual = 10017
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_invaders_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_invaders_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2401.234 ; gain = 0.000 ; free physical = 2161 ; free virtual = 10012
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2401.270 ; gain = 0.000 ; free physical = 2161 ; free virtual = 10012
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2401.270 ; gain = 682.281 ; free physical = 2153 ; free virtual = 10005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2401.270 ; gain = 682.281 ; free physical = 2153 ; free virtual = 10005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2401.270 ; gain = 682.281 ; free physical = 2153 ; free virtual = 10005
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_controller_debug'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                      00000000010 |                         00000000
                   START |                      01000000000 |                         00000001
                 ADDRESS |                      00010000000 |                         00000010
                READ_ACK |                      00000010000 |                         00000011
              WRITE_DATA |                      00000100000 |                         00000100
               READ_ACK2 |                      00001000000 |                         00001010
             WRITE_DATA2 |                      00100000000 |                         00001001
               READ_ACK3 |                      10000000000 |                         00000111
                    STOP |                      00000000001 |                         00001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_controller_debug'
INFO: [Synth 8-3971] The signal "video_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2401.270 ; gain = 682.281 ; free physical = 2090 ; free virtual = 9942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 11    
	   4 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 4     
	   3 Input    9 Bit       Adders := 26    
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 36    
	   3 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 19    
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 8     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 26    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 33    
+---RAMs : 
	              16K Bit	(2048 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 419   
	   6 Input   32 Bit        Muxes := 10    
	   2 Input   18 Bit        Muxes := 10    
	   2 Input   16 Bit        Muxes := 10    
	   5 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 4     
	   6 Input   12 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 6     
	   9 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 38    
	   9 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 3     
	   6 Input    5 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 499   
	   5 Input    1 Bit        Muxes := 24    
	   4 Input    1 Bit        Muxes := 21    
	   9 Input    1 Bit        Muxes := 9     
	   6 Input    1 Bit        Muxes := 20    
	  10 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3971] The signal "gci_1/drw/vram/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 2401.270 ; gain = 682.281 ; free physical = 2109 ; free virtual = 9977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------------+-----------------+---------------+----------------+
|Module Name           | RTL Object      | Depth x Width | Implemented As | 
+----------------------+-----------------+---------------+----------------+
|init_command_rom      | rom_init        | 32x8          | LUT            | 
|init_screen_rom       | rom             | 1024x8        | LUT            | 
|win_screen_rom        | rom             | 1024x8        | LUT            | 
|lose_screen_rom       | rom             | 1024x8        | LUT            | 
|enemy_texture_rom_1_1 | rom             | 32x8          | LUT            | 
|enemy_texture_rom_1_2 | rom             | 32x8          | LUT            | 
|enemy_texture_rom_2_1 | rom             | 32x8          | LUT            | 
|enemy_texture_rom_2_2 | rom             | 32x8          | LUT            | 
|enemy_texture_rom_3_1 | rom             | 32x8          | LUT            | 
|enemy_texture_rom_3_2 | rom             | 32x6          | LUT            | 
|init_screen_rom       | p_0_out         | 1024x8        | LUT            | 
|win_screen_rom        | p_0_out         | 1024x8        | LUT            | 
|lose_screen_rom       | p_0_out         | 1024x8        | LUT            | 
|drawer                | p_0_out         | 32x8          | LUT            | 
|drawer                | p_0_out         | 32x8          | LUT            | 
|drawer                | p_0_out         | 32x8          | LUT            | 
|drawer                | p_0_out         | 32x8          | LUT            | 
|drawer                | p_0_out         | 32x8          | LUT            | 
|drawer                | p_0_out         | 32x6          | LUT            | 
|fpga_invaders         | ic_rom/rom_init | 32x8          | LUT            | 
+----------------------+-----------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 2401.270 ; gain = 682.281 ; free physical = 2108 ; free virtual = 9977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2401.270 ; gain = 682.281 ; free physical = 2108 ; free virtual = 9977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
-------NONE-------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance gc/drw/vram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gc/drw/vram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2401.270 ; gain = 682.281 ; free physical = 2108 ; free virtual = 9977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 2401.270 ; gain = 682.281 ; free physical = 2108 ; free virtual = 9977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 2401.270 ; gain = 682.281 ; free physical = 2108 ; free virtual = 9977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 2401.270 ; gain = 682.281 ; free physical = 2108 ; free virtual = 9977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 2401.270 ; gain = 682.281 ; free physical = 2108 ; free virtual = 9977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 2401.270 ; gain = 682.281 ; free physical = 2108 ; free virtual = 9977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 2401.270 ; gain = 682.281 ; free physical = 2108 ; free virtual = 9977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fpga_invaders | gc/rng/lfsr_reg[10] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |   168|
|3     |LUT1     |    52|
|4     |LUT2     |   407|
|5     |LUT3     |   254|
|6     |LUT4     |   344|
|7     |LUT5     |   332|
|8     |LUT6     |  1504|
|9     |MUXF7    |    63|
|10    |MUXF8    |    11|
|11    |RAMB18E1 |     2|
|12    |SRL16E   |     1|
|13    |FDCE     |    10|
|14    |FDPE     |     2|
|15    |FDRE     |   598|
|16    |FDSE     |    26|
|17    |IBUF     |     5|
|18    |IOBUF    |     1|
|19    |OBUF     |    11|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 2401.270 ; gain = 682.281 ; free physical = 2108 ; free virtual = 9977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2401.270 ; gain = 548.496 ; free physical = 2108 ; free virtual = 9977
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2401.270 ; gain = 682.281 ; free physical = 2108 ; free virtual = 9977
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2401.270 ; gain = 0.000 ; free physical = 2401 ; free virtual = 10270
INFO: [Netlist 29-17] Analyzing 245 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2401.270 ; gain = 0.000 ; free physical = 2403 ; free virtual = 10271
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete | Checksum: 7cd048d3
INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:57 . Memory (MB): peak = 2401.270 ; gain = 1014.258 ; free physical = 2402 ; free virtual = 10271
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2009.441; main = 1678.924; forked = 379.242
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3369.824; main = 2401.238; forked = 1000.602
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2425.246 ; gain = 0.000 ; free physical = 2402 ; free virtual = 10271
INFO: [Common 17-1381] The checkpoint '/home/max/HDL/fpga_invaders/fpga_invaders.runs/synth_1/fpga_invaders.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_invaders_utilization_synth.rpt -pb fpga_invaders_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 14:56:00 2024...
