# compile vhdl design source files
vhdl xil_defaultlib  "../../../conv_2_controller.srcs/sources_1/ip/filter_rom/filter_rom_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../conv_2_controller.srcs/sources_1/ip/fifo_64/fifo_64_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../../../../Maia/vhdl/conv_2/conv_2.srcs/sources_1/ip/fifo_16/fifo_16_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../../../../Maia/vhdl/source/conv2_controller.vhd"
vhdl xil_defaultlib  "../../../../conv/conv.srcs/sources_1/new/mux2_1.vhd"
vhdl xil_defaultlib  "../../../conv_2_controller.srcs/sim_1/new/conv2_controller_tb.vhd"

# Do not sort compile order
nosort
