Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat May 16 04:19:56 2020
| Host         : ESL16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: PromptCounter/tmp_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PromptCounter/tmp_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PromptCounter/tmp_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PromptCounter/tmp_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: bit_counter0/tmpD_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: bit_counter1/tmpD_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bit_counter2/tmpD_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: count_divider/out_clock_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: current_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: prompt_divider/out_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.924        0.000                      0                  104        0.257        0.000                      0                  104        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.924        0.000                      0                  104        0.257        0.000                      0                  104        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 prompt_divider/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_divider/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.719ns (23.591%)  route 2.329ns (76.409%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 13.990 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.313     4.245    prompt_divider/out_clock_reg_0
    SLICE_X7Y84          FDCE                                         r  prompt_divider/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.313     4.558 f  prompt_divider/count_reg[8]/Q
                         net (fo=3, routed)           1.024     5.582    prompt_divider/count[8]
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.212     5.794 r  prompt_divider/count[26]_i_5/O
                         net (fo=1, routed)           0.197     5.991    prompt_divider/count[26]_i_5_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.097     6.088 r  prompt_divider/count[26]_i_2/O
                         net (fo=28, routed)          1.107     7.195    prompt_divider/count[26]_i_2_n_0
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.097     7.292 r  prompt_divider/count[17]_i_1/O
                         net (fo=1, routed)           0.000     7.292    prompt_divider/count[17]_i_1_n_0
    SLICE_X7Y85          FDCE                                         r  prompt_divider/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.212    13.990    prompt_divider/out_clock_reg_0
    SLICE_X7Y85          FDCE                                         r  prompt_divider/count_reg[17]/C
                         clock pessimism              0.232    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X7Y85          FDCE (Setup_fdce_C_D)        0.030    14.216    prompt_divider/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 prompt_divider/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_divider/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.723ns (23.691%)  route 2.329ns (76.309%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 13.990 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.313     4.245    prompt_divider/out_clock_reg_0
    SLICE_X7Y84          FDCE                                         r  prompt_divider/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.313     4.558 f  prompt_divider/count_reg[8]/Q
                         net (fo=3, routed)           1.024     5.582    prompt_divider/count[8]
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.212     5.794 r  prompt_divider/count[26]_i_5/O
                         net (fo=1, routed)           0.197     5.991    prompt_divider/count[26]_i_5_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.097     6.088 r  prompt_divider/count[26]_i_2/O
                         net (fo=28, routed)          1.107     7.195    prompt_divider/count[26]_i_2_n_0
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.101     7.296 r  prompt_divider/count[5]_i_1/O
                         net (fo=1, routed)           0.000     7.296    prompt_divider/count[5]_i_1_n_0
    SLICE_X7Y85          FDCE                                         r  prompt_divider/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.212    13.990    prompt_divider/out_clock_reg_0
    SLICE_X7Y85          FDCE                                         r  prompt_divider/count_reg[5]/C
                         clock pessimism              0.232    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X7Y85          FDCE (Setup_fdce_C_D)        0.064    14.250    prompt_divider/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             6.995ns  (required time - arrival time)
  Source:                 count_divider/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_divider/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 1.556ns (52.342%)  route 1.417ns (47.658%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.322     4.254    count_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  count_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.313     4.567 r  count_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.719     5.286    count_divider/count_reg_n_0_[1]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.610     5.896 r  count_divider/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.896    count_divider/count0_carry_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.985 r  count_divider/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.985    count_divider/count0_carry__0_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.074 r  count_divider/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.074    count_divider/count0_carry__1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.304 r  count_divider/count0_carry__2/O[1]
                         net (fo=1, routed)           0.698     7.001    count_divider/count0_carry__2_n_6
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.225     7.226 r  count_divider/count[14]_i_1__0/O
                         net (fo=1, routed)           0.000     7.226    count_divider/count[14]_i_1__0_n_0
    SLICE_X1Y91          FDCE                                         r  count_divider/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.219    13.997    count_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  count_divider/count_reg[14]/C
                         clock pessimism              0.230    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X1Y91          FDCE (Setup_fdce_C_D)        0.030    14.221    count_divider/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.221    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  6.995    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 disp_divider/clk_ctr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.535ns (20.437%)  route 2.083ns (79.562%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.319     4.251    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  disp_divider/clk_ctr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.341     4.592 f  disp_divider/clk_ctr_reg[23]/Q
                         net (fo=2, routed)           0.615     5.206    disp_divider/clk_ctr_reg[23]
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.097     5.303 r  disp_divider/clk_ctr[0]_i_4/O
                         net (fo=1, routed)           0.690     5.993    disp_divider/clk_ctr[0]_i_4_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I1_O)        0.097     6.090 r  disp_divider/clk_ctr[0]_i_1/O
                         net (fo=30, routed)          0.778     6.868    disp_divider/clear
    SLICE_X3Y90          FDRE                                         r  disp_divider/clk_ctr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.219    13.997    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  disp_divider/clk_ctr_reg[24]/C
                         clock pessimism              0.230    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.314    13.877    disp_divider/clk_ctr_reg[24]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 disp_divider/clk_ctr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.535ns (20.437%)  route 2.083ns (79.562%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.319     4.251    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  disp_divider/clk_ctr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.341     4.592 f  disp_divider/clk_ctr_reg[23]/Q
                         net (fo=2, routed)           0.615     5.206    disp_divider/clk_ctr_reg[23]
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.097     5.303 r  disp_divider/clk_ctr[0]_i_4/O
                         net (fo=1, routed)           0.690     5.993    disp_divider/clk_ctr[0]_i_4_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I1_O)        0.097     6.090 r  disp_divider/clk_ctr[0]_i_1/O
                         net (fo=30, routed)          0.778     6.868    disp_divider/clear
    SLICE_X3Y90          FDRE                                         r  disp_divider/clk_ctr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.219    13.997    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  disp_divider/clk_ctr_reg[25]/C
                         clock pessimism              0.230    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.314    13.877    disp_divider/clk_ctr_reg[25]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 disp_divider/clk_ctr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.535ns (20.437%)  route 2.083ns (79.562%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.319     4.251    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  disp_divider/clk_ctr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.341     4.592 f  disp_divider/clk_ctr_reg[23]/Q
                         net (fo=2, routed)           0.615     5.206    disp_divider/clk_ctr_reg[23]
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.097     5.303 r  disp_divider/clk_ctr[0]_i_4/O
                         net (fo=1, routed)           0.690     5.993    disp_divider/clk_ctr[0]_i_4_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I1_O)        0.097     6.090 r  disp_divider/clk_ctr[0]_i_1/O
                         net (fo=30, routed)          0.778     6.868    disp_divider/clear
    SLICE_X3Y90          FDRE                                         r  disp_divider/clk_ctr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.219    13.997    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  disp_divider/clk_ctr_reg[26]/C
                         clock pessimism              0.230    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.314    13.877    disp_divider/clk_ctr_reg[26]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 disp_divider/clk_ctr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.535ns (20.437%)  route 2.083ns (79.562%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.319     4.251    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  disp_divider/clk_ctr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.341     4.592 f  disp_divider/clk_ctr_reg[23]/Q
                         net (fo=2, routed)           0.615     5.206    disp_divider/clk_ctr_reg[23]
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.097     5.303 r  disp_divider/clk_ctr[0]_i_4/O
                         net (fo=1, routed)           0.690     5.993    disp_divider/clk_ctr[0]_i_4_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I1_O)        0.097     6.090 r  disp_divider/clk_ctr[0]_i_1/O
                         net (fo=30, routed)          0.778     6.868    disp_divider/clear
    SLICE_X3Y90          FDRE                                         r  disp_divider/clk_ctr_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.219    13.997    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  disp_divider/clk_ctr_reg[27]/C
                         clock pessimism              0.230    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.314    13.877    disp_divider/clk_ctr_reg[27]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 prompt_divider/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_divider/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 1.451ns (48.430%)  route 1.545ns (51.570%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.313     4.245    prompt_divider/out_clock_reg_0
    SLICE_X7Y84          FDCE                                         r  prompt_divider/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.313     4.558 r  prompt_divider/count_reg[8]/Q
                         net (fo=3, routed)           0.586     5.143    prompt_divider/count[8]
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.496     5.639 r  prompt_divider/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.639    prompt_divider/count_reg[8]_i_2_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.731 r  prompt_divider/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.731    prompt_divider/count_reg[12]_i_2_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.823 r  prompt_divider/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.823    prompt_divider/count_reg[16]_i_2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.915 r  prompt_divider/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.915    prompt_divider/count_reg[20]_i_2_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.072 r  prompt_divider/count_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.959     7.032    prompt_divider/data0[21]
    SLICE_X7Y86          LUT3 (Prop_lut3_I2_O)        0.209     7.241 r  prompt_divider/count[21]_i_1/O
                         net (fo=1, routed)           0.000     7.241    prompt_divider/count[21]_i_1_n_0
    SLICE_X7Y86          FDCE                                         r  prompt_divider/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.213    13.991    prompt_divider/out_clock_reg_0
    SLICE_X7Y86          FDCE                                         r  prompt_divider/count_reg[21]/C
                         clock pessimism              0.232    14.223    
                         clock uncertainty           -0.035    14.187    
    SLICE_X7Y86          FDCE (Setup_fdce_C_D)        0.064    14.251    prompt_divider/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 prompt_divider/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_divider/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 1.616ns (55.431%)  route 1.299ns (44.569%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.313     4.245    prompt_divider/out_clock_reg_0
    SLICE_X7Y84          FDCE                                         r  prompt_divider/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.313     4.558 r  prompt_divider/count_reg[8]/Q
                         net (fo=3, routed)           0.586     5.143    prompt_divider/count[8]
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.496     5.639 r  prompt_divider/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.639    prompt_divider/count_reg[8]_i_2_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.731 r  prompt_divider/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.731    prompt_divider/count_reg[12]_i_2_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.823 r  prompt_divider/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.823    prompt_divider/count_reg[16]_i_2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.915 r  prompt_divider/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.915    prompt_divider/count_reg[20]_i_2_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.007 r  prompt_divider/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.007    prompt_divider/count_reg[24]_i_2_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.230 r  prompt_divider/count_reg[26]_i_4/O[1]
                         net (fo=1, routed)           0.713     6.944    prompt_divider/data0[26]
    SLICE_X7Y88          LUT3 (Prop_lut3_I2_O)        0.216     7.160 r  prompt_divider/count[26]_i_1/O
                         net (fo=1, routed)           0.000     7.160    prompt_divider/count[26]_i_1_n_0
    SLICE_X7Y88          FDCE                                         r  prompt_divider/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.214    13.992    prompt_divider/out_clock_reg_0
    SLICE_X7Y88          FDCE                                         r  prompt_divider/count_reg[26]/C
                         clock pessimism              0.232    14.224    
                         clock uncertainty           -0.035    14.188    
    SLICE_X7Y88          FDCE (Setup_fdce_C_D)        0.032    14.220    prompt_divider/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                  7.060    

Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 prompt_divider/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_divider/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.719ns (24.490%)  route 2.217ns (75.510%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 13.989 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.313     4.245    prompt_divider/out_clock_reg_0
    SLICE_X7Y84          FDCE                                         r  prompt_divider/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.313     4.558 f  prompt_divider/count_reg[8]/Q
                         net (fo=3, routed)           1.024     5.582    prompt_divider/count[8]
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.212     5.794 r  prompt_divider/count[26]_i_5/O
                         net (fo=1, routed)           0.197     5.991    prompt_divider/count[26]_i_5_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.097     6.088 r  prompt_divider/count[26]_i_2/O
                         net (fo=28, routed)          0.995     7.083    prompt_divider/count[26]_i_2_n_0
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.097     7.180 r  prompt_divider/count[3]_i_1/O
                         net (fo=1, routed)           0.000     7.180    prompt_divider/count[3]_i_1_n_0
    SLICE_X7Y84          FDCE                                         r  prompt_divider/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.211    13.989    prompt_divider/out_clock_reg_0
    SLICE_X7Y84          FDCE                                         r  prompt_divider/count_reg[3]/C
                         clock pessimism              0.256    14.245    
                         clock uncertainty           -0.035    14.209    
    SLICE_X7Y84          FDCE (Setup_fdce_C_D)        0.032    14.241    prompt_divider/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -7.180    
  -------------------------------------------------------------------
                         slack                                  7.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.601     1.520    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  disp_divider/clk_ctr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  disp_divider/clk_ctr_reg[15]/Q
                         net (fo=2, routed)           0.113     1.774    disp_divider/clk_ctr_reg[15]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  disp_divider/clk_ctr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    disp_divider/clk_ctr_reg[12]_i_1_n_4
    SLICE_X3Y87          FDRE                                         r  disp_divider/clk_ctr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.873     2.038    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  disp_divider/clk_ctr_reg[15]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    disp_divider/clk_ctr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.602     1.521    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  disp_divider/clk_ctr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  disp_divider/clk_ctr_reg[19]/Q
                         net (fo=2, routed)           0.113     1.775    disp_divider/clk_ctr_reg[19]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  disp_divider/clk_ctr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    disp_divider/clk_ctr_reg[16]_i_1_n_4
    SLICE_X3Y88          FDRE                                         r  disp_divider/clk_ctr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.875     2.040    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  disp_divider/clk_ctr_reg[19]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    disp_divider/clk_ctr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.603     1.522    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  disp_divider/clk_ctr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  disp_divider/clk_ctr_reg[27]/Q
                         net (fo=2, routed)           0.113     1.776    disp_divider/clk_ctr_reg[27]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  disp_divider/clk_ctr_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    disp_divider/clk_ctr_reg[24]_i_1_n_4
    SLICE_X3Y90          FDRE                                         r  disp_divider/clk_ctr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.876     2.041    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  disp_divider/clk_ctr_reg[27]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    disp_divider/clk_ctr_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.600     1.519    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  disp_divider/clk_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  disp_divider/clk_ctr_reg[7]/Q
                         net (fo=2, routed)           0.113     1.773    disp_divider/clk_ctr_reg[7]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  disp_divider/clk_ctr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    disp_divider/clk_ctr_reg[4]_i_1_n_4
    SLICE_X3Y85          FDRE                                         r  disp_divider/clk_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.872     2.037    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  disp_divider/clk_ctr_reg[7]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    disp_divider/clk_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.600     1.519    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  disp_divider/clk_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  disp_divider/clk_ctr_reg[3]/Q
                         net (fo=2, routed)           0.115     1.776    disp_divider/clk_ctr_reg[3]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  disp_divider/clk_ctr_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.884    disp_divider/clk_ctr_reg[0]_i_2_n_4
    SLICE_X3Y84          FDRE                                         r  disp_divider/clk_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.871     2.036    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  disp_divider/clk_ctr_reg[3]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    disp_divider/clk_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.602     1.521    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  disp_divider/clk_ctr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  disp_divider/clk_ctr_reg[23]/Q
                         net (fo=2, routed)           0.117     1.779    disp_divider/clk_ctr_reg[23]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  disp_divider/clk_ctr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    disp_divider/clk_ctr_reg[20]_i_1_n_4
    SLICE_X3Y89          FDRE                                         r  disp_divider/clk_ctr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.875     2.040    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  disp_divider/clk_ctr_reg[23]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    disp_divider/clk_ctr_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.600     1.519    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  disp_divider/clk_ctr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  disp_divider/clk_ctr_reg[11]/Q
                         net (fo=2, routed)           0.117     1.777    disp_divider/clk_ctr_reg[11]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  disp_divider/clk_ctr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    disp_divider/clk_ctr_reg[8]_i_1_n_4
    SLICE_X3Y86          FDRE                                         r  disp_divider/clk_ctr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.872     2.037    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  disp_divider/clk_ctr_reg[11]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    disp_divider/clk_ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.834%)  route 0.114ns (31.166%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.602     1.521    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  disp_divider/clk_ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  disp_divider/clk_ctr_reg[18]/Q
                         net (fo=2, routed)           0.114     1.776    disp_divider/clk_ctr_reg[18]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  disp_divider/clk_ctr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    disp_divider/clk_ctr_reg[16]_i_1_n_5
    SLICE_X3Y88          FDRE                                         r  disp_divider/clk_ctr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.875     2.040    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  disp_divider/clk_ctr_reg[18]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    disp_divider/clk_ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_divider/out_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_divider/out_clock_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.667%)  route 0.173ns (45.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.604     1.523    count_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDCE                                         r  count_divider/out_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  count_divider/out_clock_reg/Q
                         net (fo=6, routed)           0.173     1.861    count_divider/out_clock_reg_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.045     1.906 r  count_divider/out_clock_i_1__0/O
                         net (fo=1, routed)           0.000     1.906    count_divider/out_clock_i_1__0_n_0
    SLICE_X2Y93          FDCE                                         r  count_divider/out_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.877     2.042    count_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDCE                                         r  count_divider/out_clock_reg/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y93          FDCE (Hold_fdce_C_D)         0.120     1.643    count_divider/out_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 disp_divider/clk_ctr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/clk_ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.574%)  route 0.115ns (31.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.603     1.522    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  disp_divider/clk_ctr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  disp_divider/clk_ctr_reg[26]/Q
                         net (fo=2, routed)           0.115     1.779    disp_divider/clk_ctr_reg[26]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  disp_divider/clk_ctr_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    disp_divider/clk_ctr_reg[24]_i_1_n_5
    SLICE_X3Y90          FDRE                                         r  disp_divider/clk_ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.876     2.041    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  disp_divider/clk_ctr_reg[26]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    disp_divider/clk_ctr_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     count_divider/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y92     count_divider/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     count_divider/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y92     count_divider/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     count_divider/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     count_divider/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     count_divider/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     count_divider/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     count_divider/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     prompt_divider/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     prompt_divider/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     prompt_divider/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     prompt_divider/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     prompt_divider/count_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     prompt_divider/count_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     prompt_divider/count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     disp_divider/clk_ctr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     disp_divider/clk_ctr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     disp_divider/clk_ctr_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     prompt_divider/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     prompt_divider/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     prompt_divider/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     prompt_divider/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     prompt_divider/count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     prompt_divider/count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     prompt_divider/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     disp_divider/clk_ctr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     disp_divider/clk_ctr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     disp_divider/clk_ctr_reg[1]/C



