
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/imana/OneDrive/Documents/GitHub/Core/pa.fromHdl.tcl
# create_project -name Core -dir "C:/Users/imana/OneDrive/Documents/GitHub/Core/planAhead_run_3" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Core_MemCont_VGA.ucf" [current_fileset -constrset]
Adding file 'C:/Users/imana/OneDrive/Documents/GitHub/Core/Core_MemCont_VGA.ucf' to fileset 'constrs_1'
# add_files [list {ipcore_dir/RAM.ngc}]
# set hdlfile [add_files [list {VGA_SignalGen.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {RegisterFile.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/RAM.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Dispatch.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ALU.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {VGA_Controller.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MemCont.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {CoreTop.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Core_MemCont_VGA.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Core_MemCont_VGA $srcset
# add_files [list {Core_MemCont_VGA.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/RAM.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/imana/OneDrive/Documents/GitHub/Core/VGA_SignalGen.v" into library work
Analyzing Verilog file "C:/Users/imana/OneDrive/Documents/GitHub/Core/RegisterFile.v" into library work
Analyzing Verilog file "C:/Users/imana/OneDrive/Documents/GitHub/Core/ipcore_dir/RAM.v" into library work
Analyzing Verilog file "C:/Users/imana/OneDrive/Documents/GitHub/Core/Dispatch.v" into library work
Analyzing Verilog file "C:/Users/imana/OneDrive/Documents/GitHub/Core/ALU.v" into library work
Analyzing Verilog file "C:/Users/imana/OneDrive/Documents/GitHub/Core/VGA_Controller.v" into library work
Analyzing Verilog file "C:/Users/imana/OneDrive/Documents/GitHub/Core/MemCont.v" into library work
Analyzing Verilog file "C:/Users/imana/OneDrive/Documents/GitHub/Core/CoreTop.v" into library work
Analyzing Verilog file "C:/Users/imana/OneDrive/Documents/GitHub/Core/Core_MemCont_VGA.v" into library work
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RAM.ngc ...
WARNING:NetListWriters:298 - No output is written to RAM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RAM.edif ...
ngc2edif: Total memory usage is 88444 kilobytes

Reading core file 'C:/Users/imana/OneDrive/Documents/GitHub/Core/ipcore_dir/RAM.ngc' for (cell view 'RAM', library 'work', file 'RAM.v')
Parsing EDIF File [./.Xil/PlanAhead-5444-LAPTOP-CVFKU9UR/ngc2edif/RAM.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-5444-LAPTOP-CVFKU9UR/ngc2edif/RAM.edif]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/imana/OneDrive/Documents/GitHub/Core/Core_MemCont_VGA.ucf]
Finished Parsing UCF File [C:/Users/imana/OneDrive/Documents/GitHub/Core/Core_MemCont_VGA.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: d7a4beb9
open_rtl_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 613.453 ; gain = 168.215
update_compile_order -fileset sim_1
startgroup
set_property package_pin V10 [get_ports ExternalClk]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Nov 15 12:44:59 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
