# Synopsys Constraint Checker(syntax only), version maplat, Build 1796R, built Aug  4 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Thu Jun  6 02:56:10 2019


##### DESIGN INFO #######################################################

Top View:                "testBench"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                               Requested     Requested     Clock                                              Clock                   Clock
Level     Clock                               Frequency     Period        Type                                               Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                              1.0 MHz       1000.000      system                                             system_clkgroup         17   
                                                                                                                                                          
0 -       testBench|sigOSC_inferred_clock     7.0 MHz       142.857       inferred                                           Inferred_clkgroup_0     64   
1 .         divFreq|clk_derived_clock         7.0 MHz       142.857       derived (from testBench|sigOSC_inferred_clock)     Inferred_clkgroup_0     432  
==========================================================================================================================================================
