LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;


ENTITY reg IS
	GENERIC(N: INTEGER:=8);
	PORT (CLK, ENABLE, CLEARN: IN STD_LOGIC;
			R: IN STD_LOGIC_VECTOR(N-1 downto 0);
			Q: OUT STD_LOGIC_VECTOR(N-1 downto 0));
END REG;


ARCHITECTURE Behaviour OF REG IS
	
	BEGIN
		PROCESS (CLK, CLEARN, ENABLE)
		BEGIN
			IF(rising_edge(CLK)) THEN 
				IF(CLEARN = '0') THEN Q <= (OTHERS => '0');
				ELSIF(ENABLE = '1') THEN Q <= R;
            END IF;
			END IF;
		END PROCESS;
	
END Behaviour;