Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jun 14 20:08:19 2019
| Host         : joseangelSSD-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file DMA_methodology_drc_routed.rpt -rpx DMA_methodology_drc_routed.rpx
| Design       : DMA
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 32
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 2          |
| TIMING-20 | Warning  | Non-clocked latch             | 30         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Reset relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on READY relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Address_OBUFT[7]_inst_i_2 cannot be properly analyzed as its control pin Address_OBUFT[7]_inst_i_2/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Address_reg[0] cannot be properly analyzed as its control pin Address_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Address_reg[1] cannot be properly analyzed as its control pin Address_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Address_reg[2] cannot be properly analyzed as its control pin Address_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch DMA_RQ_reg cannot be properly analyzed as its control pin DMA_RQ_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Data_Read_reg cannot be properly analyzed as its control pin Data_Read_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Databus_IOBUF[7]_inst_i_2 cannot be properly analyzed as its control pin Databus_IOBUF[7]_inst_i_2/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Databus_reg[0] cannot be properly analyzed as its control pin Databus_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Databus_reg[1] cannot be properly analyzed as its control pin Databus_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Databus_reg[2] cannot be properly analyzed as its control pin Databus_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Databus_reg[3] cannot be properly analyzed as its control pin Databus_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Databus_reg[4] cannot be properly analyzed as its control pin Databus_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Databus_reg[5] cannot be properly analyzed as its control pin Databus_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Databus_reg[6] cannot be properly analyzed as its control pin Databus_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch Databus_reg[7] cannot be properly analyzed as its control pin Databus_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch FSM_sequential_estado_s_reg[0] cannot be properly analyzed as its control pin FSM_sequential_estado_s_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch FSM_sequential_estado_s_reg[1] cannot be properly analyzed as its control pin FSM_sequential_estado_s_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch FSM_sequential_estado_s_reg[2] cannot be properly analyzed as its control pin FSM_sequential_estado_s_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch FSM_sequential_estado_s_reg[3] cannot be properly analyzed as its control pin FSM_sequential_estado_s_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch TX_Data_OBUFT[7]_inst_i_2 cannot be properly analyzed as its control pin TX_Data_OBUFT[7]_inst_i_2/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch TX_Data_reg[0] cannot be properly analyzed as its control pin TX_Data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch TX_Data_reg[1] cannot be properly analyzed as its control pin TX_Data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch TX_Data_reg[2] cannot be properly analyzed as its control pin TX_Data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch TX_Data_reg[3] cannot be properly analyzed as its control pin TX_Data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch TX_Data_reg[4] cannot be properly analyzed as its control pin TX_Data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch TX_Data_reg[5] cannot be properly analyzed as its control pin TX_Data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch TX_Data_reg[6] cannot be properly analyzed as its control pin TX_Data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch TX_Data_reg[7] cannot be properly analyzed as its control pin TX_Data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch Valid_D_reg cannot be properly analyzed as its control pin Valid_D_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch Write_en_OBUFT_inst_i_2 cannot be properly analyzed as its control pin Write_en_OBUFT_inst_i_2/G is not reached by a timing clock
Related violations: <none>


