
---------- Begin Simulation Statistics ----------
simSeconds                                   0.014263                       # Number of seconds simulated (Second)
simTicks                                  14263317500                       # Number of ticks simulated (Tick)
finalTick                                 14263317500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    948.29                       # Real time elapsed on the host (Second)
hostTickRate                                 15041170                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   22805068                       # Number of bytes of host memory used (Byte)
simInsts                                     50000007                       # Number of instructions simulated (Count)
simOps                                       50000030                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    52727                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      52727                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         28526636                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        51905914                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     5896                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       51466334                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  39423                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1911732                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1035613                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 197                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            28394256                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.812561                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.523497                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  16578120     58.39%     58.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1266428      4.46%     62.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1306421      4.60%     67.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1529959      5.39%     72.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2171810      7.65%     80.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1920470      6.76%     87.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1621945      5.71%     92.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1016897      3.58%     96.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    982206      3.46%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              28394256                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  134456      4.22%      4.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                     57      0.00%      4.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                     263      0.01%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      4.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1827649     57.34%     61.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1195397     37.50%     99.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             16366      0.51%     99.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            13277      0.42%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           92      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      24547305     47.70%     47.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          106      0.00%     47.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            64      0.00%     47.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     47.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp           17      0.00%     47.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         7563      0.01%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            1      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     18080855     35.13%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      8803174     17.10%     99.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        13497      0.03%     99.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        13660      0.03%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       51466334                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.804150                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             3187465                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.061933                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                134454515                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                53792260                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        51062944                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     99292                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    36336                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            34482                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    54589326                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        64381                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          51208146                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      17926638                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    149010                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           26721000                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        8589217                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      8794362                       # Number of stores executed (Count)
system.cpu.numRate                           1.795099                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1537                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          132380                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000007                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000030                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.570533                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.570533                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.752748                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.752748                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   57066037                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  34476524                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       13695                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      20904                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 467267655                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                    20659                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 14263317500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       18120160                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       8937897                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1495032                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       669905                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             52474                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect               4217                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted        10762                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     13156499                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     1.218217                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     2.142071                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      6137351     46.65%     46.65% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      4064888     30.90%     77.55% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      1325205     10.07%     87.62% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3       664338      5.05%     92.67% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4       206257      1.57%     94.24% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5       129647      0.99%     95.22% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6        70322      0.53%     95.76% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7       110588      0.84%     96.60% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8        69720      0.53%     97.13% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9       106175      0.81%     97.93% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10       127918      0.97%     98.90% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        22699      0.17%     99.08% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12        49635      0.38%     99.45% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        14329      0.11%     99.56% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14        35658      0.27%     99.83% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15        21769      0.17%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           15                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     13156499                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts         1916684                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            5699                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             63237                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     28093918                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.779746                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.014574                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        18517075     65.91%     65.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2008579      7.15%     73.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          827056      2.94%     76.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          519858      1.85%     77.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          613037      2.18%     80.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          479612      1.71%     81.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          397333      1.41%     83.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          307385      1.09%     84.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4423983     15.75%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     28093918                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000007                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000030                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    26203033                       # Number of memory references committed (Count)
system.cpu.commit.loads                      17523729                       # Number of loads committed (Count)
system.cpu.commit.amos                           5605                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          26                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8360731                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      33904                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49645733                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                734992                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           86      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     23789457     47.58%     47.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           84      0.00%     47.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           46      0.00%     47.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     47.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            7      0.00%     47.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         7316      0.01%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            1      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     47.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     17516058     35.03%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      8660395     17.32%     99.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        13276      0.03%     99.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        13304      0.03%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000030                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4423983                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       23258976                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          23258976                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      23258976                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         23258976                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       331403                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          331403                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       331403                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         331403                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  17310331500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  17310331500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  17310331500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  17310331500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     23590379                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      23590379                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     23590379                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     23590379                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.014048                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.014048                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.014048                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.014048                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 52233.478574                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 52233.478574                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 52233.478574                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 52233.478574                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        12705                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          134                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    94.813433                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        47328                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             47328                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       198281                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        198281                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       198281                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       198281                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       133122                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       133122                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       133122                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       133122                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   6983962500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   6983962500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   6983962500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   6983962500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.005643                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.005643                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.005643                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.005643                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 52462.872403                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 52462.872403                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 52462.872403                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 52462.872403                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 131074                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            4                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            4                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     14630322                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        14630322                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       286363                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        286363                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  15326801500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  15326801500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     14916685                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     14916685                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.019197                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.019197                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 53522.282907                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 53522.282907                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       166038                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       166038                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       120325                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       120325                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   6406643000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   6406643000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.008066                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.008066                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 53244.487845                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 53244.487845                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            3                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            3                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            3                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            3                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data         5605                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total            5605                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data         5605                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total         5605                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data      8628654                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        8628654                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        45040                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        45040                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1983530000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1983530000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      8673694                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      8673694                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.005193                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.005193                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 44039.298401                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 44039.298401                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        32243                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        32243                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        12797                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        12797                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    577319500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    577319500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001475                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001475                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 45113.659451                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 45113.659451                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2023.366387                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             11063523                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             131074                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              84.406694                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2023.366387                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.987972                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.987972                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          559                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1186                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          249                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          188901050                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         188901050                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   896544                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              18923796                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   7462230                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1044053                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  67633                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              3568241                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 14171                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               52645419                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 74128                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       240558                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       240558                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       240558                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       240558                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        54290                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        54290                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        54290                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        54290                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   3587508000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   3587508000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   3587508000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   3587508000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       294848                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       294848                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       294848                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       294848                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.184129                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.184129                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.184129                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.184129                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 66080.456806                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 66080.456806                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 66080.456806                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 66080.456806                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        54290                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        54290                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        54290                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        54290                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   3533218000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   3533218000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   3533218000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   3533218000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.184129                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.184129                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.184129                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.184129                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 65080.456806                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 65080.456806                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 65080.456806                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 65080.456806                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        54274                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       240558                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       240558                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        54290                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        54290                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   3587508000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   3587508000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       294848                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       294848                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.184129                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.184129                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 66080.456806                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 66080.456806                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        54290                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        54290                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   3533218000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   3533218000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.184129                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.184129                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 65080.456806                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 65080.456806                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.996333                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       294761                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        54274                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     5.430980                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1550500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.996333                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999771                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999771                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       643986                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       643986                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              63834                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       53618989                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     4991292                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            4991292                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      28209382                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  162392                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                      27383                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 5404                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           861                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         6196                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   6007306                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1966                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      186                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           28394256                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.888384                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.906585                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 17347776     61.10%     61.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1902294      6.70%     67.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1007574      3.55%     71.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1199330      4.22%     75.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1227993      4.32%     79.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   918733      3.24%     83.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   545336      1.92%     85.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   635584      2.24%     87.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3609636     12.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             28394256                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.174970                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.879611                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        6003551                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           6003551                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       6003551                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          6003551                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3669                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3669                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3669                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3669                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    191042443                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    191042443                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    191042443                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    191042443                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      6007220                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       6007220                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      6007220                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      6007220                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000611                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000611                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000611                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000611                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 52069.349414                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 52069.349414                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 52069.349414                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 52069.349414                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        66022                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          816                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      80.909314                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1119                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1119                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          569                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           569                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          569                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          569                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         3100                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         3100                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         3100                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         3100                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    165591954                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    165591954                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    165591954                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    165591954                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000516                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000516                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000516                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000516                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 53416.759355                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 53416.759355                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 53416.759355                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 53416.759355                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1119                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      6003551                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         6003551                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3669                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3669                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    191042443                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    191042443                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      6007220                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      6007220                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000611                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000611                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 52069.349414                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 52069.349414                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          569                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          569                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         3100                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         3100                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    165591954                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    165591954                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000516                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000516                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 53416.759355                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 53416.759355                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1400.442829                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               299662                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1119                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             267.794459                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1400.442829                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.683810                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.683810                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1981                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3         1538                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          443                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.967285                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           48060860                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          48060860                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     67633                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     833654                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2006640                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               51911810                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                28502                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 18120160                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 8937897                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  5842                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      7334                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  1997321                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           5143                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          41345                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        35769                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                77114                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 51129000                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                51097426                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  26891054                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  36513773                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.791218                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.736463                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          795                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          795                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          795                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          795                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker          378                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total          378                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker          378                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total          378                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker     24043000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total     24043000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker     24043000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total     24043000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker         1173                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total         1173                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker         1173                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total         1173                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.322251                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.322251                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.322251                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.322251                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 63605.820106                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 63605.820106                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 63605.820106                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 63605.820106                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker          378                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total          378                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker          378                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total          378                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker     23665000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total     23665000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker     23665000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total     23665000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.322251                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.322251                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.322251                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.322251                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 62605.820106                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 62605.820106                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 62605.820106                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 62605.820106                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements          362                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          795                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          795                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker          378                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total          378                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker     24043000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total     24043000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker         1173                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total         1173                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.322251                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.322251                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 63605.820106                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 63605.820106                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker          378                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total          378                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker     23665000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total     23665000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.322251                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.322251                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 62605.820106                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 62605.820106                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    14.910350                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs         1072                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs          362                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     2.961326                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1285500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    14.910350                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.931897                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.931897                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses         2724                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses         2724                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     3001787                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  596410                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 2194                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                5143                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 258590                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 6192                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    134                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           17523726                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.754254                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            25.075557                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               17261107     98.50%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                10293      0.06%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1945      0.01%     98.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1655      0.01%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  259      0.00%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  535      0.00%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1058      0.01%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 2098      0.01%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                15006      0.09%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                25412      0.15%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              79570      0.45%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              18958      0.11%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              13478      0.08%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              14712      0.08%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               7296      0.04%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               6800      0.04%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               8445      0.05%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3921      0.02%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1025      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                320      0.00%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                286      0.00%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                352      0.00%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1426      0.01%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1966      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               6634      0.04%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               4472      0.03%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               2610      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               7156      0.04%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               2614      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1206      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            21111      0.12%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             3234                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             17523726                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  17927084                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  100327                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              18027411                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  8794673                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                   9146                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              8803819                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      26721757                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      109473                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  26831230                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   6007449                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     395                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               6007844                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       6007449                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         395                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   6007844                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  67633                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1510049                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3274115                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           4063                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   7886689                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              15651707                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               52339354                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 25157                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 260518                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               14004067                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1184664                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            35380206                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    61530439                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 58414467                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     14191                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              33781481                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1598683                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      96                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  97                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   6490303                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         75586622                       # The number of ROB reads (Count)
system.cpu.rob.writes                       104136578                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000007                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000030                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.inst                    558                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  26246                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     26804                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   558                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 26246                       # number of overall hits (Count)
system.l2.overallHits::total                    26804                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        54290                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker          378                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 2542                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               106872                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  164082                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        54290                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker          378                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                2542                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              106872                       # number of overall misses (Count)
system.l2.overallMisses::total                 164082                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   3451490000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker     23077500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst       161025500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      6783034000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        10418627000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   3451490000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker     23077500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      161025500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     6783034000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       10418627000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        54290                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker          378                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               3100                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             133118                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                190886                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        54290                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker          378                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              3100                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            133118                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               190886                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.820000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.802837                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.859581                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.820000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.802837                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.859581                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 63575.059864                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 61051.587302                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 63345.987411                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 63468.766375                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    63496.465182                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 63575.059864                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 61051.587302                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 63345.987411                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 63468.766375                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   63496.465182                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 5837                       # number of writebacks (Count)
system.l2.writebacks::total                      5837                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker           14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker           25                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    39                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker           14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker           25                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   39                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        54276                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker          353                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             2542                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           106872                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              164043                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        54276                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker          353                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2542                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          106872                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             164043                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   3342414500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker     21045500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst    155941500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   6569290000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    10088691500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   3342414500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker     21045500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    155941500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   6569290000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   10088691500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999742                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.933862                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.820000                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.802837                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.859377                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999742                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.933862                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.820000                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.802837                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.859377                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 61581.813324                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 59618.980170                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 61345.987411                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 61468.766375                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 61500.286510                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 61581.813324                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 59618.980170                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 61345.987411                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 61468.766375                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 61500.286510                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           5839                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       129813                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         129813                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data            3                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               3                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.750000                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.750000                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            3                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        29000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        29000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.750000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.750000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data  9666.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total  9666.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             558                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                558                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2542                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2542                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    161025500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    161025500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         3100                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3100                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.820000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.820000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 63345.987411                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 63345.987411                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2542                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2542                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    155941500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    155941500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.820000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.820000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 61345.987411                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 61345.987411                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               3515                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  3515                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             9279                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                9279                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    555188000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      555188000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          12794                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             12794                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.725262                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.725262                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 59832.740597                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 59832.740597                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         9279                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            9279                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    536630000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    536630000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.725262                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.725262                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 57832.740597                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 57832.740597                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          22731                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             22731                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        54290                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker          378                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        97593                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          152261                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   3451490000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker     23077500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   6227846000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   9702413500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        54290                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker          378                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       120324                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        174992                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.811085                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.870103                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 63575.059864                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 61051.587302                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 63814.474399                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 63722.249952                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker           14                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker           25                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            39                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        54276                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker          353                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        97593                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       152222                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   3342414500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker     21045500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   6032660000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   9396120000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999742                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.933862                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.811085                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.869880                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 61581.813324                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 59618.980170                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 61814.474399                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 61726.425878                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks         1119                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1119                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1119                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1119                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        47328                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            47328                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        47328                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        47328                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 10857.493240                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        59449                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      32644                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.821131                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                   204881000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   10857.493240                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.662689                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.662689                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          15803                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    8                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   39                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  315                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                13761                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 1680                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.964539                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    3001647                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   3001647                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      5837.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     54276.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples       353.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      2542.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    106870.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002593413778                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          347                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          347                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              334962                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               5447                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      164043                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       5837                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    164043                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     5837                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      36.16                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                164043                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 5837                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  135889                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   19474                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    6536                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    1864                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     193                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    100                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    115                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    305                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    345                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    349                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    354                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    356                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    349                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    348                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    347                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    347                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    348                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          347                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     317.314121                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     73.757705                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   3198.701210                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023          339     97.69%     97.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.86%     98.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071            3      0.86%     99.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.29%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::58368-59391            1      0.29%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           347                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          347                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.680115                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.648527                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.052787                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              235     67.72%     67.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               11      3.17%     70.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               84     24.21%     95.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               12      3.46%     98.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                4      1.15%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.29%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           347                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                10498752                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               373568                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              736066626.85591900                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              26190821.31488695                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   14263172500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      83960.28                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      3473664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker        22592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst       162688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      6839680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       370432                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 243538293.247696399689                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 1583923.235250144266                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 11406042.107665345073                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 479529394.195985555649                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 25970956.616509445012                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        54276                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker          353                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst         2542                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       106872                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         5837                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   1592511128                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      9458568                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     73293812                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3122607130                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 200473467308                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     29340.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     26794.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28833.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29218.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  34345291.64                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      3473664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker        22592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst       162688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      6839808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       10498752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       162688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       162688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       373568                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       373568                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        54276                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker          353                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst         2542                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       106872                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          164043                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         5837                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           5837                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    243538293                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker      1583923                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst       11406042                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      479538368                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         736066627                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     11406042                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      11406042                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     26190821                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         26190821                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     26190821                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    243538293                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker      1583923                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      11406042                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     479538368                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        762257448                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               164041                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                5788                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         4888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         5672                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        12642                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3446                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3363                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         5733                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         7370                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        17038                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         8107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3707                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         6295                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         3617                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         3895                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         3972                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         4033                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         4213                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         3708                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         4276                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         3425                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         3931                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         4350                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         5530                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         4721                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         4225                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         4228                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         4912                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         3733                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         3778                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         3770                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         3976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          146                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          381                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          159                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          248                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           85                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          106                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          333                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          366                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           50                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          291                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16           79                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          340                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          199                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          185                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          197                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          205                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          141                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          177                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26           84                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          106                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          260                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1928465466                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             546584612                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         4797870638                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11756.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29248.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              110292                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               3325                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            67.23                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           57.45                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        56191                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   193.373601                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   127.389360                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   221.228216                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        27893     49.64%     49.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        14494     25.79%     75.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         5241      9.33%     84.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         3266      5.81%     90.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1679      2.99%     93.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          910      1.62%     95.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          541      0.96%     96.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          446      0.79%     96.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1721      3.06%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        56191                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              10498624                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             370432                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              736.057653                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               25.970957                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.97                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.83                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.14                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               66.90                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    99032851.008000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    131613149.673600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   408988595.097601                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  10880845.920000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2536626435.403154                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 11711480905.051090                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 312442141.132799                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  15211064923.286394                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1066.446493                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    426210964                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    640850000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  13196256536                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    76278436.416000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    101373886.219200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   281019819.091199                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  10873328.928000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2536626435.403154                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 11406928426.790331                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 546448565.107193                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  14959548897.955189                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1048.812725                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    785432770                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    640850000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  12837034730                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              154764                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          5837                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            129815                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               9279                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              9279                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          154764                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              3                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       463741                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       463745                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  463745                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     10872320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     10872336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 10872336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             164048                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   164048    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               164048                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy           390801000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          882899510                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         299698                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       144183                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             178092                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        53165                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1119                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           138384                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             12794                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            12794                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3100                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        174992                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             4                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            4                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7319                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       397322                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         1118                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       162854                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 568613                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       270016                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11548560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        24192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      3474560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                15317328                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            5839                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    373568                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            196731                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.043562                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.204119                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  188161     95.64%     95.64% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    8570      4.36%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              196731                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          213085000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3101996                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         133121000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            390475                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          54310958                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        377719                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       186830                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         8569                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  14263317500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.014438                       # Number of seconds simulated (Second)
simTicks                                  14437790500                       # Number of ticks simulated (Tick)
finalTick                                 28701108000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    939.71                       # Real time elapsed on the host (Second)
hostTickRate                                 15364051                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   28867148                       # Number of bytes of host memory used (Byte)
simInsts                                    100000003                       # Number of instructions simulated (Count)
simOps                                      100000049                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   106416                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     106416                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         28875581                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        51477642                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2514                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       51203103                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  35315                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1480130                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            738715                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 144                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            28872203                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.773439                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.510433                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  17147334     59.39%     59.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1242477      4.30%     63.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1272131      4.41%     68.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1506441      5.22%     73.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2173446      7.53%     80.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1913972      6.63%     87.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1635118      5.66%     93.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1027583      3.56%     96.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    953701      3.30%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              28872203                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   96439      2.98%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                     57      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                     143      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      2.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1886089     58.26%     61.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1232849     38.08%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             12066      0.37%     99.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             9885      0.31%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           58      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      23960958     46.80%     46.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          108      0.00%     46.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            50      0.00%     46.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     46.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            9      0.00%     46.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         4643      0.01%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            1      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     46.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     18439760     36.01%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      8775335     17.14%     99.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        11301      0.02%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        10880      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       51203103                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.773232                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             3237528                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.063229                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                134475032                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                52935936                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        50863921                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     76219                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    29502                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            25913                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    54391788                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        48785                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50963263                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      18284590                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    114438                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           27050202                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        8465040                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      8765612                       # Number of stores executed (Count)
system.cpu.numRate                           1.764926                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              99                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            3378                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    49999996                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000019                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.577512                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.577512                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.731567                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.731567                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   56585904                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  34420117                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       10875                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      15120                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 471610254                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                    14489                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 28701108000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       18432713                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       8861164                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1541957                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       687583                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             39953                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect               3236                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         7245                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     12817450                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     1.092641                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     2.147534                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      7653001     59.71%     59.71% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      2379256     18.56%     78.27% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2       988918      7.72%     85.99% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3       694413      5.42%     91.40% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4       328699      2.56%     93.97% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5       181695      1.42%     95.39% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6       112881      0.88%     96.27% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7        93452      0.73%     97.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8        63725      0.50%     97.49% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9        89167      0.70%     98.19% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10       101711      0.79%     98.98% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        20742      0.16%     99.14% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12        54206      0.42%     99.57% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13         9827      0.08%     99.64% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14        12328      0.10%     99.74% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15        33429      0.26%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           15                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     12817450                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts         1484281                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2370                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             47198                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     28637771                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.745947                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.990635                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        19037284     66.48%     66.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2012265      7.03%     73.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          811513      2.83%     76.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          536900      1.87%     78.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          645217      2.25%     80.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          484471      1.69%     82.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          404885      1.41%     83.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          320393      1.12%     84.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4384843     15.31%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     28637771                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             49999996                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000019                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    26635593                       # Number of memory references committed (Count)
system.cpu.commit.loads                      17961256                       # Number of loads committed (Count)
system.cpu.commit.amos                           2309                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          26                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8278963                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      24936                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49686257                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                737654                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           54      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     23360200     46.72%     46.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           88      0.00%     46.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           46      0.00%     46.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     46.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            7      0.00%     46.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         4030      0.01%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            1      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     46.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     17953148     35.91%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      8661547     17.32%     99.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        10417      0.02%     99.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        10481      0.02%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000019                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4384843                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       23703980                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          23703980                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      23703980                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         23703980                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       224267                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          224267                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       224267                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         224267                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  11312361000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  11312361000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  11312361000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  11312361000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     23928247                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      23928247                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     23928247                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     23928247                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.009372                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.009372                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.009372                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.009372                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 50441.487156                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 50441.487156                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 50441.487156                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 50441.487156                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         4028                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           51                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    78.980392                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        26628                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             26628                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       117970                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        117970                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       117970                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       117970                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       106297                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       106297                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       106297                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       106297                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   5553202500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   5553202500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   5553202500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   5553202500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.004442                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.004442                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.004442                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.004442                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 52242.325748                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 52242.325748                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 52242.325748                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 52242.325748                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 106297                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            3                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            3                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            3                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            3                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     15048780                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        15048780                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       207443                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        207443                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  11156325000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  11156325000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     15256223                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     15256223                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.013597                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.013597                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 53780.195042                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 53780.195042                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       106738                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       106738                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       100705                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       100705                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   5494148500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   5494148500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.006601                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.006601                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 54556.859143                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 54556.859143                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            3                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            3                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            3                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            3                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data         2309                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total            2309                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data         2309                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total         2309                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data      8655200                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        8655200                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        16824                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        16824                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    156036000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    156036000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      8672024                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      8672024                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001940                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001940                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data  9274.607703                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total  9274.607703                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        11232                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        11232                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         5592                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         5592                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     59054000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     59054000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000645                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000645                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 10560.443491                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 10560.443491                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             36146779                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             108345                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             333.626646                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           58                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          479                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1249                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          258                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          191550793                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         191550793                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   788227                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              19638294                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   7347569                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1046417                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  51696                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              3487734                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  8591                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               52041954                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 39153                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       277181                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       277181                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       277181                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       277181                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        68381                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        68381                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        68381                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        68381                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   4476915000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   4476915000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   4476915000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   4476915000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       345562                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       345562                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       345562                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       345562                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.197883                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.197883                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.197883                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.197883                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 65470.159840                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 65470.159840                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 65470.159840                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 65470.159840                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        68381                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        68381                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        68381                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        68381                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   4408534000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   4408534000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   4408534000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   4408534000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.197883                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.197883                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.197883                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.197883                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 64470.159840                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 64470.159840                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 64470.159840                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 64470.159840                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        68381                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       277181                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       277181                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        68381                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        68381                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   4476915000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   4476915000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       345562                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       345562                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.197883                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.197883                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 65470.159840                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 65470.159840                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        68381                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        68381                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   4408534000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   4408534000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.197883                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.197883                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 64470.159840                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 64470.159840                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       345649                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        68397                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     5.053570                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       759505                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       759505                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles               9371                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       52809295                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     4913814                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            4913814                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      28773851                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  119630                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                      26922                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  150                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2017                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   5864350                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   456                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      144                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           28872203                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.829075                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.879126                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 17974674     62.26%     62.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1898007      6.57%     68.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   971630      3.37%     72.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1207628      4.18%     76.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1218739      4.22%     80.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   892907      3.09%     83.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   522423      1.81%     85.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   618319      2.14%     87.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3567876     12.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             28872203                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.170172                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.828857                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        5862977                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           5862977                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       5862977                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          5862977                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1372                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1372                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1372                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1372                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     11639498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     11639498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     11639498                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     11639498                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      5864349                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       5864349                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      5864349                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      5864349                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000234                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000234                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000234                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000234                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst  8483.599125                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total  8483.599125                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst  8483.599125                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total  8483.599125                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          706                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           50                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      14.120000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1337                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1337                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           25                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            25                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           25                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           25                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1347                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1347                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1347                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1347                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     10207998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     10207998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     10207998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     10207998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000230                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000230                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000230                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000230                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst  7578.320713                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total  7578.320713                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst  7578.320713                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total  7578.320713                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1337                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      5862977                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         5862977                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1372                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1372                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     11639498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     11639498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      5864349                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      5864349                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000234                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000234                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst  8483.599125                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total  8483.599125                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           25                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           25                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1347                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1347                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     10207998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     10207998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000230                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000230                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst  7578.320713                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total  7578.320713                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1988.355195                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             11571313                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               3328                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3476.957031                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1988.355195                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.970877                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.970877                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1991                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          571                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1420                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.972168                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           46916139                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          46916139                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     51696                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     605096                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2895410                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               51480156                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                22945                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 18432713                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 8861164                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  2474                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      4222                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  2889979                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           5234                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          32803                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        25538                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                58341                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50915523                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50889834                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  26914311                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  36261564                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.762383                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.742227                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          696                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          696                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          696                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          696                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker          321                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total          321                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker          321                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total          321                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker     21252000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total     21252000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker     21252000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total     21252000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker         1017                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total         1017                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker         1017                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total         1017                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.315634                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.315634                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.315634                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.315634                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 66205.607477                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 66205.607477                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 66205.607477                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 66205.607477                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker          321                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total          321                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker          321                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total          321                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker     20931000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total     20931000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker     20931000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total     20931000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.315634                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.315634                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.315634                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.315634                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 65205.607477                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 65205.607477                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 65205.607477                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 65205.607477                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements          321                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          696                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          696                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker          321                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total          321                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker     21252000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total     21252000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker         1017                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total         1017                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.315634                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.315634                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 66205.607477                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 66205.607477                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker          321                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total          321                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker     20931000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total     20931000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.315634                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.315634                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 65205.607477                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 65205.607477                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs         1118                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs          337                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     3.317507                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses         2355                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses         2355                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     3023828                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  471456                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1232                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                5234                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 186821                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 3791                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     51                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           17961256                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.678720                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            26.132147                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               17732457     98.73%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                10341      0.06%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1125      0.01%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  802      0.00%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  212      0.00%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  343      0.00%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  665      0.00%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1058      0.01%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 8523      0.05%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                17743      0.10%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              63765      0.36%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              13755      0.08%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              12364      0.07%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              13084      0.07%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               5554      0.03%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               5291      0.03%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               6586      0.04%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3578      0.02%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1261      0.01%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                225      0.00%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                240      0.00%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                234      0.00%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               2583      0.01%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               4684      0.03%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               6200      0.03%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               5540      0.03%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               2677      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               6724      0.04%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               3363      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1460      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            28819      0.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             3099                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             17961256                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  18286034                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  117251                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              18403285                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  8765863                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                   8358                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              8774221                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      27051897                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      125609                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  27177506                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   5864489                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     341                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               5864830                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       5864489                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         341                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   5864830                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  51696                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1390349                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3858014                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2754                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   7786747                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              15782643                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               51803054                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 21231                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 215888                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               14740525                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 606921                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            35095368                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    60644292                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 57520001                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     11241                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              33863351                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1232012                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      48                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  49                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   6588379                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         75737202                       # The number of ROB reads (Count)
system.cpu.rob.writes                       103205142                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 49999996                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000019                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.inst                   1276                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  22362                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     23638                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                  1276                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 22362                       # number of overall hits (Count)
system.l2.overallHits::total                    23638                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        68381                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker          321                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                   71                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                83931                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  152704                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        68381                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker          321                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                  71                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               83931                       # number of overall misses (Count)
system.l2.overallMisses::total                 152704                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   4305682000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker     20433500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         5594000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      5389489000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         9721198500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   4305682000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker     20433500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        5594000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     5389489000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        9721198500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        68381                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker          321                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               1347                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             106293                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                176342                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        68381                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker          321                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1347                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            106293                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               176342                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.052710                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.789619                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.865954                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.052710                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.789619                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.865954                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 62966.057823                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 63655.763240                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 78788.732394                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 64213.329997                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    63660.405097                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 62966.057823                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 63655.763240                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 78788.732394                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 64213.329997                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   63660.405097                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 4326                       # number of writebacks (Count)
system.l2.writebacks::total                      4326                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker            7                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker           13                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    20                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker            7                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker           13                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   20                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        68374                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker          308                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst               71                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            83931                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              152684                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        68374                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker          308                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              71                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           83931                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             152684                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   4168613000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker     18954500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      5452000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   5221627000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     9414646500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   4168613000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker     18954500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      5452000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   5221627000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    9414646500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999898                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.959502                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.052710                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.789619                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.865840                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999898                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.959502                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.052710                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.789619                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.865840                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 60967.809401                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 61540.584416                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 76788.732394                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 62213.329997                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 61660.989364                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 60967.809401                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 61540.584416                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 76788.732394                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 62213.329997                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 61660.989364                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           4376                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       137510                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         137510                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              4                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 4                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data            4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.hits::cpu.inst            1276                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1276                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst            71                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               71                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      5594000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      5594000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1347                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1347                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.052710                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.052710                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 78788.732394                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 78788.732394                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           71                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           71                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      5452000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      5452000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.052710                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.052710                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 76788.732394                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 76788.732394                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               4963                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  4963                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data              626                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 626                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     40657500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       40657500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           5589                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              5589                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.112006                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.112006                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 64948.083067                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 64948.083067                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data          626                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             626                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     39405500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     39405500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.112006                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.112006                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 62948.083067                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 62948.083067                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          17399                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             17399                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        68381                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker          321                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        83305                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          152007                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   4305682000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker     20433500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   5348831500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   9674947000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        68381                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker          321                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       100704                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        169406                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.827226                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.897294                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 62966.057823                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 63655.763240                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 64207.808655                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 63648.035946                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker            7                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker           13                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            20                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        68374                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker          308                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        83305                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       151987                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   4168613000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker     18954500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5182221500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   9369789000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999898                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.959502                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.827226                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.897176                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 60967.809401                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 61540.584416                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 62207.808655                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 61648.621264                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1337                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1337                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1337                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1337                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        26628                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            26628                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        26628                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        26628                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 15650.484264                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        67410                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      43768                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.540166                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   15650.484264                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.955230                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.955230                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          15750                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    5                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   23                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  328                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3655                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                11739                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.961304                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2762533                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2762533                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      4326.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     68374.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples       308.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        71.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     83912.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.019767885652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          259                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          259                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              311595                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               4060                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      152684                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       4326                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    152684                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     4326                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     19                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      56.06                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                152684                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 4326                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  137507                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   12090                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2480                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     432                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    247                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    264                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    262                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    262                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    265                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    275                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    278                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    269                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    267                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    274                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    259                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    259                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    260                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    260                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    260                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          259                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     468.787645                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     57.717287                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   4994.946412                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047          255     98.46%     98.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-4095            3      1.16%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::79872-81919            1      0.39%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           259                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          259                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.667954                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.636772                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.044446                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              179     69.11%     69.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                3      1.16%     70.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               64     24.71%     94.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               10      3.86%     98.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                3      1.16%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           259                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 9771776                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               276864                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              676819351.27123499                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              19176341.42149382                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   14437851000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      91954.98                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      4375936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker        19712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         4544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      5370368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       276288                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 303089035.680355668068                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 1365305.861724479124                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 314729.597994928656                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 371966056.717612028122                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 19136446.120339535177                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        68374                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker          308                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst           71                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        83931                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         4326                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   1964783138                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      8847428                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      3131804                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   2520018224                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 596739962304                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     28735.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     28725.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     44109.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     30024.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 137942663.50                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      4375936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker        19712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         4544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      5371584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        9771776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         4544                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         4544                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       276864                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       276864                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        68374                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker          308                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst           71                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        83931                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          152684                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         4326                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           4326                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    303089036                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker      1365306                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         314730                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      372050280                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         676819351                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       314730                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        314730                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     19176341                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         19176341                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     19176341                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    303089036                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker      1365306                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        314730                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     372050280                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        695995693                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               152665                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                4317                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3636                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         4903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        15336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2445                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         2636                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3253                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         6186                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         6735                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        19885                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         9322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3091                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         2636                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         3532                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2910                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         3038                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         3107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         3529                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         3415                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         3108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         3221                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         2724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         3463                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         3630                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         5388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         4125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         3255                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         3453                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         4342                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         3929                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         2975                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         6261                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         3196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          231                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          220                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          165                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          230                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          171                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          137                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           77                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          126                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          117                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           65                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           46                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           87                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           89                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          151                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19           86                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          146                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          167                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          236                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          223                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          214                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30           73                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1826364414                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             508679780                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         4496780594                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11963.22                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29455.22                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               98773                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               2142                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            64.70                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           49.62                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        56082                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   179.184480                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   121.863664                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   198.535218                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        28858     51.46%     51.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        14453     25.77%     77.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         4959      8.84%     86.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         3303      5.89%     91.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1613      2.88%     94.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1005      1.79%     96.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          553      0.99%     97.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          361      0.64%     98.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          977      1.74%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        56082                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               9770560                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             276288                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              676.735128                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               19.136446                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.62                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.52                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.10                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               64.28                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    96534730.656000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    128383150.190400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   389719457.836801                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  8080766.400000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2569875498.455957                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 11908708130.591890                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 274795541.798402                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  15376097275.929592                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1064.989638                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    368522766                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    649250000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  13420017734                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    78324337.728000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    104151934.555200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   252437896.435199                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  8144660.832000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2569875498.455957                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 11608331181.451107                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 505593649.612793                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  15126859159.070421                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1047.726739                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    722301318                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    649250000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  13066239182                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              152058                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          4326                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            137560                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                626                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               626                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          152058                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       447254                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       447254                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  447254                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     10048640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     10048640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 10048640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             152684                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   152684    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               152684                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy           372705500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          824378406                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         294570                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       152728                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             170753                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        30954                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1337                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           148421                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              5589                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             5589                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1347                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        169406                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             4                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            4                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4031                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       318891                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          963                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       205143                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 529028                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       171776                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8506944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        20544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      4376384                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                13075648                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            4376                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    276864                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            180722                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.060103                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.237679                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  169860     93.99%     93.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   10862      6.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              180722                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          190323500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1347000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         106296996                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            329483                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          68397467                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        352682                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       176337                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        10861                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  14437790500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
