{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702722335024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702722335032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 18:25:34 2023 " "Processing started: Sat Dec 16 18:25:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702722335032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702722335032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Signal_Modulation -c Signal_Modulation " "Command: quartus_sta Signal_Modulation -c Signal_Modulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702722335032 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1702722335202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702722335375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702722335375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702722335422 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702722335422 ""}
{ "Info" "ISTA_SDC_FOUND" "Signal_Modulation.out.sdc " "Reading SDC File: 'Signal_Modulation.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1702722335584 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Signal_Modulation.out.sdc 42 fp:u1\|q\[11\] register " "Ignored filter at Signal_Modulation.out.sdc(42): fp:u1\|q\[11\] could not be matched with a register" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1702722335586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Signal_Modulation.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at Signal_Modulation.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{fp:u1\|q\[11\]\} -period 512.000 -waveform \{ 0.000 256.000 \} \[get_registers \{ fp:u1\|q\[11\] \}\] " "create_clock -name \{fp:u1\|q\[11\]\} -period 512.000 -waveform \{ 0.000 256.000 \} \[get_registers \{ fp:u1\|q\[11\] \}\]" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722335587 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702722335587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Signal_Modulation.out.sdc 63 fp:u1\|q\[11\] clock " "Ignored filter at Signal_Modulation.out.sdc(63): fp:u1\|q\[11\] could not be matched with a clock" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1702722335588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 63 Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(63): Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722335588 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702722335588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 64 Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(64): Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722335589 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702722335589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 67 Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(67): Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722335589 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702722335589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 68 Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(68): Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722335589 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702722335589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 69 Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(69): Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722335590 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702722335590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 70 Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(70): Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722335590 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702722335590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 71 Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(71): Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722335591 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702722335591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 71 Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(71): Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702722335591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 72 Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(72): Argument -rise_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722335592 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702722335592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 72 Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(72): Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702722335592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 73 Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(73): Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722335592 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702722335592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 74 Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(74): Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722335593 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702722335593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 75 Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(75): Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -rise_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722335593 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702722335593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 75 Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(75): Argument -rise_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702722335594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 76 Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(76): Argument -fall_from with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{fp:u1\|q\[11\]\}\] -fall_to \[get_clocks \{fp:u1\|q\[11\]\}\]  0.020  " {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702722335594 ""}  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702722335594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Signal_Modulation.out.sdc 76 Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Signal_Modulation.out.sdc(76): Argument -fall_to with value \[get_clocks \{fp:u1\|q\[11\]\}\] contains zero elements" {  } { { "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" "" { Text "C:/Users/21733/Desktop/Signal_Modulation/Signal_Modulation.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702722335594 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fp:u1\|q\[7\] " "Node: fp:u1\|q\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mcode:u2\|m_out fp:u1\|q\[7\] " "Register Mcode:u2\|m_out is being clocked by fp:u1\|q\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702722335597 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702722335597 "|Signal_Modulation|fp:u1|q[7]"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702722335598 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702722335607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.290 " "Worst-case setup slack is 13.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722335619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722335619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.290               0.000 clk  " "   13.290               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722335619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702722335619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722335622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722335622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 clk  " "    0.454               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722335622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702722335622 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702722335625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702722335628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.678 " "Worst-case minimum pulse width slack is 9.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722335630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722335630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.678               0.000 clk  " "    9.678               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722335630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702722335630 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702722335653 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702722335671 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702722335841 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fp:u1\|q\[7\] " "Node: fp:u1\|q\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mcode:u2\|m_out fp:u1\|q\[7\] " "Register Mcode:u2\|m_out is being clocked by fp:u1\|q\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702722335892 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702722335892 "|Signal_Modulation|fp:u1|q[7]"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.764 " "Worst-case setup slack is 13.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722335900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722335900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.764               0.000 clk  " "   13.764               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722335900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702722335900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722335904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722335904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk  " "    0.403               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722335904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702722335904 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702722335907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702722335910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.685 " "Worst-case minimum pulse width slack is 9.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722335913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722335913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.685               0.000 clk  " "    9.685               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722335913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702722335913 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702722335937 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fp:u1\|q\[7\] " "Node: fp:u1\|q\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mcode:u2\|m_out fp:u1\|q\[7\] " "Register Mcode:u2\|m_out is being clocked by fp:u1\|q\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702722336032 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1702722336032 "|Signal_Modulation|fp:u1|q[7]"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.932 " "Worst-case setup slack is 16.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722336037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722336037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.932               0.000 clk  " "   16.932               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722336037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702722336037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722336042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722336042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 clk  " "    0.171               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722336042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702722336042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702722336047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702722336052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.381 " "Worst-case minimum pulse width slack is 9.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722336056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722336056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.381               0.000 clk  " "    9.381               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702722336056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702722336056 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702722336441 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702722336441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 23 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702722336506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 18:25:36 2023 " "Processing ended: Sat Dec 16 18:25:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702722336506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702722336506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702722336506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702722336506 ""}
