Using config: configs/x16_base_config.json
Running GEMM tests...
Test 1: M=1024, K=12288, N=12288
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
Running mapping search...
find_simdram_mapping: Best mapping: Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M: CR  N: AD  K: BS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)
Running simulation...
--- Input Matmul Size --- M:1024, K:12288, N:12288
Maximum Array Tile Size: {'M': 4, 'K': 768, 'N': 96}
get_arr_tile_stats: arr_latency=8.0032e-05, capacity_utilization=0.1875
get_tile_stats: K_reduction_latency: 1.536e-05 = 201326592 / 13107200000000.0
CR BS ['A', 'D'] {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
12582912 = 1024 * 12288 * 1
get_tile_io_latency: data_volume=100663296, dup=['A'], simd_utilization={'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
get_tile_io_latency: latency=7.68e-06 = 100663296 / 13107200000000.0
get_tile_stats: tile_size: {'M': 1024, 'K': 12288, 'N': 12288}, arr_tile_size: {'M': 4, 'K': 768, 'N': 96}, MK_dup: 1, KN_dup:1, MN_dup:768, M_K_io_latency: 7.68e-06, K_N_io_latency: 0, M_N_io_latency: 9.6e-07, tile_compute_latency:9.5392e-05 = 8.0032e-05(arr_latency) + 1.536e-05(K_reduction_latency)
================ Strategy Summary ================
Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M: CR  N: AD  K: BS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)

---------------- Tile Sizes ----------------------
| Tile_M      | Tile_N      | Tile_K      |
|-------------|-------------|-------------|
| 1024        | 12288       | 12288       |

| Arr_Tile_M  | Arr_Tile_N  | Arr_Tile_K  |
|-------------|-------------|-------------|
| 4           | 96          | 768         |

--------------- Utilization ----------------------
| Row         | Col         | Array       | Bank        | Device      | Rank        | Channel     |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0.1875      | 0.75        | 1           | 1           | 1           | 1           | 1           |

------------------ Latency -----------------------
| Total Latency        | 0.000104992            cycles|
| Total Compute Latency | 9.5392e-05             cycles|
| Total Array Latency  | 8.0032e-05             cycles|
| Total Reduction Latency| 1.536e-05              cycles|
| IO Latency           | 9.599999999999998e-06  cycles|

----------- Hardware Requirements ---------------
| col_multicast        | False                 |
| col_broadcast        | False                 |
| broadcast            | {'C': False, 'R': False, 'B': False, 'A': True, 'S': False, 'D': True}|
| reduction            | {'C': False, 'R': False, 'B': True, 'A': False, 'S': True, 'D': False}|
==================================================

---------------- Debug Info -----------------------
| Remaining Tiles       |                         |
|-----------------------|-------------------------|
| M_remain              | 0                      |
| N_remain              | 0                      |
| K_remain              | 0                      |

| Fully Partitioned #Tiles |                       |
|-------------------------|-----------------------|
| M_t                   | 1                      |
| N_t                   | 1                      |
| K_t                   | 1                      |

|------------------------|------------------------|
==================================================
Tiling utilization: {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
Column utilization: 0.75
Capacity utilization: 0.1875
GEMM 1024x12288x12288 latency: 0.000104992s
simulated latency: GEMM_1024x12288x12288 0.000104992
roofline_model_simdram: total_ops=309237645312, total_data_movement=25165824, peak_flops=2368722311934701.0, bandwidth=13107200000000.0
roofline_model_simdram: compute_bound_time=0.0001305504, memory_bound_time=1.92e-06
GEMM roofline latency: 0.0001305504ms
Results written to test_gemm_x16_base_config.json_1024_12288_12288_simdram_ddr5_operandocality.csv
Test 2: M=2048, K=24576, N=24576
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
Running mapping search...
find_simdram_mapping: Best mapping: Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M: RB  N: CA  K: DS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)
Running simulation...
--- Input Matmul Size --- M:2048, K:24576, N:24576
Maximum Array Tile Size: {'M': 4, 'K': 3072, 'N': 192}
get_arr_tile_stats: arr_latency=0.00015967359999999998, capacity_utilization=0.375
get_tile_stats: K_reduction_latency: 3.072e-05 = 402653184 / 13107200000000.0
RB DS ['C', 'A'] {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
16777216 = 2048 * 8192 * 1
get_tile_io_latency: data_volume=134217728, dup=['A'], simd_utilization={'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
get_tile_io_latency: latency=1.024e-05 = 134217728 / 13107200000000.0
get_tile_stats: tile_size: {'M': 2048, 'K': 8192, 'N': 24576}, arr_tile_size: {'M': 4, 'K': 1024, 'N': 192}, MK_dup: 1, KN_dup:1, MN_dup:1024, M_K_io_latency: 1.024e-05, K_N_io_latency: 0, M_N_io_latency: 3.84e-06, tile_compute_latency:0.00019039359999999998 = 0.00015967359999999998(arr_latency) + 3.072e-05(K_reduction_latency)
================ Strategy Summary ================
Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M: RB  N: CA  K: DS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)

---------------- Tile Sizes ----------------------
| Tile_M      | Tile_N      | Tile_K      |
|-------------|-------------|-------------|
| 2048        | 24576       | 8192        |

| Arr_Tile_M  | Arr_Tile_N  | Arr_Tile_K  |
|-------------|-------------|-------------|
| 4           | 192         | 1024        |

--------------- Utilization ----------------------
| Row         | Col         | Array       | Bank        | Device      | Rank        | Channel     |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0.375       | 1.0         | 1           | 1           | 1           | 1           | 1           |

------------------ Latency -----------------------
| Total Latency        | 0.0006095808           cycles|
| Total Compute Latency | 0.0005711808           cycles|
| Total Array Latency  | 0.0004790207999999999  cycles|
| Total Reduction Latency| 9.215999999999998e-05  cycles|
| IO Latency           | 3.84e-05               cycles|

----------- Hardware Requirements ---------------
| col_multicast        | False                 |
| col_broadcast        | False                 |
| broadcast            | {'C': True, 'R': False, 'B': False, 'A': True, 'S': False, 'D': False}|
| reduction            | {'C': False, 'R': False, 'B': False, 'A': False, 'S': True, 'D': True}|
==================================================

---------------- Debug Info -----------------------
| Remaining Tiles       |                         |
|-----------------------|-------------------------|
| M_remain              | 0                      |
| N_remain              | 0                      |
| K_remain              | 0                      |

| Fully Partitioned #Tiles |                       |
|-------------------------|-----------------------|
| M_t                   | 1                      |
| N_t                   | 1                      |
| K_t                   | 3                      |

|------------------------|------------------------|
==================================================
Tiling utilization: {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
Column utilization: 1.0
Capacity utilization: 0.375
GEMM 2048x24576x24576 latency: 0.0006095808s
simulated latency: GEMM_2048x24576x24576 0.0006095808
roofline_model_simdram: total_ops=2473901162496, total_data_movement=100663296, peak_flops=2368722311934701.0, bandwidth=13107200000000.0
roofline_model_simdram: compute_bound_time=0.0010444032, memory_bound_time=7.68e-06
GEMM roofline latency: 0.0010444032ms
Results written to test_gemm_x16_base_config.json_2048_24576_24576_simdram_ddr5_operandocality.csv
Test 3: M=1, K=12288, N=12288
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
Running mapping search...
find_simdram_mapping: Best mapping: Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M:   N: RBA  K: CDS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)
Running simulation...
--- Input Matmul Size --- M:1, K:12288, N:12288
Maximum Array Tile Size: {'M': 1, 'K': 192, 'N': 2}
get_arr_tile_stats: arr_latency=8.051999999999999e-07, capacity_utilization=0.0009765625
get_tile_stats: K_reduction_latency: 6e-08 = 786432 / 13107200000000.0
 CDS ['R', 'B', 'A'] {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
12288 = 1 * 12288 * 1
get_tile_io_latency: data_volume=393216, dup=['B', 'A'], simd_utilization={'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
get_tile_io_latency: latency=4.8e-07 = 393216 / 819200000000.0
get_tile_stats: tile_size: {'M': 1, 'K': 12288, 'N': 12288}, arr_tile_size: {'M': 1, 'K': 192, 'N': 2}, MK_dup: 1, KN_dup:1, MN_dup:192, M_K_io_latency: 4.8e-07, K_N_io_latency: 0, M_N_io_latency: 9.375e-10, tile_compute_latency:8.651999999999999e-07 = 8.051999999999999e-07(arr_latency) + 6e-08(K_reduction_latency)
================ Strategy Summary ================
Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M:   N: RBA  K: CDS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)

---------------- Tile Sizes ----------------------
| Tile_M      | Tile_N      | Tile_K      |
|-------------|-------------|-------------|
| 1           | 12288       | 12288       |

| Arr_Tile_M  | Arr_Tile_N  | Arr_Tile_K  |
|-------------|-------------|-------------|
| 1           | 2           | 192         |

--------------- Utilization ----------------------
| Row         | Col         | Array       | Bank        | Device      | Rank        | Channel     |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0.0009765625 | 0.1875      | 1           | 1           | 1           | 1           | 1           |

------------------ Latency -----------------------
| Total Latency        | 1.347075e-06           cycles|
| Total Compute Latency | 8.651999999999999e-07  cycles|
| Total Array Latency  | 8.051999999999999e-07  cycles|
| Total Reduction Latency| 6e-08                  cycles|
| IO Latency           | 4.81875e-07            cycles|

----------- Hardware Requirements ---------------
| col_multicast        | False                 |
| col_broadcast        | False                 |
| broadcast            | {'C': False, 'R': True, 'B': True, 'A': True, 'S': False, 'D': False}|
| reduction            | {'C': True, 'R': False, 'B': False, 'A': False, 'S': True, 'D': True}|
==================================================

---------------- Debug Info -----------------------
| Remaining Tiles       |                         |
|-----------------------|-------------------------|
| M_remain              | 0                      |
| N_remain              | 0                      |
| K_remain              | 0                      |

| Fully Partitioned #Tiles |                       |
|-------------------------|-----------------------|
| M_t                   | 1                      |
| N_t                   | 1                      |
| K_t                   | 1                      |

|------------------------|------------------------|
==================================================
Tiling utilization: {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
Column utilization: 0.1875
Capacity utilization: 0.0009765625
GEMM 1x12288x12288 latency: 1.347075e-06s
simulated latency: GEMM_1x12288x12288 1.347075e-06
roofline_model_simdram: total_ops=301989888, total_data_movement=24576, peak_flops=2368722311934701.0, bandwidth=13107200000000.0
roofline_model_simdram: compute_bound_time=1.27490625e-07, memory_bound_time=1.875e-09
GEMM roofline latency: 1.27490625e-07ms
Results written to test_gemm_x16_base_config.json_1_12288_12288_simdram_ddr5_operandocality.csv
Test 4: M=1, K=24576, N=24576
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
Running mapping search...
find_simdram_mapping: Best mapping: Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M:   N: RBA  K: CDS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)
Running simulation...
--- Input Matmul Size --- M:1, K:24576, N:24576
Maximum Array Tile Size: {'M': 1, 'K': 384, 'N': 3}
get_arr_tile_stats: arr_latency=1.0125999999999998e-06, capacity_utilization=0.00146484375
get_tile_stats: K_reduction_latency: 1.2e-07 = 1572864 / 13107200000000.0
 CDS ['R', 'B', 'A'] {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
24576 = 1 * 24576 * 1
get_tile_io_latency: data_volume=786432, dup=['B', 'A'], simd_utilization={'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
get_tile_io_latency: latency=9.6e-07 = 786432 / 819200000000.0
get_tile_stats: tile_size: {'M': 1, 'K': 24576, 'N': 24576}, arr_tile_size: {'M': 1, 'K': 384, 'N': 3}, MK_dup: 1, KN_dup:1, MN_dup:384, M_K_io_latency: 9.6e-07, K_N_io_latency: 0, M_N_io_latency: 1.875e-09, tile_compute_latency:1.1325999999999998e-06 = 1.0125999999999998e-06(arr_latency) + 1.2e-07(K_reduction_latency)
================ Strategy Summary ================
Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M:   N: RBA  K: CDS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)

---------------- Tile Sizes ----------------------
| Tile_M      | Tile_N      | Tile_K      |
|-------------|-------------|-------------|
| 1           | 24576       | 24576       |

| Arr_Tile_M  | Arr_Tile_N  | Arr_Tile_K  |
|-------------|-------------|-------------|
| 1           | 3           | 384         |

--------------- Utilization ----------------------
| Row         | Col         | Array       | Bank        | Device      | Rank        | Channel     |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0.00146484375 | 0.375       | 1           | 1           | 1           | 1           | 1           |

------------------ Latency -----------------------
| Total Latency        | 2.09635e-06            cycles|
| Total Compute Latency | 1.1325999999999998e-06 cycles|
| Total Array Latency  | 1.0125999999999998e-06 cycles|
| Total Reduction Latency| 1.2e-07                cycles|
| IO Latency           | 9.6375e-07             cycles|

----------- Hardware Requirements ---------------
| col_multicast        | False                 |
| col_broadcast        | False                 |
| broadcast            | {'C': False, 'R': True, 'B': True, 'A': True, 'S': False, 'D': False}|
| reduction            | {'C': True, 'R': False, 'B': False, 'A': False, 'S': True, 'D': True}|
==================================================

---------------- Debug Info -----------------------
| Remaining Tiles       |                         |
|-----------------------|-------------------------|
| M_remain              | 0                      |
| N_remain              | 0                      |
| K_remain              | 0                      |

| Fully Partitioned #Tiles |                       |
|-------------------------|-----------------------|
| M_t                   | 1                      |
| N_t                   | 1                      |
| K_t                   | 1                      |

|------------------------|------------------------|
==================================================
Tiling utilization: {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
Column utilization: 0.375
Capacity utilization: 0.00146484375
GEMM 1x24576x24576 latency: 2.09635e-06s
simulated latency: GEMM_1x24576x24576 2.09635e-06
roofline_model_simdram: total_ops=1207959552, total_data_movement=49152, peak_flops=2368722311934701.0, bandwidth=13107200000000.0
roofline_model_simdram: compute_bound_time=5.099625e-07, memory_bound_time=3.75e-09
GEMM roofline latency: 5.099625e-07ms
Results written to test_gemm_x16_base_config.json_1_24576_24576_simdram_ddr5_operandocality.csv
Running LLM tests...
Testing GPT-3 175B model prefill
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
LLM model: gpt3-175B
simulating qkv: Matmul M=1024, K=12288, N=12288
qkv latency: 0.00037797600000000003, compute latency: 9.5392e-05, io overhead: 9.599999999999998e-06
simulating q_mul_k: Batched Matmul BS=96 M=1024, K=128, N=1024
Batched Matmul: M=1024, K=128, N=1024, BS=96
BatchedMatmul latency: 0.00013105919999999998
q_mul_k latency: 0.00015205919999999998, compute latency: 8.497919999999999e-05, io overhead: 4.607999999999999e-05
simulating a_mul_v: Batched Matmul BS=96 M=1024, K=1024, N=128
Batched Matmul: M=1024, K=1024, N=128, BS=96
BatchedMatmul latency: 0.0001483392
a_mul_v latency: 0.0001693392, compute latency: 8.497919999999999e-05, io overhead: 6.336e-05
simulating h_matmul0: Matmul M=1024, K=12288, N=12288
h_matmul0 latency: 0.000125992, compute latency: 9.5392e-05, io overhead: 9.599999999999998e-06
simulating h1_matmul1: Matmul M=1024, K=12288, N=49152
h1_matmul1 latency: 0.0003490896, compute latency: 0.00028968959999999997, io overhead: 3.839999999999999e-05
simulating h2_matmul2: Matmul M=1024, K=49152, N=12288
h2_matmul2 latency: 0.000339816, compute latency: 0.00028617599999999997, io overhead: 3.263999999999999e-05
finish matmul simulation
matmul total overhead: 0.000168
matmul total latency w/o overhead: 0.001346272
matmul total latency: 0.0015142719999999999
weighted avg simd utilization: 0.7310816022484733
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 1.0, 'S': 1.0, 'D': 1.0}
gpt3-175B 96 layers prefill latency: 0.15948211199999998
simulated latency: gpt3-175B_prefill 0.15948211199999998
Testing GPT-3 175B model decode
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
simulating qkv: Matmul M=1, K=12288, N=12288
qkv latency: 6.704122499999999e-05, compute latency: 2.5955999999999998e-06, io overhead: 1.4456250000000002e-06, kernel launch overhead: 6.3e-05
simulating q_mul_k:BatchedMatmul BS=96 M=1, K=128, N=1025
Batched Matmul: M=1, K=128, N=1025, BS=96
BatchedMatmul latency: 5.83642833984375e-05
q_mul_k latency: 7.93642833984375e-05, compute latency: 5.786926875000001e-05, io overhead: 4.950146484374999e-07, kernel launch overhead: 2.1e-05
simulating a_mul_v: BatchedMatmul BS=96 M=1, K=1025, N=128
Batched Matmul: M=1, K=1025, N=128, BS=96
BatchedMatmul latency: 5.8590909375000005e-05
a_mul_v latency: 7.9590909375e-05, compute latency: 5.8348800000000006e-05, io overhead: 2.42109375e-07, kernel launch overhead: 2.1e-05
simulating h_matmul0: Matmul M=1, K=12288, N=12288
h_matmul0 latency: 2.2347075e-05, compute latency: 8.651999999999999e-07, io overhead: 4.81875e-07, kernel launch overhead: 2.1e-05
simulating h1_matmul1: Matmul M=1, K=12288, N=49152
h1_matmul1 latency: 2.31001e-05, compute latency: 1.1325999999999998e-06, io overhead: 9.674999999999998e-07, kernel launch overhead: 2.1e-05
simulating h2_matmul2: Matmul M=1, K=49152, N=12288
h2_matmul2 latency: 2.3094475e-05, compute latency: 1.1325999999999998e-06, io overhead: 9.618749999999998e-07, kernel launch overhead: 2.1e-05
finish matmul simulation
matmul total overhead: 0.000168
matmul total latency w/o overhead: 0.00012653806777343748
matmul total latency: 0.0002945380677734375
weighted avg simd utilization: 0.11677176908195692
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 0.5784019932255454, 'S': 1.0, 'D': 1.0}
gpt3-175B decode latency per token: 0.00044153806777343747
gpt3-175B decode total latency for 2048 tokens: 86.8099164288
simulated latency: gpt3-175B_decode 86.8099164288
Testing GPT-3 6.7B model prefill
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
LLM model: gpt3-6.7B
simulating qkv: Matmul M=1024, K=4096, N=4096
qkv latency: 0.00012127199999999999, compute latency: 1.6224e-05, io overhead: 3.2e-06
simulating q_mul_k: Batched Matmul BS=32 M=1024, K=128, N=1024
Batched Matmul: M=1024, K=128, N=1024, BS=32
BatchedMatmul latency: 4.3686399999999996e-05
q_mul_k latency: 6.46864e-05, compute latency: 2.8326399999999997e-05, io overhead: 1.536e-05
simulating a_mul_v: Batched Matmul BS=32 M=1024, K=1024, N=128
Batched Matmul: M=1024, K=1024, N=128, BS=32
BatchedMatmul latency: 4.94464e-05
a_mul_v latency: 7.04464e-05, compute latency: 2.8326399999999997e-05, io overhead: 2.112e-05
simulating h_matmul0: Matmul M=1024, K=4096, N=4096
h_matmul0 latency: 4.0424e-05, compute latency: 1.6224e-05, io overhead: 3.2e-06
simulating h1_matmul1: Matmul M=1024, K=4096, N=16384
h1_matmul1 latency: 6.70288e-05, compute latency: 3.3228799999999996e-05, io overhead: 1.2800000000000001e-05
simulating h2_matmul2: Matmul M=1024, K=16384, N=4096
h2_matmul2 latency: 6.39376e-05, compute latency: 3.2057599999999996e-05, io overhead: 1.0880000000000001e-05
finish matmul simulation
matmul total overhead: 0.000168
matmul total latency w/o overhead: 0.0002597952
matmul total latency: 0.0004277952
weighted avg simd utilization: 0.5346156291608696
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 1.0, 'S': 1.0, 'D': 1.0}
gpt3-6.7B 32 layers prefill latency: 0.0183934464
simulated latency: gpt3-6.7B_prefill 0.0183934464
Testing GPT-3 6.7B model decode
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
simulating qkv: Matmul M=1, K=4096, N=4096
qkv latency: 6.5155275e-05, compute latency: 1.9134e-06, io overhead: 2.41875e-07, kernel launch overhead: 6.3e-05
simulating q_mul_k:BatchedMatmul BS=32 M=1, K=128, N=1025
Batched Matmul: M=1, K=128, N=1025, BS=32
BatchedMatmul latency: 1.94547611328125e-05
q_mul_k latency: 4.04547611328125e-05, compute latency: 1.928975625e-05, io overhead: 1.6500488281249998e-07, kernel launch overhead: 2.1e-05
simulating a_mul_v: BatchedMatmul BS=32 M=1, K=1025, N=128
Batched Matmul: M=1, K=1025, N=128, BS=32
BatchedMatmul latency: 1.9530303125000003e-05
a_mul_v latency: 4.0530303125e-05, compute latency: 1.94496e-05, io overhead: 8.0703125e-08, kernel launch overhead: 2.1e-05
simulating h_matmul0: Matmul M=1, K=4096, N=4096
h_matmul0 latency: 2.1718425e-05, compute latency: 6.378000000000001e-07, io overhead: 8.0625e-08, kernel launch overhead: 2.1e-05
simulating h1_matmul1: Matmul M=1, K=4096, N=16384
h1_matmul1 latency: 2.19603e-05, compute latency: 6.378000000000001e-07, io overhead: 3.225e-07, kernel launch overhead: 2.1e-05
simulating h2_matmul2: Matmul M=1, K=16384, N=4096
h2_matmul2 latency: 2.1958424999999998e-05, compute latency: 6.378000000000001e-07, io overhead: 3.20625e-07, kernel launch overhead: 2.1e-05
finish matmul simulation
matmul total overhead: 0.000168
matmul total latency w/o overhead: 4.377748925781251e-05
matmul total latency: 0.0002117774892578125
weighted avg simd utilization: 0.03948869982799663
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 0.7012561581219793, 'S': 1.0, 'D': 1.0}
gpt3-6.7B decode latency per token: 0.00035877748925781255
gpt3-6.7B decode total latency for 2048 tokens: 23.512841536000003
simulated latency: gpt3-6.7B_decode 23.512841536000003
Testing LLaMA 3.1 70B model prefill
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
LLM model: Llama-3.1-70B
simulating q_proj: Matmul M=1024, K=8192, N=8192
q_proj latency: 5.94576e-05, compute latency: 3.2057599999999996e-05, io overhead: 6.4e-06
simulating k_proj: Matmul M=1024, K=8192, N=1024
k_proj latency: 3.06288e-05, compute latency: 4.3488e-06, io overhead: 5.28e-06
simulating v_proj: Matmul M=1024, K=8192, N=1024
skipping v_proj simulation, using k_proj
v_proj latency: 3.06288e-05, compute latency: 4.3488e-06, io overhead: 5.28e-06
simulating q_mul_k: Batched_Matmul BS=64 M=1024, K=128, N=1024
Batched Matmul: M=1024, K=128, N=1024, BS=64
BatchedMatmul latency: 8.737279999999999e-05
q_mul_k latency: 0.00010837279999999999, compute latency: 5.6652799999999994e-05, io overhead: 3.072e-05
simulating a_mul_v: Batched_Matmul BS=64 M=1024, K=1024, N=128
Batched Matmul: M=1024, K=1024, N=128, BS=64
BatchedMatmul latency: 9.88928e-05
a_mul_v latency: 0.0001198928, compute latency: 5.6652799999999994e-05, io overhead: 4.224e-05
simulating h_matmul0: Matmul M=1024, K=8192, N=8192
h_matmul0 latency: 5.94576e-05, compute latency: 3.2057599999999996e-05, io overhead: 6.4e-06
simulating h1_matmul1: Matmul M=1024, K=8192, N=28672
h1_matmul1 latency: 0.0001418256, compute latency: 0.00011122560000000001, io overhead: 9.600000000000001e-06
simulating h2_matmul2: Matmul M=1024, K=28672, N=8192
h2_matmul2 latency: 0.00015157919999999998, compute latency: 0.0001270592, io overhead: 3.52e-06
finish matmul simulation
matmul total overhead: 0.000168
matmul total latency w/o overhead: 0.0005338432
matmul total latency: 0.0007018431999999999
weighted avg simd utilization: 0.68842071847387
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 1.0, 'S': 1.0, 'D': 1.0}
Llama-3.1-70B 80 layers prefill latency: 0.06790745599999999
simulated latency: Llama-3.1-70B_prefill 0.06790745599999999
Testing LLaMA 3.1 70B model decode
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
simulating q_proj: Matmul M=1, K=8192, N=8192
q_proj latency: 2.1959049999999998e-05, compute latency: 6.378000000000001e-07, io overhead: 3.2125e-07
simulating k_proj: Matmul M=1, K=8192, N=1024
k_proj latency: 2.167795625e-05, compute latency: 6.378000000000001e-07, io overhead: 4.015625e-08
simulating v_proj: Matmul M=1, K=8192, N=1024
skipping v_proj simulation, using k_proj
v_proj latency: 2.167795625e-05, compute latency: 6.378000000000001e-07, io overhead: 4.015625e-08
simulating q_mul_k: Batched_Matmul BS=64 M=1, K=128, N=1025
Batched Matmul: M=1, K=128, N=1025, BS=64
BatchedMatmul latency: 3.8909522265625e-05
q_mul_k latency: 5.9909522265625005e-05, compute latency: 3.85795125e-05, io overhead: 3.3000976562499996e-07
simulating a_mul_v: Batched_Matmul BS=64 M=1, K=1025, N=128
Batched Matmul: M=1, K=1025, N=128, BS=64
BatchedMatmul latency: 3.9060606250000006e-05
a_mul_v latency: 6.006060625000001e-05, compute latency: 3.88992e-05, io overhead: 1.6140625e-07
simulating h_matmul0: Matmul M=1, K=8192, N=8192
h_matmul0 latency: 2.1959049999999998e-05, compute latency: 6.378000000000001e-07, io overhead: 3.2125e-07
simulating h1_matmul1: Matmul M=1, K=8192, N=28672
h1_matmul1 latency: 2.2519575e-05, compute latency: 8.751999999999999e-07, io overhead: 6.443750000000001e-07
simulating h2_matmul2: Matmul M=1, K=28672, N=8192
h2_matmul2 latency: 2.244645e-05, compute latency: 8.851999999999999e-07, io overhead: 5.6125e-07
finish matmul simulation
matmul total overhead: 0.000168
matmul total latency w/o overhead: 8.421016601562503e-05
matmul total latency: 0.000252210166015625
weighted avg simd utilization: 0.06717243101342714
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 0.6283974472206088, 'S': 1.0, 'D': 1.0}
Llama-3.1-70B decode latency per token: 0.00039921016601562507
Llama-3.1-70B decode total latency for 2048 tokens: 65.40659360000001
simulated latency: Llama-3.1-70B_decode 65.40659360000001
Testing LLaMA 3.1 8B model prefill
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
LLM model: Llama-3.1-8B
simulating q_proj: Matmul M=1024, K=4096, N=4096
q_proj latency: 4.0424e-05, compute latency: 1.6224e-05, io overhead: 3.2e-06
simulating k_proj: Matmul M=1024, K=4096, N=1024
k_proj latency: 2.8068799999999998e-05, compute latency: 4.3488e-06, io overhead: 2.7200000000000002e-06
simulating v_proj: Matmul M=1024, K=4096, N=1024
skipping v_proj simulation, using k_proj
v_proj latency: 2.8068799999999998e-05, compute latency: 4.3488e-06, io overhead: 2.7200000000000002e-06
simulating q_mul_k: Batched_Matmul BS=32 M=1024, K=128, N=1024
Batched Matmul: M=1024, K=128, N=1024, BS=32
BatchedMatmul latency: 4.3686399999999996e-05
q_mul_k latency: 6.46864e-05, compute latency: 2.8326399999999997e-05, io overhead: 1.536e-05
simulating a_mul_v: Batched_Matmul BS=32 M=1024, K=1024, N=128
Batched Matmul: M=1024, K=1024, N=128, BS=32
BatchedMatmul latency: 4.94464e-05
a_mul_v latency: 7.04464e-05, compute latency: 2.8326399999999997e-05, io overhead: 2.112e-05
simulating h_matmul0: Matmul M=1024, K=4096, N=4096
h_matmul0 latency: 4.0424e-05, compute latency: 1.6224e-05, io overhead: 3.2e-06
simulating h1_matmul1: Matmul M=1024, K=4096, N=14336
h1_matmul1 latency: 6.275040000000001e-05, compute latency: 2.92704e-05, io overhead: 1.2479999999999999e-05
simulating h2_matmul2: Matmul M=1024, K=14336, N=4096
h2_matmul2 latency: 6.26576e-05, compute latency: 3.2057599999999996e-05, io overhead: 9.600000000000001e-06
finish matmul simulation
matmul total overhead: 0.000168
matmul total latency w/o overhead: 0.00022952639999999997
matmul total latency: 0.00039752639999999996
weighted avg simd utilization: 0.5105577893694608
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 1.0, 'S': 1.0, 'D': 1.0}
Llama-3.1-8B 32 layers prefill latency: 0.0174248448
simulated latency: Llama-3.1-8B_prefill 0.0174248448
Testing LLaMA 3.1 8B model decode
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 2368.7223119347013Tops
memory capacity: 1024.0GB
peripheral area: 2113.579418320765mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
simulating q_proj: Matmul M=1, K=4096, N=4096
q_proj latency: 2.1718425e-05, compute latency: 6.378000000000001e-07, io overhead: 8.0625e-08
simulating k_proj: Matmul M=1, K=4096, N=1024
k_proj latency: 2.165795625e-05, compute latency: 6.178e-07, io overhead: 4.015625e-08
simulating v_proj: Matmul M=1, K=4096, N=1024
skipping v_proj simulation, using k_proj
v_proj latency: 2.165795625e-05, compute latency: 6.178e-07, io overhead: 4.015625e-08
simulating q_mul_k: Batched_Matmul BS=32 M=1, K=128, N=1025
Batched Matmul: M=1, K=128, N=1025, BS=32
BatchedMatmul latency: 1.94547611328125e-05
q_mul_k latency: 4.04547611328125e-05, compute latency: 1.928975625e-05, io overhead: 1.6500488281249998e-07
simulating a_mul_v: Batched_Matmul BS=32 M=1, K=1025, N=128
Batched Matmul: M=1, K=1025, N=128, BS=32
BatchedMatmul latency: 1.9530303125000003e-05
a_mul_v latency: 4.0530303125e-05, compute latency: 1.94496e-05, io overhead: 8.0703125e-08
simulating h_matmul0: Matmul M=1, K=4096, N=4096
h_matmul0 latency: 2.1718425e-05, compute latency: 6.378000000000001e-07, io overhead: 8.0625e-08
simulating h1_matmul1: Matmul M=1, K=4096, N=14336
h1_matmul1 latency: 2.19603e-05, compute latency: 6.378000000000001e-07, io overhead: 3.225e-07
simulating h2_matmul2: Matmul M=1, K=14336, N=4096
h2_matmul2 latency: 2.1918425e-05, compute latency: 6.378000000000001e-07, io overhead: 2.80625e-07
finish matmul simulation
matmul total overhead: 0.000168
matmul total latency w/o overhead: 4.3616551757812546e-05
matmul total latency: 0.00021161655175781254
weighted avg simd utilization: 0.03466057745667455
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 0.5986836742744303, 'S': 1.0, 'D': 0.9870282476621128}
Llama-3.1-8B decode latency per token: 0.0003586165517578126
Llama-3.1-8B decode total latency for 2048 tokens: 23.502294336000006
simulated latency: Llama-3.1-8B_decode 23.502294336000006
