# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../hdmiAxi.ip_user_files/bd/hdmi/ip/hdmi_v_tc_0_0/sim/hdmi_v_tc_0_0.vhd" \
"../../../../hdmiAxi.srcs/sources_1/bd/hdmi/ipshared/d57c/src/ClockGen.vhd" \
"../../../../hdmiAxi.srcs/sources_1/bd/hdmi/ipshared/d57c/src/SyncAsync.vhd" \
"../../../../hdmiAxi.srcs/sources_1/bd/hdmi/ipshared/d57c/src/SyncAsyncReset.vhd" \
"../../../../hdmiAxi.srcs/sources_1/bd/hdmi/ipshared/d57c/src/DVI_Constants.vhd" \
"../../../../hdmiAxi.srcs/sources_1/bd/hdmi/ipshared/d57c/src/OutputSERDES.vhd" \
"../../../../hdmiAxi.srcs/sources_1/bd/hdmi/ipshared/d57c/src/TMDS_Encoder.vhd" \
"../../../../hdmiAxi.srcs/sources_1/bd/hdmi/ipshared/d57c/src/rgb2dvi.vhd" \
"../../../../hdmiAxi.ip_user_files/bd/hdmi/ip/hdmi_rgb2dvi_1_0/sim/hdmi_rgb2dvi_1_0.vhd" \
"../../../../hdmiAxi.ip_user_files/bd/hdmi/ip/hdmi_proc_sys_reset_0_0/sim/hdmi_proc_sys_reset_0_0.vhd" \

# Do not sort compile order
nosort
