
---------- Begin Simulation Statistics ----------
simSeconds                                   0.006888                       # Number of seconds simulated (Second)
simTicks                                   6888075000                       # Number of ticks simulated (Tick)
finalTick                                  7878746000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     48.54                       # Real time elapsed on the host (Second)
hostTickRate                                141916889                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680120                       # Number of bytes of host memory used (Byte)
simInsts                                     10605770                       # Number of instructions simulated (Count)
simOps                                       12378174                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   218513                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     255030                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         13776150                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        10530394                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       13526491                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  19857                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                78612                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            237825                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            13771551                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.982205                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.725377                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   9014536     65.46%     65.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1637182     11.89%     77.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    805759      5.85%     83.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    358701      2.60%     85.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1298527      9.43%     95.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    305813      2.22%     97.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    126266      0.92%     98.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     77217      0.56%     98.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    147550      1.07%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              13771551                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     383      0.08%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                   3467      0.76%      0.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 115006     25.35%     26.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     26.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     26.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                  2636      0.58%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     26.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 332130     73.21%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    26      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       601164      4.44%      4.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3213623     23.76%     28.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          229      0.00%     28.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     28.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     28.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     28.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     28.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     28.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     28.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     28.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     28.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     28.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      1208049      8.93%     37.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     37.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      2417605     17.87%     55.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     55.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     55.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      1208045      8.93%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      4575199     33.82%     97.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       302577      2.24%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       13526491                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.981877                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              453648                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.033538                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 22409322                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3834399                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3818506                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 18888713                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 6774640                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         6637434                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     4360351                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     9018624                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          13510993                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       4562060                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     15495                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 544                       # Number of nop insts executed (Count)
system.cpu.numRefs                            4864635                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         336607                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       302575                       # Number of stores executed (Count)
system.cpu.numRate                           0.980752                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              56                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            4599                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     8948363                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      10451660                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.539516                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.539516                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.649555                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.649555                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   10273635                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   4063214                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   15079623                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                      973848                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     973890                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  17571009                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1545452                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        302811                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          156                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores           41                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  349199                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            337099                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             12446                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               324686                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  431                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  324663                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999929                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       3                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              71                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               71                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           78442                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             12441                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     13754827                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.759894                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.766292                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        10301166     74.89%     74.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1491131     10.84%     85.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          340765      2.48%     88.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          193979      1.41%     89.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          888324      6.46%     96.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           11957      0.09%     96.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            7490      0.05%     96.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          120535      0.88%     97.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          399480      2.90%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     13754827                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              8948907                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               10452204                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1809370                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1506859                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     336003                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          6637144                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     5889015                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       601140      5.75%      5.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3207978     30.69%     36.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          212      0.00%     36.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     36.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     36.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     36.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     36.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     36.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     36.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     36.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     36.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     36.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      1208000     11.56%     48.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     48.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      2417504     23.13%     71.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     71.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      1208000     11.56%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1506859     14.42%     97.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       302511      2.89%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     10452204                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        399480                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         399820                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            399820                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        399820                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           399820                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1414137                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1414137                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1414137                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1414137                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  36891719999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  36891719999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  36891719999                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  36891719999                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1813957                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1813957                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1813957                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1813957                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.779587                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.779587                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.779587                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.779587                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 26087.797716                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 26087.797716                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 26087.797716                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 26087.797716                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      7988234                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            5                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       775520                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      10.300487                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets            5                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       302832                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            302832                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       522769                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        522769                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       522769                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       522769                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       891368                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       891368                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       891368                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       891368                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  23230245499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  23230245499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  23230245499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  23230245499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.491394                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.491394                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.491394                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.491394                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 26061.341106                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 26061.341106                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 26061.341106                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 26061.341106                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 891366                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        97323                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           97323                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1414123                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1414123                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  36891537500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  36891537500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1511446                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1511446                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.935609                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.935609                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 26087.926934                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 26087.926934                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       522769                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       522769                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       891354                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       891354                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  23230077000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  23230077000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.589736                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.589736                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 26061.561400                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 26061.561400                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       302497                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         302497                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           14                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           14                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data       182499                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total       182499                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       302511                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       302511                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000046                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000046                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 13035.642857                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 13035.642857                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           14                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           14                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       168499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       168499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000046                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000046                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 12035.642857                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 12035.642857                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7878746000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1344030                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             891366                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.507832                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          933                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           91                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            8147194                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           8147194                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7878746000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   363277                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              12037743                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    670697                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                687282                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  12552                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               313180                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     5                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               10637556                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     8                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             986872                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        9487893                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      349199                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             324666                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      12772122                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   25114                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    976875                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1746                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           13771551                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.807066                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.220426                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 11923434     86.58%     86.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    67772      0.49%     87.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   127070      0.92%     87.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   254264      1.85%     89.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   111428      0.81%     90.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    59939      0.44%     91.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   101810      0.74%     91.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   333092      2.42%     94.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   792742      5.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             13771551                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.025348                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.688719                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         976818                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            976818                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        976818                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           976818                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           57                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              57                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           57                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             57                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      4473500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      4473500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      4473500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      4473500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       976875                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        976875                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       976875                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       976875                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000058                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000058                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000058                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000058                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 78482.456140                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 78482.456140                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 78482.456140                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 78482.456140                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           48                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                48                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           10                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            10                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           10                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           10                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           47                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           47                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           47                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           47                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      3730000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      3730000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      3730000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      3730000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000048                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000048                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000048                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000048                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 79361.702128                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 79361.702128                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 79361.702128                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 79361.702128                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     48                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       976818                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          976818                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           57                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            57                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      4473500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      4473500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       976875                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       976875                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000058                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000058                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 78482.456140                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 78482.456140                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           10                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           10                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           47                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           47                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      3730000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      3730000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000048                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000048                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 79361.702128                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 79361.702128                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7878746000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 5569                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 48                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             116.020833                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            3907548                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           3907548                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7878746000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     12552                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    7149807                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   286390                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               10530941                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 7267                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1545452                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  302811                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     65523                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      213                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             30                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          12017                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          426                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                12443                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 10456751                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                10455940                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   9054963                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  11984413                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.758989                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.755562                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         158                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   38566                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  30                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    288                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   31                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 670784                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1506859                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             73.786413                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            72.122826                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  16061      1.07%      1.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                10021      0.67%      1.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               277343     18.41%     20.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               272953     18.11%     38.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               352497     23.39%     61.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               107417      7.13%     68.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                45859      3.04%     71.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                36425      2.42%     74.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                21813      1.45%     75.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                19653      1.30%     76.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              18806      1.25%     78.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               9979      0.66%     78.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               8140      0.54%     79.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               7734      0.51%     79.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              58401      3.88%     83.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              45592      3.03%     86.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              45541      3.02%     89.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              37007      2.46%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              24932      1.65%     93.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              14746      0.98%     94.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              13540      0.90%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              11014      0.73%     96.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               7356      0.49%     97.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               4332      0.29%     97.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               3730      0.25%     97.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               3735      0.25%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               3502      0.23%     98.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               4294      0.28%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               3030      0.20%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2186      0.15%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            19220      1.28%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1102                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1506859                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7878746000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7878746000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7878746000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7878746000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   7878746000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  12552                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   676945                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 9352341                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    955290                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2774423                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               10572925                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  7528                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                2624052                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    118                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.renamedOperands            11524634                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    29703540                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  7286232                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  9181639                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              11387866                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   136683                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   4694007                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         23884849                       # The number of ROB reads (Count)
system.cpu.rob.writes                        21078151                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  8948363                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10451660                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.data                 703140                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    703140                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                703140                       # number of overall hits (Count)
system.l2.overallHits::total                   703140                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                   47                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               188228                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  188275                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                  47                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              188228                       # number of overall misses (Count)
system.l2.overallMisses::total                 188275                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         3657000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     14242813500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        14246470500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        3657000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    14242813500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       14246470500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                 47                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             891368                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                891415                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                47                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            891368                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               891415                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.211168                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.211209                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.211168                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.211209                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 77808.510638                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 75667.878849                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    75668.413225                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 77808.510638                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 75667.878849                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   75668.413225                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                63888                       # number of writebacks (Count)
system.l2.writebacks::total                     63888                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst               47                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           188228                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              188275                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              47                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          188228                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             188275                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      3177000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  12360533500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    12363710500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      3177000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  12360533500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   12363710500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.211168                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.211209                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.211168                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.211209                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 67595.744681                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 65667.878849                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 65668.360112                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 67595.744681                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 65667.878849                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 65668.360112                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         188956                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         4561                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           4561                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            47                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               47                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      3657000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      3657000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           47                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             47                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 77808.510638                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 77808.510638                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           47                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           47                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      3177000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      3177000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 67595.744681                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 67595.744681                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 14                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    14                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.accesses::cpu.data             14                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                14                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.hits::cpu.data         703126                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            703126                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       188228                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          188228                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  14242813500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  14242813500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       891354                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        891354                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.211171                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.211171                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 75667.878849                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 75667.878849                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       188228                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       188228                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  12360533500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  12360533500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.211171                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.211171                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 65667.878849                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 65667.878849                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           48                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               48                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           48                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           48                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       302832                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           302832                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       302832                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       302832                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7878746000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1270235                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     188956                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       6.722385                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      14.304760                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        16.195091                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4065.500150                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.003492                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.003954                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.992554                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  265                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  774                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  600                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2457                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   14451580                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  14451580                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7878746000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     63883.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        48.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    166723.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000108272500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         3872                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         3872                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              383756                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              60124                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      188276                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      63887                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    188276                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    63887                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  21505                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                188276                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                63887                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   93699                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   56648                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   13964                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    2457                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    619                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    658                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1556                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2965                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   3952                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   4248                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   4287                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   4313                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   4488                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   4433                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   4337                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   4420                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   4039                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   3963                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   3940                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   3878                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   3873                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   3873                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         3872                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      43.090909                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     34.081425                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     45.228899                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15            252      6.51%      6.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31          1490     38.48%     44.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47          1049     27.09%     72.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63           646     16.68%     88.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79           228      5.89%     94.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95            59      1.52%     96.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111           17      0.44%     96.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127           21      0.54%     97.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143           11      0.28%     97.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159           14      0.36%     97.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            8      0.21%     98.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            3      0.08%     98.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            7      0.18%     98.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            2      0.05%     98.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            1      0.03%     98.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            5      0.13%     98.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            3      0.08%     98.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-303            8      0.21%     98.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-319           14      0.36%     99.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            8      0.21%     99.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::336-351            5      0.13%     99.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-367            6      0.15%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-399            7      0.18%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::400-415            2      0.05%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-431            3      0.08%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::432-447            1      0.03%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::464-479            1      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::480-495            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          3872                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         3872                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.497676                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.461312                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.151637                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             3172     81.92%     81.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               31      0.80%     82.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              315      8.14%     90.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              206      5.32%     96.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              114      2.94%     99.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               21      0.54%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                8      0.21%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                3      0.08%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                1      0.03%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                1      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          3872                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 1376320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                12049664                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              4088768                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1749351451.60295153                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              593600969.79199564                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    6888071500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      27315.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         3072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     10670272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      4088256                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 445988.175215862226                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1549093469.510712385178                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 593526638.429459691048                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           48                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       188228                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        63887                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1198250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   4827667250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 169316075750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     24963.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     25647.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2650243.02                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         3072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     12046592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       12049664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         3072                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         3072                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      4088768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      4088768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           48                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       188228                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          188276                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        63887                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          63887                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         445988                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1748905463                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1749351452                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       445988                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        445988                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    593600970                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        593600970                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    593600970                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        445988                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1748905463                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2342952421                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               166771                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               63879                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         9249                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         8241                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         7408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        12111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         5065                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         7063                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         9647                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        13505                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         6295                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        11428                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        15389                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        12797                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        11916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        11843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        12754                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        12060                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           72                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         4821                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         6557                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         4173                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         4128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3547                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         4952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         4894                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         3819                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          696                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         7938                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          583                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         7275                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         3899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         6498                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1701909250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             833855000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         4828865500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10205.07                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28955.07                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              148358                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              56216                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            88.96                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           88.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        26068                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   566.105877                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   418.790631                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   349.238039                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2688     10.31%     10.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         3124     11.98%     22.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         3694     14.17%     36.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2440      9.36%     45.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         2240      8.59%     54.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1787      6.86%     61.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         2387      9.16%     70.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1956      7.50%     77.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5752     22.07%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        26068                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              10673344                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            4088256                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1549.539458                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              593.526638                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   16.74                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               12.11                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               4.64                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               88.69                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7878746000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        83538000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        44374935                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      516214860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     147605940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 543341760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2904554700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    199578720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    4439208915                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   644.477436                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    493717500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    229840000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6165816500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       102701760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        54556920                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      674665740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     185842440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 543341760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2941905090                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    168164160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    4671177870                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   678.154328                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    412617500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    229840000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   6247017000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7878746000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              188276                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         63887                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            124190                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         188276                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       564629                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  564629                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     16138432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 16138432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             188276                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   188276    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               188276                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7878746000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           676863000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          983631500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         376353                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       188077                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             891400                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       366720                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           48                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           713601                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                14                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               14                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             47                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        891354                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          143                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2674099                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2674242                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6144                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     76428672                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                76434816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          188956                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   4088832                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1080371                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.005034                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.070775                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1074932     99.50%     99.50% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    5439      0.50%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1080371                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7878746000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1194294000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             72499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1337049000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1782828                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       891413                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            5439                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         5439                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000028                       # Number of seconds simulated (Second)
simTicks                                     27860000                       # Number of ticks simulated (Tick)
finalTick                                  7906606000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.10                       # Real time elapsed on the host (Second)
hostTickRate                                274036956                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                     10615958                       # Number of instructions simulated (Count)
simOps                                       12390313                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                104308726                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  121728140                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            55720                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           20798                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      238                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18198                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     52                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 9060                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5384                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  88                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               34067                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.534183                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.409212                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     27715     81.35%     81.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2196      6.45%     87.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1333      3.91%     91.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       806      2.37%     94.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       664      1.95%     96.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       484      1.42%     97.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       450      1.32%     98.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       210      0.62%     99.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       209      0.61%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 34067                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     100     18.48%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    259     47.87%     66.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   182     33.64%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          449      2.47%      2.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11399     62.64%     65.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           33      0.18%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            14      0.08%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4225     23.22%     88.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2065     11.35%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18198                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.326597                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 541                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.029729                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    70465                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   29800                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16572                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      595                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     308                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       17964                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         326                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             17869                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4119                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       333                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  71                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6145                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3090                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2026                       # Number of stores executed (Count)
system.cpu.numRate                           0.320693                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             187                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           21653                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10188                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12139                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.469179                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.469179                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.182843                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.182843                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18491                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11717                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2802                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2886                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2242                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      148                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4614                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2273                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          553                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          151                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5275                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3755                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               384                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1892                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  243                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1597                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.844080                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     388                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             589                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 17                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              572                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           82                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9126                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             150                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               662                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        32245                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.376865                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.373116                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           28611     88.73%     88.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1355      4.20%     92.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             601      1.86%     94.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             302      0.94%     95.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             355      1.10%     96.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             184      0.57%     97.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             127      0.39%     97.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              93      0.29%     98.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             617      1.91%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        32245                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10201                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12152                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4239                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2674                       # Number of loads committed (Count)
system.cpu.commit.amos                             74                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          74                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2216                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11330                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   198                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           74      0.61%      0.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7787     64.08%     64.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2674     22.00%     87.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1565     12.88%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12152                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           617                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4553                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4553                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4553                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4553                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          727                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             727                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          727                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            727                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     63538489                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     63538489                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     63538489                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     63538489                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5280                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5280                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5280                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5280                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.137689                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.137689                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.137689                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.137689                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 87398.196699                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 87398.196699                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 87398.196699                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 87398.196699                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3331                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           50                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      66.620000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           76                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                76                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          396                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           396                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          396                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          396                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          331                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          331                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          331                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          331                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     32562998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     32562998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     32562998                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     32562998                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.062689                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.062689                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.062689                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.062689                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 98377.637462                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 98377.637462                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 98377.637462                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 98377.637462                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    336                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3140                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3140                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          649                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           649                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     58093000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     58093000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3789                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3789                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.171285                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.171285                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 89511.556240                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 89511.556240                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          340                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          340                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          309                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          309                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     30546000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     30546000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.081552                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.081552                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 98854.368932                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 98854.368932                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           71                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              71                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       300000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       300000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.040541                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.040541                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data       100000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total       100000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       297000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       297000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.040541                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.040541                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        99000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        99000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1413                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1413                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           78                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           78                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      5445489                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      5445489                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.052314                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.052314                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 69813.961538                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 69813.961538                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           56                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           56                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           22                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           22                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      2016998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      2016998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.014755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.014755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 91681.727273                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 91681.727273                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     27860000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                 6632                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1360                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               4.876471                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           95                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          919                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21752                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21752                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     27860000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8670                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 20437                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3883                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   389                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    688                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1492                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    91                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  23397                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   339                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               8406                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          22749                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5275                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               2002                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         21939                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1554                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  484                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2447                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      2935                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   220                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              34067                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.766108                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.118297                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    29279     85.95%     85.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      410      1.20%     87.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      481      1.41%     88.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      438      1.29%     89.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      442      1.30%     91.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      534      1.57%     92.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      290      0.85%     93.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      309      0.91%     94.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1884      5.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                34067                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.094670                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.408274                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2631                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2631                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2631                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2631                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          303                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             303                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          303                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            303                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     24039499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     24039499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     24039499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     24039499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         2934                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          2934                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         2934                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         2934                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.103272                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.103272                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.103272                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.103272                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 79338.280528                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 79338.280528                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 79338.280528                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 79338.280528                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          285                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             57                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          242                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               242                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           60                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            60                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           60                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           60                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          243                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          243                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          243                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          243                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     19752499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     19752499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     19752499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     19752499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.082822                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.082822                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.082822                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.082822                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 81286.004115                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 81286.004115                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 81286.004115                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 81286.004115                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    242                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2631                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2631                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          303                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           303                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     24039499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     24039499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         2934                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         2934                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.103272                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.103272                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 79338.280528                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 79338.280528                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           60                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           60                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          243                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          243                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     19752499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     19752499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.082822                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.082822                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 81286.004115                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 81286.004115                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     27860000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1052392                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                498                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2113.236948                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           80                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          107                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           69                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              11978                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             11978                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     27860000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       688                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       6390                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      568                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  21107                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  100                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4614                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2273                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   238                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        60                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      463                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             84                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          669                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  753                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17362                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   16836                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8777                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14692                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.302154                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.597400                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         153                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1968                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  12                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    732                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   53                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     44                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2674                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             33.774495                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            79.012799                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2223     83.13%     83.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   18      0.67%     83.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    5      0.19%     83.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    2      0.07%     84.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.04%     84.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    3      0.11%     84.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  4      0.15%     84.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.04%     84.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 20      0.75%     85.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                103      3.85%     89.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 31      1.16%     90.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 15      0.56%     90.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 64      2.39%     93.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 11      0.41%     93.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 12      0.45%     93.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                100      3.74%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 25      0.93%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  2      0.07%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  2      0.07%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  3      0.11%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  2      0.07%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.04%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  2      0.07%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               24      0.90%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              789                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2674                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     27860000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     27860000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     27860000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     27860000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     27860000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    688                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     8949                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    7999                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           9564                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3913                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  2954                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  22394                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    757                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1330                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1046                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20472                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       30037                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    23406                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      227                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11317                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9271                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      37                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1806                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            52698                       # The number of ROB reads (Count)
system.cpu.rob.writes                           44216                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10188                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12139                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     27                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      2                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        29                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    27                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     2                       # number of overall hits (Count)
system.l2.overallHits::total                       29                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  216                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  330                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     546                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 216                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 330                       # number of overall misses (Count)
system.l2.overallMisses::total                    546                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        19094000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        32058000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           51152000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       19094000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       32058000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          51152000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                243                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                332                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   575                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               243                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               332                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  575                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.888889                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.993976                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.949565                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.888889                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.993976                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.949565                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 88398.148148                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 97145.454545                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    93684.981685                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 88398.148148                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 97145.454545                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   93684.981685                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  264                       # number of writebacks (Count)
system.l2.writebacks::total                       264                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              216                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              330                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 546                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             216                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             330                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                546                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     16944000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     28758000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       45702000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     16944000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     28758000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      45702000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.888889                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.993976                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.949565                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.888889                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.993976                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.949565                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 78444.444444                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 87145.454545                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 83703.296703                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 78444.444444                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 87145.454545                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 83703.296703                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            736                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            4                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              4                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data            2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        37000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        37000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        18500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        18500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              27                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 27                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           216                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              216                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     19094000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     19094000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          243                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            243                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.888889                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.888889                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 88398.148148                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 88398.148148                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          216                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          216                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     16944000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     16944000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.888889                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.888889                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 78444.444444                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 78444.444444                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data               22                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  22                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      2207000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        2207000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             23                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                23                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.956522                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.956522                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 100318.181818                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 100318.181818                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           22                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              22                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1987000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1987000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.956522                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.956522                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 90318.181818                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 90318.181818                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          308                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             308                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     29851000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     29851000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          309                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           309                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.996764                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996764                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 96918.831169                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 96918.831169                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          308                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          308                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     26771000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     26771000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996764                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996764                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 86918.831169                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 86918.831169                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          242                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              242                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          242                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          242                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks           76                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total               76                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks           76                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total           76                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     27860000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       520330                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4832                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     107.684189                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     119.462404                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       104.474340                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3872.063256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.029166                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.025506                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.945328                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  223                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  978                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  804                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2091                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9984                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9984                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     27860000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       265.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       215.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       330.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000018916750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           16                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           16                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1256                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                247                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         545                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        265                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       545                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      265                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.96                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   545                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  265                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     282                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     161                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      64                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           16                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      33.250000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     32.302997                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      8.449852                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22-23             1      6.25%      6.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-25             3     18.75%     25.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26-27             2     12.50%     37.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-29             1      6.25%     43.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-33             1      6.25%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34-35             1      6.25%     56.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-37             2     12.50%     68.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38-39             3     18.75%     87.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::46-47             1      6.25%     93.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-53             1      6.25%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            16                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.437500                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.412648                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.963933                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               13     81.25%     81.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                2     12.50%     93.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      6.25%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   34880                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                16960                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1251974156.49676943                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              608758076.09475946                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      27927000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      34477.78                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        13760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        21120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        16832                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 493898061.737257719040                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 758076094.759511828423                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 604163675.520459413528                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          215                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          330                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          265                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      8064000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     15064500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    673350250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     37506.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     45650.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2540944.34                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        13760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        21120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          34880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        13760                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        13760                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        16960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        16960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          215                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          330                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             545                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          265                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            265                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      493898062                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      758076095                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1251974156                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    493898062                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     493898062                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    608758076                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        608758076                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    608758076                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     493898062                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     758076095                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1860732233                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  545                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 263                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           81                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           51                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           89                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                12909750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2725000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           23128500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                23687.61                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           42437.61                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 332                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                168                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            60.92                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           63.88                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          313                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   177.686901                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   129.184049                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   170.114943                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          138     44.09%     44.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          100     31.95%     76.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           36     11.50%     87.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           21      6.71%     94.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            5      1.60%     95.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            7      2.24%     98.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            1      0.32%     98.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            4      1.28%     99.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            1      0.32%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          313                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 34880                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              16832                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1251.974156                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              604.163676                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   14.50                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.78                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               4.72                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               61.88                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     27860000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1028160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          550275                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1884960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        464580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     12612390                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy        77280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      19076205                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   684.716619                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        90750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     26729250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1170960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          637560                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        2006340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        908280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     12566220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy       116160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      19864080                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   712.996411                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE       191250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     26628750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     27860000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 523                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           265                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               466                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 22                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                22                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            523                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              2                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1823                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1823                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        51840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    51840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                547                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      547    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  547                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     27860000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             2466000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2922250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1278                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          731                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                553                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          340                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          242                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              733                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                23                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               23                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            243                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           309                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             2                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            2                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          727                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1007                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1734                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        30976                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        26240                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   57216                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             736                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     16896                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1313                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.007616                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.086971                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1303     99.24%     99.24% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      10      0.76%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1313                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     27860000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             896000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            363000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            502000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1156                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          579                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              10                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           10                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
