{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v",
      "2": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v"
  },
  "hierTree": [
      {
          "file": "2",
          "internalSignals": [
              {
                  "name": "data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_flop",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "output_enable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pll_lock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 1,
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "inst",
                   "line": 21,
                   "module":  "O_SERDES",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "pll_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "reset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i1",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i2",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "load_word",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "channel_bond_sync_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "OE_OUT",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "CHANNEL_BOND_SYNC_OUT",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "primitive_example_design_13"
      }
  ],
  "modules": {
      "O_SERDES": {
          "file": "1",
          "language": "SystemVerilog",
          "line": 622,
          "module": "O_SERDES",
          "parameters": [
              {
                  "name": "DATA_RATE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "D",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "RST",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "LOAD_WORD",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "CLK_IN",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "OE_IN",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "OE_OUT",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "Q",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "CHANNEL_BOND_SYNC_IN",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "CHANNEL_BOND_SYNC_OUT",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "PLL_LOCK",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "PLL_CLK",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
