
---------- Begin Simulation Statistics ----------
sim_seconds                                  5.854894                       # Number of seconds simulated
sim_ticks                                5854894346000                       # Number of ticks simulated
final_tick                               5854894346000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 219478                       # Simulator instruction rate (inst/s)
host_op_rate                                   351629                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1378872197                       # Simulator tick rate (ticks/s)
host_mem_usage                                 686268                       # Number of bytes of host memory used
host_seconds                                  4246.15                       # Real time elapsed on the host
sim_insts                                   931937792                       # Number of instructions simulated
sim_ops                                    1493068820                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 5854894346000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           46912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1176064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1222976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        46912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    890029696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       890029696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            18376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      13906714                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13906714                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               8012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             200869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                208881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          8012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             8012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       152014647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            152014647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       152014647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              8012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            200869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            152223528                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 5854894346000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5854894346000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382884772                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56350726                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936673                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           277                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 5854894346000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5854894346000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1341649859                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    5854894346000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      11709788692                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931937792                       # Number of instructions committed
system.cpu.committedOps                    1493068820                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1492560053                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4306                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1081154                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29585124                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1492560053                       # number of integer instructions
system.cpu.num_fp_insts                          4306                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2936287709                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1546170680                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6398                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3197                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159292051                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523371002                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439235489                       # number of memory refs
system.cpu.num_load_insts                   382884763                       # Number of load instructions
system.cpu.num_store_insts                   56350726                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                11709788692                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30937649                       # Number of branches fetched
system.cpu.op_class::No_OpClass                506519      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915492225     61.32%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270015      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2561987      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382883791     25.64%     96.23% # Class of executed instruction
system.cpu.op_class::MemWrite                56350036      3.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1493068820                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5854894346000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.899608                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439235498                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1746666                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            251.470801                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.899608                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          297                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          649                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         880217662                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        880217662                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5854894346000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    381157226                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       381157226                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       718077                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         718077                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     381875303                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        381875303                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    381875303                       # number of overall hits
system.cpu.dcache.overall_hits::total       381875303                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1727546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1727546                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55632649                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55632649                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     57360195                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       57360195                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     57360195                       # number of overall misses
system.cpu.dcache.overall_misses::total      57360195                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  22874694000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22874694000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4108267237000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4108267237000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4131141931000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4131141931000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4131141931000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4131141931000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382884772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382884772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56350726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56350726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439235498                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439235498                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439235498                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439235498                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004512                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987257                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.130591                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130591                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.130591                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130591                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13241.149006                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13241.149006                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73846.335036                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73846.335036                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 72021.058000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72021.058000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 72021.058000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72021.058000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5762                       # number of writebacks
system.cpu.dcache.writebacks::total              5762                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1727546                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1727546                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55632649                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55632649                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     57360195                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     57360195                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     57360195                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     57360195                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  21147148000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21147148000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4052634588000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4052634588000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4073781736000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4073781736000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4073781736000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4073781736000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.130591                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.130591                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.130591                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.130591                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12241.149006                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12241.149006                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72846.335036                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72846.335036                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 71021.058000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71021.058000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 71021.058000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71021.058000                       # average overall mshr miss latency
system.cpu.dcache.replacements                1745642                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5854894346000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5854894346000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5854894346000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           438.984054                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1341649859                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               754                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1779376.470822                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   438.984054                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.857391                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.857391                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2683300472                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2683300472                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5854894346000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1341649105                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1341649105                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1341649105                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1341649105                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1341649105                       # number of overall hits
system.cpu.icache.overall_hits::total      1341649105                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          754                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           754                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          754                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            754                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          754                       # number of overall misses
system.cpu.icache.overall_misses::total           754                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    228382000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    228382000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    228382000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    228382000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    228382000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    228382000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1341649859                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1341649859                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1341649859                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1341649859                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1341649859                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1341649859                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 302893.899204                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 302893.899204                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 302893.899204                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 302893.899204                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 302893.899204                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 302893.899204                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          305                       # number of writebacks
system.cpu.icache.writebacks::total               305                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          754                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          754                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          754                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          754                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          754                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          754                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    227628000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    227628000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    227628000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    227628000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    227628000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    227628000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 301893.899204                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 301893.899204                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 301893.899204                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 301893.899204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 301893.899204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 301893.899204                       # average overall mshr miss latency
system.cpu.icache.replacements                    305                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5854894346000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5854894346000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5854894346000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16030.311230                       # Cycle average of tags in use
system.l2.tags.total_refs                   114734862                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19109                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   6004.231619                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        674.837489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      15355.473740                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.020594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.468612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.489206                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        19045                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.583160                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 917898005                       # Number of tag accesses
system.l2.tags.data_accesses                917898005                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 5854894346000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5762                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5762                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          305                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              305                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        55627967                       # number of WriteClean hits
system.l2.WriteClean_hits::total             55627967                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27812532                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27812532                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                931                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   931                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 21                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1726474                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1726474                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    21                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1727405                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1727426                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   21                       # number of overall hits
system.l2.overall_hits::cpu.data              1727405                       # number of overall hits
system.l2.overall_hits::total                 1727426                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27800997                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27800997                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            18189                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18189                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           733                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              733                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1072                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1072                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 733                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               19261                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19994                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                733                       # number of overall misses
system.l2.overall_misses::cpu.data              19261                       # number of overall misses
system.l2.overall_misses::total                 19994                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3663425805500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3663425805500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  13538287000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13538287000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    226258000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    226258000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    427844000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    427844000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     226258000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   13966131000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14192389000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    226258000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  13966131000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14192389000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5762                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5762                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          305                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          305                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     55627967                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         55627967                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55613529                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55613529                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          19120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1727546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1727546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               754                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1746666                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1747420                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              754                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1746666                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1747420                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499896                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499896                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.951308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.951308                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.972149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.972149                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.000621                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000621                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.972149                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.011027                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011442                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.972149                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.011027                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011442                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 131773.180850                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 131773.180850                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 744311.781846                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 744311.781846                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 308673.942701                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 308673.942701                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 399108.208955                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 399108.208955                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 308673.942701                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 725098.956440                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 709832.399720                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 308673.942701                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 725098.956440                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 709832.399720                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.UpgradeReq_mshr_misses::cpu.data     27800997                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27800997                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        18189                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18189                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          733                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          733                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1072                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1072                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            733                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          19261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19994                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           733                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         19261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19994                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3385415835500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3385415835500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  13356397000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13356397000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    218928000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    218928000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    417124000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    417124000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    218928000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  13773521000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13992449000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    218928000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  13773521000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13992449000                       # number of overall MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499896                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499896                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.951308                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.951308                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.972149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.972149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.000621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000621                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.972149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.011027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011442                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.972149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.011027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.011442                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 121773.180850                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 121773.180850                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 734311.781846                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 734311.781846                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 298673.942701                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 298673.942701                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 389108.208955                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 389108.208955                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 298673.942701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 715098.956440                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 699832.399720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 298673.942701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 715098.956440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 699832.399720                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 5854894346000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16030.311264                       # Cycle average of tags in use
system.l3.tags.total_refs                    55634583                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     19109                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   2911.433513                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        674.837491                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15355.473773                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.020594                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.468612                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.489206                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         19109                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        19045                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.583160                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 222557441                       # Number of tag accesses
system.l3.tags.data_accesses                222557441                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 5854894346000                       # Cumulative time (in ticks) in various power states
system.l3.WriteClean_hits::writebacks        27813592                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27813592                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13906714                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13906714                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::cpu.data        13895168                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13895168                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            17304                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17304                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          733                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         1072                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1805                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 733                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               18376                       # number of demand (read+write) misses
system.l3.demand_misses::total                  19109                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                733                       # number of overall misses
system.l3.overall_misses::cpu.data              18376                       # number of overall misses
system.l3.overall_misses::total                 19109                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2933689145000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2933689145000                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data  13051544500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   13051544500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    210865000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    405332000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    616197000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     210865000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   13456876500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      13667741500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    210865000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  13456876500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     13667741500                       # number of overall miss cycles
system.l3.WriteClean_accesses::writebacks     27813592                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27813592                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27801882                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27801882                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          17304                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             17304                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          733                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data         1072                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          1805                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               733                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             18376                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                19109                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              733                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            18376                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               19109                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499792                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499792                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 211130.167336                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 211130.167336                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 754250.144475                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 754250.144475                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 287673.942701                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 378108.208955                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 341383.379501                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 287673.942701                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 732307.166957                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 715251.530692                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 287673.942701                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 732307.166957                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 715251.530692                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.UpgradeReq_mshr_misses::cpu.data     13895168                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13895168                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        17304                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17304                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          733                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         1072                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1805                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            733                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          18376                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             19109                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           733                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         18376                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            19109                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2794737465000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2794737465000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data  12878504500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  12878504500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    203535000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    394612000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    598147000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    203535000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  13273116500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  13476651500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    203535000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  13273116500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  13476651500                       # number of overall MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499792                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499792                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 201130.167336                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 201130.167336                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 744250.144475                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 744250.144475                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 277673.942701                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 368108.208955                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 331383.379501                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 277673.942701                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 722307.166957                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 705251.530692                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 277673.942701                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 722307.166957                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 705251.530692                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests      13914277                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13895168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 5854894346000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1805                       # Transaction distribution
system.membus.trans_dist::WriteClean         13906714                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13895168                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17304                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17304                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1805                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     27840100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     27840100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27840100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    891252672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    891252672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               891252672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13914277                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13914277    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13914277                       # Request fanout histogram
system.membus.reqLayer2.occupancy         95567988500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           97050000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     59106896                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     57359476                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       41720306                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     41720305                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5854894346000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1728300                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5762                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          305                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        97348273                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1739880                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55613529                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55613529                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19120                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19120                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           754                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1727546                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    172093999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             172095812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3672345280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3672413056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        41720306                       # Total snoops (count)
system.tol2bus.snoopTraffic                2670099584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         99081255                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.421072                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493731                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               57360948     57.89%     57.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41720306     42.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           99081255                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       113001465500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1131000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30426763500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     27820991                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     27801882                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops       13906714                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops     13906714                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 5854894346000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              1805                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41720306                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27801882                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27801882                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            17304                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           17304                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         1805                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     83455574                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1781292864                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        13906714                       # Total snoops (count)
system.tol3bus.snoopTraffic                 890029696                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         41727705                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.333273                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.471383                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               27820991     66.67%     66.67% # Request fanout histogram
system.tol3bus.snoop_fanout::1               13906714     33.33%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           41727705                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        55630883500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       13929604500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
