
---------- Begin Simulation Statistics ----------
simSeconds                                   3.369821                       # Number of seconds simulated (Second)
simTicks                                 3369820654485                       # Number of ticks simulated (Tick)
finalTick                                38380362579973                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  38076.56                       # Real time elapsed on the host (Second)
hostTickRate                                 88501185                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4650156                       # Number of bytes of host memory used (Byte)
simInsts                                   7458658011                       # Number of instructions simulated (Count)
simOps                                    10539919930                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   195886                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     276809                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size          128                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket         1279                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples    766530597                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean     0.395421                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev     1.889373                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |   766529954    100.00%    100.00% |         562      0.00%    100.00% |          47      0.00%    100.00% |          20      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total    766530597                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples   2038819665                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     2.111547                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.770061                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     1.547016                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |   844067141     41.40%     41.40% |   962140105     47.19%     88.59% |   175956964      8.63%     97.22% |    31941640      1.57%     98.79% |    10637313      0.52%     99.31% |     4678642      0.23%     99.54% |     3886789      0.19%     99.73% |     3063649      0.15%     99.88% |     2447422      0.12%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total   2038819665                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples   2047177410                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean    10.685272                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.364095                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    48.513120                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |  2045325770     99.91%     99.91% |     1663088      0.08%     99.99% |      180482      0.01%    100.00% |        6323      0.00%    100.00% |        1344      0.00%    100.00% |         316      0.00%    100.00% |          64      0.00%    100.00% |          17      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total   2047177410                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples   1900938174                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.020738                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.004105                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     1.960549                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |  1900921679    100.00%    100.00% |       13867      0.00%    100.00% |        1223      0.00%    100.00% |        1101      0.00%    100.00% |         247      0.00%    100.00% |          51      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total   1900938174                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples    146239236                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   136.312847                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean    73.204802                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   126.095874                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |   144390224     98.74%     98.74% |     1660764      1.14%     99.87% |      180184      0.12%     99.99% |        6317      0.00%    100.00% |        1344      0.00%    100.00% |         316      0.00%    100.00% |          64      0.00%    100.00% |          17      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total    146239236                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size          128                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket         1279                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples    243613389                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     0.955915                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     2.965012                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |   243612773    100.00%    100.00% |         546      0.00%    100.00% |          36      0.00%    100.00% |          20      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total    243613389                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size           64                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket          639                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples    446772134                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.157090                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     1.037340                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |   446771792    100.00%    100.00% |         315      0.00%    100.00% |           8      0.00%    100.00% |           8      0.00%    100.00% |           9      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total    446772134                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples     76145074                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.000599                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.034707                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |    76122344     99.97%     99.97% |           0      0.00%     99.97% |       22661      0.03%    100.00% |           0      0.00%    100.00% |          69      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total     76145074                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch     90340235      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data     15721991      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data     90636330      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack     16503550      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_READ       362704      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_WRITE       781568      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement     74614148      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch     90340235      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_READ       296096      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_WRITE       781559      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID.Memory_Data       296096      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID_W.Memory_Ack       781559      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data     15655379      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_READ        66603      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_WRITE            9      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement     74614148      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data     90340234      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack     15655379      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.DMA_READ            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRD.Data        66603      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRDI.Memory_Ack        66603      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWR.Data            9      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWRI.Memory_Ack            9      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest |      362699    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest::total       362699                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest |      781568    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest::total       781568                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data |      362699    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data::total       362699                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack |      781568    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack::total       781568                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest |      362699    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest::total       362699                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest |      781568    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest::total       781568                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data |      362699    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data::total       362699                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack |      781568    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack::total       781568                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |   451604504     50.92%     50.92% |   435369238     49.08%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total    886973742                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |   314606187     50.75%     50.75% |   305338957     49.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total    619945144                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |   272138731     50.23%     50.23% |   269670719     49.77%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total    541809450                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |    37181756     49.99%     49.99% |    37202424     50.01%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total     74384180                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |    72121739     50.71%     50.71% |    70107932     49.29%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total    142229671                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |       65498     58.11%     58.11% |       47209     41.89%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total       112707                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |      880925     53.45%     53.45% |      767139     46.55%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total      1648064                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GET_INSTR |          52     42.28%     42.28% |          71     57.72%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GET_INSTR::total          123                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data |        2582     77.68%     77.68% |         742     22.32%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data::total         3324                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |    19727882     51.34%     51.34% |    18696154     48.66%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total     38424036                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |      767210     46.55%     46.55% |      880977     53.45%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total      1648187                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |    53376274     50.41%     50.41% |    52517105     49.59%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total    105893379                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |      186626     55.62%     55.62% |      148886     44.38%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total       335512                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |      189234     55.84%     55.84% |      149649     44.16%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total       338883                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |    22193211     50.79%     50.79% |    21499086     49.21%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total     43692297                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |    20743736     51.38%     51.38% |    19629486     48.62%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total     40373222                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |    45138788     50.64%     50.64% |    43997151     49.36%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total     89135939                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |     6238931     49.05%     49.05% |     6480948     50.95%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total     12719879                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |    31835858     50.14%     50.14% |    31661500     49.86%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total     63497358                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |     1012125     47.91%     47.91% |     1100577     52.09%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total      2112702                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch |      513008     45.07%     45.07% |      625233     54.93%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch::total      1138241                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store |      226944     46.60%     46.60% |      260069     53.40%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store::total       487013                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Inv |           2     50.00%     50.00% |           2     50.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Inv::total            4                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |     3657446     50.40%     50.40% |     3598766     49.60%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total      7256212                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |    19041709     45.47%     45.47% |    22839529     54.53%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total     41881238                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |   268953761     50.78%     50.78% |   260716109     49.22%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total    529669870                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |      187069     55.43%     55.43% |      150422     44.57%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total       337491                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |     2103235     48.17%     48.17% |     2263407     51.83%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total      4366642                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |    46269774     50.69%     50.69% |    45008709     49.31%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total     91278483                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |   193618955     51.38%     51.38% |   183183940     48.62%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total    376802895                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |     3058425     50.80%     50.80% |     2961942     49.20%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total      6020367                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv |     1753606     49.88%     49.88% |     1761702     50.12%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv::total      3515308                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |    14257991     51.63%     51.63% |    13356177     48.37%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total     27614168                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX |        9877     48.49%     48.49% |       10491     51.51%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX::total        20368                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |      647821     51.69%     51.69% |      605497     48.31%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total      1253318                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GET_INSTR |          45     45.00%     45.00% |          55     55.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GET_INSTR::total          100                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |   217185201     51.01%     51.01% |   208613507     48.99%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total    425798708                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |   262427141     50.25%     50.25% |   259817173     49.75%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total    522244314                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv |     1487112     49.59%     49.59% |     1511984     50.41%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv::total      2999096                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |     7935220     49.35%     49.35% |     8142909     50.65%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total     16078129                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |       55617     60.24%     60.24% |       36706     39.76%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total        92323                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |      233031     59.05%     59.05% |      161576     40.95%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total       394607                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv |         545     54.55%     54.55% |         454     45.45%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv::total          999                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement |         869     48.01%     48.01% |         941     51.99%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement::total         1810                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |    19727795     51.34%     51.34% |    18696088     48.66%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total     38423883                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |      767210     46.55%     46.55% |      880976     53.45%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total      1648186                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |    46912106     50.61%     50.61% |    45774928     49.39%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total     92687034                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Inv |           1     25.00%     25.00% |           3     75.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Inv::total            4                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement |         439     50.58%     50.58% |         429     49.42%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement::total          868                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data |        2582     77.68%     77.68% |         742     22.32%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data::total         3324                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |     6463710     48.95%     48.95% |     6741790     51.05%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total     13205500                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Ack |           2     50.00%     50.00% |           2     50.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Ack::total            4                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Inv |         417     21.58%     21.58% |        1515     78.42%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Inv::total         1932                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.L1_Replacement |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.L1_Replacement::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |      186624     55.62%     55.62% |      148884     44.38%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total       335508                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |      189234     55.84%     55.84% |      149649     44.16%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total       338883                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_Exclusive |          87     56.86%     56.86% |          66     43.14%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_Exclusive::total          153                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.DataS_fromL1 |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.DataS_fromL1::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks |         458     54.20%     54.20% |         387     45.80%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks::total          845                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load |        2778     55.86%     55.86% |        2195     44.14%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load::total         4973                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch |         630     57.59%     57.59% |         464     42.41%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch::total         1094                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store |         221     57.25%     57.25% |         165     42.75%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store::total          386                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv |         980     34.54%     34.54% |        1857     65.46%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv::total         2837                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETX |           4     25.00%     25.00% |          12     75.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETX::total           16                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETS |          73     52.52%     52.52% |          66     47.48%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETS::total          139                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GET_INSTR |           7     30.43%     30.43% |          16     69.57%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GET_INSTR::total           23                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |    22192147     50.80%     50.80% |    21497135     49.20%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total     43689282                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Load |           0      0.00%      0.00% |           4    100.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Load::total            4                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack |        1064     35.29%     35.29% |        1951     64.71%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total         3015                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR     90278462      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS     42522373      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX     13216241      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE       342715      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX     43689621      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX_old         5650      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement     13213202      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean     77056325      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data     90340234      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack     90336139      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data      3394978      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean      1255142      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack     13758943      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all     57284468      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock      1648187      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock     51968419      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MEM_Inv       133224      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR     52128518      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS     27143907      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX     11067810      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_PUTX_old         2797      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR     36229380      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS      1753414      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX         3335      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE       335559      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_PUTX          162      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement       120526      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean     53648634      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR         1997      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS     11610336      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX      2024972      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement     12429219      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean     17563253      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.MEM_Inv        57266      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GET_INSTR          123      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS      1648064      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX       112707      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX     43689282      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX_old           16      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement       663457      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement_clean      5844438      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.MEM_Inv         9346      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GET_INSTR         2996      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETS        12604      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETX         5743      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_PUTX_old           40      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack     90336139      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.MEM_Inv        57266      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.L1_GETX            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.L1_PUTX_old          318      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data       558148      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data_clean           90      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.Ack_all       114565      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.MEM_Inv         9346      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_GETS           68      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_GETX            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_PUTX_old         2479      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data      2442177      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data_clean         1518      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.Ack_all      3400743      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GET_INSTR         1287      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GETS          159      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack     13638652      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all     53648634      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.L1_GETS            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack       120291      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all       120526      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GET_INSTR            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETS       330201      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETX           96      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data     26813700      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR      1914156      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GETS            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data     52458724      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETS           84      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETX          966      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data     11067810      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS        15478      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETX          249      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_UPGRADE         1932      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock       338894      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETS         8055      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX          361      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_PUTX           16      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock     51629525      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_PUTX          161      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data       392392      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean      1250794      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock         5001      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data         2261      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean         2740      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_UPGRADE         5224      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock      1643186      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples    886441639                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     8.214467                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.236653                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    43.321099                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |   885823955     99.93%     99.93% |      551523      0.06%     99.99% |       63825      0.01%    100.00% |        1840      0.00%    100.00% |         358      0.00%    100.00% |         105      0.00%    100.00% |          21      0.00%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total    886441639                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples    843977230                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.000852                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000591                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.029222                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |   843258933     99.91%     99.91% |      717354      0.08%    100.00% |         911      0.00%    100.00% |          32      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total    843977230                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples     42464409                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean   151.584571                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean    83.285858                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev   132.616482                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |    41846725     98.55%     98.55% |      551523      1.30%     99.84% |       63825      0.15%     99.99% |        1840      0.00%    100.00% |         358      0.00%    100.00% |         105      0.00%    100.00% |          21      0.00%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total     42464409                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples    523434156                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     4.914902                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.131000                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    31.124425                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |   523230186     99.96%     99.96% |      184600      0.04%    100.00% |       18575      0.00%    100.00% |         627      0.00%    100.00% |         135      0.00%    100.00% |          27      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total    523434156                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples    511253212                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.042106                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.011925                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     2.525327                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |   511245541    100.00%    100.00% |        6500      0.00%    100.00% |         526      0.00%    100.00% |         517      0.00%    100.00% |         111      0.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total    511253212                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples     12180944                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   167.462162                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   120.582294                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   119.620413                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |    11978145     98.34%     98.34% |      183557      1.51%     99.84% |       18447      0.15%     99.99% |         627      0.01%    100.00% |         135      0.00%    100.00% |          27      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total     12180944                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples    619387030                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean    19.012318                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.833934                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev    63.821065                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |   618379815     99.84%     99.84% |      906743      0.15%     99.98% |       95655      0.02%    100.00% |        3761      0.00%    100.00% |         830      0.00%    100.00% |         178      0.00%    100.00% |          38      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total    619387030                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples    529145046                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000002                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.001467                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   529144015    100.00%    100.00% |         995      0.00%    100.00% |          36      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total    529145046                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples     90241984                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean   124.629764                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    64.233817                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev   122.061300                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |    89234769     98.88%     98.88% |      906743      1.00%     99.89% |       95655      0.11%     99.99% |        3761      0.00%    100.00% |         830      0.00%    100.00% |         178      0.00%    100.00% |          38      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total     90241984                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples     10927809                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean    15.907776                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.595231                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    62.373960                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |    10911748     99.85%     99.85% |       14093      0.13%     99.98% |        1865      0.02%    100.00% |          83      0.00%    100.00% |          14      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total     10927809                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples     10100493                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     2.647209                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.127473                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    19.601082                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |    10091885     99.91%     99.91% |        7215      0.07%     99.99% |         679      0.01%     99.99% |         545      0.01%    100.00% |         129      0.00%    100.00% |          34      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total     10100493                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples       827316                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   177.802693                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   110.381233                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   135.430367                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |      812648     98.23%     98.23% |       12869      1.56%     99.78% |        1702      0.21%     99.99% |          77      0.01%    100.00% |          14      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total       827316                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples      3493373                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    19.196339                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.859785                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    66.367145                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |     3460948     99.07%     99.07% |       25715      0.74%     99.81% |        3560      0.10%     99.91% |        2569      0.07%     99.98% |         451      0.01%    100.00% |         111      0.00%    100.00% |           9      0.00%    100.00% |           3      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total      3493373                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples      2968790                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.180908                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.005225                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     6.802709                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |     2966883     99.94%     99.94% |        1691      0.06%     99.99% |          89      0.00%    100.00% |          63      0.00%    100.00% |          16      0.00%    100.00% |           2      0.00%    100.00% |          22      0.00%    100.00% |          17      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total      2968790                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples       524583                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   121.151667                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    60.483095                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   129.761915                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |      492374     93.86%     93.86% |       25563      4.87%     98.73% |        3542      0.68%     99.41% |        2530      0.48%     99.89% |         444      0.08%     99.98% |         111      0.02%    100.00% |           9      0.00%    100.00% |           3      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total       524583                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples      3493403                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |     3493403    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total      3493403                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples      3493403                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |     3493403    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total      3493403                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.000794                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_stall_time   194.345498                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.004267                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time    61.923892                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.001581                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_stall_time    29.261420                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.001390                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_stall_time    29.259028                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_buf_msgs     0.000784                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_stall_time   177.204091                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_stall_time    29.243834                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_buf_msgs     0.000060                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_stall_time   175.463006                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_stall_time   146.394327                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles      7407672                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples    134571250                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.166066                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     1.141872                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0-7    133312664     99.06%     99.06% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8-15      1148378      0.85%     99.92% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::16-23        93739      0.07%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::24-31        14083      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::32-39         1984      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::40-47          282      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::48-55           79      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::56-63           31      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::64-71           10      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total    134571250                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits    695331431                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses     28408805                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses    723740236                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits    268953761                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses     45651796                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses    314605557                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.009509                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time    29.283559                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_count         4937                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.001670                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_stall_time    58.509202                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs    83.389130                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_stall_time   146.280714                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000677                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_stall_time    58.509169                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.000837                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_stall_time   155.803805                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.000236                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_stall_time    29.254600                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.fullyBusyCycles      6898995                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples    131909442                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.143128                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     1.034763                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0-7    130874143     99.22%     99.22% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8-15       969809      0.74%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::16-23        55910      0.04%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::24-31         8008      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::32-39         1094      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::40-47          291      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::48-55          120      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::56-63           46      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::64-71           13      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::72-79            8      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total    131909442                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits    677416091                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses     27621502                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses    705037593                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits    260716109                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses     44622384                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses    305338493                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.009241                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_time    29.289327                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_count         4199                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.001627                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_stall_time    58.518057                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs    78.997312                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_stall_time   146.280177                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.000673                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_stall_time    58.509257                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.000815                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_stall_time   155.272452                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.000230                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_stall_time    29.259028                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.fullyBusyCycles       556778                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::samples    500049905                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::mean     0.523698                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::stdev     2.188909                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::0-127    500049262    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::128-255          562      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::256-383           47      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::384-511           20      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::512-639            6      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::768-895            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::896-1023            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1024-1151            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::total    500049905                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_buf_msgs     0.001568                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_stall_time    58.518057                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_buf_msgs     0.000541                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_stall_time    29.254629                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_buf_msgs     0.001656                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_time   194.263988                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_count        58279                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_hits     51958993                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_misses     94345493                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_accesses    146304486                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_buf_msgs     0.003629                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_stall_time    49.110060                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_buf_msgs     0.002225                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_stall_time   150.483456                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_buf_msgs     0.000465                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_stall_time   146.299634                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Control    473289442                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control   3786315536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control    152290148                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control   1218321184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data    508084074                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data  36582053328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control    668087216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control   5344697728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data     38160124                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data   2747528928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control     59080006                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control    472640048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_buf_msgs     0.000108                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_stall_time  1381.992515                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers115.m_buf_msgs     0.000113                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers115.m_stall_time         2664                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers26.m_buf_msgs     0.000099                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers26.m_stall_time  1371.584386                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers30.m_buf_msgs     0.009258                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers30.m_stall_time  1468.582965                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers31.m_buf_msgs     0.003732                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers31.m_stall_time  1337.278720                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers32.m_buf_msgs     0.002614                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers32.m_stall_time   999.010067                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers5.m_buf_msgs     0.009508                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers5.m_stall_time  1458.721837                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers51.m_buf_msgs     0.009427                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers51.m_stall_time  1093.227141                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers52.m_buf_msgs     0.003767                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers52.m_stall_time   999.043189                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers56.m_buf_msgs     0.009165                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers56.m_stall_time  1090.032682                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers57.m_buf_msgs     0.003756                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers57.m_stall_time   999.039191                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers6.m_buf_msgs     0.003746                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers6.m_stall_time  1348.455791                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers60.m_buf_msgs     0.008923                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers60.m_stall_time  1537.923919                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers61.m_buf_msgs     0.008923                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers61.m_stall_time  1351.082003                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers7.m_buf_msgs     0.002681                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers7.m_stall_time   999.009647                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers86.m_buf_msgs     0.017853                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers86.m_stall_time  1003.958519                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers91.m_buf_msgs     0.000113                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers91.m_stall_time  1000.994926                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     0.805012                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0     74060601                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0    592484808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2     38128231                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2    305025848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1     75701400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1   5450500800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1     58262735                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2     27148036                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1    466101880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2    217184288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0      7935220                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::1      1488092                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0    571335840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::1    107142624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0     14257991                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0    114063928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.000841                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_stall_time   126.549205                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers10.m_buf_msgs     0.000236                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers10.m_stall_time    58.510048                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000331                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_stall_time   117.025660                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_buf_msgs     0.000011                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_stall_time    92.153223                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers8.m_buf_msgs     0.001181                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers8.m_stall_time    98.901949                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_buf_msgs     0.000332                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_stall_time    89.208650                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization     3.583546                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2     38128231                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2    305025848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1     73873948                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1   5318924256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1     22569071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1    180552568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization     0.042814                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Data::1       946475                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Data::1     68146200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::1       149628                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::1      1197024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.link_utilization     1.203711                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Control::0     74060601                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Control::0    592484808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Data::1       880977                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Data::1     63430344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Control::1     35544036                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Control::2     27148036                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Control::1    284352288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Control::2    217184288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Writeback_Data::0      7935220                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Writeback_Data::1      1488092                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Writeback_Data::0    571335840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Writeback_Data::1    107142624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Writeback_Control::0     14257991                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Writeback_Control::0    114063928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized     0.788131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Control::0     72243885                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Control::0    577951080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Request_Control::2     38016843                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Request_Control::2    304134744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Data::1     73676607                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Data::1   5304715704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::1     57486204                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::2     26468570                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::1    459889632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::2    211748560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::0      8142909                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::1      1513841                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::0    586289448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::1    108996552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Control::0     13356177                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Control::0    106849416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_buf_msgs     0.000819                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_stall_time   126.013424                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers10.m_buf_msgs     0.000230                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers10.m_stall_time    58.518941                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_buf_msgs     0.000330                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_stall_time   117.025090                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_stall_time    91.239811                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_buf_msgs     0.001163                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_stall_time    99.781285                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_buf_msgs     0.000331                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_stall_time    88.227455                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization     3.499734                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Request_Control::2     38016843                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Request_Control::2    304134744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Data::1     72094978                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Data::1   5190838416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::1     21797621                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::1    174380968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization     0.037132                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Data::1       814419                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Data::1     58638168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::1       189208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::1      1513664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.link_utilization     1.191920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Control::0     72243885                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Control::0    577951080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Data::1       767210                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Data::1     55239120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::1     35499375                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::2     26468570                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::1    283995000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::2    211748560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Writeback_Data::0      8142909                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Writeback_Data::1      1513841                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Writeback_Data::0    586289448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Writeback_Data::1    108996552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Writeback_Control::0     13356177                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Writeback_Control::0    106849416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized     2.562372                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0    236644721                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0   1893157768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Request_Control::2     76145074                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Request_Control::2    609160592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1    251918444                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1  18138127968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1    280088166                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::2     53616606                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1   2240705328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::2    428932848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::0     16078129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::1      3001933                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::0   1157625288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::1    216139176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::0     27614168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::0    220913344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_buf_msgs     0.001959                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_stall_time   164.820678                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.002308                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_stall_time   121.224428                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers10.m_buf_msgs     0.000330                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers10.m_stall_time    58.512699                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_buf_msgs     0.001269                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_stall_time   105.877099                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers14.m_buf_msgs     0.000820                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers14.m_stall_time    89.439886                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_buf_msgs     0.000465                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_stall_time   117.040606                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_buf_msgs     0.000919                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_stall_time    66.786954                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_buf_msgs     0.000331                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_stall_time    58.512961                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_buf_msgs     0.000881                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_stall_time    66.514041                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization     6.857600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Control::0    146304486                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Control::0   1170435888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1     91988421                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1   6623166312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1    161446162                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::2     53616606                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1   1291569296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::2    428932848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Data::0     16078129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Data::1      3001933                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Data::0   1157625288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Data::1    216139176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Control::0     27614168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Control::0    220913344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization     3.546414                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Request_Control::2     38128231                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Request_Control::2    305025848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Data::1     73059529                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Data::1   5260286088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Control::1     22379863                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Control::1    179038904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.link_utilization     3.456920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Request_Control::2     38016843                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Request_Control::2    304134744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Data::1     71148503                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Data::1   5122692216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Control::1     21647993                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Control::1    173183944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.link_utilization     1.513299                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Control::0     90340235                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Control::0    722721880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Data::1     15721991                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Data::1   1131983352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Control::1     74614148                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Control::1    596913184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.percent_links_utilized     1.000152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Control::0     90340235                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Control::0    722721880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Data::1    106424924                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Data::1   7662594528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::1    165016899                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::1   1320135192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::0      1144267                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::1       781568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::0      9154136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::1      6252544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_buf_msgs     0.000842                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_stall_time   165.086442                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_buf_msgs     0.000784                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_stall_time   147.949462                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers13.m_buf_msgs     0.001605                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers13.m_stall_time    58.953514                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers18.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers18.m_stall_time    58.662824                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.link_utilization     1.518952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Control::0     90340235                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Control::0    722721880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Data::1     15721991                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Data::1   1131983352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Control::1     74614148                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Control::1    596913184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Writeback_Control::0      1144267                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Writeback_Control::0      9154136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.link_utilization     4.461969                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Response_Data::1     90340234                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Response_Data::1   6504496848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Response_Control::1     90402751                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Response_Control::1    723222008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.link_utilization     0.019989                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_count.Response_Data::1       362699                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_bytes.Response_Data::1     26114328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_count.Writeback_Control::1       781568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_bytes.Writeback_Control::1      6252544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.percent_links_utilized     0.004274                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Data::1       362699                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Data::1     26114328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Control::0      1144267                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Control::1       781568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Control::0      9154136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Control::1      6252544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_stall_time   117.150493                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers17.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers17.m_stall_time   204.706841                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.link_utilization     0.019989                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Data::1       362699                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Data::1     26114328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Writeback_Control::1       781568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Writeback_Control::1      6252544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.link_utilization     0.005652                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_count.Writeback_Control::0      1144267                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_bytes.Writeback_Control::0      9154136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                  61248                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                 61248                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                150382                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp               150382                       # Transaction distribution (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port        14424                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total        14424                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        98056                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.com_1.pio          166                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port        48272                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port         8970                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total       155464                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.south_bridge.ide.pio       151080                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.com_1.pio        15786                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port        14622                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port        71884                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total       253372                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                    423260                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port        28848                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total        28848                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        57680                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.com_1.pio           83                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port        96544                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port        17940                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total       172247                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        83136                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.com_1.pio         7893                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port        29244                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port       143768                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total       264041                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                     465136                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer15.occupancy             21877117                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer15.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer16.occupancy             32772749                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer16.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer2.occupancy              68534064                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer2.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer9.occupancy               3272724                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer9.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy              3671114                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy             51733245                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer4.occupancy             90334219                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer4.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples 106552248.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.014017662172                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds      1013409                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds      1013410                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState      178887308                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState      15501744                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs               90595946                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs              16491224                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts             90595946                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts            16491224                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ            534738                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts              184                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  2.05                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 25.95                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry               150991                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry               545395                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6         90595946                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6        16491224                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0           37078251                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1           28158571                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2           14849435                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3            6247318                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4            2275705                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5             762710                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6             257428                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7              95235                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8              40801                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9              19057                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10             10673                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11              7627                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12              6541                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13              6258                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14              6605                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15              6791                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16              6147                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17              5407                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18              5150                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19              5065                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20              5003                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21              4994                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22              4958                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23              4909                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24              4903                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25              4892                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26              5223                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27              4967                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28              4860                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29              4859                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30              4909                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31            155956                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15              7144                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16              9633                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17            683014                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18            926861                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19            991941                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20           1010312                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21           1010458                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22           1006070                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23           1001608                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24            999486                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25            999013                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26           1000520                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27           1004096                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28           1006712                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29           1012211                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30           1009385                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31           1004687                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32           1004684                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33             29134                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34             10198                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35              7697                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36              7213                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37              7127                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38              7157                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39              7358                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40              7798                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41              7156                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42              7093                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43              7056                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44              7336                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45              7602                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46              8087                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47              7587                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48              7212                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49              7183                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50              6969                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51              6880                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52              6900                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53              7122                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54              7479                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55              6890                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56              6791                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57              6804                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58              6972                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59              7164                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60              7534                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61              8243                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62              9003                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63            558460                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples      1013410                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    88.869510                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev    39.559854                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-127       877353     86.57%     86.57% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::128-255       134934     13.31%     99.89% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::256-383          752      0.07%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::384-511          161      0.02%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::512-639           95      0.01%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::640-767           57      0.01%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::768-895           18      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::896-1023           13      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1024-1151            9      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1152-1279            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1280-1407            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1536-1663            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1664-1791            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1792-1919            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1920-2047            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::2048-2175            5      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total      1013410                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples      1013409                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.272836                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.150659                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     3.825582                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16-31      1007437     99.41%     99.41% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::32-47         1944      0.19%     99.60% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::48-63         1748      0.17%     99.78% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::64-79         1979      0.20%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::80-95          213      0.02%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::96-111           31      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::112-127            6      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::128-143           11      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::144-159            6      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::160-175            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::176-191            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::192-207            7      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::208-223            7      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::240-255            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::288-303            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::320-335            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::336-351            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::352-367            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::432-447            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::448-463            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::464-479            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::528-543            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::576-591            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::592-607            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::720-735            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::784-799            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total      1013409                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ           34223232                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys         5798140544                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys      1055438336                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         1720608049.65483046                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         313203117.97462696                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             3369820595211                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 31468.01                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers   5763917312                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers   1055427136                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 1710452247.459704399109                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers 313199794.355613231659                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers     90595946                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers     16491224                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers 3692928436253                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers 83329619313296                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     40762.62                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers   5052967.52                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers   5798140608                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total   5798140608                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers   1055438336                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total   1055438336                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers     90595947                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total     90595947                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers     16491224                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total     16491224                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers   1720608069                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   1720608069                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers    313203118                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total    313203118                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers   2033811187                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   2033811187                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts        90061208                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts       16491049                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0      6497733                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1      6437950                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2      5941821                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3      7639620                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4      5658211                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5      5475852                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6      6177804                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7      6060870                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8      5318509                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9      5331404                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10      5082917                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11      4486366                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12      5247710                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13      5045460                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14      4262890                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15      5396091                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0      1452124                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1      1046567                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2      1099894                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3      1643154                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4       929475                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5       931693                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6       911056                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7      1042204                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8       804612                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9      1421176                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10       944443                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11      1002446                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12       622105                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13       659381                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14       839237                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15      1141482                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat       2004280786253                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat     450306040000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat  3692928436253                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           22254.65                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      41004.65                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits       52012379                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits       7745985                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        57.75                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        46.97                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples     46793902                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   145.731532                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   105.679681                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   162.485229                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127     27252451     58.24%     58.24% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255     12190851     26.05%     84.29% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383      3653066      7.81%     92.10% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511      1499075      3.20%     95.30% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639       805891      1.72%     97.02% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767       432374      0.92%     97.95% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895       256600      0.55%     98.50% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023       174051      0.37%     98.87% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151       529543      1.13%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total     46793902                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesRead       5763917312                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.bytesWritten    1055427136                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        1710.452247                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW         313.199794                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              15.81                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead          13.36                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          2.45                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          56.08                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy 181497971760                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy  96468444600                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy 356214371520                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy  47273504940                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 266011274880.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 1419856470480                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy  98345311680                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 2465667349860                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   731.690972                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 243409871060                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF 112525920000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT 3013892121671                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy 152611409580                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy  81114861300                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy 286824224400                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy  38810167560                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 266011274880.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 1415699414310                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy 101845992960                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 2342917344990                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   695.264700                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 252675028562                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF 112525920000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT 3004626970419                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages         5561                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes     22777856                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs         5561                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages        12208                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes     50003968                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs        12208                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores0.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores0.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores0.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores0.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores0.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores0.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores0.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores0.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores0.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::OFF 3372288663672                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores1.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores1.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores1.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores1.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores1.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores1.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores1.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores1.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores1.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores1.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::OFF 3372288663672                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles      7220448402                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.instsAdded     4210762582                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores2.core.nonSpecInstsAdded     12072807                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores2.core.instsIssued    3963005602                       # Number of instructions issued (Count)
board.processor.cores2.core.squashedInstsIssued     10802412                       # Number of squashed instructions issued (Count)
board.processor.cores2.core.squashedInstsExamined   1031683404                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores2.core.squashedOperandsExamined   1124812507                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores2.core.squashedNonSpecRemoved      4826722                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores2.core.numIssuedDist::samples   4057385605                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::mean     0.976739                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::stdev     1.845118                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::0   2869794535     70.73%     70.73% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::1    252904703      6.23%     76.96% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::2    232193753      5.72%     82.69% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::3    185910587      4.58%     87.27% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::4    215373080      5.31%     92.58% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::5    110589490      2.73%     95.30% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::6     95005393      2.34%     97.64% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::7     61403008      1.51%     99.16% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::8     34211056      0.84%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::total   4057385605                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntAlu     36328569     44.45%     44.45% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntMult            0      0.00%     44.45% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntDiv            0      0.00%     44.45% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatAdd            1      0.00%     44.45% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCmp            0      0.00%     44.45% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCvt          609      0.00%     44.45% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMult            0      0.00%     44.45% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMultAcc            0      0.00%     44.45% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatDiv            0      0.00%     44.45% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMisc            0      0.00%     44.45% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatSqrt            0      0.00%     44.45% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAdd        14709      0.02%     44.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAddAcc            0      0.00%     44.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAlu     16615972     20.33%     64.80% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCmp         2333      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCvt       252075      0.31%     65.11% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMisc      4516132      5.53%     70.63% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMult            0      0.00%     70.63% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMultAcc            0      0.00%     70.63% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShift      1239041      1.52%     72.15% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShiftAcc            0      0.00%     72.15% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdDiv            0      0.00%     72.15% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSqrt            0      0.00%     72.15% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAdd         4622      0.01%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAlu            0      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCmp            0      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCvt            1      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatDiv            0      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMisc            0      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMult          218      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMultAcc            0      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatSqrt            0      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAdd            0      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAlu            0      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceCmp            0      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAes            0      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAesMix            0      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash            0      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash2            0      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash            0      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash2            0      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma2            0      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma3            0      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdPredAlu            0      0.00%     72.16% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemRead      6388216      7.82%     79.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemWrite      7289201      8.92%     88.89% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemRead      7089637      8.67%     97.57% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemWrite      1990075      2.43%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statIssuedInstType_0::No_OpClass     31162412      0.79%      0.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntAlu   2921639025     73.72%     74.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntMult      2840721      0.07%     74.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntDiv      3225801      0.08%     74.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatAdd      1795182      0.05%     74.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCmp            0      0.00%     74.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCvt       187675      0.00%     74.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMult            6      0.00%     74.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatDiv            0      0.00%     74.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMisc            0      0.00%     74.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatSqrt            0      0.00%     74.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAdd      1804826      0.05%     74.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAlu     80277858      2.03%     76.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCmp       342996      0.01%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCvt      6274855      0.16%     76.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMisc     14383948      0.36%     77.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMult            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShift      3331173      0.08%     77.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAdd       577689      0.01%     77.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCmp        22654      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCvt       793914      0.02%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatDiv        46750      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMult       335211      0.01%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatSqrt          804      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAes            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemRead    503405201     12.70%     90.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemWrite    317554563      8.01%     98.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemRead     41029295      1.04%     99.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemWrite     31973043      0.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::total   3963005602                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.issueRate        0.548859                       # Inst issue rate ((Count/Cycle))
board.processor.cores2.core.fuBusy           81731411                       # FU busy when requested (Count)
board.processor.cores2.core.fuBusyRate       0.020624                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores2.core.intInstQueueReads  11621528855                       # Number of integer instruction queue reads (Count)
board.processor.cores2.core.intInstQueueWrites   4975279569                       # Number of integer instruction queue writes (Count)
board.processor.cores2.core.intInstQueueWakeupAccesses   3647327484                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores2.core.fpInstQueueReads    454401777                       # Number of floating instruction queue reads (Count)
board.processor.cores2.core.fpInstQueueWrites    280536753                       # Number of floating instruction queue writes (Count)
board.processor.cores2.core.fpInstQueueWakeupAccesses    205761245                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores2.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores2.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores2.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores2.core.intAluAccesses   3770802134                       # Number of integer alu accesses (Count)
board.processor.cores2.core.fpAluAccesses    242772467                       # Number of floating point alu accesses (Count)
board.processor.cores2.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.numInsts       3899988262                       # Number of executed instructions (Count)
board.processor.cores2.core.numLoadInsts    522192484                       # Number of load instructions executed (Count)
board.processor.cores2.core.numSquashedInsts     47342123                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores2.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores2.core.numNop                  0                       # Number of nop insts executed (Count)
board.processor.cores2.core.numRefs         860929900                       # Number of memory reference insts executed (Count)
board.processor.cores2.core.numBranches     384034548                       # Number of branches executed (Count)
board.processor.cores2.core.numStoreInsts    338737416                       # Number of stores executed (Count)
board.processor.cores2.core.numRate          0.540131                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.timesIdled       23707231                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores2.core.idleCycles     3163062797                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores2.core.quiesceCycles   2899133143                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores2.core.committedInsts   1635517403                       # Number of Instructions Simulated (Count)
board.processor.cores2.core.committedOps   3191151920                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.cpi              4.414779                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores2.core.totalCpi         4.414779                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores2.core.ipc              0.226512                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores2.core.totalIpc         0.226512                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores2.core.intRegfileReads   5809132528                       # Number of integer regfile reads (Count)
board.processor.cores2.core.intRegfileWrites   2956737734                       # Number of integer regfile writes (Count)
board.processor.cores2.core.fpRegfileReads    319365393                       # Number of floating regfile reads (Count)
board.processor.cores2.core.fpRegfileWrites    171581749                       # Number of floating regfile writes (Count)
board.processor.cores2.core.ccRegfileReads   1787319848                       # number of cc regfile reads (Count)
board.processor.cores2.core.ccRegfileWrites   1149289247                       # number of cc regfile writes (Count)
board.processor.cores2.core.miscRegfileReads   1633508875                       # number of misc regfile reads (Count)
board.processor.cores2.core.miscRegfileWrites      2358155                       # number of misc regfile writes (Count)
board.processor.cores2.core.MemDepUnit__0.insertedLoads    570968385                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.insertedStores    380067383                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingLoads     50005920                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingStores     68775255                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.branchPred.lookups    521580405                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.condPredicted    342770761                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condIncorrect     51091104                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.BTBLookups    299941687                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBHits    238832182                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio     0.796262                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.RASUsed     52606532                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores2.core.branchPred.RASIncorrect      1921066                       # Number of incorrect RAS predictions. (Count)
board.processor.cores2.core.branchPred.indirectLookups     23769330                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits      6476602                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses     17292728                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted      5801453                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.commit.commitSquashedInsts   1007905813                       # The number of squashed insts skipped by commit (Count)
board.processor.cores2.core.commit.commitNonSpecStalls      7246085                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores2.core.commit.branchMispredicts     40832415                       # The number of times a branch was mispredicted (Count)
board.processor.cores2.core.commit.numCommittedDist::samples   3894328980                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::mean     0.819436                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::stdev     1.914379                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::0   3008983751     77.27%     77.27% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::1    225306076      5.79%     83.05% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::2    147374110      3.78%     86.84% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::3    143136921      3.68%     90.51% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::4    128788399      3.31%     93.82% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::5     42243577      1.08%     94.90% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::6     26690353      0.69%     95.59% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::7     19273082      0.49%     96.08% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::8    152532711      3.92%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::total   3894328980                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.instsCommitted   1635517403                       # Number of instructions committed (Count)
board.processor.cores2.core.commit.opsCommitted   3191151920                       # Number of ops (including micro ops) committed (Count)
board.processor.cores2.core.commit.memRefs    677786205                       # Number of memory references committed (Count)
board.processor.cores2.core.commit.loads    412893524                       # Number of loads committed (Count)
board.processor.cores2.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores2.core.commit.membars      3302058                       # Number of memory barriers committed (Count)
board.processor.cores2.core.commit.branches    330533529                       # Number of branches committed (Count)
board.processor.cores2.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores2.core.commit.floating    160732229                       # Number of committed floating point instructions. (Count)
board.processor.cores2.core.commit.integer   3031558697                       # Number of committed integer instructions. (Count)
board.processor.cores2.core.commit.functionCalls     36264816                       # Number of function calls committed. (Count)
board.processor.cores2.core.commit.committedInstType_0::No_OpClass      3023869      0.09%      0.09% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntAlu   2398198401     75.15%     75.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntMult      2697177      0.08%     75.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntDiv      2959562      0.09%     75.42% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatAdd      1221451      0.04%     75.46% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCmp            0      0.00%     75.46% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCvt       180368      0.01%     75.47% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMult            0      0.00%     75.47% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.47% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatDiv            0      0.00%     75.47% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMisc            0      0.00%     75.47% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatSqrt            0      0.00%     75.47% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAdd      1616070      0.05%     75.52% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAlu     78914129      2.47%     77.99% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCmp       321596      0.01%     78.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCvt      5648898      0.18%     78.18% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMisc     13927666      0.44%     78.61% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMult            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShift      3118211      0.10%     78.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAdd       510895      0.02%     78.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCmp        22418      0.00%     78.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCvt       679632      0.02%     78.75% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatDiv        38562      0.00%     78.75% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.75% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMult       286239      0.01%     78.76% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatSqrt          571      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAes            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.76% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemRead    396485763     12.42%     91.18% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemWrite    254553805      7.98%     99.16% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemRead     16407761      0.51%     99.68% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemWrite     10338876      0.32%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::total   3191151920                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.commitEligibleSamples    152532711                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores2.core.decode.idleCycles   1577980710                       # Number of cycles decode is idle (Cycle)
board.processor.cores2.core.decode.blockedCycles   1722717502                       # Number of cycles decode is blocked (Cycle)
board.processor.cores2.core.decode.runCycles    622717133                       # Number of cycles decode is running (Cycle)
board.processor.cores2.core.decode.unblockCycles     90481073                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores2.core.decode.squashCycles     43489187                       # Number of cycles decode is squashing (Cycle)
board.processor.cores2.core.decode.branchResolved    233630954                       # Number of times decode resolved a branch (Count)
board.processor.cores2.core.decode.branchMispred     19948976                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores2.core.decode.decodedInsts   4474721943                       # Number of instructions handled by decode (Count)
board.processor.cores2.core.decode.squashedInsts    100362956                       # Number of squashed instructions handled by decode (Count)
board.processor.cores2.core.fetch.icacheStallCycles   1499120324                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores2.core.fetch.insts    2494112495                       # Number of instructions fetch has processed (Count)
board.processor.cores2.core.fetch.branches    521580405                       # Number of branches that fetch encountered (Count)
board.processor.cores2.core.fetch.predictedBranches    297915316                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores2.core.fetch.cycles   2264045767                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores2.core.fetch.squashCycles    126386588                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores2.core.fetch.tlbCycles    149911981                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores2.core.fetch.miscStallCycles      4575950                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores2.core.fetch.pendingTrapStallCycles     72926795                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores2.core.fetch.pendingQuiesceStallCycles       206435                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores2.core.fetch.icacheWaitRetryStallCycles      3405059                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores2.core.fetch.cacheLines    321262627                       # Number of cache lines fetched (Count)
board.processor.cores2.core.fetch.icacheSquashes     23400645                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores2.core.fetch.tlbSquashes      1395999                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores2.core.fetch.nisnDist::samples   4057385605                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::mean     1.222349                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::stdev     2.667997                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::0   3247625459     80.04%     80.04% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::1     50473674      1.24%     81.29% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::2     43164665      1.06%     82.35% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::3     40835512      1.01%     83.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::4    103938561      2.56%     85.92% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::5     57030267      1.41%     87.32% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::6     38019585      0.94%     88.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::7     39172974      0.97%     89.23% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::8    437124908     10.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::total   4057385605                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.branchRate     0.072237                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetch.rate       0.345423                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores2.core.iew.squashCycles     43489187                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores2.core.iew.blockCycles    455409532                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores2.core.iew.unblockCycles    142655588                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores2.core.iew.dispatchedInsts   4222835389                       # Number of instructions dispatched to IQ (Count)
board.processor.cores2.core.iew.dispSquashedInsts      4778026                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores2.core.iew.dispLoadInsts    570968385                       # Number of dispatched load instructions (Count)
board.processor.cores2.core.iew.dispStoreInsts    380067383                       # Number of dispatched store instructions (Count)
board.processor.cores2.core.iew.dispNonSpecInsts      5816955                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores2.core.iew.iqFullEvents      2467311                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.lsqFullEvents    138598690                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.memOrderViolationEvents      1355223                       # Number of memory order violations (Count)
board.processor.cores2.core.iew.predictedTakenIncorrect      8408090                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores2.core.iew.predictedNotTakenIncorrect     36661630                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores2.core.iew.branchMispredicts     45069720                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores2.core.iew.instsToCommit   3883973259                       # Cumulative count of insts sent to commit (Count)
board.processor.cores2.core.iew.writebackCount   3853088729                       # Cumulative count of insts written-back (Count)
board.processor.cores2.core.iew.producerInst   2696124518                       # Number of instructions producing a value (Count)
board.processor.cores2.core.iew.consumerInst   4627532860                       # Number of instructions consuming a value (Count)
board.processor.cores2.core.iew.wbRate       0.533636                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores2.core.iew.wbFanout     0.582627                       # Average fanout of values written-back ((Count/Count))
board.processor.cores2.core.lsq0.forwLoads     75789007                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores2.core.lsq0.squashedLoads    158074863                       # Number of loads squashed (Count)
board.processor.cores2.core.lsq0.ignoredResponses       446040                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores2.core.lsq0.memOrderViolation      1355223                       # Number of memory ordering violations (Count)
board.processor.cores2.core.lsq0.squashedStores    115174694                       # Number of stores squashed (Count)
board.processor.cores2.core.lsq0.rescheduledLoads       368501                       # Number of loads that were rescheduled (Count)
board.processor.cores2.core.lsq0.blockedByCache       657675                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores2.core.lsq0.loadToUse::samples    412229968                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::mean    12.816715                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::stdev    54.690136                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::0-9    386389334     93.73%     93.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::10-19      5760941      1.40%     95.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::20-29      2083509      0.51%     95.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::30-39       459746      0.11%     95.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::40-49       348251      0.08%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::50-59       311790      0.08%     95.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::60-69       147376      0.04%     95.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::70-79        76946      0.02%     95.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::80-89        86438      0.02%     95.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::90-99       103587      0.03%     96.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::100-109       139841      0.03%     96.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::110-119       148920      0.04%     96.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::120-129       177650      0.04%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::130-139       497126      0.12%     96.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::140-149      3099129      0.75%     96.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::150-159      1079783      0.26%     97.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::160-169       689011      0.17%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::170-179       320494      0.08%     97.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::180-189       797940      0.19%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::190-199       485281      0.12%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::200-209       353581      0.09%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::210-219       365449      0.09%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::220-229      1840164      0.45%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::230-239      1787232      0.43%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::240-249       831718      0.20%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::250-259       457827      0.11%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::260-269       279744      0.07%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::270-279       219041      0.05%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::280-289       170399      0.04%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::290-299       146291      0.04%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::overflows      2575429      0.62%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::max_value         4360                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::total    412229968                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.mmu.dtb.rdAccesses    533849605                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses    342834052                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses     11586702                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses      4195156                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses    337645781                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses     12456727                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.numTransitions        12750                       # Number of power state transitions (Count)
board.processor.cores2.core.power_state.ticksClkGated::samples         6375                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.ticksClkGated::mean 151437128.666039                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.ticksClkGated::stdev 251333635.647159                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.ticksClkGated::1000-5e+10         6375    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.ticksClkGated::min_value         3996                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.ticksClkGated::max_value    998951715                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.ticksClkGated::total         6375                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON 2404413377816                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::CLK_GATED 965411695246                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.rename.squashCycles     43489187                       # Number of cycles rename is squashing (Cycle)
board.processor.cores2.core.rename.idleCycles   1634818754                       # Number of cycles rename is idle (Cycle)
board.processor.cores2.core.rename.blockCycles    880291517                       # Number of cycles rename is blocking (Cycle)
board.processor.cores2.core.rename.serializeStallCycles    254979634                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores2.core.rename.runCycles    650397179                       # Number of cycles rename is running (Cycle)
board.processor.cores2.core.rename.unblockCycles    593409334                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores2.core.rename.renamedInsts   4362745451                       # Number of instructions processed by rename (Count)
board.processor.cores2.core.rename.ROBFullEvents     17377043                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores2.core.rename.IQFullEvents    131055715                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores2.core.rename.LQFullEvents     42359618                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores2.core.rename.SQFullEvents    402409171                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores2.core.rename.fullRegistersEvents         1190                       # Number of times there has been no free registers (Count)
board.processor.cores2.core.rename.renamedOperands   4797817069                       # Number of destination operands rename has renamed (Count)
board.processor.cores2.core.rename.lookups  10930346447                       # Number of register rename lookups that rename has made (Count)
board.processor.cores2.core.rename.intLookups   6632950441                       # Number of integer rename lookups (Count)
board.processor.cores2.core.rename.fpLookups    338700129                       # Number of floating rename lookups (Count)
board.processor.cores2.core.rename.committedMaps   3618038789                       # Number of HB maps that are committed (Count)
board.processor.cores2.core.rename.undoneMaps   1179778256                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores2.core.rename.serializing      4086663                       # count of serializing insts renamed (Count)
board.processor.cores2.core.rename.tempSerializing      4064499                       # count of temporary serializing insts renamed (Count)
board.processor.cores2.core.rename.skidInsts    468360311                       # count of insts added to the skid buffer (Count)
board.processor.cores2.core.rob.reads      7925448346                       # The number of ROB reads (Count)
board.processor.cores2.core.rob.writes     8562144741                       # The number of ROB writes (Count)
board.processor.cores2.core.thread_0.numInsts   1635517403                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps   3191151920                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles      7226517388                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.instsAdded     4076547666                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores3.core.nonSpecInstsAdded     13055853                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores3.core.instsIssued    3839768443                       # Number of instructions issued (Count)
board.processor.cores3.core.squashedInstsIssued     10562086                       # Number of squashed instructions issued (Count)
board.processor.cores3.core.squashedInstsExamined    993342320                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores3.core.squashedOperandsExamined   1082586859                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores3.core.squashedNonSpecRemoved      4792120                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores3.core.numIssuedDist::samples   4052618223                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::mean     0.947478                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::stdev     1.826027                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::0   2902596097     71.62%     71.62% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::1    246360886      6.08%     77.70% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::2    223488312      5.51%     83.22% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::3    181184704      4.47%     87.69% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::4    202547062      5.00%     92.69% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::5    110077678      2.72%     95.40% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::6     94610450      2.33%     97.74% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::7     59386789      1.47%     99.20% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::8     32366245      0.80%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::total   4052618223                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntAlu     38939897     48.09%     48.09% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntMult            5      0.00%     48.09% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntDiv            0      0.00%     48.09% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatAdd            0      0.00%     48.09% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCmp            0      0.00%     48.09% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCvt          371      0.00%     48.09% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMult            0      0.00%     48.09% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMultAcc            0      0.00%     48.09% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatDiv            0      0.00%     48.09% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMisc            0      0.00%     48.09% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatSqrt            0      0.00%     48.09% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAdd         9773      0.01%     48.10% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAddAcc            0      0.00%     48.10% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAlu     15154170     18.71%     66.81% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCmp         1970      0.00%     66.82% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCvt       225097      0.28%     67.09% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMisc      4124523      5.09%     72.19% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMult            0      0.00%     72.19% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMultAcc            0      0.00%     72.19% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShift      1119953      1.38%     73.57% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShiftAcc            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdDiv            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSqrt            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAdd         4515      0.01%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAlu            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCmp            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCvt            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatDiv            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMisc            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMult          247      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMultAcc            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatSqrt            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAdd            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAlu            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceCmp            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAes            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAesMix            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash2            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash2            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma2            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma3            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdPredAlu            0      0.00%     73.58% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemRead      6078710      7.51%     81.08% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemWrite      6997694      8.64%     89.73% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemRead      6488624      8.01%     97.74% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemWrite      1831369      2.26%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statIssuedInstType_0::No_OpClass     29200546      0.76%      0.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntAlu   2836086428     73.86%     74.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntMult      2763682      0.07%     74.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntDiv      2652776      0.07%     74.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatAdd      1724113      0.04%     74.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCmp            0      0.00%     74.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCvt       164652      0.00%     74.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMult            6      0.00%     74.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatDiv            0      0.00%     74.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMisc            0      0.00%     74.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatSqrt            0      0.00%     74.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAdd      1395118      0.04%     74.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAlu     73169398      1.91%     76.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCmp       318030      0.01%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCvt      5331891      0.14%     76.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMisc     13039440      0.34%     77.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMult            0      0.00%     77.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShift      2927521      0.08%     77.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAdd       566873      0.01%     77.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCmp        22437      0.00%     77.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCvt       739939      0.02%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatDiv        46996      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMult       336389      0.01%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatSqrt          709      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAes            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemRead    489101749     12.74%     90.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemWrite    313671797      8.17%     98.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemRead     37330111      0.97%     99.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemWrite     29177842      0.76%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::total   3839768443                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.issueRate        0.531344                       # Inst issue rate ((Count/Cycle))
board.processor.cores3.core.fuBusy           80976918                       # FU busy when requested (Count)
board.processor.cores3.core.fuBusyRate       0.021089                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores3.core.intInstQueueReads  11410664490                       # Number of integer instruction queue reads (Count)
board.processor.cores3.core.intInstQueueWrites   4828794193                       # Number of integer instruction queue writes (Count)
board.processor.cores3.core.intInstQueueWakeupAccesses   3547440947                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores3.core.fpInstQueueReads    413029617                       # Number of floating instruction queue reads (Count)
board.processor.cores3.core.fpInstQueueWrites    255480789                       # Number of floating instruction queue writes (Count)
board.processor.cores3.core.fpInstQueueWakeupAccesses    186869159                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores3.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores3.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores3.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores3.core.intAluAccesses   3670815622                       # Number of integer alu accesses (Count)
board.processor.cores3.core.fpAluAccesses    220729193                       # Number of floating point alu accesses (Count)
board.processor.cores3.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.numInsts       3778863994                       # Number of executed instructions (Count)
board.processor.cores3.core.numLoadInsts    505110026                       # Number of load instructions executed (Count)
board.processor.cores3.core.numSquashedInsts     45925548                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores3.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores3.core.numNop                  0                       # Number of nop insts executed (Count)
board.processor.cores3.core.numRefs         837429073                       # Number of memory reference insts executed (Count)
board.processor.cores3.core.numBranches     376459716                       # Number of branches executed (Count)
board.processor.cores3.core.numStoreInsts    332319047                       # Number of stores executed (Count)
board.processor.cores3.core.numRate          0.522916                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.timesIdled       23738153                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores3.core.idleCycles     3173899165                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores3.core.quiesceCycles   2893064230                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores3.core.committedInsts   1573235234                       # Number of Instructions Simulated (Count)
board.processor.cores3.core.committedOps   3096261183                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.cpi              4.593412                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores3.core.totalCpi         4.593412                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores3.core.ipc              0.217703                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores3.core.totalIpc         0.217703                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores3.core.intRegfileReads   5623393026                       # Number of integer regfile reads (Count)
board.processor.cores3.core.intRegfileWrites   2862038333                       # Number of integer regfile writes (Count)
board.processor.cores3.core.fpRegfileReads    289433608                       # Number of floating regfile reads (Count)
board.processor.cores3.core.fpRegfileWrites    155819343                       # Number of floating regfile writes (Count)
board.processor.cores3.core.ccRegfileReads   1707331444                       # number of cc regfile reads (Count)
board.processor.cores3.core.ccRegfileWrites   1088516600                       # number of cc regfile writes (Count)
board.processor.cores3.core.miscRegfileReads   1592343551                       # number of misc regfile reads (Count)
board.processor.cores3.core.miscRegfileWrites      2435740                       # number of misc regfile writes (Count)
board.processor.cores3.core.MemDepUnit__0.insertedLoads    551923137                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.insertedStores    371930603                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingLoads     50007240                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingStores     67887769                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.branchPred.lookups    511000763                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.condPredicted    330078005                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condIncorrect     50434596                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.BTBLookups    294020210                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBHits    233086739                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio     0.792758                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.RASUsed     52319392                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores3.core.branchPred.RASIncorrect      1959739                       # Number of incorrect RAS predictions. (Count)
board.processor.cores3.core.branchPred.indirectLookups     22911141                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits      6163865                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses     16747276                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted      5707505                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.commit.commitSquashedInsts    971060019                       # The number of squashed insts skipped by commit (Count)
board.processor.cores3.core.commit.commitNonSpecStalls      8263733                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores3.core.commit.branchMispredicts     39858682                       # The number of times a branch was mispredicted (Count)
board.processor.cores3.core.commit.numCommittedDist::samples   3894983916                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::mean     0.794936                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::stdev     1.893762                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::0   3038197343     78.00%     78.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::1    216597460      5.56%     83.56% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::2    142577334      3.66%     87.22% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::3    142674791      3.66%     90.89% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::4    120295242      3.09%     93.98% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::5     40525953      1.04%     95.02% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::6     25779271      0.66%     95.68% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::7     18693853      0.48%     96.16% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::8    149642669      3.84%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::total   3894983916                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.instsCommitted   1573235234                       # Number of instructions committed (Count)
board.processor.cores3.core.commit.opsCommitted   3096261183                       # Number of ops (including micro ops) committed (Count)
board.processor.cores3.core.commit.memRefs    662653610                       # Number of memory references committed (Count)
board.processor.cores3.core.commit.loads    400698746                       # Number of loads committed (Count)
board.processor.cores3.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores3.core.commit.membars      3950464                       # Number of memory barriers committed (Count)
board.processor.cores3.core.commit.branches    324583573                       # Number of branches committed (Count)
board.processor.cores3.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores3.core.commit.floating    145771299                       # Number of committed floating point instructions. (Count)
board.processor.cores3.core.commit.integer   2942546665                       # Number of committed integer instructions. (Count)
board.processor.cores3.core.commit.functionCalls     36070861                       # Number of function calls committed. (Count)
board.processor.cores3.core.commit.committedInstType_0::No_OpClass      2646493      0.09%      0.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntAlu   2329437372     75.23%     75.32% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntMult      2618847      0.08%     75.40% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntDiv      2422596      0.08%     75.48% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatAdd      1165536      0.04%     75.52% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCmp            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCvt       160080      0.01%     75.52% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMult            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatDiv            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMisc            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatSqrt            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAdd      1247978      0.04%     75.57% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.57% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAlu     71914784      2.32%     77.89% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCmp       298968      0.01%     77.90% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCvt      4818252      0.16%     78.05% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMisc     12630736      0.41%     78.46% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMult            0      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShift      2763085      0.09%     78.55% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.55% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAdd       501776      0.02%     78.57% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.57% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCmp        22253      0.00%     78.57% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCvt       632463      0.02%     78.59% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatDiv        38712      0.00%     78.59% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.59% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMult       287139      0.01%     78.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatSqrt          503      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAes            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemRead    385937142     12.46%     91.06% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemWrite    252553364      8.16%     99.22% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemRead     14761604      0.48%     99.70% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemWrite      9401500      0.30%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::total   3096261183                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.commitEligibleSamples    149642669                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores3.core.decode.idleCycles   1550572086                       # Number of cycles decode is idle (Cycle)
board.processor.cores3.core.decode.blockedCycles   1768016452                       # Number of cycles decode is blocked (Cycle)
board.processor.cores3.core.decode.runCycles    605025697                       # Number of cycles decode is running (Cycle)
board.processor.cores3.core.decode.unblockCycles     86563618                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores3.core.decode.squashCycles     42440370                       # Number of cycles decode is squashing (Cycle)
board.processor.cores3.core.decode.branchResolved    227951213                       # Number of times decode resolved a branch (Count)
board.processor.cores3.core.decode.branchMispred     19940433                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores3.core.decode.decodedInsts   4332984406                       # Number of instructions handled by decode (Count)
board.processor.cores3.core.decode.squashedInsts    100760979                       # Number of squashed instructions handled by decode (Count)
board.processor.cores3.core.fetch.icacheStallCycles   1477021526                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores3.core.fetch.insts    2406458618                       # Number of instructions fetch has processed (Count)
board.processor.cores3.core.fetch.branches    511000763                       # Number of branches that fetch encountered (Count)
board.processor.cores3.core.fetch.predictedBranches    291569996                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores3.core.fetch.cycles   2292009362                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores3.core.fetch.squashCycles    124277700                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores3.core.fetch.tlbCycles    143470292                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores3.core.fetch.miscStallCycles      4880450                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores3.core.fetch.pendingTrapStallCycles     69946848                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores3.core.fetch.pendingQuiesceStallCycles       170766                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores3.core.fetch.icacheWaitRetryStallCycles      2980129                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores3.core.fetch.cacheLines    311971274                       # Number of cache lines fetched (Count)
board.processor.cores3.core.fetch.icacheSquashes     23119144                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores3.core.fetch.tlbSquashes      1378386                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores3.core.fetch.nisnDist::samples   4052618223                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::mean     1.187107                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::stdev     2.639054                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::0   3267765220     80.63%     80.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::1     48771877      1.20%     81.84% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::2     42137261      1.04%     82.88% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::3     43349922      1.07%     83.95% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::4     95048103      2.35%     86.29% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::5     55171877      1.36%     87.65% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::6     36575583      0.90%     88.56% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::7     38095100      0.94%     89.50% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::8    425703280     10.50%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::total   4052618223                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.branchRate     0.070712                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetch.rate       0.333004                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores3.core.iew.squashCycles     42440370                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores3.core.iew.blockCycles    443714512                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores3.core.iew.unblockCycles    167458116                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores3.core.iew.dispatchedInsts   4089603519                       # Number of instructions dispatched to IQ (Count)
board.processor.cores3.core.iew.dispSquashedInsts      4427832                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores3.core.iew.dispLoadInsts    551923137                       # Number of dispatched load instructions (Count)
board.processor.cores3.core.iew.dispStoreInsts    371930603                       # Number of dispatched store instructions (Count)
board.processor.cores3.core.iew.dispNonSpecInsts      6154751                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores3.core.iew.iqFullEvents      2373092                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.lsqFullEvents    163320045                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.memOrderViolationEvents      1384842                       # Number of memory order violations (Count)
board.processor.cores3.core.iew.predictedTakenIncorrect      8204175                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores3.core.iew.predictedNotTakenIncorrect     35775927                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores3.core.iew.branchMispredicts     43980102                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores3.core.iew.instsToCommit   3763604396                       # Cumulative count of insts sent to commit (Count)
board.processor.cores3.core.iew.writebackCount   3734310106                       # Cumulative count of insts written-back (Count)
board.processor.cores3.core.iew.producerInst   2596354085                       # Number of instructions producing a value (Count)
board.processor.cores3.core.iew.consumerInst   4422583163                       # Number of instructions consuming a value (Count)
board.processor.cores3.core.iew.wbRate       0.516751                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores3.core.iew.wbFanout     0.587067                       # Average fanout of values written-back ((Count/Count))
board.processor.cores3.core.lsq0.forwLoads     75391305                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores3.core.lsq0.squashedLoads    151224389                       # Number of loads squashed (Count)
board.processor.cores3.core.lsq0.ignoredResponses       440531                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores3.core.lsq0.memOrderViolation      1384842                       # Number of memory ordering violations (Count)
board.processor.cores3.core.lsq0.squashedStores    109975738                       # Number of stores squashed (Count)
board.processor.cores3.core.lsq0.rescheduledLoads       367386                       # Number of loads that were rescheduled (Count)
board.processor.cores3.core.lsq0.blockedByCache       557968                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores3.core.lsq0.loadToUse::samples    400098138                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::mean    12.878184                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::stdev    55.176173                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::0-9    375692602     93.90%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::10-19      5196349      1.30%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::20-29      1890277      0.47%     95.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::30-39       381199      0.10%     95.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::40-49       296181      0.07%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::50-59       284559      0.07%     95.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::60-69       128744      0.03%     95.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::70-79        69235      0.02%     95.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::80-89        82890      0.02%     95.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::90-99       119219      0.03%     96.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::100-109       125056      0.03%     96.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::110-119       135098      0.03%     96.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::120-129       166530      0.04%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::130-139       422253      0.11%     96.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::140-149      2785479      0.70%     96.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::150-159      1071876      0.27%     97.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::160-169       722575      0.18%     97.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::170-179       317306      0.08%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::180-189       760080      0.19%     97.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::190-199       466300      0.12%     97.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::200-209       345941      0.09%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::210-219       361472      0.09%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::220-229      1810521      0.45%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::230-239      1754618      0.44%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::240-249       828435      0.21%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::250-259       459422      0.11%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::260-269       281001      0.07%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::270-279       219446      0.05%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::280-289       174381      0.04%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::290-299       149602      0.04%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::overflows      2599491      0.65%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::max_value         4590                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::total    400098138                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.mmu.dtb.rdAccesses    516138253                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses    336310207                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses     10966346                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses      4120881                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses    327885973                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses     12130504                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 38380362579973                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.numTransitions        11230                       # Number of power state transitions (Count)
board.processor.cores3.core.power_state.ticksClkGated::samples         5615                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores3.core.power_state.ticksClkGated::mean 171574488.192520                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores3.core.power_state.ticksClkGated::stdev 228163657.325956                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores3.core.power_state.ticksClkGated::1000-5e+10         5615    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores3.core.power_state.ticksClkGated::min_value       150517                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores3.core.power_state.ticksClkGated::max_value    999222777                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores3.core.power_state.ticksClkGated::total         5615                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON 2406444872632                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::CLK_GATED 963390751201                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.rename.squashCycles     42440370                       # Number of cycles rename is squashing (Cycle)
board.processor.cores3.core.rename.idleCycles   1605656259                       # Number of cycles rename is idle (Cycle)
board.processor.cores3.core.rename.blockCycles    887544731                       # Number of cycles rename is blocking (Cycle)
board.processor.cores3.core.rename.serializeStallCycles    266384637                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores3.core.rename.runCycles    630751307                       # Number of cycles rename is running (Cycle)
board.processor.cores3.core.rename.unblockCycles    619840919                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores3.core.rename.renamedInsts   4224508753                       # Number of instructions processed by rename (Count)
board.processor.cores3.core.rename.ROBFullEvents     16856555                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores3.core.rename.IQFullEvents    122103703                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores3.core.rename.LQFullEvents     39483913                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores3.core.rename.SQFullEvents    441499460                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores3.core.rename.fullRegistersEvents         1279                       # Number of times there has been no free registers (Count)
board.processor.cores3.core.rename.renamedOperands   4606410099                       # Number of destination operands rename has renamed (Count)
board.processor.cores3.core.rename.lookups  10543237505                       # Number of register rename lookups that rename has made (Count)
board.processor.cores3.core.rename.intLookups   6416411496                       # Number of integer rename lookups (Count)
board.processor.cores3.core.rename.fpLookups    307213504                       # Number of floating rename lookups (Count)
board.processor.cores3.core.rename.committedMaps   3472297435                       # Number of HB maps that are committed (Count)
board.processor.cores3.core.rename.undoneMaps   1134112647                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores3.core.rename.serializing      4219753                       # count of serializing insts renamed (Count)
board.processor.cores3.core.rename.tempSerializing      4188129                       # count of temporary serializing insts renamed (Count)
board.processor.cores3.core.rename.skidInsts    446924836                       # count of insts added to the skid buffer (Count)
board.processor.cores3.core.rob.reads      7798398265                       # The number of ROB reads (Count)
board.processor.cores3.core.rob.writes     8293230265                       # The number of ROB writes (Count)
board.processor.cores3.core.thread_0.numInsts   1573235234                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps   3096261183                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
