library ieee ;
use ieee . std_logic_1164 .all;

entity DIV2 is
    port (clk_in            : in  std_logic ;
          clk_out : out std_logic );
end DIV2;


architecture ckt of CLK_Div is
    signal ax : std_logic := '0';
    

begin
    --ax1 <= '0';
	 --ax2 <= '0';
    process (clk_in)
        variable cnt : integer range 0 to 1 := 0;
       begin
            --ax1 <= '0';
				--ax2 <= '0';
            if (rising_edge(clk_in)) then
					if(cnt = 1)  then
						cnt := 0;
						ax <= not ax;
					else
						cnt := cnt + 1;end if;
            end if;
    end process ;
    clk_out <= ax;
end ckt ;
