/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [14:0] celloutsig_0_17z;
  wire [13:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire [18:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [28:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~((celloutsig_0_5z | celloutsig_0_5z) & celloutsig_0_1z[1]);
  assign celloutsig_1_19z = ~((celloutsig_1_15z[1] | celloutsig_1_5z[1]) & (celloutsig_1_6z[14] | in_data[103]));
  assign celloutsig_0_6z = celloutsig_0_2z | _00_;
  assign celloutsig_0_5z = celloutsig_0_4z[16] ^ celloutsig_0_2z;
  assign celloutsig_1_0z = ~(in_data[112] ^ in_data[114]);
  assign celloutsig_1_10z = ~(celloutsig_1_3z[1] ^ celloutsig_1_9z);
  assign celloutsig_0_8z = celloutsig_0_1z[4:1] + { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_2z };
  reg [11:0] _09_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _09_ <= 12'h000;
    else _09_ <= { in_data[41:37], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign { _01_[11:2], _00_, _01_[0] } = _09_;
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z } / { 1'h1, celloutsig_0_1z[1:0] };
  assign celloutsig_1_9z = ! celloutsig_1_2z[3:1];
  assign celloutsig_1_14z = { celloutsig_1_3z[2:1], celloutsig_1_10z } % { 1'h1, celloutsig_1_6z[8:7] };
  assign celloutsig_0_12z = { celloutsig_0_10z[0], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_9z } % { 1'h1, celloutsig_0_10z[2:1], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_12z[1:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z } % { 1'h1, celloutsig_0_12z[5], celloutsig_0_13z };
  assign celloutsig_0_19z = celloutsig_0_4z[17:4] % { 1'h1, celloutsig_0_4z[12:1], celloutsig_0_7z };
  assign celloutsig_1_3z = { celloutsig_1_1z[4:3], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[106:104] };
  assign celloutsig_0_10z = celloutsig_0_1z[0] ? celloutsig_0_4z[9:0] : { _01_[11:3], celloutsig_0_0z };
  assign celloutsig_0_17z = _01_[3] ? { celloutsig_0_8z[0], celloutsig_0_2z, _01_[11:4], 1'h1, _01_[2], _00_, _01_[0], celloutsig_0_7z } : { celloutsig_0_10z[6:3], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_1z = - in_data[21:17];
  assign celloutsig_1_6z = { celloutsig_1_1z[6], celloutsig_1_4z } | { in_data[117:111], celloutsig_1_5z };
  assign celloutsig_0_7z = | in_data[63:60];
  assign celloutsig_0_20z = | celloutsig_0_12z[11:7];
  assign celloutsig_0_0z = ~^ in_data[69:62];
  assign celloutsig_0_2z = ~^ { in_data[45], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_7z = in_data[155:148] >> { celloutsig_1_1z[4], celloutsig_1_1z };
  assign celloutsig_1_2z = celloutsig_1_1z[5:2] >> in_data[124:121];
  assign celloutsig_0_13z = celloutsig_0_10z[8:5] <<< { celloutsig_0_12z[1:0], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_1z = { in_data[122:117], celloutsig_1_0z } <<< { in_data[177:172], celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[153:140] <<< { celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_5z[2:1], celloutsig_1_4z } <<< { celloutsig_1_4z[12:9], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_4z = { in_data[81:77], _01_[11:2], _00_, _01_[0], celloutsig_0_2z, celloutsig_0_2z } >>> in_data[31:13];
  assign celloutsig_1_15z = celloutsig_1_7z[7:4] - { celloutsig_1_2z[2:0], celloutsig_1_9z };
  assign celloutsig_1_18z = in_data[145:117] - { celloutsig_1_8z[15:2], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_14z };
  assign celloutsig_0_21z = { celloutsig_0_19z[8:5], celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_14z } - celloutsig_0_17z[13:1];
  assign celloutsig_1_5z = { celloutsig_1_1z[6:3], celloutsig_1_3z } - { celloutsig_1_0z, celloutsig_1_1z };
  assign _01_[1] = _00_;
  assign { out_data[156:128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
