<profile>

<section name = "Vitis HLS Report for 'add_2_16_9_128_s'" level="0">
<item name = "Date">Thu Apr 28 15:57:44 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">prueba_booth</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.430 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1417, 1417, 4.719 us, 4.719 us, 1417, 1417, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_372_1">128, 128, 1, 1, 1, 128, yes</column>
<column name="- VITIS_LOOP_374_2_VITIS_LOOP_375_3">1154, 1154, 4, 1, 1, 1152, yes</column>
<column name="- VITIS_LOOP_394_5">129, 129, 3, 1, 1, 128, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 179, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, 0, 0, 1</column>
<column name="Multiplexer">-, -, -, 193, -</column>
<column name="Register">-, -, 253, 64, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, ~0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buff_U">add_2_16_9_128_s_buff, 0, 0, 0, 1, 128, 32, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln372_fu_165_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln374_fu_182_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln375_fu_213_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln394_fu_266_p2">+, 0, 0, 15, 8, 1</column>
<column name="v_1_fu_227_p2">+, 0, 0, 23, 16, 16</column>
<column name="v_3_fu_253_p2">+, 0, 0, 23, 16, 16</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp2_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp1_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln372_fu_171_p2">icmp, 0, 0, 11, 8, 9</column>
<column name="icmp_ln374_fu_188_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="icmp_ln375_fu_194_p2">icmp, 0, 0, 11, 8, 9</column>
<column name="icmp_ln394_fu_272_p2">icmp, 0, 0, 11, 8, 9</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln374_fu_200_p3">select, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">43, 8, 1, 8</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter3">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">9, 2, 1, 2</column>
<column name="buff_address0">14, 3, 7, 21</column>
<column name="buff_address1">14, 3, 7, 21</column>
<column name="buff_d0">14, 3, 32, 96</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_132">9, 2, 11, 22</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="x_2_reg_154">9, 2, 8, 16</column>
<column name="x_3_reg_143">9, 2, 8, 16</column>
<column name="x_reg_121">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="buff_addr_2_reg_300">7, 0, 7, 0</column>
<column name="buff_load_reg_335">32, 0, 32, 0</column>
<column name="icmp_ln374_reg_296">1, 0, 1, 0</column>
<column name="icmp_ln394_reg_326">1, 0, 1, 0</column>
<column name="icmp_ln394_reg_326_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_132">11, 0, 11, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="v_1_reg_311">16, 0, 16, 0</column>
<column name="v_3_reg_316">16, 0, 16, 0</column>
<column name="x_2_reg_154">8, 0, 8, 0</column>
<column name="x_3_reg_143">8, 0, 8, 0</column>
<column name="x_reg_121">8, 0, 8, 0</column>
<column name="buff_addr_2_reg_300">64, 32, 7, 0</column>
<column name="icmp_ln374_reg_296">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, add&lt;2, 16, 9, 128&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, add&lt;2, 16, 9, 128&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, add&lt;2, 16, 9, 128&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, add&lt;2, 16, 9, 128&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, add&lt;2, 16, 9, 128&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, add&lt;2, 16, 9, 128&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, add&lt;2, 16, 9, 128&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, add&lt;2, 16, 9, 128&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, add&lt;2, 16, 9, 128&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, add&lt;2, 16, 9, 128&gt;, return value</column>
<column name="in_V_V_dout">in, 32, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 32, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
