#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20e3ec0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20e4050 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x20d52d0 .functor NOT 1, L_0x2140150, C4<0>, C4<0>, C4<0>;
L_0x213ff30 .functor XOR 2, L_0x213fdd0, L_0x213fe90, C4<00>, C4<00>;
L_0x2140040 .functor XOR 2, L_0x213ff30, L_0x213ffa0, C4<00>, C4<00>;
v0x2137e40_0 .net *"_ivl_10", 1 0, L_0x213ffa0;  1 drivers
v0x2137f40_0 .net *"_ivl_12", 1 0, L_0x2140040;  1 drivers
v0x2138020_0 .net *"_ivl_2", 1 0, L_0x213b200;  1 drivers
v0x21380e0_0 .net *"_ivl_4", 1 0, L_0x213fdd0;  1 drivers
v0x21381c0_0 .net *"_ivl_6", 1 0, L_0x213fe90;  1 drivers
v0x21382f0_0 .net *"_ivl_8", 1 0, L_0x213ff30;  1 drivers
v0x21383d0_0 .net "a", 0 0, v0x2132cc0_0;  1 drivers
v0x2138470_0 .net "b", 0 0, v0x2132d60_0;  1 drivers
v0x2138510_0 .net "c", 0 0, v0x2132e00_0;  1 drivers
v0x21385b0_0 .var "clk", 0 0;
v0x2138650_0 .net "d", 0 0, v0x2132f40_0;  1 drivers
v0x21386f0_0 .net "out_pos_dut", 0 0, L_0x213fa30;  1 drivers
v0x2138790_0 .net "out_pos_ref", 0 0, L_0x2139cc0;  1 drivers
v0x2138830_0 .net "out_sop_dut", 0 0, L_0x213ac20;  1 drivers
v0x21388d0_0 .net "out_sop_ref", 0 0, L_0x210d470;  1 drivers
v0x2138970_0 .var/2u "stats1", 223 0;
v0x2138a10_0 .var/2u "strobe", 0 0;
v0x2138ab0_0 .net "tb_match", 0 0, L_0x2140150;  1 drivers
v0x2138b80_0 .net "tb_mismatch", 0 0, L_0x20d52d0;  1 drivers
v0x2138c20_0 .net "wavedrom_enable", 0 0, v0x2133210_0;  1 drivers
v0x2138cf0_0 .net "wavedrom_title", 511 0, v0x21332b0_0;  1 drivers
L_0x213b200 .concat [ 1 1 0 0], L_0x2139cc0, L_0x210d470;
L_0x213fdd0 .concat [ 1 1 0 0], L_0x2139cc0, L_0x210d470;
L_0x213fe90 .concat [ 1 1 0 0], L_0x213fa30, L_0x213ac20;
L_0x213ffa0 .concat [ 1 1 0 0], L_0x2139cc0, L_0x210d470;
L_0x2140150 .cmp/eeq 2, L_0x213b200, L_0x2140040;
S_0x20e41e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x20e4050;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20d56b0 .functor AND 1, v0x2132e00_0, v0x2132f40_0, C4<1>, C4<1>;
L_0x20d5a90 .functor NOT 1, v0x2132cc0_0, C4<0>, C4<0>, C4<0>;
L_0x20d5e70 .functor NOT 1, v0x2132d60_0, C4<0>, C4<0>, C4<0>;
L_0x20d60f0 .functor AND 1, L_0x20d5a90, L_0x20d5e70, C4<1>, C4<1>;
L_0x20eeb60 .functor AND 1, L_0x20d60f0, v0x2132e00_0, C4<1>, C4<1>;
L_0x210d470 .functor OR 1, L_0x20d56b0, L_0x20eeb60, C4<0>, C4<0>;
L_0x2139140 .functor NOT 1, v0x2132d60_0, C4<0>, C4<0>, C4<0>;
L_0x21391b0 .functor OR 1, L_0x2139140, v0x2132f40_0, C4<0>, C4<0>;
L_0x21392c0 .functor AND 1, v0x2132e00_0, L_0x21391b0, C4<1>, C4<1>;
L_0x2139380 .functor NOT 1, v0x2132cc0_0, C4<0>, C4<0>, C4<0>;
L_0x2139450 .functor OR 1, L_0x2139380, v0x2132d60_0, C4<0>, C4<0>;
L_0x21394c0 .functor AND 1, L_0x21392c0, L_0x2139450, C4<1>, C4<1>;
L_0x2139640 .functor NOT 1, v0x2132d60_0, C4<0>, C4<0>, C4<0>;
L_0x21396b0 .functor OR 1, L_0x2139640, v0x2132f40_0, C4<0>, C4<0>;
L_0x21395d0 .functor AND 1, v0x2132e00_0, L_0x21396b0, C4<1>, C4<1>;
L_0x2139840 .functor NOT 1, v0x2132cc0_0, C4<0>, C4<0>, C4<0>;
L_0x2139940 .functor OR 1, L_0x2139840, v0x2132f40_0, C4<0>, C4<0>;
L_0x2139a00 .functor AND 1, L_0x21395d0, L_0x2139940, C4<1>, C4<1>;
L_0x2139bb0 .functor XNOR 1, L_0x21394c0, L_0x2139a00, C4<0>, C4<0>;
v0x20d4c00_0 .net *"_ivl_0", 0 0, L_0x20d56b0;  1 drivers
v0x20d5000_0 .net *"_ivl_12", 0 0, L_0x2139140;  1 drivers
v0x20d53e0_0 .net *"_ivl_14", 0 0, L_0x21391b0;  1 drivers
v0x20d57c0_0 .net *"_ivl_16", 0 0, L_0x21392c0;  1 drivers
v0x20d5ba0_0 .net *"_ivl_18", 0 0, L_0x2139380;  1 drivers
v0x20d5f80_0 .net *"_ivl_2", 0 0, L_0x20d5a90;  1 drivers
v0x20d6200_0 .net *"_ivl_20", 0 0, L_0x2139450;  1 drivers
v0x2131230_0 .net *"_ivl_24", 0 0, L_0x2139640;  1 drivers
v0x2131310_0 .net *"_ivl_26", 0 0, L_0x21396b0;  1 drivers
v0x21313f0_0 .net *"_ivl_28", 0 0, L_0x21395d0;  1 drivers
v0x21314d0_0 .net *"_ivl_30", 0 0, L_0x2139840;  1 drivers
v0x21315b0_0 .net *"_ivl_32", 0 0, L_0x2139940;  1 drivers
v0x2131690_0 .net *"_ivl_36", 0 0, L_0x2139bb0;  1 drivers
L_0x7f08b5ac3018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2131750_0 .net *"_ivl_38", 0 0, L_0x7f08b5ac3018;  1 drivers
v0x2131830_0 .net *"_ivl_4", 0 0, L_0x20d5e70;  1 drivers
v0x2131910_0 .net *"_ivl_6", 0 0, L_0x20d60f0;  1 drivers
v0x21319f0_0 .net *"_ivl_8", 0 0, L_0x20eeb60;  1 drivers
v0x2131ad0_0 .net "a", 0 0, v0x2132cc0_0;  alias, 1 drivers
v0x2131b90_0 .net "b", 0 0, v0x2132d60_0;  alias, 1 drivers
v0x2131c50_0 .net "c", 0 0, v0x2132e00_0;  alias, 1 drivers
v0x2131d10_0 .net "d", 0 0, v0x2132f40_0;  alias, 1 drivers
v0x2131dd0_0 .net "out_pos", 0 0, L_0x2139cc0;  alias, 1 drivers
v0x2131e90_0 .net "out_sop", 0 0, L_0x210d470;  alias, 1 drivers
v0x2131f50_0 .net "pos0", 0 0, L_0x21394c0;  1 drivers
v0x2132010_0 .net "pos1", 0 0, L_0x2139a00;  1 drivers
L_0x2139cc0 .functor MUXZ 1, L_0x7f08b5ac3018, L_0x21394c0, L_0x2139bb0, C4<>;
S_0x2132190 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x20e4050;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2132cc0_0 .var "a", 0 0;
v0x2132d60_0 .var "b", 0 0;
v0x2132e00_0 .var "c", 0 0;
v0x2132ea0_0 .net "clk", 0 0, v0x21385b0_0;  1 drivers
v0x2132f40_0 .var "d", 0 0;
v0x2133030_0 .var/2u "fail", 0 0;
v0x21330d0_0 .var/2u "fail1", 0 0;
v0x2133170_0 .net "tb_match", 0 0, L_0x2140150;  alias, 1 drivers
v0x2133210_0 .var "wavedrom_enable", 0 0;
v0x21332b0_0 .var "wavedrom_title", 511 0;
E_0x20e2830/0 .event negedge, v0x2132ea0_0;
E_0x20e2830/1 .event posedge, v0x2132ea0_0;
E_0x20e2830 .event/or E_0x20e2830/0, E_0x20e2830/1;
S_0x21324c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2132190;
 .timescale -12 -12;
v0x2132700_0 .var/2s "i", 31 0;
E_0x20e26d0 .event posedge, v0x2132ea0_0;
S_0x2132800 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2132190;
 .timescale -12 -12;
v0x2132a00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2132ae0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2132190;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2133490 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x20e4050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2139e70 .functor NOT 1, v0x2132cc0_0, C4<0>, C4<0>, C4<0>;
L_0x2139f00 .functor NOT 1, v0x2132d60_0, C4<0>, C4<0>, C4<0>;
L_0x213a0a0 .functor AND 1, L_0x2139e70, L_0x2139f00, C4<1>, C4<1>;
L_0x213a1b0 .functor AND 1, L_0x213a0a0, v0x2132e00_0, C4<1>, C4<1>;
L_0x213a3b0 .functor NOT 1, v0x2132f40_0, C4<0>, C4<0>, C4<0>;
L_0x213a530 .functor AND 1, L_0x213a1b0, L_0x213a3b0, C4<1>, C4<1>;
L_0x213a680 .functor NOT 1, v0x2132cc0_0, C4<0>, C4<0>, C4<0>;
L_0x213a800 .functor AND 1, L_0x213a680, v0x2132d60_0, C4<1>, C4<1>;
L_0x213a910 .functor AND 1, L_0x213a800, v0x2132e00_0, C4<1>, C4<1>;
L_0x213a9d0 .functor AND 1, L_0x213a910, v0x2132f40_0, C4<1>, C4<1>;
L_0x213aaf0 .functor OR 1, L_0x213a530, L_0x213a9d0, C4<0>, C4<0>;
L_0x213abb0 .functor AND 1, v0x2132cc0_0, v0x2132d60_0, C4<1>, C4<1>;
L_0x213ac90 .functor AND 1, L_0x213abb0, v0x2132e00_0, C4<1>, C4<1>;
L_0x213ad50 .functor AND 1, L_0x213ac90, v0x2132f40_0, C4<1>, C4<1>;
L_0x213ac20 .functor OR 1, L_0x213aaf0, L_0x213ad50, C4<0>, C4<0>;
L_0x213af80 .functor OR 1, v0x2132cc0_0, v0x2132d60_0, C4<0>, C4<0>;
L_0x213b080 .functor OR 1, L_0x213af80, v0x2132e00_0, C4<0>, C4<0>;
L_0x213b140 .functor OR 1, L_0x213b080, v0x2132f40_0, C4<0>, C4<0>;
L_0x213b2a0 .functor OR 1, v0x2132cc0_0, v0x2132d60_0, C4<0>, C4<0>;
L_0x213b310 .functor OR 1, L_0x213b2a0, v0x2132e00_0, C4<0>, C4<0>;
L_0x213b480 .functor NOT 1, v0x2132f40_0, C4<0>, C4<0>, C4<0>;
L_0x213b4f0 .functor OR 1, L_0x213b310, L_0x213b480, C4<0>, C4<0>;
L_0x213b6c0 .functor AND 1, L_0x213b140, L_0x213b4f0, C4<1>, C4<1>;
L_0x213b7d0 .functor NOT 1, v0x2132d60_0, C4<0>, C4<0>, C4<0>;
L_0x213b910 .functor OR 1, v0x2132cc0_0, L_0x213b7d0, C4<0>, C4<0>;
L_0x213b9d0 .functor OR 1, L_0x213b910, v0x2132e00_0, C4<0>, C4<0>;
L_0x213bb70 .functor OR 1, L_0x213b9d0, v0x2132f40_0, C4<0>, C4<0>;
L_0x213bc30 .functor AND 1, L_0x213b6c0, L_0x213bb70, C4<1>, C4<1>;
L_0x213be30 .functor NOT 1, v0x2132d60_0, C4<0>, C4<0>, C4<0>;
L_0x213bea0 .functor OR 1, v0x2132cc0_0, L_0x213be30, C4<0>, C4<0>;
L_0x213c060 .functor OR 1, L_0x213bea0, v0x2132e00_0, C4<0>, C4<0>;
L_0x213c120 .functor NOT 1, v0x2132f40_0, C4<0>, C4<0>, C4<0>;
L_0x213c2a0 .functor OR 1, L_0x213c060, L_0x213c120, C4<0>, C4<0>;
L_0x213c3b0 .functor AND 1, L_0x213bc30, L_0x213c2a0, C4<1>, C4<1>;
L_0x213c5e0 .functor NOT 1, v0x2132d60_0, C4<0>, C4<0>, C4<0>;
L_0x213c650 .functor OR 1, v0x2132cc0_0, L_0x213c5e0, C4<0>, C4<0>;
L_0x213c840 .functor NOT 1, v0x2132e00_0, C4<0>, C4<0>, C4<0>;
L_0x213c8b0 .functor OR 1, L_0x213c650, L_0x213c840, C4<0>, C4<0>;
L_0x213c710 .functor OR 1, L_0x213c8b0, v0x2132f40_0, C4<0>, C4<0>;
L_0x213c7d0 .functor AND 1, L_0x213c3b0, L_0x213c710, C4<1>, C4<1>;
L_0x213ccf0 .functor NOT 1, v0x2132cc0_0, C4<0>, C4<0>, C4<0>;
L_0x213cd60 .functor OR 1, L_0x213ccf0, v0x2132d60_0, C4<0>, C4<0>;
L_0x213cf80 .functor OR 1, L_0x213cd60, v0x2132e00_0, C4<0>, C4<0>;
L_0x213d250 .functor NOT 1, v0x2132f40_0, C4<0>, C4<0>, C4<0>;
L_0x213d640 .functor OR 1, L_0x213cf80, L_0x213d250, C4<0>, C4<0>;
L_0x213d750 .functor AND 1, L_0x213c7d0, L_0x213d640, C4<1>, C4<1>;
L_0x213d9e0 .functor NOT 1, v0x2132cc0_0, C4<0>, C4<0>, C4<0>;
L_0x213dc60 .functor OR 1, L_0x213d9e0, v0x2132d60_0, C4<0>, C4<0>;
L_0x213deb0 .functor NOT 1, v0x2132e00_0, C4<0>, C4<0>, C4<0>;
L_0x213df20 .functor OR 1, L_0x213dc60, L_0x213deb0, C4<0>, C4<0>;
L_0x213e1d0 .functor OR 1, L_0x213df20, v0x2132f40_0, C4<0>, C4<0>;
L_0x213e290 .functor AND 1, L_0x213d750, L_0x213e1d0, C4<1>, C4<1>;
L_0x213e550 .functor NOT 1, v0x2132cc0_0, C4<0>, C4<0>, C4<0>;
L_0x213e5c0 .functor NOT 1, v0x2132d60_0, C4<0>, C4<0>, C4<0>;
L_0x213e7f0 .functor OR 1, L_0x213e550, L_0x213e5c0, C4<0>, C4<0>;
L_0x213e900 .functor OR 1, L_0x213e7f0, v0x2132e00_0, C4<0>, C4<0>;
L_0x213eb90 .functor NOT 1, v0x2132f40_0, C4<0>, C4<0>, C4<0>;
L_0x213ec00 .functor OR 1, L_0x213e900, L_0x213eb90, C4<0>, C4<0>;
L_0x213eef0 .functor AND 1, L_0x213e290, L_0x213ec00, C4<1>, C4<1>;
L_0x213f000 .functor NOT 1, v0x2132cc0_0, C4<0>, C4<0>, C4<0>;
L_0x213f260 .functor NOT 1, v0x2132d60_0, C4<0>, C4<0>, C4<0>;
L_0x213f2d0 .functor OR 1, L_0x213f000, L_0x213f260, C4<0>, C4<0>;
L_0x213f5e0 .functor NOT 1, v0x2132e00_0, C4<0>, C4<0>, C4<0>;
L_0x213f650 .functor OR 1, L_0x213f2d0, L_0x213f5e0, C4<0>, C4<0>;
L_0x213f970 .functor OR 1, L_0x213f650, v0x2132f40_0, C4<0>, C4<0>;
L_0x213fa30 .functor AND 1, L_0x213eef0, L_0x213f970, C4<1>, C4<1>;
v0x2133650_0 .net *"_ivl_0", 0 0, L_0x2139e70;  1 drivers
v0x2133730_0 .net *"_ivl_10", 0 0, L_0x213a530;  1 drivers
v0x2133810_0 .net *"_ivl_100", 0 0, L_0x213e1d0;  1 drivers
v0x2133900_0 .net *"_ivl_102", 0 0, L_0x213e290;  1 drivers
v0x21339e0_0 .net *"_ivl_104", 0 0, L_0x213e550;  1 drivers
v0x2133b10_0 .net *"_ivl_106", 0 0, L_0x213e5c0;  1 drivers
v0x2133bf0_0 .net *"_ivl_108", 0 0, L_0x213e7f0;  1 drivers
v0x2133cd0_0 .net *"_ivl_110", 0 0, L_0x213e900;  1 drivers
v0x2133db0_0 .net *"_ivl_112", 0 0, L_0x213eb90;  1 drivers
v0x2133f20_0 .net *"_ivl_114", 0 0, L_0x213ec00;  1 drivers
v0x2134000_0 .net *"_ivl_116", 0 0, L_0x213eef0;  1 drivers
v0x21340e0_0 .net *"_ivl_118", 0 0, L_0x213f000;  1 drivers
v0x21341c0_0 .net *"_ivl_12", 0 0, L_0x213a680;  1 drivers
v0x21342a0_0 .net *"_ivl_120", 0 0, L_0x213f260;  1 drivers
v0x2134380_0 .net *"_ivl_122", 0 0, L_0x213f2d0;  1 drivers
v0x2134460_0 .net *"_ivl_124", 0 0, L_0x213f5e0;  1 drivers
v0x2134540_0 .net *"_ivl_126", 0 0, L_0x213f650;  1 drivers
v0x2134730_0 .net *"_ivl_128", 0 0, L_0x213f970;  1 drivers
v0x2134810_0 .net *"_ivl_14", 0 0, L_0x213a800;  1 drivers
v0x21348f0_0 .net *"_ivl_16", 0 0, L_0x213a910;  1 drivers
v0x21349d0_0 .net *"_ivl_18", 0 0, L_0x213a9d0;  1 drivers
v0x2134ab0_0 .net *"_ivl_2", 0 0, L_0x2139f00;  1 drivers
v0x2134b90_0 .net *"_ivl_20", 0 0, L_0x213aaf0;  1 drivers
v0x2134c70_0 .net *"_ivl_22", 0 0, L_0x213abb0;  1 drivers
v0x2134d50_0 .net *"_ivl_24", 0 0, L_0x213ac90;  1 drivers
v0x2134e30_0 .net *"_ivl_26", 0 0, L_0x213ad50;  1 drivers
v0x2134f10_0 .net *"_ivl_30", 0 0, L_0x213af80;  1 drivers
v0x2134ff0_0 .net *"_ivl_32", 0 0, L_0x213b080;  1 drivers
v0x21350d0_0 .net *"_ivl_34", 0 0, L_0x213b140;  1 drivers
v0x21351b0_0 .net *"_ivl_36", 0 0, L_0x213b2a0;  1 drivers
v0x2135290_0 .net *"_ivl_38", 0 0, L_0x213b310;  1 drivers
v0x2135370_0 .net *"_ivl_4", 0 0, L_0x213a0a0;  1 drivers
v0x2135450_0 .net *"_ivl_40", 0 0, L_0x213b480;  1 drivers
v0x2135740_0 .net *"_ivl_42", 0 0, L_0x213b4f0;  1 drivers
v0x2135820_0 .net *"_ivl_44", 0 0, L_0x213b6c0;  1 drivers
v0x2135900_0 .net *"_ivl_46", 0 0, L_0x213b7d0;  1 drivers
v0x21359e0_0 .net *"_ivl_48", 0 0, L_0x213b910;  1 drivers
v0x2135ac0_0 .net *"_ivl_50", 0 0, L_0x213b9d0;  1 drivers
v0x2135ba0_0 .net *"_ivl_52", 0 0, L_0x213bb70;  1 drivers
v0x2135c80_0 .net *"_ivl_54", 0 0, L_0x213bc30;  1 drivers
v0x2135d60_0 .net *"_ivl_56", 0 0, L_0x213be30;  1 drivers
v0x2135e40_0 .net *"_ivl_58", 0 0, L_0x213bea0;  1 drivers
v0x2135f20_0 .net *"_ivl_6", 0 0, L_0x213a1b0;  1 drivers
v0x2136000_0 .net *"_ivl_60", 0 0, L_0x213c060;  1 drivers
v0x21360e0_0 .net *"_ivl_62", 0 0, L_0x213c120;  1 drivers
v0x21361c0_0 .net *"_ivl_64", 0 0, L_0x213c2a0;  1 drivers
v0x21362a0_0 .net *"_ivl_66", 0 0, L_0x213c3b0;  1 drivers
v0x2136380_0 .net *"_ivl_68", 0 0, L_0x213c5e0;  1 drivers
v0x2136460_0 .net *"_ivl_70", 0 0, L_0x213c650;  1 drivers
v0x2136540_0 .net *"_ivl_72", 0 0, L_0x213c840;  1 drivers
v0x2136620_0 .net *"_ivl_74", 0 0, L_0x213c8b0;  1 drivers
v0x2136700_0 .net *"_ivl_76", 0 0, L_0x213c710;  1 drivers
v0x21367e0_0 .net *"_ivl_78", 0 0, L_0x213c7d0;  1 drivers
v0x21368c0_0 .net *"_ivl_8", 0 0, L_0x213a3b0;  1 drivers
v0x21369a0_0 .net *"_ivl_80", 0 0, L_0x213ccf0;  1 drivers
v0x2136a80_0 .net *"_ivl_82", 0 0, L_0x213cd60;  1 drivers
v0x2136b60_0 .net *"_ivl_84", 0 0, L_0x213cf80;  1 drivers
v0x2136c40_0 .net *"_ivl_86", 0 0, L_0x213d250;  1 drivers
v0x2136d20_0 .net *"_ivl_88", 0 0, L_0x213d640;  1 drivers
v0x2136e00_0 .net *"_ivl_90", 0 0, L_0x213d750;  1 drivers
v0x2136ee0_0 .net *"_ivl_92", 0 0, L_0x213d9e0;  1 drivers
v0x2136fc0_0 .net *"_ivl_94", 0 0, L_0x213dc60;  1 drivers
v0x21370a0_0 .net *"_ivl_96", 0 0, L_0x213deb0;  1 drivers
v0x2137180_0 .net *"_ivl_98", 0 0, L_0x213df20;  1 drivers
v0x2137260_0 .net "a", 0 0, v0x2132cc0_0;  alias, 1 drivers
v0x2137710_0 .net "b", 0 0, v0x2132d60_0;  alias, 1 drivers
v0x2137800_0 .net "c", 0 0, v0x2132e00_0;  alias, 1 drivers
v0x21378f0_0 .net "d", 0 0, v0x2132f40_0;  alias, 1 drivers
v0x21379e0_0 .net "out_pos", 0 0, L_0x213fa30;  alias, 1 drivers
v0x2137aa0_0 .net "out_sop", 0 0, L_0x213ac20;  alias, 1 drivers
S_0x2137c20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x20e4050;
 .timescale -12 -12;
E_0x20ca9f0 .event anyedge, v0x2138a10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2138a10_0;
    %nor/r;
    %assign/vec4 v0x2138a10_0, 0;
    %wait E_0x20ca9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2132190;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2133030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21330d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2132190;
T_4 ;
    %wait E_0x20e2830;
    %load/vec4 v0x2133170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2133030_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2132190;
T_5 ;
    %wait E_0x20e26d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2132f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132d60_0, 0;
    %assign/vec4 v0x2132cc0_0, 0;
    %wait E_0x20e26d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2132f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132d60_0, 0;
    %assign/vec4 v0x2132cc0_0, 0;
    %wait E_0x20e26d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2132f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132d60_0, 0;
    %assign/vec4 v0x2132cc0_0, 0;
    %wait E_0x20e26d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2132f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132d60_0, 0;
    %assign/vec4 v0x2132cc0_0, 0;
    %wait E_0x20e26d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2132f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132d60_0, 0;
    %assign/vec4 v0x2132cc0_0, 0;
    %wait E_0x20e26d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2132f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132d60_0, 0;
    %assign/vec4 v0x2132cc0_0, 0;
    %wait E_0x20e26d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2132f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132d60_0, 0;
    %assign/vec4 v0x2132cc0_0, 0;
    %wait E_0x20e26d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2132f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132d60_0, 0;
    %assign/vec4 v0x2132cc0_0, 0;
    %wait E_0x20e26d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2132f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132d60_0, 0;
    %assign/vec4 v0x2132cc0_0, 0;
    %wait E_0x20e26d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2132f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132d60_0, 0;
    %assign/vec4 v0x2132cc0_0, 0;
    %wait E_0x20e26d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2132f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132d60_0, 0;
    %assign/vec4 v0x2132cc0_0, 0;
    %wait E_0x20e26d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2132f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132d60_0, 0;
    %assign/vec4 v0x2132cc0_0, 0;
    %wait E_0x20e26d0;
    %load/vec4 v0x2133030_0;
    %store/vec4 v0x21330d0_0, 0, 1;
    %fork t_1, S_0x21324c0;
    %jmp t_0;
    .scope S_0x21324c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2132700_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2132700_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x20e26d0;
    %load/vec4 v0x2132700_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2132f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132d60_0, 0;
    %assign/vec4 v0x2132cc0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2132700_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2132700_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2132190;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20e2830;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2132f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2132d60_0, 0;
    %assign/vec4 v0x2132cc0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2133030_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x21330d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x20e4050;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21385b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2138a10_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x20e4050;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x21385b0_0;
    %inv;
    %store/vec4 v0x21385b0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x20e4050;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2132ea0_0, v0x2138b80_0, v0x21383d0_0, v0x2138470_0, v0x2138510_0, v0x2138650_0, v0x21388d0_0, v0x2138830_0, v0x2138790_0, v0x21386f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x20e4050;
T_9 ;
    %load/vec4 v0x2138970_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2138970_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2138970_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2138970_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2138970_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2138970_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2138970_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2138970_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2138970_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2138970_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x20e4050;
T_10 ;
    %wait E_0x20e2830;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2138970_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2138970_0, 4, 32;
    %load/vec4 v0x2138ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2138970_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2138970_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2138970_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2138970_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x21388d0_0;
    %load/vec4 v0x21388d0_0;
    %load/vec4 v0x2138830_0;
    %xor;
    %load/vec4 v0x21388d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2138970_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2138970_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2138970_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2138970_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2138790_0;
    %load/vec4 v0x2138790_0;
    %load/vec4 v0x21386f0_0;
    %xor;
    %load/vec4 v0x2138790_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2138970_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2138970_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2138970_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2138970_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter9/response3/top_module.sv";
