{
 "author" : "Premysl Houdek",
 "pdf" : "TMS570LS31x/21x 16/32-Bit RISC Flash Microcontroller Technical Reference Manual",
 "name" : "tms570",
 "peripherals" : [
   {
     "name" : "NHET",
     "full name" : "High-End Timer",
     "offset" : ["0xFFF7B800", "0xFFF7B900"],
     "registers" : [
       {
       "name" : "GCR",
       "info" : "Global Configuration Register",
       "lenght" : "32",
       "adress" : "0x0",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "HET_PIN_ENA",
         "info" : "Enables the output buffers of the pin structures depending on the value of nDIS and DIR."
         },
         {
         "start_bit" : "21",
         "bit_lenght" : "2",
         "bit_Field_Name" : "MP",
         "info" : "Master Priority"
         },
         {
         "start_bit" : "18",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PPF",
         "info" : "Protect Program Fields"
         },
         {
         "start_bit" : "17",
         "bit_lenght" : "1",
         "bit_Field_Name" : "IS",
         "info" : "Ignore Suspend"
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CMS",
         "info" : "Clk_master/slave"
         }
        ]
       },
       {
       "name" : "PFR",
       "info" : "Prescale Factor Register",
       "lenght" : "32",
       "adress" : "0x4",
       "fields" : [
         {
         "start_bit" : "8",
         "bit_lenght" : "3",
         "bit_Field_Name" : "LRPFC",
         "info" : "oop Resolution Pre-scale Factor Code"
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "6",
         "bit_Field_Name" : "HRPFC",
         "info" : "High Resolution Pre-scale Factor Code"
         }
        ]
       },
       {
       "name" : "ADDR",
       "info" : "NHET Current Address Register",
       "lenght" : "32",
       "adress" : "0x8",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "9",
         "bit_Field_Name" : "HETADDR",
         "info" : "N2HET Current Address"
         }
        ]
       },
       {
       "name" : "OFF1",
       "info" : "Offset Index Priority Level 1 Register",
       "lenght" : "32",
       "adress" : "0xc",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "6",
         "bit_Field_Name" : "OFFSET1",
         "info" : "HETOFF1[5:0] indexes the currently pending high-priority interrupt."
         }
        ]
       },
       {
       "name" : "OFF2",
       "info" : "Offset Index Priority Level 2 Register",
       "lenght" : "32",
       "adress" : "0x10",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "6",
         "bit_Field_Name" : "OFFSET2",
         "info" : "HETOFF2[5:0] indexes the currently pending low-priority interrupt."
         }
        ]
       },
       {
       "name" : "INTENAS",
       "info" : "Interrupt Enable Set Register",
       "lenght" : "32",
       "adress" : "0x14",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "HETINTENAS",
         "info" : "Interrupt Enable Set bits. HETINTENAS is readable and writable in any operation mode."
         }
        ]
       },
       {
       "name" : "INTENAC",
       "info" : "Interrupt Enable Clear Register",
       "lenght" : "32",
       "adress" : "0x18",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "HETINTENAC",
         "info" : "Interrupt Enable Clear bits. HETINTENAC is readable and writable in any operation mode."
         }
        ]
       },
       {
       "name" : "EXC1",
       "info" : "Exception Control Register 1",
       "lenght" : "32",
       "adress" : "0x1c",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "APCNT_OVRFL_ENA",
         "info" : "APCNT Overflow Enable"
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "APCNT_UNRFL_ENA",
         "info" : "APCNT Underflow Enable"
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PRGM_OVRFL_ENA",
         "info" : "Program Overflow Enable"
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "1",
         "bit_Field_Name" : "APCNT_OVRFL_PRY",
         "info" : "APCNT Overflow Exception Interrupt Priority"
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "APCNT_UNRFL_PRY",
         "info" : "APCNT Underflow Exception Interrupt Priority"
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PRGM_OVRFL_PRY",
         "info" : "ProgramOverflow Exception Interrupt Priority"
         }
        ]
       },
       {
       "name" : "EXC2",
       "info" : "Exception Control Register 2",
       "lenght" : "32",
       "adress" : "0x20",
       "fields" : [
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DEBUG_STATUS_FLAG",
         "info" : "Debug Status Flag."
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "1",
         "bit_Field_Name" : "APCNT_OVRFL_FLAG",
         "info" : "APCNT Overflow Flag"
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "APCNT_UNDFL_FLAG",
         "info" : "APCNT Underflow Flag"
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PRGM_OVERFL_FLAG",
         "info" : "Program Overflow Flag"
         }
        ]
       },
       {
       "name" : "PRY",
       "info" : "Interrupt Priority Register",
       "lenght" : "32",
       "adress" : "0x24",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "HETPRY",
         "info" : "HET Interrupt Priority Level bits"
         }
        ]
       },
       {
       "name" : "FLG",
       "info" : "Interrupt Flag Register",
       "lenght" : "32",
       "adress" : "0x28",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "HETFLAG",
         "info" : "Interrupt Flag Register Bits"
         }
        ]
       },
       {
       "name" : "AND",
       "info" : "AND Share Control Register",
       "lenght" : "32",
       "adress" : "0x2c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "AND_SHARE",
         "info" : "AND Share Enable"
         }
        ]
       },
       {
       "name" : "HRSH",
       "info" : "HR Share Control Register",
       "lenght" : "32",
       "adress" : "0x34",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "HR_SHARE",
         "info" : "HR Share Bits"
         }
        ]
       },
       {
       "name" : "XOR",
       "info" : "HR XOR-Share Control Register",
       "lenght" : "32",
       "adress" : "0x38",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "XOR_SHARE",
         "info" : "XOR Share Enable"
         }
        ]
       },
       {
       "name" : "REQENS",
       "info" : "Request Enable Set Register",
       "lenght" : "32",
       "adress" : "0x3c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "8",
         "bit_Field_Name" : "REQ_ENA_n",
         "info" : "Request Enable Bits"
         }
        ]
       },
       {
       "name" : "REQENC",
       "info" : "Request Enable Clear Register",
       "lenght" : "32",
       "adress" : "0x40",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "8",
         "bit_Field_Name" : "REQ_DIS_n",
         "info" : "Request Disable Bits"
         }
        ]
       },
       {
       "name" : "REQDS",
       "info" : "Request Destination Select Register",
       "lenght" : "32",
       "adress" : "0x44",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "8",
         "bit_Field_Name" : "TDBS_n",
         "info" : "HTU, DMA or Both Select Bits"
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "8",
         "bit_Field_Name" : "TDS_n",
         "info" : "HTU or DMA Select Bits"
         }
        ]
       },
       {
       "name" : "DIR",
       "info" : "NHET Direction Register",
       "lenght" : "32",
       "adress" : "0x4c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "HETDIR_n",
         "info" : "Data direction of NHET pins"
         }
        ]
       },
       {
       "name" : "DIN",
       "info" : "NHET Data Input Register",
       "lenght" : "32",
       "adress" : "0x50",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "HETDIN_n",
         "info" : "Data input. This bit displays the logic state of the pin."
         }
        ]
       },
       {
       "name" : "DOUT",
       "info" : "NHET Data Output Register",
       "lenght" : "32",
       "adress" : "0x54",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "HETDOUT_n",
         "info" : "Data out write. Writes to this bit will only take effect when the pin is configured as an output."
         }
        ]
       },
       {
       "name" : "DSET",
       "info" : "NHET Data Set Register",
       "lenght" : "32",
       "adress" : "0x58",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "HETDSET_n",
         "info" : "This register allows bits of HETDOUT to be set while avoiding the pitfalls of a readmodify- write"
         }
        ]
       },
       {
       "name" : "DCLR",
       "info" : "NHET Data Clear Register",
       "lenght" : "32",
       "adress" : "0x5c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "HETDCLR_n",
         "info" : "This register allows bits of HETDOUT to be cleared while avoiding the pitfalls of a read-modifywrite"
         }
        ]
       },
       {
       "name" : "PDR",
       "info" : "NHET Open Drain Register",
       "lenght" : "32",
       "adress" : "0x60",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "HETPDR_n",
         "info" : "Open drain control for HET[n] pins"
         }
        ]
       },
       {
       "name" : "PULDIS",
       "info" : "NHET Pull Disable Register",
       "lenght" : "32",
       "adress" : "0x64",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "HETPULDIS_n",
         "info" : "Pull disable for N2HET pins"
         }
        ]
       },
       {
       "name" : "PSL",
       "info" : "NHET Pull Select Register",
       "lenght" : "32",
       "adress" : "0x68",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "HETPSL_n",
         "info" : "Pull select for NHET pins"
         }
        ]
       },
       {
       "name" : "PCR",
       "info" : "Parity Control Register",
       "lenght" : "32",
       "adress" : "0x74",
       "fields" : [
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TEST",
         "info" : "Test Bit."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "4",
         "bit_Field_Name" : "PARITY_ENA",
         "info" : "Enable/disable parity checking."
         }
        ]
       },
       {
       "name" : "PAR",
       "info" : "Parity Address Register",
       "lenght" : "32",
       "adress" : "0x78",
       "fields" : [
         {
         "start_bit" : "2",
         "bit_lenght" : "11",
         "bit_Field_Name" : "PAOFF",
         "info" : "Parity Error Address Offset."
         }
        ]
       },
       {
       "name" : "PPR",
       "info" : "Parity Pin Register",
       "lenght" : "32",
       "adress" : "0x7c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "HETPPR_n",
         "info" : "NHET Parity Pin Select Bits - Allows HET[n] pins to be configured to drive to a known state when"
         }
        ]
       },
       {
       "name" : "SFPRLD",
       "info" : "Suppression Filter Preload Register",
       "lenght" : "32",
       "adress" : "0x80",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "2",
         "bit_Field_Name" : "CCDIV",
         "info" : "Counter Clock Divider"
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "10",
         "bit_Field_Name" : "CPRLD",
         "info" : "Counter Preload Value"
         }
        ]
       },
       {
       "name" : "SFENA",
       "info" : "Suppression Filter Enable Register",
       "lenght" : "32",
       "adress" : "0x84",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "HETSFENA_n",
         "info" : "Suppression Filter Enable Bits"
         }
        ]
       },
       {
       "name" : "LBPSEL",
       "info" : "Loop Back Pair Select Register",
       "lenght" : "32",
       "adress" : "0x8c",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "16",
         "bit_Field_Name" : "LBPTYPE",
         "info" : "Loop Back Pair Type Select Bits"
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "LBPSEL",
         "info" : "Loop Back Pair Select Bits"
         }
        ]
       },
       {
       "name" : "LBPDIR",
       "info" : "Loop Back Pair Direction Register",
       "lenght" : "32",
       "adress" : "0x90",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "4",
         "bit_Field_Name" : "LBPTSTENA",
         "info" : "Loopback Test Enable Key"
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "LBPDIR",
         "info" : "Loop Back Pair Direction Bits"
         }
        ]
       },
       {
       "name" : "PINDIS",
       "info" : "NHET Pin Disable Register",
       "lenght" : "32",
       "adress" : "0x94",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "HETPINDIS_n",
         "info" : "N2HET Pin Disable Bits"
         }
        ]
       }
     ]
   }
 ]
}
