
amitco.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032a8  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08003480  08003480  00004480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003490  08003490  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  08003490  08003490  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003490  08003490  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003490  08003490  00004490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003494  08003494  00004494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003498  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000094  2000000c  080034a4  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000a0  080034a4  000050a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a5c7  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a21  00000000  00000000  0000f603  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a78  00000000  00000000  00011028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007d3  00000000  00000000  00011aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000262b5  00000000  00000000  00012273  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b30e  00000000  00000000  00038528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000faf38  00000000  00000000  00043836  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013e76e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ad8  00000000  00000000  0013e7b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  0014128c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003468 	.word	0x08003468

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08003468 	.word	0x08003468

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021c:	f000 fa0b 	bl	8000636 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000220:	f000 f82c 	bl	800027c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000224:	f000 f8ee 	bl	8000404 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000228:	f000 f874 	bl	8000314 <MX_ADC1_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // Start a new ADC conversion on ADC1
	  HAL_ADC_Start(&hadc1);
 800022c:	480f      	ldr	r0, [pc, #60]	@ (800026c <main+0x54>)
 800022e:	f000 fe7d 	bl	8000f2c <HAL_ADC_Start>

	  // Block the CPU until the ADC conversion is finished
	  // HAL_MAX_DELAY means "wait as long as needed"
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000232:	f04f 31ff 	mov.w	r1, #4294967295
 8000236:	480d      	ldr	r0, [pc, #52]	@ (800026c <main+0x54>)
 8000238:	f000 ff5c 	bl	80010f4 <HAL_ADC_PollForConversion>

	  // Read the converted digital value (0â€“4095 for 12-bit ADC)
	  // This value represents Vin relative to VREF+
	  ADC_value = HAL_ADC_GetValue(&hadc1);
 800023c:	480b      	ldr	r0, [pc, #44]	@ (800026c <main+0x54>)
 800023e:	f001 f85f 	bl	8001300 <HAL_ADC_GetValue>
 8000242:	4603      	mov	r3, r0
 8000244:	4a0a      	ldr	r2, [pc, #40]	@ (8000270 <main+0x58>)
 8000246:	6013      	str	r3, [r2, #0]

	  // Wait 100 ms before starting the next conversion
	  // This controls how often you sample the voltage
	  vref_voltage = ((float)(ADC_value)/4048);
 8000248:	4b09      	ldr	r3, [pc, #36]	@ (8000270 <main+0x58>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	ee07 3a90 	vmov	s15, r3
 8000250:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000254:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8000274 <main+0x5c>
 8000258:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800025c:	4b06      	ldr	r3, [pc, #24]	@ (8000278 <main+0x60>)
 800025e:	edc3 7a00 	vstr	s15, [r3]

	  HAL_Delay(100);
 8000262:	2064      	movs	r0, #100	@ 0x64
 8000264:	f000 fa58 	bl	8000718 <HAL_Delay>
	  HAL_ADC_Start(&hadc1);
 8000268:	bf00      	nop
 800026a:	e7df      	b.n	800022c <main+0x14>
 800026c:	20000030 	.word	0x20000030
 8000270:	20000028 	.word	0x20000028
 8000274:	457d0000 	.word	0x457d0000
 8000278:	2000002c 	.word	0x2000002c

0800027c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800027c:	b580      	push	{r7, lr}
 800027e:	b094      	sub	sp, #80	@ 0x50
 8000280:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000282:	f107 0318 	add.w	r3, r7, #24
 8000286:	2238      	movs	r2, #56	@ 0x38
 8000288:	2100      	movs	r1, #0
 800028a:	4618      	mov	r0, r3
 800028c:	f003 f8c0 	bl	8003410 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000290:	1d3b      	adds	r3, r7, #4
 8000292:	2200      	movs	r2, #0
 8000294:	601a      	str	r2, [r3, #0]
 8000296:	605a      	str	r2, [r3, #4]
 8000298:	609a      	str	r2, [r3, #8]
 800029a:	60da      	str	r2, [r3, #12]
 800029c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800029e:	2000      	movs	r0, #0
 80002a0:	f002 f8be 	bl	8002420 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002a4:	2302      	movs	r3, #2
 80002a6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80002ac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ae:	2340      	movs	r3, #64	@ 0x40
 80002b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002b2:	2302      	movs	r3, #2
 80002b4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002b6:	2302      	movs	r3, #2
 80002b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80002ba:	2304      	movs	r3, #4
 80002bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80002be:	2355      	movs	r3, #85	@ 0x55
 80002c0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80002c2:	2302      	movs	r3, #2
 80002c4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80002c6:	2302      	movs	r3, #2
 80002c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80002ca:	2302      	movs	r3, #2
 80002cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ce:	f107 0318 	add.w	r3, r7, #24
 80002d2:	4618      	mov	r0, r3
 80002d4:	f002 f958 	bl	8002588 <HAL_RCC_OscConfig>
 80002d8:	4603      	mov	r3, r0
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d001      	beq.n	80002e2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80002de:	f000 f8c1 	bl	8000464 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002e2:	230f      	movs	r3, #15
 80002e4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002e6:	2303      	movs	r3, #3
 80002e8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ea:	2300      	movs	r3, #0
 80002ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ee:	2300      	movs	r3, #0
 80002f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002f2:	2300      	movs	r3, #0
 80002f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80002f6:	1d3b      	adds	r3, r7, #4
 80002f8:	2104      	movs	r1, #4
 80002fa:	4618      	mov	r0, r3
 80002fc:	f002 fc56 	bl	8002bac <HAL_RCC_ClockConfig>
 8000300:	4603      	mov	r3, r0
 8000302:	2b00      	cmp	r3, #0
 8000304:	d001      	beq.n	800030a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000306:	f000 f8ad 	bl	8000464 <Error_Handler>
  }
}
 800030a:	bf00      	nop
 800030c:	3750      	adds	r7, #80	@ 0x50
 800030e:	46bd      	mov	sp, r7
 8000310:	bd80      	pop	{r7, pc}
	...

08000314 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b08c      	sub	sp, #48	@ 0x30
 8000318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800031a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800031e:	2200      	movs	r2, #0
 8000320:	601a      	str	r2, [r3, #0]
 8000322:	605a      	str	r2, [r3, #4]
 8000324:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000326:	1d3b      	adds	r3, r7, #4
 8000328:	2220      	movs	r2, #32
 800032a:	2100      	movs	r1, #0
 800032c:	4618      	mov	r0, r3
 800032e:	f003 f86f 	bl	8003410 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000332:	4b32      	ldr	r3, [pc, #200]	@ (80003fc <MX_ADC1_Init+0xe8>)
 8000334:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000338:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800033a:	4b30      	ldr	r3, [pc, #192]	@ (80003fc <MX_ADC1_Init+0xe8>)
 800033c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000340:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000342:	4b2e      	ldr	r3, [pc, #184]	@ (80003fc <MX_ADC1_Init+0xe8>)
 8000344:	2200      	movs	r2, #0
 8000346:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000348:	4b2c      	ldr	r3, [pc, #176]	@ (80003fc <MX_ADC1_Init+0xe8>)
 800034a:	2200      	movs	r2, #0
 800034c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800034e:	4b2b      	ldr	r3, [pc, #172]	@ (80003fc <MX_ADC1_Init+0xe8>)
 8000350:	2200      	movs	r2, #0
 8000352:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000354:	4b29      	ldr	r3, [pc, #164]	@ (80003fc <MX_ADC1_Init+0xe8>)
 8000356:	2200      	movs	r2, #0
 8000358:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800035a:	4b28      	ldr	r3, [pc, #160]	@ (80003fc <MX_ADC1_Init+0xe8>)
 800035c:	2204      	movs	r2, #4
 800035e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000360:	4b26      	ldr	r3, [pc, #152]	@ (80003fc <MX_ADC1_Init+0xe8>)
 8000362:	2200      	movs	r2, #0
 8000364:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000366:	4b25      	ldr	r3, [pc, #148]	@ (80003fc <MX_ADC1_Init+0xe8>)
 8000368:	2200      	movs	r2, #0
 800036a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800036c:	4b23      	ldr	r3, [pc, #140]	@ (80003fc <MX_ADC1_Init+0xe8>)
 800036e:	2201      	movs	r2, #1
 8000370:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000372:	4b22      	ldr	r3, [pc, #136]	@ (80003fc <MX_ADC1_Init+0xe8>)
 8000374:	2200      	movs	r2, #0
 8000376:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800037a:	4b20      	ldr	r3, [pc, #128]	@ (80003fc <MX_ADC1_Init+0xe8>)
 800037c:	2200      	movs	r2, #0
 800037e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000380:	4b1e      	ldr	r3, [pc, #120]	@ (80003fc <MX_ADC1_Init+0xe8>)
 8000382:	2200      	movs	r2, #0
 8000384:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000386:	4b1d      	ldr	r3, [pc, #116]	@ (80003fc <MX_ADC1_Init+0xe8>)
 8000388:	2200      	movs	r2, #0
 800038a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800038e:	4b1b      	ldr	r3, [pc, #108]	@ (80003fc <MX_ADC1_Init+0xe8>)
 8000390:	2200      	movs	r2, #0
 8000392:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000394:	4b19      	ldr	r3, [pc, #100]	@ (80003fc <MX_ADC1_Init+0xe8>)
 8000396:	2200      	movs	r2, #0
 8000398:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800039c:	4817      	ldr	r0, [pc, #92]	@ (80003fc <MX_ADC1_Init+0xe8>)
 800039e:	f000 fc09 	bl	8000bb4 <HAL_ADC_Init>
 80003a2:	4603      	mov	r3, r0
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d001      	beq.n	80003ac <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80003a8:	f000 f85c 	bl	8000464 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80003ac:	2300      	movs	r3, #0
 80003ae:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80003b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80003b4:	4619      	mov	r1, r3
 80003b6:	4811      	ldr	r0, [pc, #68]	@ (80003fc <MX_ADC1_Init+0xe8>)
 80003b8:	f001 fcac 	bl	8001d14 <HAL_ADCEx_MultiModeConfigChannel>
 80003bc:	4603      	mov	r3, r0
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d001      	beq.n	80003c6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80003c2:	f000 f84f 	bl	8000464 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80003c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000400 <MX_ADC1_Init+0xec>)
 80003c8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003ca:	2306      	movs	r3, #6
 80003cc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80003ce:	2300      	movs	r3, #0
 80003d0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80003d2:	237f      	movs	r3, #127	@ 0x7f
 80003d4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80003d6:	2304      	movs	r3, #4
 80003d8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80003da:	2300      	movs	r3, #0
 80003dc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003de:	1d3b      	adds	r3, r7, #4
 80003e0:	4619      	mov	r1, r3
 80003e2:	4806      	ldr	r0, [pc, #24]	@ (80003fc <MX_ADC1_Init+0xe8>)
 80003e4:	f000 ff9a 	bl	800131c <HAL_ADC_ConfigChannel>
 80003e8:	4603      	mov	r3, r0
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d001      	beq.n	80003f2 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80003ee:	f000 f839 	bl	8000464 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003f2:	bf00      	nop
 80003f4:	3730      	adds	r7, #48	@ 0x30
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bd80      	pop	{r7, pc}
 80003fa:	bf00      	nop
 80003fc:	20000030 	.word	0x20000030
 8000400:	04300002 	.word	0x04300002

08000404 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b086      	sub	sp, #24
 8000408:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800040a:	1d3b      	adds	r3, r7, #4
 800040c:	2200      	movs	r2, #0
 800040e:	601a      	str	r2, [r3, #0]
 8000410:	605a      	str	r2, [r3, #4]
 8000412:	609a      	str	r2, [r3, #8]
 8000414:	60da      	str	r2, [r3, #12]
 8000416:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000418:	4b11      	ldr	r3, [pc, #68]	@ (8000460 <MX_GPIO_Init+0x5c>)
 800041a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800041c:	4a10      	ldr	r2, [pc, #64]	@ (8000460 <MX_GPIO_Init+0x5c>)
 800041e:	f043 0301 	orr.w	r3, r3, #1
 8000422:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000424:	4b0e      	ldr	r3, [pc, #56]	@ (8000460 <MX_GPIO_Init+0x5c>)
 8000426:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000428:	f003 0301 	and.w	r3, r3, #1
 800042c:	603b      	str	r3, [r7, #0]
 800042e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000430:	2200      	movs	r2, #0
 8000432:	2102      	movs	r1, #2
 8000434:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000438:	f001 ffda 	bl	80023f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800043c:	2302      	movs	r3, #2
 800043e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000440:	2301      	movs	r3, #1
 8000442:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000444:	2300      	movs	r3, #0
 8000446:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000448:	2300      	movs	r3, #0
 800044a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800044c:	1d3b      	adds	r3, r7, #4
 800044e:	4619      	mov	r1, r3
 8000450:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000454:	f001 fe4a 	bl	80020ec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000458:	bf00      	nop
 800045a:	3718      	adds	r7, #24
 800045c:	46bd      	mov	sp, r7
 800045e:	bd80      	pop	{r7, pc}
 8000460:	40021000 	.word	0x40021000

08000464 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000464:	b480      	push	{r7}
 8000466:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000468:	b672      	cpsid	i
}
 800046a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800046c:	bf00      	nop
 800046e:	e7fd      	b.n	800046c <Error_Handler+0x8>

08000470 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b082      	sub	sp, #8
 8000474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000476:	4b0f      	ldr	r3, [pc, #60]	@ (80004b4 <HAL_MspInit+0x44>)
 8000478:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800047a:	4a0e      	ldr	r2, [pc, #56]	@ (80004b4 <HAL_MspInit+0x44>)
 800047c:	f043 0301 	orr.w	r3, r3, #1
 8000480:	6613      	str	r3, [r2, #96]	@ 0x60
 8000482:	4b0c      	ldr	r3, [pc, #48]	@ (80004b4 <HAL_MspInit+0x44>)
 8000484:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000486:	f003 0301 	and.w	r3, r3, #1
 800048a:	607b      	str	r3, [r7, #4]
 800048c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800048e:	4b09      	ldr	r3, [pc, #36]	@ (80004b4 <HAL_MspInit+0x44>)
 8000490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000492:	4a08      	ldr	r2, [pc, #32]	@ (80004b4 <HAL_MspInit+0x44>)
 8000494:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000498:	6593      	str	r3, [r2, #88]	@ 0x58
 800049a:	4b06      	ldr	r3, [pc, #24]	@ (80004b4 <HAL_MspInit+0x44>)
 800049c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800049e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004a2:	603b      	str	r3, [r7, #0]
 80004a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80004a6:	f002 f85f 	bl	8002568 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004aa:	bf00      	nop
 80004ac:	3708      	adds	r7, #8
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	bf00      	nop
 80004b4:	40021000 	.word	0x40021000

080004b8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b09e      	sub	sp, #120	@ 0x78
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004c0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80004c4:	2200      	movs	r2, #0
 80004c6:	601a      	str	r2, [r3, #0]
 80004c8:	605a      	str	r2, [r3, #4]
 80004ca:	609a      	str	r2, [r3, #8]
 80004cc:	60da      	str	r2, [r3, #12]
 80004ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004d0:	f107 0310 	add.w	r3, r7, #16
 80004d4:	2254      	movs	r2, #84	@ 0x54
 80004d6:	2100      	movs	r1, #0
 80004d8:	4618      	mov	r0, r3
 80004da:	f002 ff99 	bl	8003410 <memset>
  if(hadc->Instance==ADC1)
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80004e6:	d134      	bne.n	8000552 <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80004e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80004ec:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80004ee:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80004f2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004f4:	f107 0310 	add.w	r3, r7, #16
 80004f8:	4618      	mov	r0, r3
 80004fa:	f002 fd3b 	bl	8002f74 <HAL_RCCEx_PeriphCLKConfig>
 80004fe:	4603      	mov	r3, r0
 8000500:	2b00      	cmp	r3, #0
 8000502:	d001      	beq.n	8000508 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000504:	f7ff ffae 	bl	8000464 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000508:	4b14      	ldr	r3, [pc, #80]	@ (800055c <HAL_ADC_MspInit+0xa4>)
 800050a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800050c:	4a13      	ldr	r2, [pc, #76]	@ (800055c <HAL_ADC_MspInit+0xa4>)
 800050e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000512:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000514:	4b11      	ldr	r3, [pc, #68]	@ (800055c <HAL_ADC_MspInit+0xa4>)
 8000516:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000518:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800051c:	60fb      	str	r3, [r7, #12]
 800051e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000520:	4b0e      	ldr	r3, [pc, #56]	@ (800055c <HAL_ADC_MspInit+0xa4>)
 8000522:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000524:	4a0d      	ldr	r2, [pc, #52]	@ (800055c <HAL_ADC_MspInit+0xa4>)
 8000526:	f043 0301 	orr.w	r3, r3, #1
 800052a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800052c:	4b0b      	ldr	r3, [pc, #44]	@ (800055c <HAL_ADC_MspInit+0xa4>)
 800052e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000530:	f003 0301 	and.w	r3, r3, #1
 8000534:	60bb      	str	r3, [r7, #8]
 8000536:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000538:	2301      	movs	r3, #1
 800053a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800053c:	2303      	movs	r3, #3
 800053e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000540:	2300      	movs	r3, #0
 8000542:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000544:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000548:	4619      	mov	r1, r3
 800054a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800054e:	f001 fdcd 	bl	80020ec <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000552:	bf00      	nop
 8000554:	3778      	adds	r7, #120	@ 0x78
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	40021000 	.word	0x40021000

08000560 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000564:	bf00      	nop
 8000566:	e7fd      	b.n	8000564 <NMI_Handler+0x4>

08000568 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800056c:	bf00      	nop
 800056e:	e7fd      	b.n	800056c <HardFault_Handler+0x4>

08000570 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000574:	bf00      	nop
 8000576:	e7fd      	b.n	8000574 <MemManage_Handler+0x4>

08000578 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800057c:	bf00      	nop
 800057e:	e7fd      	b.n	800057c <BusFault_Handler+0x4>

08000580 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000584:	bf00      	nop
 8000586:	e7fd      	b.n	8000584 <UsageFault_Handler+0x4>

08000588 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800058c:	bf00      	nop
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr

08000596 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000596:	b480      	push	{r7}
 8000598:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800059a:	bf00      	nop
 800059c:	46bd      	mov	sp, r7
 800059e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a2:	4770      	bx	lr

080005a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005a8:	bf00      	nop
 80005aa:	46bd      	mov	sp, r7
 80005ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b0:	4770      	bx	lr

080005b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005b2:	b580      	push	{r7, lr}
 80005b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005b6:	f000 f891 	bl	80006dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005ba:	bf00      	nop
 80005bc:	bd80      	pop	{r7, pc}
	...

080005c0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005c4:	4b06      	ldr	r3, [pc, #24]	@ (80005e0 <SystemInit+0x20>)
 80005c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80005ca:	4a05      	ldr	r2, [pc, #20]	@ (80005e0 <SystemInit+0x20>)
 80005cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80005d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005d4:	bf00      	nop
 80005d6:	46bd      	mov	sp, r7
 80005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	e000ed00 	.word	0xe000ed00

080005e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80005e4:	480d      	ldr	r0, [pc, #52]	@ (800061c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80005e6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005e8:	f7ff ffea 	bl	80005c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005ec:	480c      	ldr	r0, [pc, #48]	@ (8000620 <LoopForever+0x6>)
  ldr r1, =_edata
 80005ee:	490d      	ldr	r1, [pc, #52]	@ (8000624 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005f0:	4a0d      	ldr	r2, [pc, #52]	@ (8000628 <LoopForever+0xe>)
  movs r3, #0
 80005f2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80005f4:	e002      	b.n	80005fc <LoopCopyDataInit>

080005f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005fa:	3304      	adds	r3, #4

080005fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000600:	d3f9      	bcc.n	80005f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000602:	4a0a      	ldr	r2, [pc, #40]	@ (800062c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000604:	4c0a      	ldr	r4, [pc, #40]	@ (8000630 <LoopForever+0x16>)
  movs r3, #0
 8000606:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000608:	e001      	b.n	800060e <LoopFillZerobss>

0800060a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800060a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800060c:	3204      	adds	r2, #4

0800060e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800060e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000610:	d3fb      	bcc.n	800060a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000612:	f002 ff05 	bl	8003420 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000616:	f7ff fdff 	bl	8000218 <main>

0800061a <LoopForever>:

LoopForever:
    b LoopForever
 800061a:	e7fe      	b.n	800061a <LoopForever>
  ldr   r0, =_estack
 800061c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000620:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000624:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000628:	08003498 	.word	0x08003498
  ldr r2, =_sbss
 800062c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000630:	200000a0 	.word	0x200000a0

08000634 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000634:	e7fe      	b.n	8000634 <ADC1_2_IRQHandler>

08000636 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000636:	b580      	push	{r7, lr}
 8000638:	b082      	sub	sp, #8
 800063a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800063c:	2300      	movs	r3, #0
 800063e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000640:	2003      	movs	r0, #3
 8000642:	f001 fd21 	bl	8002088 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000646:	200f      	movs	r0, #15
 8000648:	f000 f80e 	bl	8000668 <HAL_InitTick>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d002      	beq.n	8000658 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000652:	2301      	movs	r3, #1
 8000654:	71fb      	strb	r3, [r7, #7]
 8000656:	e001      	b.n	800065c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000658:	f7ff ff0a 	bl	8000470 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800065c:	79fb      	ldrb	r3, [r7, #7]

}
 800065e:	4618      	mov	r0, r3
 8000660:	3708      	adds	r7, #8
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
	...

08000668 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b084      	sub	sp, #16
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000670:	2300      	movs	r3, #0
 8000672:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000674:	4b16      	ldr	r3, [pc, #88]	@ (80006d0 <HAL_InitTick+0x68>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	2b00      	cmp	r3, #0
 800067a:	d022      	beq.n	80006c2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800067c:	4b15      	ldr	r3, [pc, #84]	@ (80006d4 <HAL_InitTick+0x6c>)
 800067e:	681a      	ldr	r2, [r3, #0]
 8000680:	4b13      	ldr	r3, [pc, #76]	@ (80006d0 <HAL_InitTick+0x68>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000688:	fbb1 f3f3 	udiv	r3, r1, r3
 800068c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000690:	4618      	mov	r0, r3
 8000692:	f001 fd1e 	bl	80020d2 <HAL_SYSTICK_Config>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d10f      	bne.n	80006bc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	2b0f      	cmp	r3, #15
 80006a0:	d809      	bhi.n	80006b6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006a2:	2200      	movs	r2, #0
 80006a4:	6879      	ldr	r1, [r7, #4]
 80006a6:	f04f 30ff 	mov.w	r0, #4294967295
 80006aa:	f001 fcf8 	bl	800209e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80006ae:	4a0a      	ldr	r2, [pc, #40]	@ (80006d8 <HAL_InitTick+0x70>)
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	6013      	str	r3, [r2, #0]
 80006b4:	e007      	b.n	80006c6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80006b6:	2301      	movs	r3, #1
 80006b8:	73fb      	strb	r3, [r7, #15]
 80006ba:	e004      	b.n	80006c6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80006bc:	2301      	movs	r3, #1
 80006be:	73fb      	strb	r3, [r7, #15]
 80006c0:	e001      	b.n	80006c6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80006c2:	2301      	movs	r3, #1
 80006c4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80006c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80006c8:	4618      	mov	r0, r3
 80006ca:	3710      	adds	r7, #16
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	20000008 	.word	0x20000008
 80006d4:	20000000 	.word	0x20000000
 80006d8:	20000004 	.word	0x20000004

080006dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006e0:	4b05      	ldr	r3, [pc, #20]	@ (80006f8 <HAL_IncTick+0x1c>)
 80006e2:	681a      	ldr	r2, [r3, #0]
 80006e4:	4b05      	ldr	r3, [pc, #20]	@ (80006fc <HAL_IncTick+0x20>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4413      	add	r3, r2
 80006ea:	4a03      	ldr	r2, [pc, #12]	@ (80006f8 <HAL_IncTick+0x1c>)
 80006ec:	6013      	str	r3, [r2, #0]
}
 80006ee:	bf00      	nop
 80006f0:	46bd      	mov	sp, r7
 80006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f6:	4770      	bx	lr
 80006f8:	2000009c 	.word	0x2000009c
 80006fc:	20000008 	.word	0x20000008

08000700 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
  return uwTick;
 8000704:	4b03      	ldr	r3, [pc, #12]	@ (8000714 <HAL_GetTick+0x14>)
 8000706:	681b      	ldr	r3, [r3, #0]
}
 8000708:	4618      	mov	r0, r3
 800070a:	46bd      	mov	sp, r7
 800070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	2000009c 	.word	0x2000009c

08000718 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b084      	sub	sp, #16
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000720:	f7ff ffee 	bl	8000700 <HAL_GetTick>
 8000724:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000730:	d004      	beq.n	800073c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000732:	4b09      	ldr	r3, [pc, #36]	@ (8000758 <HAL_Delay+0x40>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	68fa      	ldr	r2, [r7, #12]
 8000738:	4413      	add	r3, r2
 800073a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800073c:	bf00      	nop
 800073e:	f7ff ffdf 	bl	8000700 <HAL_GetTick>
 8000742:	4602      	mov	r2, r0
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	1ad3      	subs	r3, r2, r3
 8000748:	68fa      	ldr	r2, [r7, #12]
 800074a:	429a      	cmp	r2, r3
 800074c:	d8f7      	bhi.n	800073e <HAL_Delay+0x26>
  {
  }
}
 800074e:	bf00      	nop
 8000750:	bf00      	nop
 8000752:	3710      	adds	r7, #16
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	20000008 	.word	0x20000008

0800075c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800075c:	b480      	push	{r7}
 800075e:	b083      	sub	sp, #12
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
 8000764:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	689b      	ldr	r3, [r3, #8]
 800076a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	431a      	orrs	r2, r3
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	609a      	str	r2, [r3, #8]
}
 8000776:	bf00      	nop
 8000778:	370c      	adds	r7, #12
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr

08000782 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000782:	b480      	push	{r7}
 8000784:	b083      	sub	sp, #12
 8000786:	af00      	add	r7, sp, #0
 8000788:	6078      	str	r0, [r7, #4]
 800078a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	689b      	ldr	r3, [r3, #8]
 8000790:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000794:	683b      	ldr	r3, [r7, #0]
 8000796:	431a      	orrs	r2, r3
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	609a      	str	r2, [r3, #8]
}
 800079c:	bf00      	nop
 800079e:	370c      	adds	r7, #12
 80007a0:	46bd      	mov	sp, r7
 80007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a6:	4770      	bx	lr

080007a8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80007a8:	b480      	push	{r7}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	689b      	ldr	r3, [r3, #8]
 80007b4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	370c      	adds	r7, #12
 80007bc:	46bd      	mov	sp, r7
 80007be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c2:	4770      	bx	lr

080007c4 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80007c4:	b480      	push	{r7}
 80007c6:	b087      	sub	sp, #28
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	60f8      	str	r0, [r7, #12]
 80007cc:	60b9      	str	r1, [r7, #8]
 80007ce:	607a      	str	r2, [r7, #4]
 80007d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	3360      	adds	r3, #96	@ 0x60
 80007d6:	461a      	mov	r2, r3
 80007d8:	68bb      	ldr	r3, [r7, #8]
 80007da:	009b      	lsls	r3, r3, #2
 80007dc:	4413      	add	r3, r2
 80007de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80007e0:	697b      	ldr	r3, [r7, #20]
 80007e2:	681a      	ldr	r2, [r3, #0]
 80007e4:	4b08      	ldr	r3, [pc, #32]	@ (8000808 <LL_ADC_SetOffset+0x44>)
 80007e6:	4013      	ands	r3, r2
 80007e8:	687a      	ldr	r2, [r7, #4]
 80007ea:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80007ee:	683a      	ldr	r2, [r7, #0]
 80007f0:	430a      	orrs	r2, r1
 80007f2:	4313      	orrs	r3, r2
 80007f4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80007f8:	697b      	ldr	r3, [r7, #20]
 80007fa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80007fc:	bf00      	nop
 80007fe:	371c      	adds	r7, #28
 8000800:	46bd      	mov	sp, r7
 8000802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000806:	4770      	bx	lr
 8000808:	03fff000 	.word	0x03fff000

0800080c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800080c:	b480      	push	{r7}
 800080e:	b085      	sub	sp, #20
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
 8000814:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	3360      	adds	r3, #96	@ 0x60
 800081a:	461a      	mov	r2, r3
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	009b      	lsls	r3, r3, #2
 8000820:	4413      	add	r3, r2
 8000822:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800082c:	4618      	mov	r0, r3
 800082e:	3714      	adds	r7, #20
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr

08000838 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000838:	b480      	push	{r7}
 800083a:	b087      	sub	sp, #28
 800083c:	af00      	add	r7, sp, #0
 800083e:	60f8      	str	r0, [r7, #12]
 8000840:	60b9      	str	r1, [r7, #8]
 8000842:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	3360      	adds	r3, #96	@ 0x60
 8000848:	461a      	mov	r2, r3
 800084a:	68bb      	ldr	r3, [r7, #8]
 800084c:	009b      	lsls	r3, r3, #2
 800084e:	4413      	add	r3, r2
 8000850:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000852:	697b      	ldr	r3, [r7, #20]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	431a      	orrs	r2, r3
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000862:	bf00      	nop
 8000864:	371c      	adds	r7, #28
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr

0800086e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800086e:	b480      	push	{r7}
 8000870:	b087      	sub	sp, #28
 8000872:	af00      	add	r7, sp, #0
 8000874:	60f8      	str	r0, [r7, #12]
 8000876:	60b9      	str	r1, [r7, #8]
 8000878:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	3360      	adds	r3, #96	@ 0x60
 800087e:	461a      	mov	r2, r3
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	009b      	lsls	r3, r3, #2
 8000884:	4413      	add	r3, r2
 8000886:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	431a      	orrs	r2, r3
 8000894:	697b      	ldr	r3, [r7, #20]
 8000896:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8000898:	bf00      	nop
 800089a:	371c      	adds	r7, #28
 800089c:	46bd      	mov	sp, r7
 800089e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a2:	4770      	bx	lr

080008a4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b087      	sub	sp, #28
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	60f8      	str	r0, [r7, #12]
 80008ac:	60b9      	str	r1, [r7, #8]
 80008ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	3360      	adds	r3, #96	@ 0x60
 80008b4:	461a      	mov	r2, r3
 80008b6:	68bb      	ldr	r3, [r7, #8]
 80008b8:	009b      	lsls	r3, r3, #2
 80008ba:	4413      	add	r3, r2
 80008bc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80008be:	697b      	ldr	r3, [r7, #20]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	431a      	orrs	r2, r3
 80008ca:	697b      	ldr	r3, [r7, #20]
 80008cc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80008ce:	bf00      	nop
 80008d0:	371c      	adds	r7, #28
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr

080008da <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80008da:	b480      	push	{r7}
 80008dc:	b083      	sub	sp, #12
 80008de:	af00      	add	r7, sp, #0
 80008e0:	6078      	str	r0, [r7, #4]
 80008e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	695b      	ldr	r3, [r3, #20]
 80008e8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	431a      	orrs	r2, r3
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	615a      	str	r2, [r3, #20]
}
 80008f4:	bf00      	nop
 80008f6:	370c      	adds	r7, #12
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr

08000900 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000900:	b480      	push	{r7}
 8000902:	b083      	sub	sp, #12
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	68db      	ldr	r3, [r3, #12]
 800090c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000910:	2b00      	cmp	r3, #0
 8000912:	d101      	bne.n	8000918 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000914:	2301      	movs	r3, #1
 8000916:	e000      	b.n	800091a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000918:	2300      	movs	r3, #0
}
 800091a:	4618      	mov	r0, r3
 800091c:	370c      	adds	r7, #12
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr

08000926 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000926:	b480      	push	{r7}
 8000928:	b087      	sub	sp, #28
 800092a:	af00      	add	r7, sp, #0
 800092c:	60f8      	str	r0, [r7, #12]
 800092e:	60b9      	str	r1, [r7, #8]
 8000930:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	3330      	adds	r3, #48	@ 0x30
 8000936:	461a      	mov	r2, r3
 8000938:	68bb      	ldr	r3, [r7, #8]
 800093a:	0a1b      	lsrs	r3, r3, #8
 800093c:	009b      	lsls	r3, r3, #2
 800093e:	f003 030c 	and.w	r3, r3, #12
 8000942:	4413      	add	r3, r2
 8000944:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000946:	697b      	ldr	r3, [r7, #20]
 8000948:	681a      	ldr	r2, [r3, #0]
 800094a:	68bb      	ldr	r3, [r7, #8]
 800094c:	f003 031f 	and.w	r3, r3, #31
 8000950:	211f      	movs	r1, #31
 8000952:	fa01 f303 	lsl.w	r3, r1, r3
 8000956:	43db      	mvns	r3, r3
 8000958:	401a      	ands	r2, r3
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	0e9b      	lsrs	r3, r3, #26
 800095e:	f003 011f 	and.w	r1, r3, #31
 8000962:	68bb      	ldr	r3, [r7, #8]
 8000964:	f003 031f 	and.w	r3, r3, #31
 8000968:	fa01 f303 	lsl.w	r3, r1, r3
 800096c:	431a      	orrs	r2, r3
 800096e:	697b      	ldr	r3, [r7, #20]
 8000970:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000972:	bf00      	nop
 8000974:	371c      	adds	r7, #28
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr

0800097e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800097e:	b480      	push	{r7}
 8000980:	b087      	sub	sp, #28
 8000982:	af00      	add	r7, sp, #0
 8000984:	60f8      	str	r0, [r7, #12]
 8000986:	60b9      	str	r1, [r7, #8]
 8000988:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	3314      	adds	r3, #20
 800098e:	461a      	mov	r2, r3
 8000990:	68bb      	ldr	r3, [r7, #8]
 8000992:	0e5b      	lsrs	r3, r3, #25
 8000994:	009b      	lsls	r3, r3, #2
 8000996:	f003 0304 	and.w	r3, r3, #4
 800099a:	4413      	add	r3, r2
 800099c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800099e:	697b      	ldr	r3, [r7, #20]
 80009a0:	681a      	ldr	r2, [r3, #0]
 80009a2:	68bb      	ldr	r3, [r7, #8]
 80009a4:	0d1b      	lsrs	r3, r3, #20
 80009a6:	f003 031f 	and.w	r3, r3, #31
 80009aa:	2107      	movs	r1, #7
 80009ac:	fa01 f303 	lsl.w	r3, r1, r3
 80009b0:	43db      	mvns	r3, r3
 80009b2:	401a      	ands	r2, r3
 80009b4:	68bb      	ldr	r3, [r7, #8]
 80009b6:	0d1b      	lsrs	r3, r3, #20
 80009b8:	f003 031f 	and.w	r3, r3, #31
 80009bc:	6879      	ldr	r1, [r7, #4]
 80009be:	fa01 f303 	lsl.w	r3, r1, r3
 80009c2:	431a      	orrs	r2, r3
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80009c8:	bf00      	nop
 80009ca:	371c      	adds	r7, #28
 80009cc:	46bd      	mov	sp, r7
 80009ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d2:	4770      	bx	lr

080009d4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b085      	sub	sp, #20
 80009d8:	af00      	add	r7, sp, #0
 80009da:	60f8      	str	r0, [r7, #12]
 80009dc:	60b9      	str	r1, [r7, #8]
 80009de:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80009e6:	68bb      	ldr	r3, [r7, #8]
 80009e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80009ec:	43db      	mvns	r3, r3
 80009ee:	401a      	ands	r2, r3
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	f003 0318 	and.w	r3, r3, #24
 80009f6:	4908      	ldr	r1, [pc, #32]	@ (8000a18 <LL_ADC_SetChannelSingleDiff+0x44>)
 80009f8:	40d9      	lsrs	r1, r3
 80009fa:	68bb      	ldr	r3, [r7, #8]
 80009fc:	400b      	ands	r3, r1
 80009fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000a02:	431a      	orrs	r2, r3
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000a0a:	bf00      	nop
 8000a0c:	3714      	adds	r7, #20
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop
 8000a18:	0007ffff 	.word	0x0007ffff

08000a1c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b083      	sub	sp, #12
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	689b      	ldr	r3, [r3, #8]
 8000a28:	f003 031f 	and.w	r3, r3, #31
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	370c      	adds	r7, #12
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr

08000a38 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b083      	sub	sp, #12
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	689b      	ldr	r3, [r3, #8]
 8000a44:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	370c      	adds	r7, #12
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr

08000a54 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	689b      	ldr	r3, [r3, #8]
 8000a60:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8000a64:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000a68:	687a      	ldr	r2, [r7, #4]
 8000a6a:	6093      	str	r3, [r2, #8]
}
 8000a6c:	bf00      	nop
 8000a6e:	370c      	adds	r7, #12
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr

08000a78 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	689b      	ldr	r3, [r3, #8]
 8000a84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000a88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000a8c:	d101      	bne.n	8000a92 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000a8e:	2301      	movs	r3, #1
 8000a90:	e000      	b.n	8000a94 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000a92:	2300      	movs	r3, #0
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	370c      	adds	r7, #12
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr

08000aa0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	689b      	ldr	r3, [r3, #8]
 8000aac:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8000ab0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000ab4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000abc:	bf00      	nop
 8000abe:	370c      	adds	r7, #12
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr

08000ac8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	689b      	ldr	r3, [r3, #8]
 8000ad4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ad8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8000adc:	d101      	bne.n	8000ae2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000ade:	2301      	movs	r3, #1
 8000ae0:	e000      	b.n	8000ae4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000ae2:	2300      	movs	r3, #0
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	370c      	adds	r7, #12
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr

08000af0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	689b      	ldr	r3, [r3, #8]
 8000afc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000b00:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000b04:	f043 0201 	orr.w	r2, r3, #1
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000b0c:	bf00      	nop
 8000b0e:	370c      	adds	r7, #12
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr

08000b18 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	689b      	ldr	r3, [r3, #8]
 8000b24:	f003 0301 	and.w	r3, r3, #1
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d101      	bne.n	8000b30 <LL_ADC_IsEnabled+0x18>
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	e000      	b.n	8000b32 <LL_ADC_IsEnabled+0x1a>
 8000b30:	2300      	movs	r3, #0
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	370c      	adds	r7, #12
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr

08000b3e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000b3e:	b480      	push	{r7}
 8000b40:	b083      	sub	sp, #12
 8000b42:	af00      	add	r7, sp, #0
 8000b44:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	689b      	ldr	r3, [r3, #8]
 8000b4a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000b4e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000b52:	f043 0204 	orr.w	r2, r3, #4
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000b5a:	bf00      	nop
 8000b5c:	370c      	adds	r7, #12
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr

08000b66 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000b66:	b480      	push	{r7}
 8000b68:	b083      	sub	sp, #12
 8000b6a:	af00      	add	r7, sp, #0
 8000b6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	689b      	ldr	r3, [r3, #8]
 8000b72:	f003 0304 	and.w	r3, r3, #4
 8000b76:	2b04      	cmp	r3, #4
 8000b78:	d101      	bne.n	8000b7e <LL_ADC_REG_IsConversionOngoing+0x18>
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	e000      	b.n	8000b80 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000b7e:	2300      	movs	r3, #0
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	370c      	adds	r7, #12
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr

08000b8c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	689b      	ldr	r3, [r3, #8]
 8000b98:	f003 0308 	and.w	r3, r3, #8
 8000b9c:	2b08      	cmp	r3, #8
 8000b9e:	d101      	bne.n	8000ba4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	e000      	b.n	8000ba6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8000ba4:	2300      	movs	r3, #0
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	370c      	adds	r7, #12
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr
	...

08000bb4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000bb4:	b590      	push	{r4, r7, lr}
 8000bb6:	b089      	sub	sp, #36	@ 0x24
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d101      	bne.n	8000bce <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	e1a9      	b.n	8000f22 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	695b      	ldr	r3, [r3, #20]
 8000bd2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d109      	bne.n	8000bf0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000bdc:	6878      	ldr	r0, [r7, #4]
 8000bde:	f7ff fc6b 	bl	80004b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	2200      	movs	r2, #0
 8000be6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	2200      	movs	r2, #0
 8000bec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f7ff ff3f 	bl	8000a78 <LL_ADC_IsDeepPowerDownEnabled>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d004      	beq.n	8000c0a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4618      	mov	r0, r3
 8000c06:	f7ff ff25 	bl	8000a54 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f7ff ff5a 	bl	8000ac8 <LL_ADC_IsInternalRegulatorEnabled>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d115      	bne.n	8000c46 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f7ff ff3e 	bl	8000aa0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000c24:	4b9c      	ldr	r3, [pc, #624]	@ (8000e98 <HAL_ADC_Init+0x2e4>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	099b      	lsrs	r3, r3, #6
 8000c2a:	4a9c      	ldr	r2, [pc, #624]	@ (8000e9c <HAL_ADC_Init+0x2e8>)
 8000c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c30:	099b      	lsrs	r3, r3, #6
 8000c32:	3301      	adds	r3, #1
 8000c34:	005b      	lsls	r3, r3, #1
 8000c36:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000c38:	e002      	b.n	8000c40 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	3b01      	subs	r3, #1
 8000c3e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d1f9      	bne.n	8000c3a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f7ff ff3c 	bl	8000ac8 <LL_ADC_IsInternalRegulatorEnabled>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d10d      	bne.n	8000c72 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000c5a:	f043 0210 	orr.w	r2, r3, #16
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c66:	f043 0201 	orr.w	r2, r3, #1
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4618      	mov	r0, r3
 8000c78:	f7ff ff75 	bl	8000b66 <LL_ADC_REG_IsConversionOngoing>
 8000c7c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000c82:	f003 0310 	and.w	r3, r3, #16
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	f040 8142 	bne.w	8000f10 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	f040 813e 	bne.w	8000f10 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000c98:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000c9c:	f043 0202 	orr.w	r2, r3, #2
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f7ff ff35 	bl	8000b18 <LL_ADC_IsEnabled>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d141      	bne.n	8000d38 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000cbc:	d004      	beq.n	8000cc8 <HAL_ADC_Init+0x114>
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4a77      	ldr	r2, [pc, #476]	@ (8000ea0 <HAL_ADC_Init+0x2ec>)
 8000cc4:	4293      	cmp	r3, r2
 8000cc6:	d10f      	bne.n	8000ce8 <HAL_ADC_Init+0x134>
 8000cc8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8000ccc:	f7ff ff24 	bl	8000b18 <LL_ADC_IsEnabled>
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	4873      	ldr	r0, [pc, #460]	@ (8000ea0 <HAL_ADC_Init+0x2ec>)
 8000cd4:	f7ff ff20 	bl	8000b18 <LL_ADC_IsEnabled>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	4323      	orrs	r3, r4
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	bf0c      	ite	eq
 8000ce0:	2301      	moveq	r3, #1
 8000ce2:	2300      	movne	r3, #0
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	e012      	b.n	8000d0e <HAL_ADC_Init+0x15a>
 8000ce8:	486e      	ldr	r0, [pc, #440]	@ (8000ea4 <HAL_ADC_Init+0x2f0>)
 8000cea:	f7ff ff15 	bl	8000b18 <LL_ADC_IsEnabled>
 8000cee:	4604      	mov	r4, r0
 8000cf0:	486d      	ldr	r0, [pc, #436]	@ (8000ea8 <HAL_ADC_Init+0x2f4>)
 8000cf2:	f7ff ff11 	bl	8000b18 <LL_ADC_IsEnabled>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	431c      	orrs	r4, r3
 8000cfa:	486c      	ldr	r0, [pc, #432]	@ (8000eac <HAL_ADC_Init+0x2f8>)
 8000cfc:	f7ff ff0c 	bl	8000b18 <LL_ADC_IsEnabled>
 8000d00:	4603      	mov	r3, r0
 8000d02:	4323      	orrs	r3, r4
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	bf0c      	ite	eq
 8000d08:	2301      	moveq	r3, #1
 8000d0a:	2300      	movne	r3, #0
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d012      	beq.n	8000d38 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000d1a:	d004      	beq.n	8000d26 <HAL_ADC_Init+0x172>
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a5f      	ldr	r2, [pc, #380]	@ (8000ea0 <HAL_ADC_Init+0x2ec>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d101      	bne.n	8000d2a <HAL_ADC_Init+0x176>
 8000d26:	4a62      	ldr	r2, [pc, #392]	@ (8000eb0 <HAL_ADC_Init+0x2fc>)
 8000d28:	e000      	b.n	8000d2c <HAL_ADC_Init+0x178>
 8000d2a:	4a62      	ldr	r2, [pc, #392]	@ (8000eb4 <HAL_ADC_Init+0x300>)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	4619      	mov	r1, r3
 8000d32:	4610      	mov	r0, r2
 8000d34:	f7ff fd12 	bl	800075c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	7f5b      	ldrb	r3, [r3, #29]
 8000d3c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000d42:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8000d48:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8000d4e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000d56:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d106      	bne.n	8000d74 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d6a:	3b01      	subs	r3, #1
 8000d6c:	045b      	lsls	r3, r3, #17
 8000d6e:	69ba      	ldr	r2, [r7, #24]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d009      	beq.n	8000d90 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d80:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d88:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000d8a:	69ba      	ldr	r2, [r7, #24]
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	68da      	ldr	r2, [r3, #12]
 8000d96:	4b48      	ldr	r3, [pc, #288]	@ (8000eb8 <HAL_ADC_Init+0x304>)
 8000d98:	4013      	ands	r3, r2
 8000d9a:	687a      	ldr	r2, [r7, #4]
 8000d9c:	6812      	ldr	r2, [r2, #0]
 8000d9e:	69b9      	ldr	r1, [r7, #24]
 8000da0:	430b      	orrs	r3, r1
 8000da2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	691b      	ldr	r3, [r3, #16]
 8000daa:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	430a      	orrs	r2, r1
 8000db8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f7ff fee4 	bl	8000b8c <LL_ADC_INJ_IsConversionOngoing>
 8000dc4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d17f      	bne.n	8000ecc <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8000dcc:	693b      	ldr	r3, [r7, #16]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d17c      	bne.n	8000ecc <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8000dd6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000dde:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8000de0:	4313      	orrs	r3, r2
 8000de2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	68db      	ldr	r3, [r3, #12]
 8000dea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000dee:	f023 0302 	bic.w	r3, r3, #2
 8000df2:	687a      	ldr	r2, [r7, #4]
 8000df4:	6812      	ldr	r2, [r2, #0]
 8000df6:	69b9      	ldr	r1, [r7, #24]
 8000df8:	430b      	orrs	r3, r1
 8000dfa:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	691b      	ldr	r3, [r3, #16]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d017      	beq.n	8000e34 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	691a      	ldr	r2, [r3, #16]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000e12:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8000e1c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8000e20:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000e24:	687a      	ldr	r2, [r7, #4]
 8000e26:	6911      	ldr	r1, [r2, #16]
 8000e28:	687a      	ldr	r2, [r7, #4]
 8000e2a:	6812      	ldr	r2, [r2, #0]
 8000e2c:	430b      	orrs	r3, r1
 8000e2e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8000e32:	e013      	b.n	8000e5c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	691a      	ldr	r2, [r3, #16]
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000e42:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8000e4c:	687a      	ldr	r2, [r7, #4]
 8000e4e:	6812      	ldr	r2, [r2, #0]
 8000e50:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8000e54:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000e58:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000e62:	2b01      	cmp	r3, #1
 8000e64:	d12a      	bne.n	8000ebc <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	691b      	ldr	r3, [r3, #16]
 8000e6c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8000e70:	f023 0304 	bic.w	r3, r3, #4
 8000e74:	687a      	ldr	r2, [r7, #4]
 8000e76:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8000e78:	687a      	ldr	r2, [r7, #4]
 8000e7a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8000e7c:	4311      	orrs	r1, r2
 8000e7e:	687a      	ldr	r2, [r7, #4]
 8000e80:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8000e82:	4311      	orrs	r1, r2
 8000e84:	687a      	ldr	r2, [r7, #4]
 8000e86:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8000e88:	430a      	orrs	r2, r1
 8000e8a:	431a      	orrs	r2, r3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f042 0201 	orr.w	r2, r2, #1
 8000e94:	611a      	str	r2, [r3, #16]
 8000e96:	e019      	b.n	8000ecc <HAL_ADC_Init+0x318>
 8000e98:	20000000 	.word	0x20000000
 8000e9c:	053e2d63 	.word	0x053e2d63
 8000ea0:	50000100 	.word	0x50000100
 8000ea4:	50000400 	.word	0x50000400
 8000ea8:	50000500 	.word	0x50000500
 8000eac:	50000600 	.word	0x50000600
 8000eb0:	50000300 	.word	0x50000300
 8000eb4:	50000700 	.word	0x50000700
 8000eb8:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	691a      	ldr	r2, [r3, #16]
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f022 0201 	bic.w	r2, r2, #1
 8000eca:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	695b      	ldr	r3, [r3, #20]
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d10c      	bne.n	8000eee <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eda:	f023 010f 	bic.w	r1, r3, #15
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	6a1b      	ldr	r3, [r3, #32]
 8000ee2:	1e5a      	subs	r2, r3, #1
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	430a      	orrs	r2, r1
 8000eea:	631a      	str	r2, [r3, #48]	@ 0x30
 8000eec:	e007      	b.n	8000efe <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f022 020f 	bic.w	r2, r2, #15
 8000efc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f02:	f023 0303 	bic.w	r3, r3, #3
 8000f06:	f043 0201 	orr.w	r2, r3, #1
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8000f0e:	e007      	b.n	8000f20 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f14:	f043 0210 	orr.w	r2, r3, #16
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8000f20:	7ffb      	ldrb	r3, [r7, #31]
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3724      	adds	r7, #36	@ 0x24
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd90      	pop	{r4, r7, pc}
 8000f2a:	bf00      	nop

08000f2c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b086      	sub	sp, #24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f3c:	d004      	beq.n	8000f48 <HAL_ADC_Start+0x1c>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	4a67      	ldr	r2, [pc, #412]	@ (80010e0 <HAL_ADC_Start+0x1b4>)
 8000f44:	4293      	cmp	r3, r2
 8000f46:	d101      	bne.n	8000f4c <HAL_ADC_Start+0x20>
 8000f48:	4b66      	ldr	r3, [pc, #408]	@ (80010e4 <HAL_ADC_Start+0x1b8>)
 8000f4a:	e000      	b.n	8000f4e <HAL_ADC_Start+0x22>
 8000f4c:	4b66      	ldr	r3, [pc, #408]	@ (80010e8 <HAL_ADC_Start+0x1bc>)
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f7ff fd64 	bl	8000a1c <LL_ADC_GetMultimode>
 8000f54:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f7ff fe03 	bl	8000b66 <LL_ADC_REG_IsConversionOngoing>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	f040 80b4 	bne.w	80010d0 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d101      	bne.n	8000f76 <HAL_ADC_Start+0x4a>
 8000f72:	2302      	movs	r3, #2
 8000f74:	e0af      	b.n	80010d6 <HAL_ADC_Start+0x1aa>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	2201      	movs	r2, #1
 8000f7a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000f7e:	6878      	ldr	r0, [r7, #4]
 8000f80:	f000 fe0c 	bl	8001b9c <ADC_Enable>
 8000f84:	4603      	mov	r3, r0
 8000f86:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000f88:	7dfb      	ldrb	r3, [r7, #23]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	f040 809b 	bne.w	80010c6 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f94:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000f98:	f023 0301 	bic.w	r3, r3, #1
 8000f9c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a4d      	ldr	r2, [pc, #308]	@ (80010e0 <HAL_ADC_Start+0x1b4>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d009      	beq.n	8000fc2 <HAL_ADC_Start+0x96>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a4e      	ldr	r2, [pc, #312]	@ (80010ec <HAL_ADC_Start+0x1c0>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d002      	beq.n	8000fbe <HAL_ADC_Start+0x92>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	e003      	b.n	8000fc6 <HAL_ADC_Start+0x9a>
 8000fbe:	4b4c      	ldr	r3, [pc, #304]	@ (80010f0 <HAL_ADC_Start+0x1c4>)
 8000fc0:	e001      	b.n	8000fc6 <HAL_ADC_Start+0x9a>
 8000fc2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000fc6:	687a      	ldr	r2, [r7, #4]
 8000fc8:	6812      	ldr	r2, [r2, #0]
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d002      	beq.n	8000fd4 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000fce:	693b      	ldr	r3, [r7, #16]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d105      	bne.n	8000fe0 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fd8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fe4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000fe8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000fec:	d106      	bne.n	8000ffc <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ff2:	f023 0206 	bic.w	r2, r3, #6
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	661a      	str	r2, [r3, #96]	@ 0x60
 8000ffa:	e002      	b.n	8001002 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2200      	movs	r2, #0
 8001000:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	221c      	movs	r2, #28
 8001008:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2200      	movs	r2, #0
 800100e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4a32      	ldr	r2, [pc, #200]	@ (80010e0 <HAL_ADC_Start+0x1b4>)
 8001018:	4293      	cmp	r3, r2
 800101a:	d009      	beq.n	8001030 <HAL_ADC_Start+0x104>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a32      	ldr	r2, [pc, #200]	@ (80010ec <HAL_ADC_Start+0x1c0>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d002      	beq.n	800102c <HAL_ADC_Start+0x100>
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	e003      	b.n	8001034 <HAL_ADC_Start+0x108>
 800102c:	4b30      	ldr	r3, [pc, #192]	@ (80010f0 <HAL_ADC_Start+0x1c4>)
 800102e:	e001      	b.n	8001034 <HAL_ADC_Start+0x108>
 8001030:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001034:	687a      	ldr	r2, [r7, #4]
 8001036:	6812      	ldr	r2, [r2, #0]
 8001038:	4293      	cmp	r3, r2
 800103a:	d008      	beq.n	800104e <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d005      	beq.n	800104e <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001042:	693b      	ldr	r3, [r7, #16]
 8001044:	2b05      	cmp	r3, #5
 8001046:	d002      	beq.n	800104e <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001048:	693b      	ldr	r3, [r7, #16]
 800104a:	2b09      	cmp	r3, #9
 800104c:	d114      	bne.n	8001078 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	68db      	ldr	r3, [r3, #12]
 8001054:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001058:	2b00      	cmp	r3, #0
 800105a:	d007      	beq.n	800106c <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001060:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001064:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff fd64 	bl	8000b3e <LL_ADC_REG_StartConversion>
 8001076:	e02d      	b.n	80010d4 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800107c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a15      	ldr	r2, [pc, #84]	@ (80010e0 <HAL_ADC_Start+0x1b4>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d009      	beq.n	80010a2 <HAL_ADC_Start+0x176>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	4a16      	ldr	r2, [pc, #88]	@ (80010ec <HAL_ADC_Start+0x1c0>)
 8001094:	4293      	cmp	r3, r2
 8001096:	d002      	beq.n	800109e <HAL_ADC_Start+0x172>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	e003      	b.n	80010a6 <HAL_ADC_Start+0x17a>
 800109e:	4b14      	ldr	r3, [pc, #80]	@ (80010f0 <HAL_ADC_Start+0x1c4>)
 80010a0:	e001      	b.n	80010a6 <HAL_ADC_Start+0x17a>
 80010a2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80010a6:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d00f      	beq.n	80010d4 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010b8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80010bc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80010c4:	e006      	b.n	80010d4 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2200      	movs	r2, #0
 80010ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80010ce:	e001      	b.n	80010d4 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80010d0:	2302      	movs	r3, #2
 80010d2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80010d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	3718      	adds	r7, #24
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	50000100 	.word	0x50000100
 80010e4:	50000300 	.word	0x50000300
 80010e8:	50000700 	.word	0x50000700
 80010ec:	50000500 	.word	0x50000500
 80010f0:	50000400 	.word	0x50000400

080010f4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b088      	sub	sp, #32
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001106:	d004      	beq.n	8001112 <HAL_ADC_PollForConversion+0x1e>
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a77      	ldr	r2, [pc, #476]	@ (80012ec <HAL_ADC_PollForConversion+0x1f8>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d101      	bne.n	8001116 <HAL_ADC_PollForConversion+0x22>
 8001112:	4b77      	ldr	r3, [pc, #476]	@ (80012f0 <HAL_ADC_PollForConversion+0x1fc>)
 8001114:	e000      	b.n	8001118 <HAL_ADC_PollForConversion+0x24>
 8001116:	4b77      	ldr	r3, [pc, #476]	@ (80012f4 <HAL_ADC_PollForConversion+0x200>)
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff fc7f 	bl	8000a1c <LL_ADC_GetMultimode>
 800111e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	2b08      	cmp	r3, #8
 8001126:	d102      	bne.n	800112e <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001128:	2308      	movs	r3, #8
 800112a:	61fb      	str	r3, [r7, #28]
 800112c:	e037      	b.n	800119e <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d005      	beq.n	8001140 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	2b05      	cmp	r3, #5
 8001138:	d002      	beq.n	8001140 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	2b09      	cmp	r3, #9
 800113e:	d111      	bne.n	8001164 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	68db      	ldr	r3, [r3, #12]
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	2b00      	cmp	r3, #0
 800114c:	d007      	beq.n	800115e <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001152:	f043 0220 	orr.w	r2, r3, #32
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e0c1      	b.n	80012e2 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800115e:	2304      	movs	r3, #4
 8001160:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001162:	e01c      	b.n	800119e <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800116c:	d004      	beq.n	8001178 <HAL_ADC_PollForConversion+0x84>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4a5e      	ldr	r2, [pc, #376]	@ (80012ec <HAL_ADC_PollForConversion+0x1f8>)
 8001174:	4293      	cmp	r3, r2
 8001176:	d101      	bne.n	800117c <HAL_ADC_PollForConversion+0x88>
 8001178:	4b5d      	ldr	r3, [pc, #372]	@ (80012f0 <HAL_ADC_PollForConversion+0x1fc>)
 800117a:	e000      	b.n	800117e <HAL_ADC_PollForConversion+0x8a>
 800117c:	4b5d      	ldr	r3, [pc, #372]	@ (80012f4 <HAL_ADC_PollForConversion+0x200>)
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff fc5a 	bl	8000a38 <LL_ADC_GetMultiDMATransfer>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d007      	beq.n	800119a <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800118e:	f043 0220 	orr.w	r2, r3, #32
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	e0a3      	b.n	80012e2 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800119a:	2304      	movs	r3, #4
 800119c:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800119e:	f7ff faaf 	bl	8000700 <HAL_GetTick>
 80011a2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80011a4:	e021      	b.n	80011ea <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011ac:	d01d      	beq.n	80011ea <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80011ae:	f7ff faa7 	bl	8000700 <HAL_GetTick>
 80011b2:	4602      	mov	r2, r0
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	1ad3      	subs	r3, r2, r3
 80011b8:	683a      	ldr	r2, [r7, #0]
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d302      	bcc.n	80011c4 <HAL_ADC_PollForConversion+0xd0>
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d112      	bne.n	80011ea <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	69fb      	ldr	r3, [r7, #28]
 80011cc:	4013      	ands	r3, r2
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d10b      	bne.n	80011ea <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011d6:	f043 0204 	orr.w	r2, r3, #4
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2200      	movs	r2, #0
 80011e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 80011e6:	2303      	movs	r3, #3
 80011e8:	e07b      	b.n	80012e2 <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	4013      	ands	r3, r2
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d0d6      	beq.n	80011a6 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011fc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff fb79 	bl	8000900 <LL_ADC_REG_IsTriggerSourceSWStart>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d01c      	beq.n	800124e <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	7f5b      	ldrb	r3, [r3, #29]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d118      	bne.n	800124e <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f003 0308 	and.w	r3, r3, #8
 8001226:	2b08      	cmp	r3, #8
 8001228:	d111      	bne.n	800124e <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800122e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800123a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800123e:	2b00      	cmp	r3, #0
 8001240:	d105      	bne.n	800124e <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001246:	f043 0201 	orr.w	r2, r3, #1
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a26      	ldr	r2, [pc, #152]	@ (80012ec <HAL_ADC_PollForConversion+0x1f8>)
 8001254:	4293      	cmp	r3, r2
 8001256:	d009      	beq.n	800126c <HAL_ADC_PollForConversion+0x178>
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a26      	ldr	r2, [pc, #152]	@ (80012f8 <HAL_ADC_PollForConversion+0x204>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d002      	beq.n	8001268 <HAL_ADC_PollForConversion+0x174>
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	e003      	b.n	8001270 <HAL_ADC_PollForConversion+0x17c>
 8001268:	4b24      	ldr	r3, [pc, #144]	@ (80012fc <HAL_ADC_PollForConversion+0x208>)
 800126a:	e001      	b.n	8001270 <HAL_ADC_PollForConversion+0x17c>
 800126c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001270:	687a      	ldr	r2, [r7, #4]
 8001272:	6812      	ldr	r2, [r2, #0]
 8001274:	4293      	cmp	r3, r2
 8001276:	d008      	beq.n	800128a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d005      	beq.n	800128a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	2b05      	cmp	r3, #5
 8001282:	d002      	beq.n	800128a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	2b09      	cmp	r3, #9
 8001288:	d104      	bne.n	8001294 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	68db      	ldr	r3, [r3, #12]
 8001290:	61bb      	str	r3, [r7, #24]
 8001292:	e014      	b.n	80012be <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a14      	ldr	r2, [pc, #80]	@ (80012ec <HAL_ADC_PollForConversion+0x1f8>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d009      	beq.n	80012b2 <HAL_ADC_PollForConversion+0x1be>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4a15      	ldr	r2, [pc, #84]	@ (80012f8 <HAL_ADC_PollForConversion+0x204>)
 80012a4:	4293      	cmp	r3, r2
 80012a6:	d002      	beq.n	80012ae <HAL_ADC_PollForConversion+0x1ba>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	e003      	b.n	80012b6 <HAL_ADC_PollForConversion+0x1c2>
 80012ae:	4b13      	ldr	r3, [pc, #76]	@ (80012fc <HAL_ADC_PollForConversion+0x208>)
 80012b0:	e001      	b.n	80012b6 <HAL_ADC_PollForConversion+0x1c2>
 80012b2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80012b6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	2b08      	cmp	r3, #8
 80012c2:	d104      	bne.n	80012ce <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2208      	movs	r2, #8
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	e008      	b.n	80012e0 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d103      	bne.n	80012e0 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	220c      	movs	r2, #12
 80012de:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80012e0:	2300      	movs	r3, #0
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3720      	adds	r7, #32
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	50000100 	.word	0x50000100
 80012f0:	50000300 	.word	0x50000300
 80012f4:	50000700 	.word	0x50000700
 80012f8:	50000500 	.word	0x50000500
 80012fc:	50000400 	.word	0x50000400

08001300 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800130e:	4618      	mov	r0, r3
 8001310:	370c      	adds	r7, #12
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
	...

0800131c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b0b6      	sub	sp, #216	@ 0xd8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001326:	2300      	movs	r3, #0
 8001328:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800132c:	2300      	movs	r3, #0
 800132e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001336:	2b01      	cmp	r3, #1
 8001338:	d102      	bne.n	8001340 <HAL_ADC_ConfigChannel+0x24>
 800133a:	2302      	movs	r3, #2
 800133c:	f000 bc13 	b.w	8001b66 <HAL_ADC_ConfigChannel+0x84a>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2201      	movs	r2, #1
 8001344:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff fc0a 	bl	8000b66 <LL_ADC_REG_IsConversionOngoing>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	f040 83f3 	bne.w	8001b40 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6818      	ldr	r0, [r3, #0]
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	6859      	ldr	r1, [r3, #4]
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	461a      	mov	r2, r3
 8001368:	f7ff fadd 	bl	8000926 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff fbf8 	bl	8000b66 <LL_ADC_REG_IsConversionOngoing>
 8001376:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff fc04 	bl	8000b8c <LL_ADC_INJ_IsConversionOngoing>
 8001384:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001388:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800138c:	2b00      	cmp	r3, #0
 800138e:	f040 81d9 	bne.w	8001744 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001392:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001396:	2b00      	cmp	r3, #0
 8001398:	f040 81d4 	bne.w	8001744 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80013a4:	d10f      	bne.n	80013c6 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6818      	ldr	r0, [r3, #0]
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	2200      	movs	r2, #0
 80013b0:	4619      	mov	r1, r3
 80013b2:	f7ff fae4 	bl	800097e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff fa8b 	bl	80008da <LL_ADC_SetSamplingTimeCommonConfig>
 80013c4:	e00e      	b.n	80013e4 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6818      	ldr	r0, [r3, #0]
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	6819      	ldr	r1, [r3, #0]
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	461a      	mov	r2, r3
 80013d4:	f7ff fad3 	bl	800097e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2100      	movs	r1, #0
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff fa7b 	bl	80008da <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	695a      	ldr	r2, [r3, #20]
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	68db      	ldr	r3, [r3, #12]
 80013ee:	08db      	lsrs	r3, r3, #3
 80013f0:	f003 0303 	and.w	r3, r3, #3
 80013f4:	005b      	lsls	r3, r3, #1
 80013f6:	fa02 f303 	lsl.w	r3, r2, r3
 80013fa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	691b      	ldr	r3, [r3, #16]
 8001402:	2b04      	cmp	r3, #4
 8001404:	d022      	beq.n	800144c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6818      	ldr	r0, [r3, #0]
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	6919      	ldr	r1, [r3, #16]
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	681a      	ldr	r2, [r3, #0]
 8001412:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001416:	f7ff f9d5 	bl	80007c4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6818      	ldr	r0, [r3, #0]
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	6919      	ldr	r1, [r3, #16]
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	699b      	ldr	r3, [r3, #24]
 8001426:	461a      	mov	r2, r3
 8001428:	f7ff fa21 	bl	800086e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6818      	ldr	r0, [r3, #0]
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001438:	2b01      	cmp	r3, #1
 800143a:	d102      	bne.n	8001442 <HAL_ADC_ConfigChannel+0x126>
 800143c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001440:	e000      	b.n	8001444 <HAL_ADC_ConfigChannel+0x128>
 8001442:	2300      	movs	r3, #0
 8001444:	461a      	mov	r2, r3
 8001446:	f7ff fa2d 	bl	80008a4 <LL_ADC_SetOffsetSaturation>
 800144a:	e17b      	b.n	8001744 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	2100      	movs	r1, #0
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff f9da 	bl	800080c <LL_ADC_GetOffsetChannel>
 8001458:	4603      	mov	r3, r0
 800145a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800145e:	2b00      	cmp	r3, #0
 8001460:	d10a      	bne.n	8001478 <HAL_ADC_ConfigChannel+0x15c>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	2100      	movs	r1, #0
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff f9cf 	bl	800080c <LL_ADC_GetOffsetChannel>
 800146e:	4603      	mov	r3, r0
 8001470:	0e9b      	lsrs	r3, r3, #26
 8001472:	f003 021f 	and.w	r2, r3, #31
 8001476:	e01e      	b.n	80014b6 <HAL_ADC_ConfigChannel+0x19a>
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2100      	movs	r1, #0
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff f9c4 	bl	800080c <LL_ADC_GetOffsetChannel>
 8001484:	4603      	mov	r3, r0
 8001486:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800148a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800148e:	fa93 f3a3 	rbit	r3, r3
 8001492:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001496:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800149a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800149e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d101      	bne.n	80014aa <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80014a6:	2320      	movs	r3, #32
 80014a8:	e004      	b.n	80014b4 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80014aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80014ae:	fab3 f383 	clz	r3, r3
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d105      	bne.n	80014ce <HAL_ADC_ConfigChannel+0x1b2>
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	0e9b      	lsrs	r3, r3, #26
 80014c8:	f003 031f 	and.w	r3, r3, #31
 80014cc:	e018      	b.n	8001500 <HAL_ADC_ConfigChannel+0x1e4>
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014d6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80014da:	fa93 f3a3 	rbit	r3, r3
 80014de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80014e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80014e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80014ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d101      	bne.n	80014f6 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80014f2:	2320      	movs	r3, #32
 80014f4:	e004      	b.n	8001500 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80014f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80014fa:	fab3 f383 	clz	r3, r3
 80014fe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001500:	429a      	cmp	r2, r3
 8001502:	d106      	bne.n	8001512 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2200      	movs	r2, #0
 800150a:	2100      	movs	r1, #0
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff f993 	bl	8000838 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2101      	movs	r1, #1
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff f977 	bl	800080c <LL_ADC_GetOffsetChannel>
 800151e:	4603      	mov	r3, r0
 8001520:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001524:	2b00      	cmp	r3, #0
 8001526:	d10a      	bne.n	800153e <HAL_ADC_ConfigChannel+0x222>
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	2101      	movs	r1, #1
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff f96c 	bl	800080c <LL_ADC_GetOffsetChannel>
 8001534:	4603      	mov	r3, r0
 8001536:	0e9b      	lsrs	r3, r3, #26
 8001538:	f003 021f 	and.w	r2, r3, #31
 800153c:	e01e      	b.n	800157c <HAL_ADC_ConfigChannel+0x260>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	2101      	movs	r1, #1
 8001544:	4618      	mov	r0, r3
 8001546:	f7ff f961 	bl	800080c <LL_ADC_GetOffsetChannel>
 800154a:	4603      	mov	r3, r0
 800154c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001550:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001554:	fa93 f3a3 	rbit	r3, r3
 8001558:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800155c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001560:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001564:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001568:	2b00      	cmp	r3, #0
 800156a:	d101      	bne.n	8001570 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800156c:	2320      	movs	r3, #32
 800156e:	e004      	b.n	800157a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8001570:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001574:	fab3 f383 	clz	r3, r3
 8001578:	b2db      	uxtb	r3, r3
 800157a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001584:	2b00      	cmp	r3, #0
 8001586:	d105      	bne.n	8001594 <HAL_ADC_ConfigChannel+0x278>
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	0e9b      	lsrs	r3, r3, #26
 800158e:	f003 031f 	and.w	r3, r3, #31
 8001592:	e018      	b.n	80015c6 <HAL_ADC_ConfigChannel+0x2aa>
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800159c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80015a0:	fa93 f3a3 	rbit	r3, r3
 80015a4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80015a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80015ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80015b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d101      	bne.n	80015bc <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80015b8:	2320      	movs	r3, #32
 80015ba:	e004      	b.n	80015c6 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80015bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80015c0:	fab3 f383 	clz	r3, r3
 80015c4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d106      	bne.n	80015d8 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	2200      	movs	r2, #0
 80015d0:	2101      	movs	r1, #1
 80015d2:	4618      	mov	r0, r3
 80015d4:	f7ff f930 	bl	8000838 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2102      	movs	r1, #2
 80015de:	4618      	mov	r0, r3
 80015e0:	f7ff f914 	bl	800080c <LL_ADC_GetOffsetChannel>
 80015e4:	4603      	mov	r3, r0
 80015e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d10a      	bne.n	8001604 <HAL_ADC_ConfigChannel+0x2e8>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2102      	movs	r1, #2
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7ff f909 	bl	800080c <LL_ADC_GetOffsetChannel>
 80015fa:	4603      	mov	r3, r0
 80015fc:	0e9b      	lsrs	r3, r3, #26
 80015fe:	f003 021f 	and.w	r2, r3, #31
 8001602:	e01e      	b.n	8001642 <HAL_ADC_ConfigChannel+0x326>
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	2102      	movs	r1, #2
 800160a:	4618      	mov	r0, r3
 800160c:	f7ff f8fe 	bl	800080c <LL_ADC_GetOffsetChannel>
 8001610:	4603      	mov	r3, r0
 8001612:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001616:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800161a:	fa93 f3a3 	rbit	r3, r3
 800161e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001622:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001626:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800162a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800162e:	2b00      	cmp	r3, #0
 8001630:	d101      	bne.n	8001636 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8001632:	2320      	movs	r3, #32
 8001634:	e004      	b.n	8001640 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8001636:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800163a:	fab3 f383 	clz	r3, r3
 800163e:	b2db      	uxtb	r3, r3
 8001640:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800164a:	2b00      	cmp	r3, #0
 800164c:	d105      	bne.n	800165a <HAL_ADC_ConfigChannel+0x33e>
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	0e9b      	lsrs	r3, r3, #26
 8001654:	f003 031f 	and.w	r3, r3, #31
 8001658:	e016      	b.n	8001688 <HAL_ADC_ConfigChannel+0x36c>
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001662:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001666:	fa93 f3a3 	rbit	r3, r3
 800166a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800166c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800166e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001672:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001676:	2b00      	cmp	r3, #0
 8001678:	d101      	bne.n	800167e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800167a:	2320      	movs	r3, #32
 800167c:	e004      	b.n	8001688 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800167e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001682:	fab3 f383 	clz	r3, r3
 8001686:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001688:	429a      	cmp	r2, r3
 800168a:	d106      	bne.n	800169a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	2200      	movs	r2, #0
 8001692:	2102      	movs	r1, #2
 8001694:	4618      	mov	r0, r3
 8001696:	f7ff f8cf 	bl	8000838 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2103      	movs	r1, #3
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff f8b3 	bl	800080c <LL_ADC_GetOffsetChannel>
 80016a6:	4603      	mov	r3, r0
 80016a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d10a      	bne.n	80016c6 <HAL_ADC_ConfigChannel+0x3aa>
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2103      	movs	r1, #3
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff f8a8 	bl	800080c <LL_ADC_GetOffsetChannel>
 80016bc:	4603      	mov	r3, r0
 80016be:	0e9b      	lsrs	r3, r3, #26
 80016c0:	f003 021f 	and.w	r2, r3, #31
 80016c4:	e017      	b.n	80016f6 <HAL_ADC_ConfigChannel+0x3da>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2103      	movs	r1, #3
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7ff f89d 	bl	800080c <LL_ADC_GetOffsetChannel>
 80016d2:	4603      	mov	r3, r0
 80016d4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80016d8:	fa93 f3a3 	rbit	r3, r3
 80016dc:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80016de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80016e0:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80016e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d101      	bne.n	80016ec <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80016e8:	2320      	movs	r3, #32
 80016ea:	e003      	b.n	80016f4 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80016ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80016ee:	fab3 f383 	clz	r3, r3
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d105      	bne.n	800170e <HAL_ADC_ConfigChannel+0x3f2>
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	0e9b      	lsrs	r3, r3, #26
 8001708:	f003 031f 	and.w	r3, r3, #31
 800170c:	e011      	b.n	8001732 <HAL_ADC_ConfigChannel+0x416>
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001714:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001716:	fa93 f3a3 	rbit	r3, r3
 800171a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800171c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800171e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001720:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001722:	2b00      	cmp	r3, #0
 8001724:	d101      	bne.n	800172a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8001726:	2320      	movs	r3, #32
 8001728:	e003      	b.n	8001732 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800172a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800172c:	fab3 f383 	clz	r3, r3
 8001730:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001732:	429a      	cmp	r2, r3
 8001734:	d106      	bne.n	8001744 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	2200      	movs	r2, #0
 800173c:	2103      	movs	r1, #3
 800173e:	4618      	mov	r0, r3
 8001740:	f7ff f87a 	bl	8000838 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff f9e5 	bl	8000b18 <LL_ADC_IsEnabled>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	f040 813d 	bne.w	80019d0 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6818      	ldr	r0, [r3, #0]
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	6819      	ldr	r1, [r3, #0]
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	68db      	ldr	r3, [r3, #12]
 8001762:	461a      	mov	r2, r3
 8001764:	f7ff f936 	bl	80009d4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	4aa2      	ldr	r2, [pc, #648]	@ (80019f8 <HAL_ADC_ConfigChannel+0x6dc>)
 800176e:	4293      	cmp	r3, r2
 8001770:	f040 812e 	bne.w	80019d0 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001780:	2b00      	cmp	r3, #0
 8001782:	d10b      	bne.n	800179c <HAL_ADC_ConfigChannel+0x480>
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	0e9b      	lsrs	r3, r3, #26
 800178a:	3301      	adds	r3, #1
 800178c:	f003 031f 	and.w	r3, r3, #31
 8001790:	2b09      	cmp	r3, #9
 8001792:	bf94      	ite	ls
 8001794:	2301      	movls	r3, #1
 8001796:	2300      	movhi	r3, #0
 8001798:	b2db      	uxtb	r3, r3
 800179a:	e019      	b.n	80017d0 <HAL_ADC_ConfigChannel+0x4b4>
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80017a4:	fa93 f3a3 	rbit	r3, r3
 80017a8:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80017aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80017ac:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80017ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d101      	bne.n	80017b8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80017b4:	2320      	movs	r3, #32
 80017b6:	e003      	b.n	80017c0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80017b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017ba:	fab3 f383 	clz	r3, r3
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	3301      	adds	r3, #1
 80017c2:	f003 031f 	and.w	r3, r3, #31
 80017c6:	2b09      	cmp	r3, #9
 80017c8:	bf94      	ite	ls
 80017ca:	2301      	movls	r3, #1
 80017cc:	2300      	movhi	r3, #0
 80017ce:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d079      	beq.n	80018c8 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d107      	bne.n	80017f0 <HAL_ADC_ConfigChannel+0x4d4>
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	0e9b      	lsrs	r3, r3, #26
 80017e6:	3301      	adds	r3, #1
 80017e8:	069b      	lsls	r3, r3, #26
 80017ea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80017ee:	e015      	b.n	800181c <HAL_ADC_ConfigChannel+0x500>
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80017f8:	fa93 f3a3 	rbit	r3, r3
 80017fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80017fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001800:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001802:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001804:	2b00      	cmp	r3, #0
 8001806:	d101      	bne.n	800180c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8001808:	2320      	movs	r3, #32
 800180a:	e003      	b.n	8001814 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800180c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800180e:	fab3 f383 	clz	r3, r3
 8001812:	b2db      	uxtb	r3, r3
 8001814:	3301      	adds	r3, #1
 8001816:	069b      	lsls	r3, r3, #26
 8001818:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001824:	2b00      	cmp	r3, #0
 8001826:	d109      	bne.n	800183c <HAL_ADC_ConfigChannel+0x520>
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	0e9b      	lsrs	r3, r3, #26
 800182e:	3301      	adds	r3, #1
 8001830:	f003 031f 	and.w	r3, r3, #31
 8001834:	2101      	movs	r1, #1
 8001836:	fa01 f303 	lsl.w	r3, r1, r3
 800183a:	e017      	b.n	800186c <HAL_ADC_ConfigChannel+0x550>
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001842:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001844:	fa93 f3a3 	rbit	r3, r3
 8001848:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800184a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800184c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800184e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001850:	2b00      	cmp	r3, #0
 8001852:	d101      	bne.n	8001858 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8001854:	2320      	movs	r3, #32
 8001856:	e003      	b.n	8001860 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8001858:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800185a:	fab3 f383 	clz	r3, r3
 800185e:	b2db      	uxtb	r3, r3
 8001860:	3301      	adds	r3, #1
 8001862:	f003 031f 	and.w	r3, r3, #31
 8001866:	2101      	movs	r1, #1
 8001868:	fa01 f303 	lsl.w	r3, r1, r3
 800186c:	ea42 0103 	orr.w	r1, r2, r3
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001878:	2b00      	cmp	r3, #0
 800187a:	d10a      	bne.n	8001892 <HAL_ADC_ConfigChannel+0x576>
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	0e9b      	lsrs	r3, r3, #26
 8001882:	3301      	adds	r3, #1
 8001884:	f003 021f 	and.w	r2, r3, #31
 8001888:	4613      	mov	r3, r2
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	4413      	add	r3, r2
 800188e:	051b      	lsls	r3, r3, #20
 8001890:	e018      	b.n	80018c4 <HAL_ADC_ConfigChannel+0x5a8>
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800189a:	fa93 f3a3 	rbit	r3, r3
 800189e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80018a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80018a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d101      	bne.n	80018ae <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80018aa:	2320      	movs	r3, #32
 80018ac:	e003      	b.n	80018b6 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80018ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80018b0:	fab3 f383 	clz	r3, r3
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	3301      	adds	r3, #1
 80018b8:	f003 021f 	and.w	r2, r3, #31
 80018bc:	4613      	mov	r3, r2
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	4413      	add	r3, r2
 80018c2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80018c4:	430b      	orrs	r3, r1
 80018c6:	e07e      	b.n	80019c6 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d107      	bne.n	80018e4 <HAL_ADC_ConfigChannel+0x5c8>
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	0e9b      	lsrs	r3, r3, #26
 80018da:	3301      	adds	r3, #1
 80018dc:	069b      	lsls	r3, r3, #26
 80018de:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80018e2:	e015      	b.n	8001910 <HAL_ADC_ConfigChannel+0x5f4>
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018ec:	fa93 f3a3 	rbit	r3, r3
 80018f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80018f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018f4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80018f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d101      	bne.n	8001900 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80018fc:	2320      	movs	r3, #32
 80018fe:	e003      	b.n	8001908 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8001900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001902:	fab3 f383 	clz	r3, r3
 8001906:	b2db      	uxtb	r3, r3
 8001908:	3301      	adds	r3, #1
 800190a:	069b      	lsls	r3, r3, #26
 800190c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001918:	2b00      	cmp	r3, #0
 800191a:	d109      	bne.n	8001930 <HAL_ADC_ConfigChannel+0x614>
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	0e9b      	lsrs	r3, r3, #26
 8001922:	3301      	adds	r3, #1
 8001924:	f003 031f 	and.w	r3, r3, #31
 8001928:	2101      	movs	r1, #1
 800192a:	fa01 f303 	lsl.w	r3, r1, r3
 800192e:	e017      	b.n	8001960 <HAL_ADC_ConfigChannel+0x644>
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001936:	6a3b      	ldr	r3, [r7, #32]
 8001938:	fa93 f3a3 	rbit	r3, r3
 800193c:	61fb      	str	r3, [r7, #28]
  return result;
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001944:	2b00      	cmp	r3, #0
 8001946:	d101      	bne.n	800194c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8001948:	2320      	movs	r3, #32
 800194a:	e003      	b.n	8001954 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800194c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800194e:	fab3 f383 	clz	r3, r3
 8001952:	b2db      	uxtb	r3, r3
 8001954:	3301      	adds	r3, #1
 8001956:	f003 031f 	and.w	r3, r3, #31
 800195a:	2101      	movs	r1, #1
 800195c:	fa01 f303 	lsl.w	r3, r1, r3
 8001960:	ea42 0103 	orr.w	r1, r2, r3
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800196c:	2b00      	cmp	r3, #0
 800196e:	d10d      	bne.n	800198c <HAL_ADC_ConfigChannel+0x670>
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	0e9b      	lsrs	r3, r3, #26
 8001976:	3301      	adds	r3, #1
 8001978:	f003 021f 	and.w	r2, r3, #31
 800197c:	4613      	mov	r3, r2
 800197e:	005b      	lsls	r3, r3, #1
 8001980:	4413      	add	r3, r2
 8001982:	3b1e      	subs	r3, #30
 8001984:	051b      	lsls	r3, r3, #20
 8001986:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800198a:	e01b      	b.n	80019c4 <HAL_ADC_ConfigChannel+0x6a8>
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	fa93 f3a3 	rbit	r3, r3
 8001998:	613b      	str	r3, [r7, #16]
  return result;
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d101      	bne.n	80019a8 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80019a4:	2320      	movs	r3, #32
 80019a6:	e003      	b.n	80019b0 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	fab3 f383 	clz	r3, r3
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	3301      	adds	r3, #1
 80019b2:	f003 021f 	and.w	r2, r3, #31
 80019b6:	4613      	mov	r3, r2
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	4413      	add	r3, r2
 80019bc:	3b1e      	subs	r3, #30
 80019be:	051b      	lsls	r3, r3, #20
 80019c0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80019c4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80019c6:	683a      	ldr	r2, [r7, #0]
 80019c8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80019ca:	4619      	mov	r1, r3
 80019cc:	f7fe ffd7 	bl	800097e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	4b09      	ldr	r3, [pc, #36]	@ (80019fc <HAL_ADC_ConfigChannel+0x6e0>)
 80019d6:	4013      	ands	r3, r2
 80019d8:	2b00      	cmp	r3, #0
 80019da:	f000 80be 	beq.w	8001b5a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80019e6:	d004      	beq.n	80019f2 <HAL_ADC_ConfigChannel+0x6d6>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a04      	ldr	r2, [pc, #16]	@ (8001a00 <HAL_ADC_ConfigChannel+0x6e4>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d10a      	bne.n	8001a08 <HAL_ADC_ConfigChannel+0x6ec>
 80019f2:	4b04      	ldr	r3, [pc, #16]	@ (8001a04 <HAL_ADC_ConfigChannel+0x6e8>)
 80019f4:	e009      	b.n	8001a0a <HAL_ADC_ConfigChannel+0x6ee>
 80019f6:	bf00      	nop
 80019f8:	407f0000 	.word	0x407f0000
 80019fc:	80080000 	.word	0x80080000
 8001a00:	50000100 	.word	0x50000100
 8001a04:	50000300 	.word	0x50000300
 8001a08:	4b59      	ldr	r3, [pc, #356]	@ (8001b70 <HAL_ADC_ConfigChannel+0x854>)
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7fe fecc 	bl	80007a8 <LL_ADC_GetCommonPathInternalCh>
 8001a10:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a56      	ldr	r2, [pc, #344]	@ (8001b74 <HAL_ADC_ConfigChannel+0x858>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d004      	beq.n	8001a28 <HAL_ADC_ConfigChannel+0x70c>
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a55      	ldr	r2, [pc, #340]	@ (8001b78 <HAL_ADC_ConfigChannel+0x85c>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d13a      	bne.n	8001a9e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001a28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001a2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d134      	bne.n	8001a9e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a3c:	d005      	beq.n	8001a4a <HAL_ADC_ConfigChannel+0x72e>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a4e      	ldr	r2, [pc, #312]	@ (8001b7c <HAL_ADC_ConfigChannel+0x860>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	f040 8085 	bne.w	8001b54 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a52:	d004      	beq.n	8001a5e <HAL_ADC_ConfigChannel+0x742>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a49      	ldr	r2, [pc, #292]	@ (8001b80 <HAL_ADC_ConfigChannel+0x864>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d101      	bne.n	8001a62 <HAL_ADC_ConfigChannel+0x746>
 8001a5e:	4a49      	ldr	r2, [pc, #292]	@ (8001b84 <HAL_ADC_ConfigChannel+0x868>)
 8001a60:	e000      	b.n	8001a64 <HAL_ADC_ConfigChannel+0x748>
 8001a62:	4a43      	ldr	r2, [pc, #268]	@ (8001b70 <HAL_ADC_ConfigChannel+0x854>)
 8001a64:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001a68:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4610      	mov	r0, r2
 8001a70:	f7fe fe87 	bl	8000782 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001a74:	4b44      	ldr	r3, [pc, #272]	@ (8001b88 <HAL_ADC_ConfigChannel+0x86c>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	099b      	lsrs	r3, r3, #6
 8001a7a:	4a44      	ldr	r2, [pc, #272]	@ (8001b8c <HAL_ADC_ConfigChannel+0x870>)
 8001a7c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a80:	099b      	lsrs	r3, r3, #6
 8001a82:	1c5a      	adds	r2, r3, #1
 8001a84:	4613      	mov	r3, r2
 8001a86:	005b      	lsls	r3, r3, #1
 8001a88:	4413      	add	r3, r2
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001a8e:	e002      	b.n	8001a96 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	3b01      	subs	r3, #1
 8001a94:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d1f9      	bne.n	8001a90 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001a9c:	e05a      	b.n	8001b54 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a3b      	ldr	r2, [pc, #236]	@ (8001b90 <HAL_ADC_ConfigChannel+0x874>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d125      	bne.n	8001af4 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001aa8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001aac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d11f      	bne.n	8001af4 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a31      	ldr	r2, [pc, #196]	@ (8001b80 <HAL_ADC_ConfigChannel+0x864>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d104      	bne.n	8001ac8 <HAL_ADC_ConfigChannel+0x7ac>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a34      	ldr	r2, [pc, #208]	@ (8001b94 <HAL_ADC_ConfigChannel+0x878>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d047      	beq.n	8001b58 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ad0:	d004      	beq.n	8001adc <HAL_ADC_ConfigChannel+0x7c0>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a2a      	ldr	r2, [pc, #168]	@ (8001b80 <HAL_ADC_ConfigChannel+0x864>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d101      	bne.n	8001ae0 <HAL_ADC_ConfigChannel+0x7c4>
 8001adc:	4a29      	ldr	r2, [pc, #164]	@ (8001b84 <HAL_ADC_ConfigChannel+0x868>)
 8001ade:	e000      	b.n	8001ae2 <HAL_ADC_ConfigChannel+0x7c6>
 8001ae0:	4a23      	ldr	r2, [pc, #140]	@ (8001b70 <HAL_ADC_ConfigChannel+0x854>)
 8001ae2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001ae6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001aea:	4619      	mov	r1, r3
 8001aec:	4610      	mov	r0, r2
 8001aee:	f7fe fe48 	bl	8000782 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001af2:	e031      	b.n	8001b58 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a27      	ldr	r2, [pc, #156]	@ (8001b98 <HAL_ADC_ConfigChannel+0x87c>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d12d      	bne.n	8001b5a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001afe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001b02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d127      	bne.n	8001b5a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a1c      	ldr	r2, [pc, #112]	@ (8001b80 <HAL_ADC_ConfigChannel+0x864>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d022      	beq.n	8001b5a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b1c:	d004      	beq.n	8001b28 <HAL_ADC_ConfigChannel+0x80c>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a17      	ldr	r2, [pc, #92]	@ (8001b80 <HAL_ADC_ConfigChannel+0x864>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d101      	bne.n	8001b2c <HAL_ADC_ConfigChannel+0x810>
 8001b28:	4a16      	ldr	r2, [pc, #88]	@ (8001b84 <HAL_ADC_ConfigChannel+0x868>)
 8001b2a:	e000      	b.n	8001b2e <HAL_ADC_ConfigChannel+0x812>
 8001b2c:	4a10      	ldr	r2, [pc, #64]	@ (8001b70 <HAL_ADC_ConfigChannel+0x854>)
 8001b2e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001b32:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b36:	4619      	mov	r1, r3
 8001b38:	4610      	mov	r0, r2
 8001b3a:	f7fe fe22 	bl	8000782 <LL_ADC_SetCommonPathInternalCh>
 8001b3e:	e00c      	b.n	8001b5a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b44:	f043 0220 	orr.w	r2, r3, #32
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8001b52:	e002      	b.n	8001b5a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001b54:	bf00      	nop
 8001b56:	e000      	b.n	8001b5a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001b58:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8001b62:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	37d8      	adds	r7, #216	@ 0xd8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	50000700 	.word	0x50000700
 8001b74:	c3210000 	.word	0xc3210000
 8001b78:	90c00010 	.word	0x90c00010
 8001b7c:	50000600 	.word	0x50000600
 8001b80:	50000100 	.word	0x50000100
 8001b84:	50000300 	.word	0x50000300
 8001b88:	20000000 	.word	0x20000000
 8001b8c:	053e2d63 	.word	0x053e2d63
 8001b90:	c7520000 	.word	0xc7520000
 8001b94:	50000500 	.word	0x50000500
 8001b98:	cb840000 	.word	0xcb840000

08001b9c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7fe ffb3 	bl	8000b18 <LL_ADC_IsEnabled>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d176      	bne.n	8001ca6 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	689a      	ldr	r2, [r3, #8]
 8001bbe:	4b3c      	ldr	r3, [pc, #240]	@ (8001cb0 <ADC_Enable+0x114>)
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d00d      	beq.n	8001be2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bca:	f043 0210 	orr.w	r2, r3, #16
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bd6:	f043 0201 	orr.w	r2, r3, #1
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e062      	b.n	8001ca8 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7fe ff82 	bl	8000af0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001bf4:	d004      	beq.n	8001c00 <ADC_Enable+0x64>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a2e      	ldr	r2, [pc, #184]	@ (8001cb4 <ADC_Enable+0x118>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d101      	bne.n	8001c04 <ADC_Enable+0x68>
 8001c00:	4b2d      	ldr	r3, [pc, #180]	@ (8001cb8 <ADC_Enable+0x11c>)
 8001c02:	e000      	b.n	8001c06 <ADC_Enable+0x6a>
 8001c04:	4b2d      	ldr	r3, [pc, #180]	@ (8001cbc <ADC_Enable+0x120>)
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7fe fdce 	bl	80007a8 <LL_ADC_GetCommonPathInternalCh>
 8001c0c:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001c0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d013      	beq.n	8001c3e <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001c16:	4b2a      	ldr	r3, [pc, #168]	@ (8001cc0 <ADC_Enable+0x124>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	099b      	lsrs	r3, r3, #6
 8001c1c:	4a29      	ldr	r2, [pc, #164]	@ (8001cc4 <ADC_Enable+0x128>)
 8001c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c22:	099b      	lsrs	r3, r3, #6
 8001c24:	1c5a      	adds	r2, r3, #1
 8001c26:	4613      	mov	r3, r2
 8001c28:	005b      	lsls	r3, r3, #1
 8001c2a:	4413      	add	r3, r2
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001c30:	e002      	b.n	8001c38 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	3b01      	subs	r3, #1
 8001c36:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d1f9      	bne.n	8001c32 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001c3e:	f7fe fd5f 	bl	8000700 <HAL_GetTick>
 8001c42:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001c44:	e028      	b.n	8001c98 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7fe ff64 	bl	8000b18 <LL_ADC_IsEnabled>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d104      	bne.n	8001c60 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7fe ff48 	bl	8000af0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001c60:	f7fe fd4e 	bl	8000700 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d914      	bls.n	8001c98 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f003 0301 	and.w	r3, r3, #1
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d00d      	beq.n	8001c98 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c80:	f043 0210 	orr.w	r2, r3, #16
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c8c:	f043 0201 	orr.w	r2, r3, #1
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	e007      	b.n	8001ca8 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d1cf      	bne.n	8001c46 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001ca6:	2300      	movs	r3, #0
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3710      	adds	r7, #16
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	8000003f 	.word	0x8000003f
 8001cb4:	50000100 	.word	0x50000100
 8001cb8:	50000300 	.word	0x50000300
 8001cbc:	50000700 	.word	0x50000700
 8001cc0:	20000000 	.word	0x20000000
 8001cc4:	053e2d63 	.word	0x053e2d63

08001cc8 <LL_ADC_IsEnabled>:
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	f003 0301 	and.w	r3, r3, #1
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d101      	bne.n	8001ce0 <LL_ADC_IsEnabled+0x18>
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e000      	b.n	8001ce2 <LL_ADC_IsEnabled+0x1a>
 8001ce0:	2300      	movs	r3, #0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr

08001cee <LL_ADC_REG_IsConversionOngoing>:
{
 8001cee:	b480      	push	{r7}
 8001cf0:	b083      	sub	sp, #12
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	f003 0304 	and.w	r3, r3, #4
 8001cfe:	2b04      	cmp	r3, #4
 8001d00:	d101      	bne.n	8001d06 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001d02:	2301      	movs	r3, #1
 8001d04:	e000      	b.n	8001d08 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001d06:	2300      	movs	r3, #0
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8001d14:	b590      	push	{r4, r7, lr}
 8001d16:	b0a1      	sub	sp, #132	@ 0x84
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
 8001d1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d101      	bne.n	8001d32 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8001d2e:	2302      	movs	r3, #2
 8001d30:	e0e7      	b.n	8001f02 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2201      	movs	r2, #1
 8001d36:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8001d3e:	2300      	movs	r3, #0
 8001d40:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d4a:	d102      	bne.n	8001d52 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8001d4c:	4b6f      	ldr	r3, [pc, #444]	@ (8001f0c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8001d4e:	60bb      	str	r3, [r7, #8]
 8001d50:	e009      	b.n	8001d66 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a6e      	ldr	r2, [pc, #440]	@ (8001f10 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d102      	bne.n	8001d62 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8001d5c:	4b6d      	ldr	r3, [pc, #436]	@ (8001f14 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8001d5e:	60bb      	str	r3, [r7, #8]
 8001d60:	e001      	b.n	8001d66 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8001d62:	2300      	movs	r3, #0
 8001d64:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d10b      	bne.n	8001d84 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d70:	f043 0220 	orr.w	r2, r3, #32
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e0be      	b.n	8001f02 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff ffb1 	bl	8001cee <LL_ADC_REG_IsConversionOngoing>
 8001d8c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7ff ffab 	bl	8001cee <LL_ADC_REG_IsConversionOngoing>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	f040 80a0 	bne.w	8001ee0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8001da0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	f040 809c 	bne.w	8001ee0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001db0:	d004      	beq.n	8001dbc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a55      	ldr	r2, [pc, #340]	@ (8001f0c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d101      	bne.n	8001dc0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8001dbc:	4b56      	ldr	r3, [pc, #344]	@ (8001f18 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8001dbe:	e000      	b.n	8001dc2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8001dc0:	4b56      	ldr	r3, [pc, #344]	@ (8001f1c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8001dc2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d04b      	beq.n	8001e64 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8001dcc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	6859      	ldr	r1, [r3, #4]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001dde:	035b      	lsls	r3, r3, #13
 8001de0:	430b      	orrs	r3, r1
 8001de2:	431a      	orrs	r2, r3
 8001de4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001de6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001df0:	d004      	beq.n	8001dfc <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a45      	ldr	r2, [pc, #276]	@ (8001f0c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d10f      	bne.n	8001e1c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8001dfc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001e00:	f7ff ff62 	bl	8001cc8 <LL_ADC_IsEnabled>
 8001e04:	4604      	mov	r4, r0
 8001e06:	4841      	ldr	r0, [pc, #260]	@ (8001f0c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8001e08:	f7ff ff5e 	bl	8001cc8 <LL_ADC_IsEnabled>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	4323      	orrs	r3, r4
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	bf0c      	ite	eq
 8001e14:	2301      	moveq	r3, #1
 8001e16:	2300      	movne	r3, #0
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	e012      	b.n	8001e42 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8001e1c:	483c      	ldr	r0, [pc, #240]	@ (8001f10 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8001e1e:	f7ff ff53 	bl	8001cc8 <LL_ADC_IsEnabled>
 8001e22:	4604      	mov	r4, r0
 8001e24:	483b      	ldr	r0, [pc, #236]	@ (8001f14 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8001e26:	f7ff ff4f 	bl	8001cc8 <LL_ADC_IsEnabled>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	431c      	orrs	r4, r3
 8001e2e:	483c      	ldr	r0, [pc, #240]	@ (8001f20 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8001e30:	f7ff ff4a 	bl	8001cc8 <LL_ADC_IsEnabled>
 8001e34:	4603      	mov	r3, r0
 8001e36:	4323      	orrs	r3, r4
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	bf0c      	ite	eq
 8001e3c:	2301      	moveq	r3, #1
 8001e3e:	2300      	movne	r3, #0
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d056      	beq.n	8001ef4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8001e46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001e4e:	f023 030f 	bic.w	r3, r3, #15
 8001e52:	683a      	ldr	r2, [r7, #0]
 8001e54:	6811      	ldr	r1, [r2, #0]
 8001e56:	683a      	ldr	r2, [r7, #0]
 8001e58:	6892      	ldr	r2, [r2, #8]
 8001e5a:	430a      	orrs	r2, r1
 8001e5c:	431a      	orrs	r2, r3
 8001e5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e60:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8001e62:	e047      	b.n	8001ef4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001e64:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001e6c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e6e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e78:	d004      	beq.n	8001e84 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a23      	ldr	r2, [pc, #140]	@ (8001f0c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d10f      	bne.n	8001ea4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8001e84:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001e88:	f7ff ff1e 	bl	8001cc8 <LL_ADC_IsEnabled>
 8001e8c:	4604      	mov	r4, r0
 8001e8e:	481f      	ldr	r0, [pc, #124]	@ (8001f0c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8001e90:	f7ff ff1a 	bl	8001cc8 <LL_ADC_IsEnabled>
 8001e94:	4603      	mov	r3, r0
 8001e96:	4323      	orrs	r3, r4
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	bf0c      	ite	eq
 8001e9c:	2301      	moveq	r3, #1
 8001e9e:	2300      	movne	r3, #0
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	e012      	b.n	8001eca <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8001ea4:	481a      	ldr	r0, [pc, #104]	@ (8001f10 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8001ea6:	f7ff ff0f 	bl	8001cc8 <LL_ADC_IsEnabled>
 8001eaa:	4604      	mov	r4, r0
 8001eac:	4819      	ldr	r0, [pc, #100]	@ (8001f14 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8001eae:	f7ff ff0b 	bl	8001cc8 <LL_ADC_IsEnabled>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	431c      	orrs	r4, r3
 8001eb6:	481a      	ldr	r0, [pc, #104]	@ (8001f20 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8001eb8:	f7ff ff06 	bl	8001cc8 <LL_ADC_IsEnabled>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	4323      	orrs	r3, r4
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	bf0c      	ite	eq
 8001ec4:	2301      	moveq	r3, #1
 8001ec6:	2300      	movne	r3, #0
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d012      	beq.n	8001ef4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8001ece:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001ed6:	f023 030f 	bic.w	r3, r3, #15
 8001eda:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001edc:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8001ede:	e009      	b.n	8001ef4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ee4:	f043 0220 	orr.w	r2, r3, #32
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8001ef2:	e000      	b.n	8001ef6 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8001ef4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8001efe:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3784      	adds	r7, #132	@ 0x84
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd90      	pop	{r4, r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	50000100 	.word	0x50000100
 8001f10:	50000400 	.word	0x50000400
 8001f14:	50000500 	.word	0x50000500
 8001f18:	50000300 	.word	0x50000300
 8001f1c:	50000700 	.word	0x50000700
 8001f20:	50000600 	.word	0x50000600

08001f24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b085      	sub	sp, #20
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f003 0307 	and.w	r3, r3, #7
 8001f32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f34:	4b0c      	ldr	r3, [pc, #48]	@ (8001f68 <__NVIC_SetPriorityGrouping+0x44>)
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f3a:	68ba      	ldr	r2, [r7, #8]
 8001f3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f40:	4013      	ands	r3, r2
 8001f42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f56:	4a04      	ldr	r2, [pc, #16]	@ (8001f68 <__NVIC_SetPriorityGrouping+0x44>)
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	60d3      	str	r3, [r2, #12]
}
 8001f5c:	bf00      	nop
 8001f5e:	3714      	adds	r7, #20
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr
 8001f68:	e000ed00 	.word	0xe000ed00

08001f6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f70:	4b04      	ldr	r3, [pc, #16]	@ (8001f84 <__NVIC_GetPriorityGrouping+0x18>)
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	0a1b      	lsrs	r3, r3, #8
 8001f76:	f003 0307 	and.w	r3, r3, #7
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr
 8001f84:	e000ed00 	.word	0xe000ed00

08001f88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	4603      	mov	r3, r0
 8001f90:	6039      	str	r1, [r7, #0]
 8001f92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	db0a      	blt.n	8001fb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	b2da      	uxtb	r2, r3
 8001fa0:	490c      	ldr	r1, [pc, #48]	@ (8001fd4 <__NVIC_SetPriority+0x4c>)
 8001fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa6:	0112      	lsls	r2, r2, #4
 8001fa8:	b2d2      	uxtb	r2, r2
 8001faa:	440b      	add	r3, r1
 8001fac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fb0:	e00a      	b.n	8001fc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	b2da      	uxtb	r2, r3
 8001fb6:	4908      	ldr	r1, [pc, #32]	@ (8001fd8 <__NVIC_SetPriority+0x50>)
 8001fb8:	79fb      	ldrb	r3, [r7, #7]
 8001fba:	f003 030f 	and.w	r3, r3, #15
 8001fbe:	3b04      	subs	r3, #4
 8001fc0:	0112      	lsls	r2, r2, #4
 8001fc2:	b2d2      	uxtb	r2, r2
 8001fc4:	440b      	add	r3, r1
 8001fc6:	761a      	strb	r2, [r3, #24]
}
 8001fc8:	bf00      	nop
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr
 8001fd4:	e000e100 	.word	0xe000e100
 8001fd8:	e000ed00 	.word	0xe000ed00

08001fdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b089      	sub	sp, #36	@ 0x24
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	60b9      	str	r1, [r7, #8]
 8001fe6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	f003 0307 	and.w	r3, r3, #7
 8001fee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ff0:	69fb      	ldr	r3, [r7, #28]
 8001ff2:	f1c3 0307 	rsb	r3, r3, #7
 8001ff6:	2b04      	cmp	r3, #4
 8001ff8:	bf28      	it	cs
 8001ffa:	2304      	movcs	r3, #4
 8001ffc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	3304      	adds	r3, #4
 8002002:	2b06      	cmp	r3, #6
 8002004:	d902      	bls.n	800200c <NVIC_EncodePriority+0x30>
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	3b03      	subs	r3, #3
 800200a:	e000      	b.n	800200e <NVIC_EncodePriority+0x32>
 800200c:	2300      	movs	r3, #0
 800200e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002010:	f04f 32ff 	mov.w	r2, #4294967295
 8002014:	69bb      	ldr	r3, [r7, #24]
 8002016:	fa02 f303 	lsl.w	r3, r2, r3
 800201a:	43da      	mvns	r2, r3
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	401a      	ands	r2, r3
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002024:	f04f 31ff 	mov.w	r1, #4294967295
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	fa01 f303 	lsl.w	r3, r1, r3
 800202e:	43d9      	mvns	r1, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002034:	4313      	orrs	r3, r2
         );
}
 8002036:	4618      	mov	r0, r3
 8002038:	3724      	adds	r7, #36	@ 0x24
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
	...

08002044 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	3b01      	subs	r3, #1
 8002050:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002054:	d301      	bcc.n	800205a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002056:	2301      	movs	r3, #1
 8002058:	e00f      	b.n	800207a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800205a:	4a0a      	ldr	r2, [pc, #40]	@ (8002084 <SysTick_Config+0x40>)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	3b01      	subs	r3, #1
 8002060:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002062:	210f      	movs	r1, #15
 8002064:	f04f 30ff 	mov.w	r0, #4294967295
 8002068:	f7ff ff8e 	bl	8001f88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800206c:	4b05      	ldr	r3, [pc, #20]	@ (8002084 <SysTick_Config+0x40>)
 800206e:	2200      	movs	r2, #0
 8002070:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002072:	4b04      	ldr	r3, [pc, #16]	@ (8002084 <SysTick_Config+0x40>)
 8002074:	2207      	movs	r2, #7
 8002076:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	e000e010 	.word	0xe000e010

08002088 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	f7ff ff47 	bl	8001f24 <__NVIC_SetPriorityGrouping>
}
 8002096:	bf00      	nop
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}

0800209e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	b086      	sub	sp, #24
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	4603      	mov	r3, r0
 80020a6:	60b9      	str	r1, [r7, #8]
 80020a8:	607a      	str	r2, [r7, #4]
 80020aa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80020ac:	f7ff ff5e 	bl	8001f6c <__NVIC_GetPriorityGrouping>
 80020b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	68b9      	ldr	r1, [r7, #8]
 80020b6:	6978      	ldr	r0, [r7, #20]
 80020b8:	f7ff ff90 	bl	8001fdc <NVIC_EncodePriority>
 80020bc:	4602      	mov	r2, r0
 80020be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020c2:	4611      	mov	r1, r2
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7ff ff5f 	bl	8001f88 <__NVIC_SetPriority>
}
 80020ca:	bf00      	nop
 80020cc:	3718      	adds	r7, #24
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}

080020d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	b082      	sub	sp, #8
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f7ff ffb2 	bl	8002044 <SysTick_Config>
 80020e0:	4603      	mov	r3, r0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
	...

080020ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b087      	sub	sp, #28
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80020f6:	2300      	movs	r3, #0
 80020f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80020fa:	e15a      	b.n	80023b2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	2101      	movs	r1, #1
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	fa01 f303 	lsl.w	r3, r1, r3
 8002108:	4013      	ands	r3, r2
 800210a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	2b00      	cmp	r3, #0
 8002110:	f000 814c 	beq.w	80023ac <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f003 0303 	and.w	r3, r3, #3
 800211c:	2b01      	cmp	r3, #1
 800211e:	d005      	beq.n	800212c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002128:	2b02      	cmp	r3, #2
 800212a:	d130      	bne.n	800218e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	2203      	movs	r2, #3
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	43db      	mvns	r3, r3
 800213e:	693a      	ldr	r2, [r7, #16]
 8002140:	4013      	ands	r3, r2
 8002142:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	68da      	ldr	r2, [r3, #12]
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	005b      	lsls	r3, r3, #1
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	693a      	ldr	r2, [r7, #16]
 8002152:	4313      	orrs	r3, r2
 8002154:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002162:	2201      	movs	r2, #1
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	fa02 f303 	lsl.w	r3, r2, r3
 800216a:	43db      	mvns	r3, r3
 800216c:	693a      	ldr	r2, [r7, #16]
 800216e:	4013      	ands	r3, r2
 8002170:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	091b      	lsrs	r3, r3, #4
 8002178:	f003 0201 	and.w	r2, r3, #1
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	fa02 f303 	lsl.w	r3, r2, r3
 8002182:	693a      	ldr	r2, [r7, #16]
 8002184:	4313      	orrs	r3, r2
 8002186:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	f003 0303 	and.w	r3, r3, #3
 8002196:	2b03      	cmp	r3, #3
 8002198:	d017      	beq.n	80021ca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	2203      	movs	r2, #3
 80021a6:	fa02 f303 	lsl.w	r3, r2, r3
 80021aa:	43db      	mvns	r3, r3
 80021ac:	693a      	ldr	r2, [r7, #16]
 80021ae:	4013      	ands	r3, r2
 80021b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	689a      	ldr	r2, [r3, #8]
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	005b      	lsls	r3, r3, #1
 80021ba:	fa02 f303 	lsl.w	r3, r2, r3
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	693a      	ldr	r2, [r7, #16]
 80021c8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	f003 0303 	and.w	r3, r3, #3
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d123      	bne.n	800221e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	08da      	lsrs	r2, r3, #3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	3208      	adds	r2, #8
 80021de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	f003 0307 	and.w	r3, r3, #7
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	220f      	movs	r2, #15
 80021ee:	fa02 f303 	lsl.w	r3, r2, r3
 80021f2:	43db      	mvns	r3, r3
 80021f4:	693a      	ldr	r2, [r7, #16]
 80021f6:	4013      	ands	r3, r2
 80021f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	691a      	ldr	r2, [r3, #16]
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	f003 0307 	and.w	r3, r3, #7
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	fa02 f303 	lsl.w	r3, r2, r3
 800220a:	693a      	ldr	r2, [r7, #16]
 800220c:	4313      	orrs	r3, r2
 800220e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	08da      	lsrs	r2, r3, #3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	3208      	adds	r2, #8
 8002218:	6939      	ldr	r1, [r7, #16]
 800221a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	005b      	lsls	r3, r3, #1
 8002228:	2203      	movs	r2, #3
 800222a:	fa02 f303 	lsl.w	r3, r2, r3
 800222e:	43db      	mvns	r3, r3
 8002230:	693a      	ldr	r2, [r7, #16]
 8002232:	4013      	ands	r3, r2
 8002234:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	f003 0203 	and.w	r2, r3, #3
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	fa02 f303 	lsl.w	r3, r2, r3
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	4313      	orrs	r3, r2
 800224a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	693a      	ldr	r2, [r7, #16]
 8002250:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800225a:	2b00      	cmp	r3, #0
 800225c:	f000 80a6 	beq.w	80023ac <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002260:	4b5b      	ldr	r3, [pc, #364]	@ (80023d0 <HAL_GPIO_Init+0x2e4>)
 8002262:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002264:	4a5a      	ldr	r2, [pc, #360]	@ (80023d0 <HAL_GPIO_Init+0x2e4>)
 8002266:	f043 0301 	orr.w	r3, r3, #1
 800226a:	6613      	str	r3, [r2, #96]	@ 0x60
 800226c:	4b58      	ldr	r3, [pc, #352]	@ (80023d0 <HAL_GPIO_Init+0x2e4>)
 800226e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002270:	f003 0301 	and.w	r3, r3, #1
 8002274:	60bb      	str	r3, [r7, #8]
 8002276:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002278:	4a56      	ldr	r2, [pc, #344]	@ (80023d4 <HAL_GPIO_Init+0x2e8>)
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	089b      	lsrs	r3, r3, #2
 800227e:	3302      	adds	r3, #2
 8002280:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002284:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	f003 0303 	and.w	r3, r3, #3
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	220f      	movs	r2, #15
 8002290:	fa02 f303 	lsl.w	r3, r2, r3
 8002294:	43db      	mvns	r3, r3
 8002296:	693a      	ldr	r2, [r7, #16]
 8002298:	4013      	ands	r3, r2
 800229a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80022a2:	d01f      	beq.n	80022e4 <HAL_GPIO_Init+0x1f8>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	4a4c      	ldr	r2, [pc, #304]	@ (80023d8 <HAL_GPIO_Init+0x2ec>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d019      	beq.n	80022e0 <HAL_GPIO_Init+0x1f4>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	4a4b      	ldr	r2, [pc, #300]	@ (80023dc <HAL_GPIO_Init+0x2f0>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d013      	beq.n	80022dc <HAL_GPIO_Init+0x1f0>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	4a4a      	ldr	r2, [pc, #296]	@ (80023e0 <HAL_GPIO_Init+0x2f4>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d00d      	beq.n	80022d8 <HAL_GPIO_Init+0x1ec>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	4a49      	ldr	r2, [pc, #292]	@ (80023e4 <HAL_GPIO_Init+0x2f8>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d007      	beq.n	80022d4 <HAL_GPIO_Init+0x1e8>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	4a48      	ldr	r2, [pc, #288]	@ (80023e8 <HAL_GPIO_Init+0x2fc>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d101      	bne.n	80022d0 <HAL_GPIO_Init+0x1e4>
 80022cc:	2305      	movs	r3, #5
 80022ce:	e00a      	b.n	80022e6 <HAL_GPIO_Init+0x1fa>
 80022d0:	2306      	movs	r3, #6
 80022d2:	e008      	b.n	80022e6 <HAL_GPIO_Init+0x1fa>
 80022d4:	2304      	movs	r3, #4
 80022d6:	e006      	b.n	80022e6 <HAL_GPIO_Init+0x1fa>
 80022d8:	2303      	movs	r3, #3
 80022da:	e004      	b.n	80022e6 <HAL_GPIO_Init+0x1fa>
 80022dc:	2302      	movs	r3, #2
 80022de:	e002      	b.n	80022e6 <HAL_GPIO_Init+0x1fa>
 80022e0:	2301      	movs	r3, #1
 80022e2:	e000      	b.n	80022e6 <HAL_GPIO_Init+0x1fa>
 80022e4:	2300      	movs	r3, #0
 80022e6:	697a      	ldr	r2, [r7, #20]
 80022e8:	f002 0203 	and.w	r2, r2, #3
 80022ec:	0092      	lsls	r2, r2, #2
 80022ee:	4093      	lsls	r3, r2
 80022f0:	693a      	ldr	r2, [r7, #16]
 80022f2:	4313      	orrs	r3, r2
 80022f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022f6:	4937      	ldr	r1, [pc, #220]	@ (80023d4 <HAL_GPIO_Init+0x2e8>)
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	089b      	lsrs	r3, r3, #2
 80022fc:	3302      	adds	r3, #2
 80022fe:	693a      	ldr	r2, [r7, #16]
 8002300:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002304:	4b39      	ldr	r3, [pc, #228]	@ (80023ec <HAL_GPIO_Init+0x300>)
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	43db      	mvns	r3, r3
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	4013      	ands	r3, r2
 8002312:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d003      	beq.n	8002328 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002320:	693a      	ldr	r2, [r7, #16]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	4313      	orrs	r3, r2
 8002326:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002328:	4a30      	ldr	r2, [pc, #192]	@ (80023ec <HAL_GPIO_Init+0x300>)
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800232e:	4b2f      	ldr	r3, [pc, #188]	@ (80023ec <HAL_GPIO_Init+0x300>)
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	43db      	mvns	r3, r3
 8002338:	693a      	ldr	r2, [r7, #16]
 800233a:	4013      	ands	r3, r2
 800233c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d003      	beq.n	8002352 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800234a:	693a      	ldr	r2, [r7, #16]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	4313      	orrs	r3, r2
 8002350:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002352:	4a26      	ldr	r2, [pc, #152]	@ (80023ec <HAL_GPIO_Init+0x300>)
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002358:	4b24      	ldr	r3, [pc, #144]	@ (80023ec <HAL_GPIO_Init+0x300>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	43db      	mvns	r3, r3
 8002362:	693a      	ldr	r2, [r7, #16]
 8002364:	4013      	ands	r3, r2
 8002366:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d003      	beq.n	800237c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002374:	693a      	ldr	r2, [r7, #16]
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	4313      	orrs	r3, r2
 800237a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800237c:	4a1b      	ldr	r2, [pc, #108]	@ (80023ec <HAL_GPIO_Init+0x300>)
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002382:	4b1a      	ldr	r3, [pc, #104]	@ (80023ec <HAL_GPIO_Init+0x300>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	43db      	mvns	r3, r3
 800238c:	693a      	ldr	r2, [r7, #16]
 800238e:	4013      	ands	r3, r2
 8002390:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d003      	beq.n	80023a6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80023a6:	4a11      	ldr	r2, [pc, #68]	@ (80023ec <HAL_GPIO_Init+0x300>)
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	3301      	adds	r3, #1
 80023b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	fa22 f303 	lsr.w	r3, r2, r3
 80023bc:	2b00      	cmp	r3, #0
 80023be:	f47f ae9d 	bne.w	80020fc <HAL_GPIO_Init+0x10>
  }
}
 80023c2:	bf00      	nop
 80023c4:	bf00      	nop
 80023c6:	371c      	adds	r7, #28
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr
 80023d0:	40021000 	.word	0x40021000
 80023d4:	40010000 	.word	0x40010000
 80023d8:	48000400 	.word	0x48000400
 80023dc:	48000800 	.word	0x48000800
 80023e0:	48000c00 	.word	0x48000c00
 80023e4:	48001000 	.word	0x48001000
 80023e8:	48001400 	.word	0x48001400
 80023ec:	40010400 	.word	0x40010400

080023f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	460b      	mov	r3, r1
 80023fa:	807b      	strh	r3, [r7, #2]
 80023fc:	4613      	mov	r3, r2
 80023fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002400:	787b      	ldrb	r3, [r7, #1]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d003      	beq.n	800240e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002406:	887a      	ldrh	r2, [r7, #2]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800240c:	e002      	b.n	8002414 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800240e:	887a      	ldrh	r2, [r7, #2]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002414:	bf00      	nop
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr

08002420 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002420:	b480      	push	{r7}
 8002422:	b085      	sub	sp, #20
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d141      	bne.n	80024b2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800242e:	4b4b      	ldr	r3, [pc, #300]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002436:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800243a:	d131      	bne.n	80024a0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800243c:	4b47      	ldr	r3, [pc, #284]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800243e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002442:	4a46      	ldr	r2, [pc, #280]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002444:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002448:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800244c:	4b43      	ldr	r3, [pc, #268]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002454:	4a41      	ldr	r2, [pc, #260]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002456:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800245a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800245c:	4b40      	ldr	r3, [pc, #256]	@ (8002560 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2232      	movs	r2, #50	@ 0x32
 8002462:	fb02 f303 	mul.w	r3, r2, r3
 8002466:	4a3f      	ldr	r2, [pc, #252]	@ (8002564 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002468:	fba2 2303 	umull	r2, r3, r2, r3
 800246c:	0c9b      	lsrs	r3, r3, #18
 800246e:	3301      	adds	r3, #1
 8002470:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002472:	e002      	b.n	800247a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	3b01      	subs	r3, #1
 8002478:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800247a:	4b38      	ldr	r3, [pc, #224]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800247c:	695b      	ldr	r3, [r3, #20]
 800247e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002482:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002486:	d102      	bne.n	800248e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d1f2      	bne.n	8002474 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800248e:	4b33      	ldr	r3, [pc, #204]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002490:	695b      	ldr	r3, [r3, #20]
 8002492:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002496:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800249a:	d158      	bne.n	800254e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800249c:	2303      	movs	r3, #3
 800249e:	e057      	b.n	8002550 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80024a0:	4b2e      	ldr	r3, [pc, #184]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024a6:	4a2d      	ldr	r2, [pc, #180]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80024ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80024b0:	e04d      	b.n	800254e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80024b8:	d141      	bne.n	800253e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80024ba:	4b28      	ldr	r3, [pc, #160]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80024c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024c6:	d131      	bne.n	800252c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80024c8:	4b24      	ldr	r3, [pc, #144]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024ce:	4a23      	ldr	r2, [pc, #140]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80024d8:	4b20      	ldr	r3, [pc, #128]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80024e0:	4a1e      	ldr	r2, [pc, #120]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80024e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80024e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002560 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2232      	movs	r2, #50	@ 0x32
 80024ee:	fb02 f303 	mul.w	r3, r2, r3
 80024f2:	4a1c      	ldr	r2, [pc, #112]	@ (8002564 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80024f4:	fba2 2303 	umull	r2, r3, r2, r3
 80024f8:	0c9b      	lsrs	r3, r3, #18
 80024fa:	3301      	adds	r3, #1
 80024fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80024fe:	e002      	b.n	8002506 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	3b01      	subs	r3, #1
 8002504:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002506:	4b15      	ldr	r3, [pc, #84]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002508:	695b      	ldr	r3, [r3, #20]
 800250a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800250e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002512:	d102      	bne.n	800251a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1f2      	bne.n	8002500 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800251a:	4b10      	ldr	r3, [pc, #64]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800251c:	695b      	ldr	r3, [r3, #20]
 800251e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002522:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002526:	d112      	bne.n	800254e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002528:	2303      	movs	r3, #3
 800252a:	e011      	b.n	8002550 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800252c:	4b0b      	ldr	r3, [pc, #44]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800252e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002532:	4a0a      	ldr	r2, [pc, #40]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002534:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002538:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800253c:	e007      	b.n	800254e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800253e:	4b07      	ldr	r3, [pc, #28]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002546:	4a05      	ldr	r2, [pc, #20]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002548:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800254c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800254e:	2300      	movs	r3, #0
}
 8002550:	4618      	mov	r0, r3
 8002552:	3714      	adds	r7, #20
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr
 800255c:	40007000 	.word	0x40007000
 8002560:	20000000 	.word	0x20000000
 8002564:	431bde83 	.word	0x431bde83

08002568 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800256c:	4b05      	ldr	r3, [pc, #20]	@ (8002584 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	4a04      	ldr	r2, [pc, #16]	@ (8002584 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002572:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002576:	6093      	str	r3, [r2, #8]
}
 8002578:	bf00      	nop
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	40007000 	.word	0x40007000

08002588 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b088      	sub	sp, #32
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d101      	bne.n	800259a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e2fe      	b.n	8002b98 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d075      	beq.n	8002692 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025a6:	4b97      	ldr	r3, [pc, #604]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	f003 030c 	and.w	r3, r3, #12
 80025ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025b0:	4b94      	ldr	r3, [pc, #592]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	f003 0303 	and.w	r3, r3, #3
 80025b8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	2b0c      	cmp	r3, #12
 80025be:	d102      	bne.n	80025c6 <HAL_RCC_OscConfig+0x3e>
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	2b03      	cmp	r3, #3
 80025c4:	d002      	beq.n	80025cc <HAL_RCC_OscConfig+0x44>
 80025c6:	69bb      	ldr	r3, [r7, #24]
 80025c8:	2b08      	cmp	r3, #8
 80025ca:	d10b      	bne.n	80025e4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025cc:	4b8d      	ldr	r3, [pc, #564]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d05b      	beq.n	8002690 <HAL_RCC_OscConfig+0x108>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d157      	bne.n	8002690 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e2d9      	b.n	8002b98 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025ec:	d106      	bne.n	80025fc <HAL_RCC_OscConfig+0x74>
 80025ee:	4b85      	ldr	r3, [pc, #532]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a84      	ldr	r2, [pc, #528]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 80025f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025f8:	6013      	str	r3, [r2, #0]
 80025fa:	e01d      	b.n	8002638 <HAL_RCC_OscConfig+0xb0>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002604:	d10c      	bne.n	8002620 <HAL_RCC_OscConfig+0x98>
 8002606:	4b7f      	ldr	r3, [pc, #508]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a7e      	ldr	r2, [pc, #504]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 800260c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002610:	6013      	str	r3, [r2, #0]
 8002612:	4b7c      	ldr	r3, [pc, #496]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a7b      	ldr	r2, [pc, #492]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 8002618:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800261c:	6013      	str	r3, [r2, #0]
 800261e:	e00b      	b.n	8002638 <HAL_RCC_OscConfig+0xb0>
 8002620:	4b78      	ldr	r3, [pc, #480]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a77      	ldr	r2, [pc, #476]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 8002626:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800262a:	6013      	str	r3, [r2, #0]
 800262c:	4b75      	ldr	r3, [pc, #468]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a74      	ldr	r2, [pc, #464]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 8002632:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002636:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d013      	beq.n	8002668 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002640:	f7fe f85e 	bl	8000700 <HAL_GetTick>
 8002644:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002646:	e008      	b.n	800265a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002648:	f7fe f85a 	bl	8000700 <HAL_GetTick>
 800264c:	4602      	mov	r2, r0
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	2b64      	cmp	r3, #100	@ 0x64
 8002654:	d901      	bls.n	800265a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e29e      	b.n	8002b98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800265a:	4b6a      	ldr	r3, [pc, #424]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002662:	2b00      	cmp	r3, #0
 8002664:	d0f0      	beq.n	8002648 <HAL_RCC_OscConfig+0xc0>
 8002666:	e014      	b.n	8002692 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002668:	f7fe f84a 	bl	8000700 <HAL_GetTick>
 800266c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800266e:	e008      	b.n	8002682 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002670:	f7fe f846 	bl	8000700 <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	2b64      	cmp	r3, #100	@ 0x64
 800267c:	d901      	bls.n	8002682 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e28a      	b.n	8002b98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002682:	4b60      	ldr	r3, [pc, #384]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d1f0      	bne.n	8002670 <HAL_RCC_OscConfig+0xe8>
 800268e:	e000      	b.n	8002692 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002690:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0302 	and.w	r3, r3, #2
 800269a:	2b00      	cmp	r3, #0
 800269c:	d075      	beq.n	800278a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800269e:	4b59      	ldr	r3, [pc, #356]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	f003 030c 	and.w	r3, r3, #12
 80026a6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026a8:	4b56      	ldr	r3, [pc, #344]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	f003 0303 	and.w	r3, r3, #3
 80026b0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	2b0c      	cmp	r3, #12
 80026b6:	d102      	bne.n	80026be <HAL_RCC_OscConfig+0x136>
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	d002      	beq.n	80026c4 <HAL_RCC_OscConfig+0x13c>
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	2b04      	cmp	r3, #4
 80026c2:	d11f      	bne.n	8002704 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026c4:	4b4f      	ldr	r3, [pc, #316]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d005      	beq.n	80026dc <HAL_RCC_OscConfig+0x154>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d101      	bne.n	80026dc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e25d      	b.n	8002b98 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026dc:	4b49      	ldr	r3, [pc, #292]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	691b      	ldr	r3, [r3, #16]
 80026e8:	061b      	lsls	r3, r3, #24
 80026ea:	4946      	ldr	r1, [pc, #280]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 80026ec:	4313      	orrs	r3, r2
 80026ee:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80026f0:	4b45      	ldr	r3, [pc, #276]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4618      	mov	r0, r3
 80026f6:	f7fd ffb7 	bl	8000668 <HAL_InitTick>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d043      	beq.n	8002788 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e249      	b.n	8002b98 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d023      	beq.n	8002754 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800270c:	4b3d      	ldr	r3, [pc, #244]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a3c      	ldr	r2, [pc, #240]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 8002712:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002716:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002718:	f7fd fff2 	bl	8000700 <HAL_GetTick>
 800271c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800271e:	e008      	b.n	8002732 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002720:	f7fd ffee 	bl	8000700 <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	2b02      	cmp	r3, #2
 800272c:	d901      	bls.n	8002732 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e232      	b.n	8002b98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002732:	4b34      	ldr	r3, [pc, #208]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800273a:	2b00      	cmp	r3, #0
 800273c:	d0f0      	beq.n	8002720 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800273e:	4b31      	ldr	r3, [pc, #196]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	691b      	ldr	r3, [r3, #16]
 800274a:	061b      	lsls	r3, r3, #24
 800274c:	492d      	ldr	r1, [pc, #180]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 800274e:	4313      	orrs	r3, r2
 8002750:	604b      	str	r3, [r1, #4]
 8002752:	e01a      	b.n	800278a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002754:	4b2b      	ldr	r3, [pc, #172]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a2a      	ldr	r2, [pc, #168]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 800275a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800275e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002760:	f7fd ffce 	bl	8000700 <HAL_GetTick>
 8002764:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002766:	e008      	b.n	800277a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002768:	f7fd ffca 	bl	8000700 <HAL_GetTick>
 800276c:	4602      	mov	r2, r0
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	2b02      	cmp	r3, #2
 8002774:	d901      	bls.n	800277a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e20e      	b.n	8002b98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800277a:	4b22      	ldr	r3, [pc, #136]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002782:	2b00      	cmp	r3, #0
 8002784:	d1f0      	bne.n	8002768 <HAL_RCC_OscConfig+0x1e0>
 8002786:	e000      	b.n	800278a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002788:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0308 	and.w	r3, r3, #8
 8002792:	2b00      	cmp	r3, #0
 8002794:	d041      	beq.n	800281a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	695b      	ldr	r3, [r3, #20]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d01c      	beq.n	80027d8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800279e:	4b19      	ldr	r3, [pc, #100]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 80027a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027a4:	4a17      	ldr	r2, [pc, #92]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 80027a6:	f043 0301 	orr.w	r3, r3, #1
 80027aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ae:	f7fd ffa7 	bl	8000700 <HAL_GetTick>
 80027b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027b4:	e008      	b.n	80027c8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027b6:	f7fd ffa3 	bl	8000700 <HAL_GetTick>
 80027ba:	4602      	mov	r2, r0
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d901      	bls.n	80027c8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e1e7      	b.n	8002b98 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 80027ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027ce:	f003 0302 	and.w	r3, r3, #2
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d0ef      	beq.n	80027b6 <HAL_RCC_OscConfig+0x22e>
 80027d6:	e020      	b.n	800281a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027d8:	4b0a      	ldr	r3, [pc, #40]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 80027da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027de:	4a09      	ldr	r2, [pc, #36]	@ (8002804 <HAL_RCC_OscConfig+0x27c>)
 80027e0:	f023 0301 	bic.w	r3, r3, #1
 80027e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027e8:	f7fd ff8a 	bl	8000700 <HAL_GetTick>
 80027ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027ee:	e00d      	b.n	800280c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027f0:	f7fd ff86 	bl	8000700 <HAL_GetTick>
 80027f4:	4602      	mov	r2, r0
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d906      	bls.n	800280c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80027fe:	2303      	movs	r3, #3
 8002800:	e1ca      	b.n	8002b98 <HAL_RCC_OscConfig+0x610>
 8002802:	bf00      	nop
 8002804:	40021000 	.word	0x40021000
 8002808:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800280c:	4b8c      	ldr	r3, [pc, #560]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 800280e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002812:	f003 0302 	and.w	r3, r3, #2
 8002816:	2b00      	cmp	r3, #0
 8002818:	d1ea      	bne.n	80027f0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 0304 	and.w	r3, r3, #4
 8002822:	2b00      	cmp	r3, #0
 8002824:	f000 80a6 	beq.w	8002974 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002828:	2300      	movs	r3, #0
 800282a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800282c:	4b84      	ldr	r3, [pc, #528]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 800282e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002830:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d101      	bne.n	800283c <HAL_RCC_OscConfig+0x2b4>
 8002838:	2301      	movs	r3, #1
 800283a:	e000      	b.n	800283e <HAL_RCC_OscConfig+0x2b6>
 800283c:	2300      	movs	r3, #0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d00d      	beq.n	800285e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002842:	4b7f      	ldr	r3, [pc, #508]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 8002844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002846:	4a7e      	ldr	r2, [pc, #504]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 8002848:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800284c:	6593      	str	r3, [r2, #88]	@ 0x58
 800284e:	4b7c      	ldr	r3, [pc, #496]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 8002850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002852:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002856:	60fb      	str	r3, [r7, #12]
 8002858:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800285a:	2301      	movs	r3, #1
 800285c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800285e:	4b79      	ldr	r3, [pc, #484]	@ (8002a44 <HAL_RCC_OscConfig+0x4bc>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002866:	2b00      	cmp	r3, #0
 8002868:	d118      	bne.n	800289c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800286a:	4b76      	ldr	r3, [pc, #472]	@ (8002a44 <HAL_RCC_OscConfig+0x4bc>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a75      	ldr	r2, [pc, #468]	@ (8002a44 <HAL_RCC_OscConfig+0x4bc>)
 8002870:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002874:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002876:	f7fd ff43 	bl	8000700 <HAL_GetTick>
 800287a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800287c:	e008      	b.n	8002890 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800287e:	f7fd ff3f 	bl	8000700 <HAL_GetTick>
 8002882:	4602      	mov	r2, r0
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	2b02      	cmp	r3, #2
 800288a:	d901      	bls.n	8002890 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800288c:	2303      	movs	r3, #3
 800288e:	e183      	b.n	8002b98 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002890:	4b6c      	ldr	r3, [pc, #432]	@ (8002a44 <HAL_RCC_OscConfig+0x4bc>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002898:	2b00      	cmp	r3, #0
 800289a:	d0f0      	beq.n	800287e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d108      	bne.n	80028b6 <HAL_RCC_OscConfig+0x32e>
 80028a4:	4b66      	ldr	r3, [pc, #408]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 80028a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028aa:	4a65      	ldr	r2, [pc, #404]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 80028ac:	f043 0301 	orr.w	r3, r3, #1
 80028b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028b4:	e024      	b.n	8002900 <HAL_RCC_OscConfig+0x378>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	2b05      	cmp	r3, #5
 80028bc:	d110      	bne.n	80028e0 <HAL_RCC_OscConfig+0x358>
 80028be:	4b60      	ldr	r3, [pc, #384]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 80028c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028c4:	4a5e      	ldr	r2, [pc, #376]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 80028c6:	f043 0304 	orr.w	r3, r3, #4
 80028ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028ce:	4b5c      	ldr	r3, [pc, #368]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 80028d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028d4:	4a5a      	ldr	r2, [pc, #360]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 80028d6:	f043 0301 	orr.w	r3, r3, #1
 80028da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028de:	e00f      	b.n	8002900 <HAL_RCC_OscConfig+0x378>
 80028e0:	4b57      	ldr	r3, [pc, #348]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 80028e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028e6:	4a56      	ldr	r2, [pc, #344]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 80028e8:	f023 0301 	bic.w	r3, r3, #1
 80028ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028f0:	4b53      	ldr	r3, [pc, #332]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 80028f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028f6:	4a52      	ldr	r2, [pc, #328]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 80028f8:	f023 0304 	bic.w	r3, r3, #4
 80028fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d016      	beq.n	8002936 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002908:	f7fd fefa 	bl	8000700 <HAL_GetTick>
 800290c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800290e:	e00a      	b.n	8002926 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002910:	f7fd fef6 	bl	8000700 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800291e:	4293      	cmp	r3, r2
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e138      	b.n	8002b98 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002926:	4b46      	ldr	r3, [pc, #280]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 8002928:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800292c:	f003 0302 	and.w	r3, r3, #2
 8002930:	2b00      	cmp	r3, #0
 8002932:	d0ed      	beq.n	8002910 <HAL_RCC_OscConfig+0x388>
 8002934:	e015      	b.n	8002962 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002936:	f7fd fee3 	bl	8000700 <HAL_GetTick>
 800293a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800293c:	e00a      	b.n	8002954 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800293e:	f7fd fedf 	bl	8000700 <HAL_GetTick>
 8002942:	4602      	mov	r2, r0
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	1ad3      	subs	r3, r2, r3
 8002948:	f241 3288 	movw	r2, #5000	@ 0x1388
 800294c:	4293      	cmp	r3, r2
 800294e:	d901      	bls.n	8002954 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e121      	b.n	8002b98 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002954:	4b3a      	ldr	r3, [pc, #232]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 8002956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800295a:	f003 0302 	and.w	r3, r3, #2
 800295e:	2b00      	cmp	r3, #0
 8002960:	d1ed      	bne.n	800293e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002962:	7ffb      	ldrb	r3, [r7, #31]
 8002964:	2b01      	cmp	r3, #1
 8002966:	d105      	bne.n	8002974 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002968:	4b35      	ldr	r3, [pc, #212]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 800296a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800296c:	4a34      	ldr	r2, [pc, #208]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 800296e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002972:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0320 	and.w	r3, r3, #32
 800297c:	2b00      	cmp	r3, #0
 800297e:	d03c      	beq.n	80029fa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	699b      	ldr	r3, [r3, #24]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d01c      	beq.n	80029c2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002988:	4b2d      	ldr	r3, [pc, #180]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 800298a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800298e:	4a2c      	ldr	r2, [pc, #176]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 8002990:	f043 0301 	orr.w	r3, r3, #1
 8002994:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002998:	f7fd feb2 	bl	8000700 <HAL_GetTick>
 800299c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800299e:	e008      	b.n	80029b2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029a0:	f7fd feae 	bl	8000700 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d901      	bls.n	80029b2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e0f2      	b.n	8002b98 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80029b2:	4b23      	ldr	r3, [pc, #140]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 80029b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80029b8:	f003 0302 	and.w	r3, r3, #2
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d0ef      	beq.n	80029a0 <HAL_RCC_OscConfig+0x418>
 80029c0:	e01b      	b.n	80029fa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80029c2:	4b1f      	ldr	r3, [pc, #124]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 80029c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80029c8:	4a1d      	ldr	r2, [pc, #116]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 80029ca:	f023 0301 	bic.w	r3, r3, #1
 80029ce:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029d2:	f7fd fe95 	bl	8000700 <HAL_GetTick>
 80029d6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80029d8:	e008      	b.n	80029ec <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029da:	f7fd fe91 	bl	8000700 <HAL_GetTick>
 80029de:	4602      	mov	r2, r0
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	1ad3      	subs	r3, r2, r3
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d901      	bls.n	80029ec <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80029e8:	2303      	movs	r3, #3
 80029ea:	e0d5      	b.n	8002b98 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80029ec:	4b14      	ldr	r3, [pc, #80]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 80029ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80029f2:	f003 0302 	and.w	r3, r3, #2
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d1ef      	bne.n	80029da <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	69db      	ldr	r3, [r3, #28]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	f000 80c9 	beq.w	8002b96 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a04:	4b0e      	ldr	r3, [pc, #56]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f003 030c 	and.w	r3, r3, #12
 8002a0c:	2b0c      	cmp	r3, #12
 8002a0e:	f000 8083 	beq.w	8002b18 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	69db      	ldr	r3, [r3, #28]
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	d15e      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a1a:	4b09      	ldr	r3, [pc, #36]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a08      	ldr	r2, [pc, #32]	@ (8002a40 <HAL_RCC_OscConfig+0x4b8>)
 8002a20:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a26:	f7fd fe6b 	bl	8000700 <HAL_GetTick>
 8002a2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a2c:	e00c      	b.n	8002a48 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a2e:	f7fd fe67 	bl	8000700 <HAL_GetTick>
 8002a32:	4602      	mov	r2, r0
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	1ad3      	subs	r3, r2, r3
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	d905      	bls.n	8002a48 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002a3c:	2303      	movs	r3, #3
 8002a3e:	e0ab      	b.n	8002b98 <HAL_RCC_OscConfig+0x610>
 8002a40:	40021000 	.word	0x40021000
 8002a44:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a48:	4b55      	ldr	r3, [pc, #340]	@ (8002ba0 <HAL_RCC_OscConfig+0x618>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d1ec      	bne.n	8002a2e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a54:	4b52      	ldr	r3, [pc, #328]	@ (8002ba0 <HAL_RCC_OscConfig+0x618>)
 8002a56:	68da      	ldr	r2, [r3, #12]
 8002a58:	4b52      	ldr	r3, [pc, #328]	@ (8002ba4 <HAL_RCC_OscConfig+0x61c>)
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	6a11      	ldr	r1, [r2, #32]
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a64:	3a01      	subs	r2, #1
 8002a66:	0112      	lsls	r2, r2, #4
 8002a68:	4311      	orrs	r1, r2
 8002a6a:	687a      	ldr	r2, [r7, #4]
 8002a6c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002a6e:	0212      	lsls	r2, r2, #8
 8002a70:	4311      	orrs	r1, r2
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002a76:	0852      	lsrs	r2, r2, #1
 8002a78:	3a01      	subs	r2, #1
 8002a7a:	0552      	lsls	r2, r2, #21
 8002a7c:	4311      	orrs	r1, r2
 8002a7e:	687a      	ldr	r2, [r7, #4]
 8002a80:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002a82:	0852      	lsrs	r2, r2, #1
 8002a84:	3a01      	subs	r2, #1
 8002a86:	0652      	lsls	r2, r2, #25
 8002a88:	4311      	orrs	r1, r2
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002a8e:	06d2      	lsls	r2, r2, #27
 8002a90:	430a      	orrs	r2, r1
 8002a92:	4943      	ldr	r1, [pc, #268]	@ (8002ba0 <HAL_RCC_OscConfig+0x618>)
 8002a94:	4313      	orrs	r3, r2
 8002a96:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a98:	4b41      	ldr	r3, [pc, #260]	@ (8002ba0 <HAL_RCC_OscConfig+0x618>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a40      	ldr	r2, [pc, #256]	@ (8002ba0 <HAL_RCC_OscConfig+0x618>)
 8002a9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002aa2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002aa4:	4b3e      	ldr	r3, [pc, #248]	@ (8002ba0 <HAL_RCC_OscConfig+0x618>)
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	4a3d      	ldr	r2, [pc, #244]	@ (8002ba0 <HAL_RCC_OscConfig+0x618>)
 8002aaa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002aae:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab0:	f7fd fe26 	bl	8000700 <HAL_GetTick>
 8002ab4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ab6:	e008      	b.n	8002aca <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ab8:	f7fd fe22 	bl	8000700 <HAL_GetTick>
 8002abc:	4602      	mov	r2, r0
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d901      	bls.n	8002aca <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	e066      	b.n	8002b98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002aca:	4b35      	ldr	r3, [pc, #212]	@ (8002ba0 <HAL_RCC_OscConfig+0x618>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d0f0      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x530>
 8002ad6:	e05e      	b.n	8002b96 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ad8:	4b31      	ldr	r3, [pc, #196]	@ (8002ba0 <HAL_RCC_OscConfig+0x618>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a30      	ldr	r2, [pc, #192]	@ (8002ba0 <HAL_RCC_OscConfig+0x618>)
 8002ade:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ae2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ae4:	f7fd fe0c 	bl	8000700 <HAL_GetTick>
 8002ae8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002aea:	e008      	b.n	8002afe <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aec:	f7fd fe08 	bl	8000700 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e04c      	b.n	8002b98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002afe:	4b28      	ldr	r3, [pc, #160]	@ (8002ba0 <HAL_RCC_OscConfig+0x618>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d1f0      	bne.n	8002aec <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002b0a:	4b25      	ldr	r3, [pc, #148]	@ (8002ba0 <HAL_RCC_OscConfig+0x618>)
 8002b0c:	68da      	ldr	r2, [r3, #12]
 8002b0e:	4924      	ldr	r1, [pc, #144]	@ (8002ba0 <HAL_RCC_OscConfig+0x618>)
 8002b10:	4b25      	ldr	r3, [pc, #148]	@ (8002ba8 <HAL_RCC_OscConfig+0x620>)
 8002b12:	4013      	ands	r3, r2
 8002b14:	60cb      	str	r3, [r1, #12]
 8002b16:	e03e      	b.n	8002b96 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	69db      	ldr	r3, [r3, #28]
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d101      	bne.n	8002b24 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e039      	b.n	8002b98 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002b24:	4b1e      	ldr	r3, [pc, #120]	@ (8002ba0 <HAL_RCC_OscConfig+0x618>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	f003 0203 	and.w	r2, r3, #3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6a1b      	ldr	r3, [r3, #32]
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d12c      	bne.n	8002b92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b42:	3b01      	subs	r3, #1
 8002b44:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d123      	bne.n	8002b92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b54:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d11b      	bne.n	8002b92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b64:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d113      	bne.n	8002b92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b74:	085b      	lsrs	r3, r3, #1
 8002b76:	3b01      	subs	r3, #1
 8002b78:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d109      	bne.n	8002b92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b88:	085b      	lsrs	r3, r3, #1
 8002b8a:	3b01      	subs	r3, #1
 8002b8c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	d001      	beq.n	8002b96 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e000      	b.n	8002b98 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002b96:	2300      	movs	r3, #0
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3720      	adds	r7, #32
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	40021000 	.word	0x40021000
 8002ba4:	019f800c 	.word	0x019f800c
 8002ba8:	feeefffc 	.word	0xfeeefffc

08002bac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b086      	sub	sp, #24
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d101      	bne.n	8002bc4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e11e      	b.n	8002e02 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002bc4:	4b91      	ldr	r3, [pc, #580]	@ (8002e0c <HAL_RCC_ClockConfig+0x260>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 030f 	and.w	r3, r3, #15
 8002bcc:	683a      	ldr	r2, [r7, #0]
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d910      	bls.n	8002bf4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bd2:	4b8e      	ldr	r3, [pc, #568]	@ (8002e0c <HAL_RCC_ClockConfig+0x260>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f023 020f 	bic.w	r2, r3, #15
 8002bda:	498c      	ldr	r1, [pc, #560]	@ (8002e0c <HAL_RCC_ClockConfig+0x260>)
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	4313      	orrs	r3, r2
 8002be0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002be2:	4b8a      	ldr	r3, [pc, #552]	@ (8002e0c <HAL_RCC_ClockConfig+0x260>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 030f 	and.w	r3, r3, #15
 8002bea:	683a      	ldr	r2, [r7, #0]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d001      	beq.n	8002bf4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e106      	b.n	8002e02 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 0301 	and.w	r3, r3, #1
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d073      	beq.n	8002ce8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	2b03      	cmp	r3, #3
 8002c06:	d129      	bne.n	8002c5c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c08:	4b81      	ldr	r3, [pc, #516]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d101      	bne.n	8002c18 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e0f4      	b.n	8002e02 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002c18:	f000 f966 	bl	8002ee8 <RCC_GetSysClockFreqFromPLLSource>
 8002c1c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	4a7c      	ldr	r2, [pc, #496]	@ (8002e14 <HAL_RCC_ClockConfig+0x268>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d93f      	bls.n	8002ca6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002c26:	4b7a      	ldr	r3, [pc, #488]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d009      	beq.n	8002c46 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d033      	beq.n	8002ca6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d12f      	bne.n	8002ca6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002c46:	4b72      	ldr	r3, [pc, #456]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c4e:	4a70      	ldr	r2, [pc, #448]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002c50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c54:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002c56:	2380      	movs	r3, #128	@ 0x80
 8002c58:	617b      	str	r3, [r7, #20]
 8002c5a:	e024      	b.n	8002ca6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	2b02      	cmp	r3, #2
 8002c62:	d107      	bne.n	8002c74 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c64:	4b6a      	ldr	r3, [pc, #424]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d109      	bne.n	8002c84 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e0c6      	b.n	8002e02 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c74:	4b66      	ldr	r3, [pc, #408]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d101      	bne.n	8002c84 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e0be      	b.n	8002e02 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002c84:	f000 f8ce 	bl	8002e24 <HAL_RCC_GetSysClockFreq>
 8002c88:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	4a61      	ldr	r2, [pc, #388]	@ (8002e14 <HAL_RCC_ClockConfig+0x268>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d909      	bls.n	8002ca6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002c92:	4b5f      	ldr	r3, [pc, #380]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c9a:	4a5d      	ldr	r2, [pc, #372]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002c9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ca0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002ca2:	2380      	movs	r3, #128	@ 0x80
 8002ca4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ca6:	4b5a      	ldr	r3, [pc, #360]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	f023 0203 	bic.w	r2, r3, #3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	4957      	ldr	r1, [pc, #348]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cb8:	f7fd fd22 	bl	8000700 <HAL_GetTick>
 8002cbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cbe:	e00a      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cc0:	f7fd fd1e 	bl	8000700 <HAL_GetTick>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e095      	b.n	8002e02 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cd6:	4b4e      	ldr	r3, [pc, #312]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	f003 020c 	and.w	r2, r3, #12
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d1eb      	bne.n	8002cc0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0302 	and.w	r3, r3, #2
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d023      	beq.n	8002d3c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0304 	and.w	r3, r3, #4
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d005      	beq.n	8002d0c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d00:	4b43      	ldr	r3, [pc, #268]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	4a42      	ldr	r2, [pc, #264]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002d06:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002d0a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 0308 	and.w	r3, r3, #8
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d007      	beq.n	8002d28 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002d18:	4b3d      	ldr	r3, [pc, #244]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002d20:	4a3b      	ldr	r2, [pc, #236]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002d22:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002d26:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d28:	4b39      	ldr	r3, [pc, #228]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	4936      	ldr	r1, [pc, #216]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002d36:	4313      	orrs	r3, r2
 8002d38:	608b      	str	r3, [r1, #8]
 8002d3a:	e008      	b.n	8002d4e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	2b80      	cmp	r3, #128	@ 0x80
 8002d40:	d105      	bne.n	8002d4e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002d42:	4b33      	ldr	r3, [pc, #204]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	4a32      	ldr	r2, [pc, #200]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002d48:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002d4c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d4e:	4b2f      	ldr	r3, [pc, #188]	@ (8002e0c <HAL_RCC_ClockConfig+0x260>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 030f 	and.w	r3, r3, #15
 8002d56:	683a      	ldr	r2, [r7, #0]
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d21d      	bcs.n	8002d98 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d5c:	4b2b      	ldr	r3, [pc, #172]	@ (8002e0c <HAL_RCC_ClockConfig+0x260>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f023 020f 	bic.w	r2, r3, #15
 8002d64:	4929      	ldr	r1, [pc, #164]	@ (8002e0c <HAL_RCC_ClockConfig+0x260>)
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d6c:	f7fd fcc8 	bl	8000700 <HAL_GetTick>
 8002d70:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d72:	e00a      	b.n	8002d8a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d74:	f7fd fcc4 	bl	8000700 <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d901      	bls.n	8002d8a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e03b      	b.n	8002e02 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d8a:	4b20      	ldr	r3, [pc, #128]	@ (8002e0c <HAL_RCC_ClockConfig+0x260>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 030f 	and.w	r3, r3, #15
 8002d92:	683a      	ldr	r2, [r7, #0]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d1ed      	bne.n	8002d74 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0304 	and.w	r3, r3, #4
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d008      	beq.n	8002db6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002da4:	4b1a      	ldr	r3, [pc, #104]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	4917      	ldr	r1, [pc, #92]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 0308 	and.w	r3, r3, #8
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d009      	beq.n	8002dd6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002dc2:	4b13      	ldr	r3, [pc, #76]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	691b      	ldr	r3, [r3, #16]
 8002dce:	00db      	lsls	r3, r3, #3
 8002dd0:	490f      	ldr	r1, [pc, #60]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002dd6:	f000 f825 	bl	8002e24 <HAL_RCC_GetSysClockFreq>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	4b0c      	ldr	r3, [pc, #48]	@ (8002e10 <HAL_RCC_ClockConfig+0x264>)
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	091b      	lsrs	r3, r3, #4
 8002de2:	f003 030f 	and.w	r3, r3, #15
 8002de6:	490c      	ldr	r1, [pc, #48]	@ (8002e18 <HAL_RCC_ClockConfig+0x26c>)
 8002de8:	5ccb      	ldrb	r3, [r1, r3]
 8002dea:	f003 031f 	and.w	r3, r3, #31
 8002dee:	fa22 f303 	lsr.w	r3, r2, r3
 8002df2:	4a0a      	ldr	r2, [pc, #40]	@ (8002e1c <HAL_RCC_ClockConfig+0x270>)
 8002df4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002df6:	4b0a      	ldr	r3, [pc, #40]	@ (8002e20 <HAL_RCC_ClockConfig+0x274>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7fd fc34 	bl	8000668 <HAL_InitTick>
 8002e00:	4603      	mov	r3, r0
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3718      	adds	r7, #24
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	40022000 	.word	0x40022000
 8002e10:	40021000 	.word	0x40021000
 8002e14:	04c4b400 	.word	0x04c4b400
 8002e18:	08003480 	.word	0x08003480
 8002e1c:	20000000 	.word	0x20000000
 8002e20:	20000004 	.word	0x20000004

08002e24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b087      	sub	sp, #28
 8002e28:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002e2a:	4b2c      	ldr	r3, [pc, #176]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f003 030c 	and.w	r3, r3, #12
 8002e32:	2b04      	cmp	r3, #4
 8002e34:	d102      	bne.n	8002e3c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002e36:	4b2a      	ldr	r3, [pc, #168]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002e38:	613b      	str	r3, [r7, #16]
 8002e3a:	e047      	b.n	8002ecc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002e3c:	4b27      	ldr	r3, [pc, #156]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f003 030c 	and.w	r3, r3, #12
 8002e44:	2b08      	cmp	r3, #8
 8002e46:	d102      	bne.n	8002e4e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002e48:	4b26      	ldr	r3, [pc, #152]	@ (8002ee4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002e4a:	613b      	str	r3, [r7, #16]
 8002e4c:	e03e      	b.n	8002ecc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002e4e:	4b23      	ldr	r3, [pc, #140]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	f003 030c 	and.w	r3, r3, #12
 8002e56:	2b0c      	cmp	r3, #12
 8002e58:	d136      	bne.n	8002ec8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002e5a:	4b20      	ldr	r3, [pc, #128]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	f003 0303 	and.w	r3, r3, #3
 8002e62:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e64:	4b1d      	ldr	r3, [pc, #116]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	091b      	lsrs	r3, r3, #4
 8002e6a:	f003 030f 	and.w	r3, r3, #15
 8002e6e:	3301      	adds	r3, #1
 8002e70:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2b03      	cmp	r3, #3
 8002e76:	d10c      	bne.n	8002e92 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e78:	4a1a      	ldr	r2, [pc, #104]	@ (8002ee4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e80:	4a16      	ldr	r2, [pc, #88]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e82:	68d2      	ldr	r2, [r2, #12]
 8002e84:	0a12      	lsrs	r2, r2, #8
 8002e86:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002e8a:	fb02 f303 	mul.w	r3, r2, r3
 8002e8e:	617b      	str	r3, [r7, #20]
      break;
 8002e90:	e00c      	b.n	8002eac <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e92:	4a13      	ldr	r2, [pc, #76]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e9a:	4a10      	ldr	r2, [pc, #64]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e9c:	68d2      	ldr	r2, [r2, #12]
 8002e9e:	0a12      	lsrs	r2, r2, #8
 8002ea0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002ea4:	fb02 f303 	mul.w	r3, r2, r3
 8002ea8:	617b      	str	r3, [r7, #20]
      break;
 8002eaa:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002eac:	4b0b      	ldr	r3, [pc, #44]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	0e5b      	lsrs	r3, r3, #25
 8002eb2:	f003 0303 	and.w	r3, r3, #3
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002ebc:	697a      	ldr	r2, [r7, #20]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ec4:	613b      	str	r3, [r7, #16]
 8002ec6:	e001      	b.n	8002ecc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002ecc:	693b      	ldr	r3, [r7, #16]
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	371c      	adds	r7, #28
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop
 8002edc:	40021000 	.word	0x40021000
 8002ee0:	00f42400 	.word	0x00f42400
 8002ee4:	007a1200 	.word	0x007a1200

08002ee8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b087      	sub	sp, #28
 8002eec:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002eee:	4b1e      	ldr	r3, [pc, #120]	@ (8002f68 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	f003 0303 	and.w	r3, r3, #3
 8002ef6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8002f68 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	091b      	lsrs	r3, r3, #4
 8002efe:	f003 030f 	and.w	r3, r3, #15
 8002f02:	3301      	adds	r3, #1
 8002f04:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	2b03      	cmp	r3, #3
 8002f0a:	d10c      	bne.n	8002f26 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f0c:	4a17      	ldr	r2, [pc, #92]	@ (8002f6c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f14:	4a14      	ldr	r2, [pc, #80]	@ (8002f68 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f16:	68d2      	ldr	r2, [r2, #12]
 8002f18:	0a12      	lsrs	r2, r2, #8
 8002f1a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002f1e:	fb02 f303 	mul.w	r3, r2, r3
 8002f22:	617b      	str	r3, [r7, #20]
    break;
 8002f24:	e00c      	b.n	8002f40 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f26:	4a12      	ldr	r2, [pc, #72]	@ (8002f70 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f2e:	4a0e      	ldr	r2, [pc, #56]	@ (8002f68 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f30:	68d2      	ldr	r2, [r2, #12]
 8002f32:	0a12      	lsrs	r2, r2, #8
 8002f34:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002f38:	fb02 f303 	mul.w	r3, r2, r3
 8002f3c:	617b      	str	r3, [r7, #20]
    break;
 8002f3e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f40:	4b09      	ldr	r3, [pc, #36]	@ (8002f68 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	0e5b      	lsrs	r3, r3, #25
 8002f46:	f003 0303 	and.w	r3, r3, #3
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002f50:	697a      	ldr	r2, [r7, #20]
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f58:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002f5a:	687b      	ldr	r3, [r7, #4]
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	371c      	adds	r7, #28
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr
 8002f68:	40021000 	.word	0x40021000
 8002f6c:	007a1200 	.word	0x007a1200
 8002f70:	00f42400 	.word	0x00f42400

08002f74 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b086      	sub	sp, #24
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002f80:	2300      	movs	r3, #0
 8002f82:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f000 8098 	beq.w	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f92:	2300      	movs	r3, #0
 8002f94:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f96:	4b43      	ldr	r3, [pc, #268]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d10d      	bne.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fa2:	4b40      	ldr	r3, [pc, #256]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fa6:	4a3f      	ldr	r2, [pc, #252]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fa8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fac:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fae:	4b3d      	ldr	r3, [pc, #244]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fb6:	60bb      	str	r3, [r7, #8]
 8002fb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fbe:	4b3a      	ldr	r3, [pc, #232]	@ (80030a8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a39      	ldr	r2, [pc, #228]	@ (80030a8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002fc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fc8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002fca:	f7fd fb99 	bl	8000700 <HAL_GetTick>
 8002fce:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002fd0:	e009      	b.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fd2:	f7fd fb95 	bl	8000700 <HAL_GetTick>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	2b02      	cmp	r3, #2
 8002fde:	d902      	bls.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	74fb      	strb	r3, [r7, #19]
        break;
 8002fe4:	e005      	b.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002fe6:	4b30      	ldr	r3, [pc, #192]	@ (80030a8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d0ef      	beq.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002ff2:	7cfb      	ldrb	r3, [r7, #19]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d159      	bne.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ff8:	4b2a      	ldr	r3, [pc, #168]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ffe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003002:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d01e      	beq.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800300e:	697a      	ldr	r2, [r7, #20]
 8003010:	429a      	cmp	r2, r3
 8003012:	d019      	beq.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003014:	4b23      	ldr	r3, [pc, #140]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003016:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800301a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800301e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003020:	4b20      	ldr	r3, [pc, #128]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003022:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003026:	4a1f      	ldr	r2, [pc, #124]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003028:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800302c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003030:	4b1c      	ldr	r3, [pc, #112]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003032:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003036:	4a1b      	ldr	r2, [pc, #108]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003038:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800303c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003040:	4a18      	ldr	r2, [pc, #96]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	2b00      	cmp	r3, #0
 8003050:	d016      	beq.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003052:	f7fd fb55 	bl	8000700 <HAL_GetTick>
 8003056:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003058:	e00b      	b.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800305a:	f7fd fb51 	bl	8000700 <HAL_GetTick>
 800305e:	4602      	mov	r2, r0
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003068:	4293      	cmp	r3, r2
 800306a:	d902      	bls.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800306c:	2303      	movs	r3, #3
 800306e:	74fb      	strb	r3, [r7, #19]
            break;
 8003070:	e006      	b.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003072:	4b0c      	ldr	r3, [pc, #48]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003074:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003078:	f003 0302 	and.w	r3, r3, #2
 800307c:	2b00      	cmp	r3, #0
 800307e:	d0ec      	beq.n	800305a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003080:	7cfb      	ldrb	r3, [r7, #19]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d10b      	bne.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003086:	4b07      	ldr	r3, [pc, #28]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003088:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800308c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003094:	4903      	ldr	r1, [pc, #12]	@ (80030a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003096:	4313      	orrs	r3, r2
 8003098:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800309c:	e008      	b.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800309e:	7cfb      	ldrb	r3, [r7, #19]
 80030a0:	74bb      	strb	r3, [r7, #18]
 80030a2:	e005      	b.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80030a4:	40021000 	.word	0x40021000
 80030a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030ac:	7cfb      	ldrb	r3, [r7, #19]
 80030ae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030b0:	7c7b      	ldrb	r3, [r7, #17]
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d105      	bne.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030b6:	4ba7      	ldr	r3, [pc, #668]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ba:	4aa6      	ldr	r2, [pc, #664]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030c0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0301 	and.w	r3, r3, #1
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d00a      	beq.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030ce:	4ba1      	ldr	r3, [pc, #644]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030d4:	f023 0203 	bic.w	r2, r3, #3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	499d      	ldr	r1, [pc, #628]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0302 	and.w	r3, r3, #2
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d00a      	beq.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80030f0:	4b98      	ldr	r3, [pc, #608]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030f6:	f023 020c 	bic.w	r2, r3, #12
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	4995      	ldr	r1, [pc, #596]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003100:	4313      	orrs	r3, r2
 8003102:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0304 	and.w	r3, r3, #4
 800310e:	2b00      	cmp	r3, #0
 8003110:	d00a      	beq.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003112:	4b90      	ldr	r3, [pc, #576]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003118:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	498c      	ldr	r1, [pc, #560]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003122:	4313      	orrs	r3, r2
 8003124:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0308 	and.w	r3, r3, #8
 8003130:	2b00      	cmp	r3, #0
 8003132:	d00a      	beq.n	800314a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003134:	4b87      	ldr	r3, [pc, #540]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800313a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	691b      	ldr	r3, [r3, #16]
 8003142:	4984      	ldr	r1, [pc, #528]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003144:	4313      	orrs	r3, r2
 8003146:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0310 	and.w	r3, r3, #16
 8003152:	2b00      	cmp	r3, #0
 8003154:	d00a      	beq.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003156:	4b7f      	ldr	r3, [pc, #508]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003158:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800315c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	695b      	ldr	r3, [r3, #20]
 8003164:	497b      	ldr	r1, [pc, #492]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003166:	4313      	orrs	r3, r2
 8003168:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0320 	and.w	r3, r3, #32
 8003174:	2b00      	cmp	r3, #0
 8003176:	d00a      	beq.n	800318e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003178:	4b76      	ldr	r3, [pc, #472]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800317a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800317e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	699b      	ldr	r3, [r3, #24]
 8003186:	4973      	ldr	r1, [pc, #460]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003188:	4313      	orrs	r3, r2
 800318a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003196:	2b00      	cmp	r3, #0
 8003198:	d00a      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800319a:	4b6e      	ldr	r3, [pc, #440]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800319c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031a0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	69db      	ldr	r3, [r3, #28]
 80031a8:	496a      	ldr	r1, [pc, #424]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031aa:	4313      	orrs	r3, r2
 80031ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d00a      	beq.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80031bc:	4b65      	ldr	r3, [pc, #404]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031c2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a1b      	ldr	r3, [r3, #32]
 80031ca:	4962      	ldr	r1, [pc, #392]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031cc:	4313      	orrs	r3, r2
 80031ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d00a      	beq.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80031de:	4b5d      	ldr	r3, [pc, #372]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031e4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ec:	4959      	ldr	r1, [pc, #356]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ee:	4313      	orrs	r3, r2
 80031f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d00a      	beq.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003200:	4b54      	ldr	r3, [pc, #336]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003202:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003206:	f023 0203 	bic.w	r2, r3, #3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800320e:	4951      	ldr	r1, [pc, #324]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003210:	4313      	orrs	r3, r2
 8003212:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800321e:	2b00      	cmp	r3, #0
 8003220:	d00a      	beq.n	8003238 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003222:	4b4c      	ldr	r3, [pc, #304]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003224:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003228:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003230:	4948      	ldr	r1, [pc, #288]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003232:	4313      	orrs	r3, r2
 8003234:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003240:	2b00      	cmp	r3, #0
 8003242:	d015      	beq.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003244:	4b43      	ldr	r3, [pc, #268]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003246:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800324a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003252:	4940      	ldr	r1, [pc, #256]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003254:	4313      	orrs	r3, r2
 8003256:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800325e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003262:	d105      	bne.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003264:	4b3b      	ldr	r3, [pc, #236]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	4a3a      	ldr	r2, [pc, #232]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800326a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800326e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003278:	2b00      	cmp	r3, #0
 800327a:	d015      	beq.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800327c:	4b35      	ldr	r3, [pc, #212]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800327e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003282:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800328a:	4932      	ldr	r1, [pc, #200]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800328c:	4313      	orrs	r3, r2
 800328e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003296:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800329a:	d105      	bne.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800329c:	4b2d      	ldr	r3, [pc, #180]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	4a2c      	ldr	r2, [pc, #176]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032a6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d015      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80032b4:	4b27      	ldr	r3, [pc, #156]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ba:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032c2:	4924      	ldr	r1, [pc, #144]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032c4:	4313      	orrs	r3, r2
 80032c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032d2:	d105      	bne.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032d4:	4b1f      	ldr	r3, [pc, #124]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	4a1e      	ldr	r2, [pc, #120]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032de:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d015      	beq.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032ec:	4b19      	ldr	r3, [pc, #100]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032f2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032fa:	4916      	ldr	r1, [pc, #88]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032fc:	4313      	orrs	r3, r2
 80032fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003306:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800330a:	d105      	bne.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800330c:	4b11      	ldr	r3, [pc, #68]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	4a10      	ldr	r2, [pc, #64]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003312:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003316:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d019      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003324:	4b0b      	ldr	r3, [pc, #44]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003326:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800332a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003332:	4908      	ldr	r1, [pc, #32]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003334:	4313      	orrs	r3, r2
 8003336:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800333e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003342:	d109      	bne.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003344:	4b03      	ldr	r3, [pc, #12]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	4a02      	ldr	r2, [pc, #8]	@ (8003354 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800334a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800334e:	60d3      	str	r3, [r2, #12]
 8003350:	e002      	b.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003352:	bf00      	nop
 8003354:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d015      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003364:	4b29      	ldr	r3, [pc, #164]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800336a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003372:	4926      	ldr	r1, [pc, #152]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003374:	4313      	orrs	r3, r2
 8003376:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800337e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003382:	d105      	bne.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003384:	4b21      	ldr	r3, [pc, #132]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	4a20      	ldr	r2, [pc, #128]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800338a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800338e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d015      	beq.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800339c:	4b1b      	ldr	r3, [pc, #108]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800339e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033a2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033aa:	4918      	ldr	r1, [pc, #96]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033ba:	d105      	bne.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80033bc:	4b13      	ldr	r3, [pc, #76]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	4a12      	ldr	r2, [pc, #72]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033c6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d015      	beq.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80033d4:	4b0d      	ldr	r3, [pc, #52]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80033da:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033e2:	490a      	ldr	r1, [pc, #40]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033e4:	4313      	orrs	r3, r2
 80033e6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80033f2:	d105      	bne.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033f4:	4b05      	ldr	r3, [pc, #20]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	4a04      	ldr	r2, [pc, #16]	@ (800340c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033fe:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003400:	7cbb      	ldrb	r3, [r7, #18]
}
 8003402:	4618      	mov	r0, r3
 8003404:	3718      	adds	r7, #24
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	40021000 	.word	0x40021000

08003410 <memset>:
 8003410:	4402      	add	r2, r0
 8003412:	4603      	mov	r3, r0
 8003414:	4293      	cmp	r3, r2
 8003416:	d100      	bne.n	800341a <memset+0xa>
 8003418:	4770      	bx	lr
 800341a:	f803 1b01 	strb.w	r1, [r3], #1
 800341e:	e7f9      	b.n	8003414 <memset+0x4>

08003420 <__libc_init_array>:
 8003420:	b570      	push	{r4, r5, r6, lr}
 8003422:	4d0d      	ldr	r5, [pc, #52]	@ (8003458 <__libc_init_array+0x38>)
 8003424:	4c0d      	ldr	r4, [pc, #52]	@ (800345c <__libc_init_array+0x3c>)
 8003426:	1b64      	subs	r4, r4, r5
 8003428:	10a4      	asrs	r4, r4, #2
 800342a:	2600      	movs	r6, #0
 800342c:	42a6      	cmp	r6, r4
 800342e:	d109      	bne.n	8003444 <__libc_init_array+0x24>
 8003430:	4d0b      	ldr	r5, [pc, #44]	@ (8003460 <__libc_init_array+0x40>)
 8003432:	4c0c      	ldr	r4, [pc, #48]	@ (8003464 <__libc_init_array+0x44>)
 8003434:	f000 f818 	bl	8003468 <_init>
 8003438:	1b64      	subs	r4, r4, r5
 800343a:	10a4      	asrs	r4, r4, #2
 800343c:	2600      	movs	r6, #0
 800343e:	42a6      	cmp	r6, r4
 8003440:	d105      	bne.n	800344e <__libc_init_array+0x2e>
 8003442:	bd70      	pop	{r4, r5, r6, pc}
 8003444:	f855 3b04 	ldr.w	r3, [r5], #4
 8003448:	4798      	blx	r3
 800344a:	3601      	adds	r6, #1
 800344c:	e7ee      	b.n	800342c <__libc_init_array+0xc>
 800344e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003452:	4798      	blx	r3
 8003454:	3601      	adds	r6, #1
 8003456:	e7f2      	b.n	800343e <__libc_init_array+0x1e>
 8003458:	08003490 	.word	0x08003490
 800345c:	08003490 	.word	0x08003490
 8003460:	08003490 	.word	0x08003490
 8003464:	08003494 	.word	0x08003494

08003468 <_init>:
 8003468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800346a:	bf00      	nop
 800346c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800346e:	bc08      	pop	{r3}
 8003470:	469e      	mov	lr, r3
 8003472:	4770      	bx	lr

08003474 <_fini>:
 8003474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003476:	bf00      	nop
 8003478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800347a:	bc08      	pop	{r3}
 800347c:	469e      	mov	lr, r3
 800347e:	4770      	bx	lr
