Reading netlist file: "F:\Radar_VHDL\gowin\test_dot\impl\gwsynthesis\test_dot.vg"
Parsing netlist file "F:\Radar_VHDL\gowin\test_dot\impl\gwsynthesis\test_dot.vg" completed
Processing netlist completed
Reading constraint file: "F:\Radar_VHDL\gowin\test_dot\src\port.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1132) :  'clk' was determined to be a clock but was not created.
WARN  (TA1132) :  'n98_6' was determined to be a clock but was not created.
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
WARN  (PR1014) : Generic routing resource will be used to clock signal 'clk_d' by the specified constraint. And then it may lead to the excessive delay or skew
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "F:\Radar_VHDL\gowin\test_dot\impl\pnr\test_dot.power.html" completed
Generate file "F:\Radar_VHDL\gowin\test_dot\impl\pnr\test_dot.pin.html" completed
Generate file "F:\Radar_VHDL\gowin\test_dot\impl\pnr\test_dot.rpt.html" completed
Generate file "F:\Radar_VHDL\gowin\test_dot\impl\pnr\test_dot.rpt.txt" completed
Generate file "F:\Radar_VHDL\gowin\test_dot\impl\pnr\test_dot.tr.html" completed
Wed Nov 20 23:05:35 2024

