EESOF_MODEL_PATH=%DESIGN_KIT_MODEL_PATH:$ICCAP_MODEL_PATH:%ICCAP_MODEL_PATH;{%DESIGN_KIT_MODEL_PATH}
DESIGN_KIT_MODEL_PATH=
DESIGN_KIT_VERILOGA_PATH=
SIM_FILE_PATH=$USER_SIM_FILE_PATH:%USER_SIM_FILE_PATH:$DE_SIM_FILE_PATH:%DE_SIM_FILE_PATH:.:..:../data:../networks:%DESIGN_KIT_SIM_FILE_PATH:$HPEESOF_DIR/adsptolemy/wtb;{%DESIGN_KIT_SIM_FILE_PATH}
DESIGN_KIT_SIM_FILE_PATH=C:\Users\gonza\Documents\GitHub\ICRcode\Torreta\pcb\MHT1008N_MDL_ADS\MHT1008N_Level2_Rev0_DK\circuit\data;C:\Users\gonza\Documents\GitHub\ICRcode\Torreta\pcb\MHT1008N_MDL_ADS\MHT1008N_Level2_Rev0_DK\circuit\models
DE_SIM_FILE_PATH=.\data;;C:\Users\gonza\Documents\GitHub\ICRcode\Torreta\pcb\MHT1008N_MDL_ADS\MHT1008N_Level2_Rev0_DK\circuit\data;C:\Users\gonza\Documents\GitHub\ICRcode\Torreta\pcb\MHT1008N_MDL_ADS\MHT1008N_Level2_Rev0_DK\circuit\models
