Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Wed May 27 22:04:55 2015
| Host              : M210-18 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file lab3top_timing_summary_routed.rpt -rpx lab3top_timing_summary_routed.rpx
| Design            : lab3top
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 165 register/latch pins with no clock driven by root clock pin: Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 182 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1334 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.675        0.000                      0                 3934        0.024        0.000                      0                 3934        3.000        0.000                       0                  1339  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  clk_out1_MMCM    {0.000 5.000}      10.000          100.000         
  clk_out2_MMCM    {0.000 25.000}     50.000          20.000          
  clkfbout_MMCM    {0.000 5.000}      10.000          100.000         
sys_clk_pin        {0.000 5.000}      10.000          100.000         
  clk_out1_MMCM_1  {0.000 5.000}      10.000          100.000         
  clk_out2_MMCM_1  {0.000 25.000}     50.000          20.000          
  clkfbout_MMCM_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_MMCM          2.675        0.000                      0                 3773        0.098        0.000                      0                 3773        3.750        0.000                       0                  1259  
  clk_out2_MMCM         47.046        0.000                      0                  161        0.162        0.000                      0                  161       24.500        0.000                       0                    76  
  clkfbout_MMCM                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_MMCM_1        2.676        0.000                      0                 3773        0.098        0.000                      0                 3773        3.750        0.000                       0                  1259  
  clk_out2_MMCM_1       47.050        0.000                      0                  161        0.162        0.000                      0                  161       24.500        0.000                       0                    76  
  clkfbout_MMCM_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_MMCM    clk_out1_MMCM          4.829        0.000                      0                   25        0.154        0.000                      0                   25  
clk_out1_MMCM_1  clk_out1_MMCM          2.675        0.000                      0                 3773        0.024        0.000                      0                 3773  
clk_out2_MMCM_1  clk_out1_MMCM          4.832        0.000                      0                   25        0.157        0.000                      0                   25  
clk_out1_MMCM    clk_out2_MMCM          5.526        0.000                      0                   30        0.158        0.000                      0                   30  
clk_out1_MMCM_1  clk_out2_MMCM          5.526        0.000                      0                   30        0.158        0.000                      0                   30  
clk_out2_MMCM_1  clk_out2_MMCM         47.046        0.000                      0                  161        0.064        0.000                      0                  161  
clk_out1_MMCM    clk_out1_MMCM_1        2.675        0.000                      0                 3773        0.024        0.000                      0                 3773  
clk_out2_MMCM    clk_out1_MMCM_1        4.829        0.000                      0                   25        0.154        0.000                      0                   25  
clk_out2_MMCM_1  clk_out1_MMCM_1        4.832        0.000                      0                   25        0.157        0.000                      0                   25  
clk_out1_MMCM    clk_out2_MMCM_1        5.529        0.000                      0                   30        0.161        0.000                      0                   30  
clk_out2_MMCM    clk_out2_MMCM_1       47.046        0.000                      0                  161        0.064        0.000                      0                  161  
clk_out1_MMCM_1  clk_out2_MMCM_1        5.529        0.000                      0                   30        0.161        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                      
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        2.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[43]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 4.009ns (72.589%)  route 1.514ns (27.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.514     4.669    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[43]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[43])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/x2_ploop_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 0.738ns (11.042%)  route 5.945ns (88.958%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.564    -0.948    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X56Y15                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=170, routed)         2.767     2.338    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.434 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=79, routed)          2.220     4.654    Receiver/CarriageRecoveryLoop/modemRx_in_sampleClk
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.778 r  Receiver/CarriageRecoveryLoop/x2_ploop_reg_i_1/O
                         net (fo=2, routed)           0.958     5.736    Receiver/CarriageRecoveryLoop/n_0_x2_ploop_reg_i_1
    DSP48_X0Y8           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/x2_ploop_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.529     8.533    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y8                                                        r  Receiver/CarriageRecoveryLoop/x2_ploop_reg/CLK
                         clock pessimism              0.492     9.025    
                         clock uncertainty           -0.074     8.951    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507     8.444    Receiver/CarriageRecoveryLoop/x2_ploop_reg
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/ph_accum0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 0.738ns (11.059%)  route 5.935ns (88.941%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.564    -0.948    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X56Y15                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=170, routed)         2.767     2.338    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.434 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=79, routed)          2.220     4.654    Receiver/CarriageRecoveryLoop/modemRx_in_sampleClk
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.778 r  Receiver/CarriageRecoveryLoop/x2_ploop_reg_i_1/O
                         net (fo=2, routed)           0.948     5.726    Receiver/CarriageRecoveryLoop/n_0_x2_ploop_reg_i_1
    DSP48_X0Y9           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/ph_accum0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.526     8.530    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y9                                                        r  Receiver/CarriageRecoveryLoop/ph_accum0/CLK
                         clock pessimism              0.492     9.022    
                         clock uncertainty           -0.074     8.948    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507     8.441    Receiver/CarriageRecoveryLoop/ph_accum0
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[32]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 4.009ns (73.824%)  route 1.421ns (26.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.421     4.576    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[32]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[32])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 4.009ns (75.168%)  route 1.324ns (24.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.324     4.479    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[42]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 4.009ns (75.168%)  route 1.324ns (24.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.324     4.479    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[42])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[47]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 4.009ns (76.493%)  route 1.232ns (23.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.232     4.387    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[47]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[47])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.387    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.121ns  (logic 4.009ns (78.284%)  route 1.112ns (21.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.112     4.267    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[37]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 4.009ns (79.540%)  route 1.031ns (20.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.031     4.186    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[37])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[39]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 4.009ns (79.540%)  route 1.031ns (20.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.031     4.186    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[39])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  3.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X55Y21                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/Q
                         net (fo=1, routed)           0.113    -0.384    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[7]
    SLICE_X54Y21         SRL16E                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.825    -0.865    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X54Y21                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.252    -0.612    
    SLICE_X54Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.482    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.738%)  route 0.174ns (55.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.561    -0.620    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X57Y18                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/Q
                         net (fo=1, routed)           0.174    -0.305    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[7]
    SLICE_X54Y18         SRL16E                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.828    -0.862    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y18                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.274    -0.587    
    SLICE_X54Y18         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.404    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Receiver/QPSK_Demodulator/rawI_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.220%)  route 0.297ns (67.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.561    -0.620    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y11                                                      r  Receiver/QPSK_Demodulator/rawI_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Receiver/QPSK_Demodulator/rawI_reg[0]/Q
                         net (fo=1, routed)           0.297    -0.183    Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/s_axis_data_tdata[0]
    SLICE_X44Y10         FDRE                                         r  Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.832    -0.858    Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X44Y10                                                      r  Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X44Y10         FDRE (Hold_fdre_C_D)         0.070    -0.284    Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/DP/CLK
                         clock pessimism              0.253    -0.606    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.296    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/DP
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/SP/CLK
                         clock pessimism              0.253    -0.606    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.296    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/SP
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/DP/CLK
                         clock pessimism              0.253    -0.606    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.296    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/DP
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/SP/CLK
                         clock pessimism              0.253    -0.606    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.296    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/SP
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/DP/CLK
                         clock pessimism              0.253    -0.606    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.296    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/DP
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/SP/CLK
                         clock pessimism              0.253    -0.606    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.296    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/SP
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/DP/CLK
                         clock pessimism              0.253    -0.606    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.296    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/DP
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MMCM
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                                                                         
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y8       Receiver/CarriageRecoveryLoop/x2_ploop_reg/CLK                                                                                                                                                                                                                                              
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y7       Receiver/CarriageRecoveryLoop/yI_reg/CLK                                                                                                                                                                                                                                                    
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y5       Receiver/CarriageRecoveryLoop/yQ_reg/CLK                                                                                                                                                                                                                                                    
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X1Y5       Transmitter/QPSK_Modulator/qpskSignal_reg/CLK                                                                                                                                                                                                                                               
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056    RAMB18_X2Y8      Transmitter/CharacterToIQ/CharBuffer/CharacterFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056    RAMB18_X2Y8      Transmitter/CharacterToIQ/CharBuffer/CharacterFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y2      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y2      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y1      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y1      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK                                                                                                                            
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                                                                                    
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y13     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_22_22/DP/CLK                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y13     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_22_22/SP/CLK                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y13     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_23_23/DP/CLK                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y13     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_23_23/SP/CLK                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y13     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_24_24/DP/CLK                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y13     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_24_24/SP/CLK                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y13     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_25_25/DP/CLK                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y13     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_25_25/SP/CLK                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y16     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/DP/CLK                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y16     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/SP/CLK                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_14_14/DP/CLK                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_14_14/SP/CLK                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_15_15/DP/CLK                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_15_15/SP/CLK                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_16_16/DP/CLK                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_16_16/SP/CLK                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_17_17/DP/CLK                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_17_17/SP/CLK                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y15     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/DP/CLK                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y15     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/SP/CLK                                                                                                                                      



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack       47.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.046ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.686%)  route 1.764ns (73.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.195     0.758    Transmitter/DACInterface/currentState[0]
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.882 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.569     1.450    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y16         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y16                                                      r  Transmitter/DACInterface/tempBuffer_reg[12]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.098    48.925    
    SLICE_X45Y16         FDRE (Setup_fdre_C_R)       -0.429    48.496    Transmitter/DACInterface/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                         48.496    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 47.046    

Slack (MET) :             47.046ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.686%)  route 1.764ns (73.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.195     0.758    Transmitter/DACInterface/currentState[0]
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.882 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.569     1.450    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y16         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y16                                                      r  Transmitter/DACInterface/tempBuffer_reg[13]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.098    48.925    
    SLICE_X45Y16         FDRE (Setup_fdre_C_R)       -0.429    48.496    Transmitter/DACInterface/tempBuffer_reg[13]
  -------------------------------------------------------------------
                         required time                         48.496    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 47.046    

Slack (MET) :             47.046ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.686%)  route 1.764ns (73.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.195     0.758    Transmitter/DACInterface/currentState[0]
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.882 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.569     1.450    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y16         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y16                                                      r  Transmitter/DACInterface/tempBuffer_reg[14]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.098    48.925    
    SLICE_X45Y16         FDRE (Setup_fdre_C_R)       -0.429    48.496    Transmitter/DACInterface/tempBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         48.496    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 47.046    

Slack (MET) :             47.046ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.686%)  route 1.764ns (73.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.195     0.758    Transmitter/DACInterface/currentState[0]
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.882 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.569     1.450    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y16         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y16                                                      r  Transmitter/DACInterface/tempBuffer_reg[15]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.098    48.925    
    SLICE_X45Y16         FDRE (Setup_fdre_C_R)       -0.429    48.496    Transmitter/DACInterface/tempBuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         48.496    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 47.046    

Slack (MET) :             47.155ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.580ns (22.802%)  route 1.964ns (77.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          0.869     0.368    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.492 r  Receiver/Debug_PassThroughDAC/tempBuffer[11]_i_1__0/O
                         net (fo=16, routed)          1.094     1.586    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[11]_i_1__0
    SLICE_X34Y12         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.440    48.445    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y12                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/C
                         clock pessimism              0.564    49.008    
                         clock uncertainty           -0.098    48.910    
    SLICE_X34Y12         FDRE (Setup_fdre_C_CE)      -0.169    48.741    Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         48.741    
                         arrival time                          -1.586    
  -------------------------------------------------------------------
                         slack                                 47.155    

Slack (MET) :             47.155ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.580ns (22.802%)  route 1.964ns (77.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          0.869     0.368    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.492 r  Receiver/Debug_PassThroughDAC/tempBuffer[11]_i_1__0/O
                         net (fo=16, routed)          1.094     1.586    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[11]_i_1__0
    SLICE_X34Y12         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.440    48.445    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y12                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/C
                         clock pessimism              0.564    49.008    
                         clock uncertainty           -0.098    48.910    
    SLICE_X34Y12         FDRE (Setup_fdre_C_CE)      -0.169    48.741    Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         48.741    
                         arrival time                          -1.586    
  -------------------------------------------------------------------
                         slack                                 47.155    

Slack (MET) :             47.161ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.766ns (27.187%)  route 2.052ns (72.813%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.012     0.574    Transmitter/DACInterface/currentState[0]
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.698 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.040     1.738    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.124     1.862 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.602    49.044    
                         clock uncertainty           -0.098    48.946    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.077    49.023    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         49.023    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 47.161    

Slack (MET) :             47.176ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.792ns (27.853%)  route 2.052ns (72.147%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.012     0.574    Transmitter/DACInterface/currentState[0]
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.698 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.040     1.738    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.150     1.888 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.888    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.602    49.044    
                         clock uncertainty           -0.098    48.946    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.118    49.064    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         49.064    
                         arrival time                          -1.888    
  -------------------------------------------------------------------
                         slack                                 47.176    

Slack (MET) :             47.236ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/shiftCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.580ns (26.189%)  route 1.635ns (73.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          0.873     0.371    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.124     0.495 r  Receiver/Debug_PassThroughDAC/shiftCount[3]_i_1__0/O
                         net (fo=4, routed)           0.762     1.257    Receiver/Debug_PassThroughDAC/parallelLoadEn
    SLICE_X33Y18         FDRE                                         r  Receiver/Debug_PassThroughDAC/shiftCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X33Y18                                                      r  Receiver/Debug_PassThroughDAC/shiftCount_reg[0]/C
                         clock pessimism              0.581    49.020    
                         clock uncertainty           -0.098    48.922    
    SLICE_X33Y18         FDRE (Setup_fdre_C_R)       -0.429    48.493    Receiver/Debug_PassThroughDAC/shiftCount_reg[0]
  -------------------------------------------------------------------
                         required time                         48.493    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                 47.236    

Slack (MET) :             47.236ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/shiftCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.580ns (26.189%)  route 1.635ns (73.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          0.873     0.371    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.124     0.495 r  Receiver/Debug_PassThroughDAC/shiftCount[3]_i_1__0/O
                         net (fo=4, routed)           0.762     1.257    Receiver/Debug_PassThroughDAC/parallelLoadEn
    SLICE_X33Y18         FDRE                                         r  Receiver/Debug_PassThroughDAC/shiftCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X33Y18                                                      r  Receiver/Debug_PassThroughDAC/shiftCount_reg[3]/C
                         clock pessimism              0.581    49.020    
                         clock uncertainty           -0.098    48.922    
    SLICE_X33Y18         FDRE (Setup_fdre_C_R)       -0.429    48.493    Receiver/Debug_PassThroughDAC/shiftCount_reg[3]
  -------------------------------------------------------------------
                         required time                         48.493    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                 47.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.634%)  route 0.112ns (44.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y15                                                      r  Receiver/ADCInFace/temp1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/temp1_reg[7]/Q
                         net (fo=2, routed)           0.112    -0.369    Receiver/ADCInFace/n_0_temp1_reg[7]
    SLICE_X32Y14         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[7]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.076    -0.531    Receiver/ADCInFace/convertedValue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.010%)  route 0.115ns (44.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y15                                                      r  Receiver/ADCInFace/temp1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/temp1_reg[8]/Q
                         net (fo=2, routed)           0.115    -0.366    Receiver/ADCInFace/n_0_temp1_reg[8]
    SLICE_X32Y14         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.078    -0.529    Receiver/ADCInFace/convertedValue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y15                                                      r  Receiver/ADCInFace/temp1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/temp1_reg[6]/Q
                         net (fo=2, routed)           0.109    -0.372    Receiver/ADCInFace/n_0_temp1_reg[6]
    SLICE_X32Y14         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.071    -0.536    Receiver/ADCInFace/convertedValue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.588%)  route 0.117ns (45.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y15                                                      r  Receiver/ADCInFace/temp1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/temp1_reg[5]/Q
                         net (fo=2, routed)           0.117    -0.364    Receiver/ADCInFace/n_0_temp1_reg[5]
    SLICE_X32Y14         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.075    -0.532    Receiver/ADCInFace/convertedValue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.560    -0.621    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/DACInterface/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.116    -0.365    Transmitter/DACInterface/tempBuffer[11]
    SLICE_X45Y16         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y16                                                      r  Transmitter/DACInterface/tempBuffer_reg[12]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X45Y16         FDRE (Hold_fdre_C_D)         0.070    -0.538    Transmitter/DACInterface/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.560    -0.621    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X47Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  Transmitter/DACInterface/tempBuffer_reg[1]/Q
                         net (fo=1, routed)           0.053    -0.440    Transmitter/DACInterface/tempBuffer[1]
    SLICE_X47Y15         LUT4 (Prop_lut4_I3_O)        0.099    -0.341 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.341    Transmitter/DACInterface/p_1_in[2]
    SLICE_X47Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X47Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X47Y15         FDRE (Hold_fdre_C_D)         0.092    -0.529    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.791%)  route 0.129ns (36.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Receiver/ADCInFace/convertedValue_reg[5]/Q
                         net (fo=4, routed)           0.129    -0.366    Receiver/Debug_PassThroughDAC/Q[5]
    SLICE_X34Y13         LUT6 (Prop_lut6_I2_O)        0.099    -0.267 r  Receiver/Debug_PassThroughDAC/tempBuffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[5]_i_1
    SLICE_X34Y13         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y13                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.468    Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.491%)  route 0.126ns (43.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X30Y17                                                      r  Receiver/ADCInFace/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  Receiver/ADCInFace/temp1_reg[0]/Q
                         net (fo=2, routed)           0.126    -0.334    Receiver/ADCInFace/n_0_temp1_reg[0]
    SLICE_X30Y15         FDRE                                         r  Receiver/ADCInFace/temp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X30Y15                                                      r  Receiver/ADCInFace/temp1_reg[1]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X30Y15         FDRE (Hold_fdre_C_D)         0.059    -0.549    Receiver/ADCInFace/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.537%)  route 0.120ns (48.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y15                                                      r  Receiver/ADCInFace/temp1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Receiver/ADCInFace/temp1_reg[9]/Q
                         net (fo=2, routed)           0.120    -0.374    Receiver/ADCInFace/n_0_temp1_reg[9]
    SLICE_X32Y15         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.012    -0.596    Receiver/ADCInFace/convertedValue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.760%)  route 0.167ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.558    -0.623    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y16                                                      r  Receiver/ADCInFace/temp1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Receiver/ADCInFace/temp1_reg[11]/Q
                         net (fo=1, routed)           0.167    -0.315    Receiver/ADCInFace/n_0_temp1_reg[11]
    SLICE_X32Y16         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
                         clock pessimism              0.255    -0.609    
    SLICE_X32Y16         FDRE (Hold_fdre_C_D)         0.070    -0.539    Receiver/ADCInFace/convertedValue_reg[11]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_MMCM
Waveform:           { 0 25 }
Period:             50.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                  
Min Period        n/a     BUFG/I              n/a            2.155     50.000  47.845   BUFGCTRL_X0Y0    SPIClkGenerator/U0/clkout2_buf/I                     
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     50.000  48.751   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1             
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X30Y14     Receiver/ADCInFace/convertedValue_reg[0]/C           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[10]/C          
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X32Y16     Receiver/ADCInFace/convertedValue_reg[11]/C          
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[1]/C           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X32Y15     Receiver/ADCInFace/convertedValue_reg[2]/C           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[3]/C           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[4]/C           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[5]/C           
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   50.000  163.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1             
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y16     Receiver/ADCInFace/convertedValue_reg[11]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X31Y16     Receiver/ADCInFace/temp1_reg[10]/C                   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X31Y16     Receiver/ADCInFace/temp1_reg[11]/C                   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y18     Receiver/Debug_PassThroughDAC/currentState_reg[0]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y18     Receiver/Debug_PassThroughDAC/currentState_reg[1]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X33Y18     Receiver/Debug_PassThroughDAC/shiftCount_reg[0]/C    
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X33Y18     Receiver/Debug_PassThroughDAC/shiftCount_reg[3]/C    
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y15     Receiver/ADCInFace/convertedValue_reg[2]/C           
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y15     Receiver/ADCInFace/convertedValue_reg[9]/C           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X30Y19     Receiver/ADCInFace/currentState_reg[0]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X30Y14     Receiver/ADCInFace/convertedValue_reg[0]/C           
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[10]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y16     Receiver/ADCInFace/convertedValue_reg[11]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[1]/C           
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y15     Receiver/ADCInFace/convertedValue_reg[2]/C           
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[3]/C           
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[4]/C           
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[5]/C           
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[6]/C           
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[7]/C           



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM
  To Clock:  clkfbout_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                        
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y3    SPIClkGenerator/U0/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                      
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_1
  To Clock:  clk_out1_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        2.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[43]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 4.009ns (72.589%)  route 1.514ns (27.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.514     4.669    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[43]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[43])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/x2_ploop_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 0.738ns (11.042%)  route 5.945ns (88.958%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.564    -0.948    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X56Y15                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=170, routed)         2.767     2.338    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.434 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=79, routed)          2.220     4.654    Receiver/CarriageRecoveryLoop/modemRx_in_sampleClk
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.778 r  Receiver/CarriageRecoveryLoop/x2_ploop_reg_i_1/O
                         net (fo=2, routed)           0.958     5.736    Receiver/CarriageRecoveryLoop/n_0_x2_ploop_reg_i_1
    DSP48_X0Y8           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/x2_ploop_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.529     8.533    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y8                                                        r  Receiver/CarriageRecoveryLoop/x2_ploop_reg/CLK
                         clock pessimism              0.492     9.025    
                         clock uncertainty           -0.074     8.951    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507     8.444    Receiver/CarriageRecoveryLoop/x2_ploop_reg
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/ph_accum0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 0.738ns (11.059%)  route 5.935ns (88.941%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.564    -0.948    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X56Y15                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=170, routed)         2.767     2.338    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.434 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=79, routed)          2.220     4.654    Receiver/CarriageRecoveryLoop/modemRx_in_sampleClk
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.778 r  Receiver/CarriageRecoveryLoop/x2_ploop_reg_i_1/O
                         net (fo=2, routed)           0.948     5.726    Receiver/CarriageRecoveryLoop/n_0_x2_ploop_reg_i_1
    DSP48_X0Y9           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/ph_accum0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.526     8.530    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y9                                                        r  Receiver/CarriageRecoveryLoop/ph_accum0/CLK
                         clock pessimism              0.492     9.022    
                         clock uncertainty           -0.074     8.948    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507     8.441    Receiver/CarriageRecoveryLoop/ph_accum0
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[32]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 4.009ns (73.824%)  route 1.421ns (26.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.421     4.576    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[32]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[32])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 4.009ns (75.168%)  route 1.324ns (24.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.324     4.479    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[42]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 4.009ns (75.168%)  route 1.324ns (24.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.324     4.479    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[42])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[47]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 4.009ns (76.493%)  route 1.232ns (23.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.232     4.387    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[47]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[47])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.387    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.121ns  (logic 4.009ns (78.284%)  route 1.112ns (21.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.112     4.267    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[37]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 4.009ns (79.540%)  route 1.031ns (20.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.031     4.186    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[37])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[39]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 4.009ns (79.540%)  route 1.031ns (20.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.031     4.186    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[39])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  3.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X55Y21                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/Q
                         net (fo=1, routed)           0.113    -0.384    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[7]
    SLICE_X54Y21         SRL16E                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.825    -0.865    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X54Y21                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.252    -0.612    
    SLICE_X54Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.482    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.738%)  route 0.174ns (55.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.561    -0.620    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X57Y18                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/Q
                         net (fo=1, routed)           0.174    -0.305    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[7]
    SLICE_X54Y18         SRL16E                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.828    -0.862    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y18                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.274    -0.587    
    SLICE_X54Y18         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.404    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Receiver/QPSK_Demodulator/rawI_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.220%)  route 0.297ns (67.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.561    -0.620    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y11                                                      r  Receiver/QPSK_Demodulator/rawI_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Receiver/QPSK_Demodulator/rawI_reg[0]/Q
                         net (fo=1, routed)           0.297    -0.183    Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/s_axis_data_tdata[0]
    SLICE_X44Y10         FDRE                                         r  Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.832    -0.858    Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X44Y10                                                      r  Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X44Y10         FDRE (Hold_fdre_C_D)         0.070    -0.284    Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/DP/CLK
                         clock pessimism              0.253    -0.606    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.296    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/DP
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/SP/CLK
                         clock pessimism              0.253    -0.606    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.296    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/SP
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/DP/CLK
                         clock pessimism              0.253    -0.606    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.296    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/DP
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/SP/CLK
                         clock pessimism              0.253    -0.606    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.296    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/SP
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/DP/CLK
                         clock pessimism              0.253    -0.606    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.296    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/DP
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/SP/CLK
                         clock pessimism              0.253    -0.606    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.296    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/SP
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/DP/CLK
                         clock pessimism              0.253    -0.606    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.296    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/DP
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MMCM_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                                                                         
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y8       Receiver/CarriageRecoveryLoop/x2_ploop_reg/CLK                                                                                                                                                                                                                                              
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y7       Receiver/CarriageRecoveryLoop/yI_reg/CLK                                                                                                                                                                                                                                                    
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y5       Receiver/CarriageRecoveryLoop/yQ_reg/CLK                                                                                                                                                                                                                                                    
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X1Y5       Transmitter/QPSK_Modulator/qpskSignal_reg/CLK                                                                                                                                                                                                                                               
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056    RAMB18_X2Y8      Transmitter/CharacterToIQ/CharBuffer/CharacterFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056    RAMB18_X2Y8      Transmitter/CharacterToIQ/CharBuffer/CharacterFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y2      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y2      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y1      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y1      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK                                                                                                                            
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                                                                                    
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y13     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_22_22/DP/CLK                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y13     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_22_22/SP/CLK                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y13     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_23_23/DP/CLK                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y13     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_23_23/SP/CLK                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y13     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_24_24/DP/CLK                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y13     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_24_24/SP/CLK                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y13     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_25_25/DP/CLK                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y13     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_25_25/SP/CLK                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y16     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/DP/CLK                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y16     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/SP/CLK                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_14_14/DP/CLK                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_14_14/SP/CLK                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_15_15/DP/CLK                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_15_15/SP/CLK                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_16_16/DP/CLK                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_16_16/SP/CLK                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_17_17/DP/CLK                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y15     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_17_17/SP/CLK                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y15     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/DP/CLK                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y15     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/SP/CLK                                                                                                                                      



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_1
  To Clock:  clk_out2_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack       47.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.050ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.686%)  route 1.764ns (73.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.195     0.758    Transmitter/DACInterface/currentState[0]
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.882 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.569     1.450    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y16         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y16                                                      r  Transmitter/DACInterface/tempBuffer_reg[12]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.094    48.929    
    SLICE_X45Y16         FDRE (Setup_fdre_C_R)       -0.429    48.500    Transmitter/DACInterface/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                         48.500    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 47.050    

Slack (MET) :             47.050ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.686%)  route 1.764ns (73.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.195     0.758    Transmitter/DACInterface/currentState[0]
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.882 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.569     1.450    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y16         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y16                                                      r  Transmitter/DACInterface/tempBuffer_reg[13]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.094    48.929    
    SLICE_X45Y16         FDRE (Setup_fdre_C_R)       -0.429    48.500    Transmitter/DACInterface/tempBuffer_reg[13]
  -------------------------------------------------------------------
                         required time                         48.500    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 47.050    

Slack (MET) :             47.050ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.686%)  route 1.764ns (73.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.195     0.758    Transmitter/DACInterface/currentState[0]
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.882 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.569     1.450    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y16         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y16                                                      r  Transmitter/DACInterface/tempBuffer_reg[14]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.094    48.929    
    SLICE_X45Y16         FDRE (Setup_fdre_C_R)       -0.429    48.500    Transmitter/DACInterface/tempBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         48.500    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 47.050    

Slack (MET) :             47.050ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.686%)  route 1.764ns (73.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.195     0.758    Transmitter/DACInterface/currentState[0]
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.882 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.569     1.450    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y16         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y16                                                      r  Transmitter/DACInterface/tempBuffer_reg[15]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.094    48.929    
    SLICE_X45Y16         FDRE (Setup_fdre_C_R)       -0.429    48.500    Transmitter/DACInterface/tempBuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         48.500    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 47.050    

Slack (MET) :             47.159ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.580ns (22.802%)  route 1.964ns (77.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          0.869     0.368    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.492 r  Receiver/Debug_PassThroughDAC/tempBuffer[11]_i_1__0/O
                         net (fo=16, routed)          1.094     1.586    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[11]_i_1__0
    SLICE_X34Y12         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.440    48.445    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y12                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/C
                         clock pessimism              0.564    49.008    
                         clock uncertainty           -0.094    48.914    
    SLICE_X34Y12         FDRE (Setup_fdre_C_CE)      -0.169    48.745    Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         48.745    
                         arrival time                          -1.586    
  -------------------------------------------------------------------
                         slack                                 47.159    

Slack (MET) :             47.159ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.580ns (22.802%)  route 1.964ns (77.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          0.869     0.368    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.492 r  Receiver/Debug_PassThroughDAC/tempBuffer[11]_i_1__0/O
                         net (fo=16, routed)          1.094     1.586    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[11]_i_1__0
    SLICE_X34Y12         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.440    48.445    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y12                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/C
                         clock pessimism              0.564    49.008    
                         clock uncertainty           -0.094    48.914    
    SLICE_X34Y12         FDRE (Setup_fdre_C_CE)      -0.169    48.745    Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         48.745    
                         arrival time                          -1.586    
  -------------------------------------------------------------------
                         slack                                 47.159    

Slack (MET) :             47.165ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.766ns (27.187%)  route 2.052ns (72.813%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.012     0.574    Transmitter/DACInterface/currentState[0]
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.698 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.040     1.738    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.124     1.862 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.602    49.044    
                         clock uncertainty           -0.094    48.950    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.077    49.027    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         49.027    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 47.165    

Slack (MET) :             47.180ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.792ns (27.853%)  route 2.052ns (72.147%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.012     0.574    Transmitter/DACInterface/currentState[0]
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.698 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.040     1.738    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.150     1.888 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.888    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.602    49.044    
                         clock uncertainty           -0.094    48.950    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.118    49.068    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         49.068    
                         arrival time                          -1.888    
  -------------------------------------------------------------------
                         slack                                 47.180    

Slack (MET) :             47.240ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/shiftCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.580ns (26.189%)  route 1.635ns (73.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          0.873     0.371    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.124     0.495 r  Receiver/Debug_PassThroughDAC/shiftCount[3]_i_1__0/O
                         net (fo=4, routed)           0.762     1.257    Receiver/Debug_PassThroughDAC/parallelLoadEn
    SLICE_X33Y18         FDRE                                         r  Receiver/Debug_PassThroughDAC/shiftCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X33Y18                                                      r  Receiver/Debug_PassThroughDAC/shiftCount_reg[0]/C
                         clock pessimism              0.581    49.020    
                         clock uncertainty           -0.094    48.926    
    SLICE_X33Y18         FDRE (Setup_fdre_C_R)       -0.429    48.497    Receiver/Debug_PassThroughDAC/shiftCount_reg[0]
  -------------------------------------------------------------------
                         required time                         48.497    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                 47.240    

Slack (MET) :             47.240ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/shiftCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.580ns (26.189%)  route 1.635ns (73.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          0.873     0.371    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.124     0.495 r  Receiver/Debug_PassThroughDAC/shiftCount[3]_i_1__0/O
                         net (fo=4, routed)           0.762     1.257    Receiver/Debug_PassThroughDAC/parallelLoadEn
    SLICE_X33Y18         FDRE                                         r  Receiver/Debug_PassThroughDAC/shiftCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X33Y18                                                      r  Receiver/Debug_PassThroughDAC/shiftCount_reg[3]/C
                         clock pessimism              0.581    49.020    
                         clock uncertainty           -0.094    48.926    
    SLICE_X33Y18         FDRE (Setup_fdre_C_R)       -0.429    48.497    Receiver/Debug_PassThroughDAC/shiftCount_reg[3]
  -------------------------------------------------------------------
                         required time                         48.497    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                 47.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.634%)  route 0.112ns (44.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y15                                                      r  Receiver/ADCInFace/temp1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/temp1_reg[7]/Q
                         net (fo=2, routed)           0.112    -0.369    Receiver/ADCInFace/n_0_temp1_reg[7]
    SLICE_X32Y14         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[7]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.076    -0.531    Receiver/ADCInFace/convertedValue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.010%)  route 0.115ns (44.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y15                                                      r  Receiver/ADCInFace/temp1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/temp1_reg[8]/Q
                         net (fo=2, routed)           0.115    -0.366    Receiver/ADCInFace/n_0_temp1_reg[8]
    SLICE_X32Y14         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.078    -0.529    Receiver/ADCInFace/convertedValue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y15                                                      r  Receiver/ADCInFace/temp1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/temp1_reg[6]/Q
                         net (fo=2, routed)           0.109    -0.372    Receiver/ADCInFace/n_0_temp1_reg[6]
    SLICE_X32Y14         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.071    -0.536    Receiver/ADCInFace/convertedValue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.588%)  route 0.117ns (45.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y15                                                      r  Receiver/ADCInFace/temp1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/temp1_reg[5]/Q
                         net (fo=2, routed)           0.117    -0.364    Receiver/ADCInFace/n_0_temp1_reg[5]
    SLICE_X32Y14         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.075    -0.532    Receiver/ADCInFace/convertedValue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.560    -0.621    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/DACInterface/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.116    -0.365    Transmitter/DACInterface/tempBuffer[11]
    SLICE_X45Y16         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y16                                                      r  Transmitter/DACInterface/tempBuffer_reg[12]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X45Y16         FDRE (Hold_fdre_C_D)         0.070    -0.538    Transmitter/DACInterface/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.560    -0.621    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X47Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  Transmitter/DACInterface/tempBuffer_reg[1]/Q
                         net (fo=1, routed)           0.053    -0.440    Transmitter/DACInterface/tempBuffer[1]
    SLICE_X47Y15         LUT4 (Prop_lut4_I3_O)        0.099    -0.341 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.341    Transmitter/DACInterface/p_1_in[2]
    SLICE_X47Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X47Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X47Y15         FDRE (Hold_fdre_C_D)         0.092    -0.529    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.791%)  route 0.129ns (36.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Receiver/ADCInFace/convertedValue_reg[5]/Q
                         net (fo=4, routed)           0.129    -0.366    Receiver/Debug_PassThroughDAC/Q[5]
    SLICE_X34Y13         LUT6 (Prop_lut6_I2_O)        0.099    -0.267 r  Receiver/Debug_PassThroughDAC/tempBuffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[5]_i_1
    SLICE_X34Y13         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y13                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.468    Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.491%)  route 0.126ns (43.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X30Y17                                                      r  Receiver/ADCInFace/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  Receiver/ADCInFace/temp1_reg[0]/Q
                         net (fo=2, routed)           0.126    -0.334    Receiver/ADCInFace/n_0_temp1_reg[0]
    SLICE_X30Y15         FDRE                                         r  Receiver/ADCInFace/temp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X30Y15                                                      r  Receiver/ADCInFace/temp1_reg[1]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X30Y15         FDRE (Hold_fdre_C_D)         0.059    -0.549    Receiver/ADCInFace/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.537%)  route 0.120ns (48.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y15                                                      r  Receiver/ADCInFace/temp1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Receiver/ADCInFace/temp1_reg[9]/Q
                         net (fo=2, routed)           0.120    -0.374    Receiver/ADCInFace/n_0_temp1_reg[9]
    SLICE_X32Y15         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.012    -0.596    Receiver/ADCInFace/convertedValue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.760%)  route 0.167ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.558    -0.623    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y16                                                      r  Receiver/ADCInFace/temp1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Receiver/ADCInFace/temp1_reg[11]/Q
                         net (fo=1, routed)           0.167    -0.315    Receiver/ADCInFace/n_0_temp1_reg[11]
    SLICE_X32Y16         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
                         clock pessimism              0.255    -0.609    
    SLICE_X32Y16         FDRE (Hold_fdre_C_D)         0.070    -0.539    Receiver/ADCInFace/convertedValue_reg[11]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_MMCM_1
Waveform:           { 0 25 }
Period:             50.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                  
Min Period        n/a     BUFG/I              n/a            2.155     50.000  47.845   BUFGCTRL_X0Y0    SPIClkGenerator/U0/clkout2_buf/I                     
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     50.000  48.751   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1             
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X30Y14     Receiver/ADCInFace/convertedValue_reg[0]/C           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[10]/C          
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X32Y16     Receiver/ADCInFace/convertedValue_reg[11]/C          
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[1]/C           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X32Y15     Receiver/ADCInFace/convertedValue_reg[2]/C           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[3]/C           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[4]/C           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[5]/C           
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   50.000  163.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1             
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y16     Receiver/ADCInFace/convertedValue_reg[11]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X31Y16     Receiver/ADCInFace/temp1_reg[10]/C                   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X31Y16     Receiver/ADCInFace/temp1_reg[11]/C                   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y18     Receiver/Debug_PassThroughDAC/currentState_reg[0]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y18     Receiver/Debug_PassThroughDAC/currentState_reg[1]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X33Y18     Receiver/Debug_PassThroughDAC/shiftCount_reg[0]/C    
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X33Y18     Receiver/Debug_PassThroughDAC/shiftCount_reg[3]/C    
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y15     Receiver/ADCInFace/convertedValue_reg[2]/C           
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y15     Receiver/ADCInFace/convertedValue_reg[9]/C           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X30Y19     Receiver/ADCInFace/currentState_reg[0]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X30Y14     Receiver/ADCInFace/convertedValue_reg[0]/C           
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[10]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y16     Receiver/ADCInFace/convertedValue_reg[11]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[1]/C           
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y15     Receiver/ADCInFace/convertedValue_reg[2]/C           
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[3]/C           
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[4]/C           
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[5]/C           
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[6]/C           
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X32Y14     Receiver/ADCInFace/convertedValue_reg[7]/C           



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM_1
  To Clock:  clkfbout_MMCM_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                        
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y3    SPIClkGenerator/U0/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        4.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.881ns (39.353%)  route 2.899ns (60.647%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.578 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.947     3.525    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.303     3.828 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     3.828    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X33Y13         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.440     8.445    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y13                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.218     8.625    
    SLICE_X33Y13         FDRE (Setup_fdre_C_D)        0.032     8.657    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.749ns (39.326%)  route 2.698ns (60.674%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.443 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.747     3.190    Receiver/QPSK_Demodulator/RESIZE0_in[7]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.306     3.496 r  Receiver/QPSK_Demodulator/rawI[7]_i_1/O
                         net (fo=1, routed)           0.000     3.496    Receiver/QPSK_Demodulator/n_0_rawI[7]_i_1
    SLICE_X35Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.439     8.444    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y14                                                      r  Receiver/QPSK_Demodulator/rawI_reg[7]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.218     8.624    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)        0.029     8.653    Receiver/QPSK_Demodulator/rawI_reg[7]
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.881ns (42.610%)  route 2.533ns (57.390%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.578 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.582     3.160    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.303     3.463 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     3.463    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X35Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.440     8.445    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y12                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.218     8.625    
    SLICE_X35Y12         FDRE (Setup_fdre_C_D)        0.031     8.656    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.785ns (41.904%)  route 2.475ns (58.096%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.483 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.523     3.006    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.302     3.308 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     3.308    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X32Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y12                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.218     8.626    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.029     8.655    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.785ns (41.982%)  route 2.467ns (58.018%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.483 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.515     2.998    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X32Y12         LUT6 (Prop_lut6_I4_O)        0.302     3.300 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     3.300    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X32Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y12                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.218     8.626    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.031     8.657    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -3.300    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.863ns (43.465%)  route 2.423ns (56.535%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.557 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.472     3.029    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X34Y11         LUT6 (Prop_lut6_I0_O)        0.306     3.335 r  Receiver/QPSK_Demodulator/rawI[11]_i_1/O
                         net (fo=1, routed)           0.000     3.335    Receiver/QPSK_Demodulator/n_0_rawI[11]_i_1
    SLICE_X34Y11         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X34Y11                                                      r  Receiver/QPSK_Demodulator/rawI_reg[11]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.218     8.626    
    SLICE_X34Y11         FDRE (Setup_fdre_C_D)        0.077     8.703    Receiver/QPSK_Demodulator/rawI_reg[11]
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.767ns (42.393%)  route 2.401ns (57.607%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.464 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.450     2.914    Receiver/QPSK_Demodulator/RESIZE0_in[5]
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.303     3.217 r  Receiver/QPSK_Demodulator/rawI[5]_i_1/O
                         net (fo=1, routed)           0.000     3.217    Receiver/QPSK_Demodulator/n_0_rawI[5]_i_1
    SLICE_X35Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.440     8.445    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y12                                                      r  Receiver/QPSK_Demodulator/rawI_reg[5]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.218     8.625    
    SLICE_X35Y12         FDRE (Setup_fdre_C_D)        0.031     8.656    Receiver/QPSK_Demodulator/rawI_reg[5]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.217    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.767ns (42.550%)  route 2.386ns (57.450%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.464 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.434     2.898    Receiver/QPSK_Demodulator/RESIZE0_in[5]
    SLICE_X32Y12         LUT6 (Prop_lut6_I4_O)        0.303     3.201 r  Receiver/QPSK_Demodulator/rawQ[5]_i_1/O
                         net (fo=1, routed)           0.000     3.201    Receiver/QPSK_Demodulator/n_0_rawQ[5]_i_1
    SLICE_X32Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y12                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[5]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.218     8.626    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.031     8.657    Receiver/QPSK_Demodulator/rawQ_reg[5]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.863ns (45.010%)  route 2.276ns (54.990%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.557 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.325     2.882    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X32Y10         LUT6 (Prop_lut6_I4_O)        0.306     3.188 r  Receiver/QPSK_Demodulator/rawQ[11]_i_1/O
                         net (fo=1, routed)           0.000     3.188    Receiver/QPSK_Demodulator/n_0_rawQ[11]_i_1
    SLICE_X32Y10         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.443     8.448    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y10                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[11]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.218     8.628    
    SLICE_X32Y10         FDRE (Setup_fdre_C_D)        0.029     8.657    Receiver/QPSK_Demodulator/rawQ_reg[11]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.765ns (42.734%)  route 2.365ns (57.266%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.466 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.414     2.880    Receiver/QPSK_Demodulator/RESIZE0_in[8]
    SLICE_X33Y13         LUT6 (Prop_lut6_I0_O)        0.299     3.179 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     3.179    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X33Y13         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.440     8.445    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y13                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.218     8.625    
    SLICE_X33Y13         FDRE (Setup_fdre_C_D)        0.029     8.654    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  5.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.888%)  route 0.593ns (76.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[10]/Q
                         net (fo=4, routed)           0.593     0.111    Receiver/QPSK_Demodulator/Q[10]
    SLICE_X32Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.156 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     0.156    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X32Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y12                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X32Y12         FDRE (Hold_fdre_C_D)         0.091     0.003    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.905%)  route 0.626ns (77.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.558    -0.623    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  Receiver/ADCInFace/convertedValue_reg[11]/Q
                         net (fo=4, routed)           0.626     0.144    Receiver/QPSK_Demodulator/Q[11]
    SLICE_X34Y11         LUT6 (Prop_lut6_I4_O)        0.045     0.189 r  Receiver/QPSK_Demodulator/rawI[11]_i_1/O
                         net (fo=1, routed)           0.000     0.189    Receiver/QPSK_Demodulator/n_0_rawI[11]_i_1
    SLICE_X34Y11         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X34Y11                                                      r  Receiver/QPSK_Demodulator/rawI_reg[11]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.218    -0.087    
    SLICE_X34Y11         FDRE (Hold_fdre_C_D)         0.120     0.033    Receiver/QPSK_Demodulator/rawI_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.882%)  route 0.627ns (77.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.627     0.145    Receiver/QPSK_Demodulator/Q[4]
    SLICE_X34Y11         LUT6 (Prop_lut6_I2_O)        0.045     0.190 r  Receiver/QPSK_Demodulator/rawQ[4]_i_1/O
                         net (fo=1, routed)           0.000     0.190    Receiver/QPSK_Demodulator/n_0_rawQ[4]_i_1
    SLICE_X34Y11         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X34Y11                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[4]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.218    -0.087    
    SLICE_X34Y11         FDRE (Hold_fdre_C_D)         0.121     0.034    Receiver/QPSK_Demodulator/rawQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.609%)  route 0.602ns (76.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           0.602     0.120    Receiver/QPSK_Demodulator/Q[1]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.045     0.165 r  Receiver/QPSK_Demodulator/rawI[1]_i_1/O
                         net (fo=1, routed)           0.000     0.165    Receiver/QPSK_Demodulator/n_0_rawI[1]_i_1
    SLICE_X32Y11         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y11                                                      r  Receiver/QPSK_Demodulator/rawI_reg[1]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.218    -0.086    
    SLICE_X32Y11         FDRE (Hold_fdre_C_D)         0.091     0.005    Receiver/QPSK_Demodulator/rawI_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.791%)  route 0.630ns (77.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.630     0.149    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.194 r  Receiver/QPSK_Demodulator/rawQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.194    Receiver/QPSK_Demodulator/n_0_rawQ[2]_i_1
    SLICE_X34Y10         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X34Y10                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.218    -0.087    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.120     0.033    Receiver/QPSK_Demodulator/rawQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.186ns (23.293%)  route 0.613ns (76.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[9]/Q
                         net (fo=4, routed)           0.613     0.131    Receiver/QPSK_Demodulator/Q[9]
    SLICE_X33Y13         LUT6 (Prop_lut6_I2_O)        0.045     0.176 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     0.176    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X33Y13         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.827    -0.863    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y13                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.218    -0.089    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.092     0.003    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.209ns (26.202%)  route 0.589ns (73.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.555    -0.626    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X30Y19                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.462 f  Receiver/ADCInFace/currentState_reg[0]/Q
                         net (fo=8, routed)           0.589     0.126    Receiver/Debug_PassThroughDAC/currentState[0]
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.045     0.171 r  Receiver/Debug_PassThroughDAC/startCurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.171    Receiver/Debug_PassThroughDAC/n_0_startCurrentState[0]_i_1
    SLICE_X32Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.822    -0.868    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X32Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.092    -0.002    Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.226ns (27.963%)  route 0.582ns (72.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.582     0.088    Receiver/QPSK_Demodulator/Q[6]
    SLICE_X32Y12         LUT6 (Prop_lut6_I2_O)        0.098     0.186 r  Receiver/QPSK_Demodulator/rawQ[6]_i_1/O
                         net (fo=1, routed)           0.000     0.186    Receiver/QPSK_Demodulator/n_0_rawQ[6]_i_1
    SLICE_X32Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y12                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X32Y12         FDRE (Hold_fdre_C_D)         0.092     0.004    Receiver/QPSK_Demodulator/rawQ_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.363ns (44.656%)  route 0.450ns (55.344%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.320    -0.161    Receiver/ADCInFace/Q[4]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.045    -0.116 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.116    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.046 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.130     0.084    Receiver/QPSK_Demodulator/RESIZE0_in[4]
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.107     0.191 r  Receiver/QPSK_Demodulator/rawI[4]_i_1/O
                         net (fo=1, routed)           0.000     0.191    Receiver/QPSK_Demodulator/n_0_rawI[4]_i_1
    SLICE_X35Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.827    -0.863    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y12                                                      r  Receiver/QPSK_Demodulator/rawI_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.218    -0.089    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.091     0.002    Receiver/QPSK_Demodulator/rawI_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.226ns (27.586%)  route 0.593ns (72.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           0.593     0.099    Receiver/QPSK_Demodulator/Q[8]
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.098     0.197 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     0.197    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X33Y13         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.827    -0.863    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y13                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.218    -0.089    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.091     0.002    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_1
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        2.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[43]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 4.009ns (72.589%)  route 1.514ns (27.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.514     4.669    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[43]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[43])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/x2_ploop_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 0.738ns (11.042%)  route 5.945ns (88.958%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.564    -0.948    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X56Y15                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=170, routed)         2.767     2.338    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.434 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=79, routed)          2.220     4.654    Receiver/CarriageRecoveryLoop/modemRx_in_sampleClk
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.778 r  Receiver/CarriageRecoveryLoop/x2_ploop_reg_i_1/O
                         net (fo=2, routed)           0.958     5.736    Receiver/CarriageRecoveryLoop/n_0_x2_ploop_reg_i_1
    DSP48_X0Y8           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/x2_ploop_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.529     8.533    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y8                                                        r  Receiver/CarriageRecoveryLoop/x2_ploop_reg/CLK
                         clock pessimism              0.492     9.025    
                         clock uncertainty           -0.074     8.951    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507     8.444    Receiver/CarriageRecoveryLoop/x2_ploop_reg
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/ph_accum0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 0.738ns (11.059%)  route 5.935ns (88.941%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.564    -0.948    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X56Y15                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=170, routed)         2.767     2.338    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.434 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=79, routed)          2.220     4.654    Receiver/CarriageRecoveryLoop/modemRx_in_sampleClk
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.778 r  Receiver/CarriageRecoveryLoop/x2_ploop_reg_i_1/O
                         net (fo=2, routed)           0.948     5.726    Receiver/CarriageRecoveryLoop/n_0_x2_ploop_reg_i_1
    DSP48_X0Y9           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/ph_accum0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.526     8.530    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y9                                                        r  Receiver/CarriageRecoveryLoop/ph_accum0/CLK
                         clock pessimism              0.492     9.022    
                         clock uncertainty           -0.074     8.948    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507     8.441    Receiver/CarriageRecoveryLoop/ph_accum0
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[32]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 4.009ns (73.824%)  route 1.421ns (26.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.421     4.576    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[32]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[32])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 4.009ns (75.168%)  route 1.324ns (24.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.324     4.479    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[42]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 4.009ns (75.168%)  route 1.324ns (24.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.324     4.479    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[42])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[47]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 4.009ns (76.493%)  route 1.232ns (23.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.232     4.387    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[47]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[47])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.387    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.121ns  (logic 4.009ns (78.284%)  route 1.112ns (21.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.112     4.267    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[37]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 4.009ns (79.540%)  route 1.031ns (20.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.031     4.186    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[37])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[39]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 4.009ns (79.540%)  route 1.031ns (20.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.031     4.186    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[39])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  3.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X55Y21                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/Q
                         net (fo=1, routed)           0.113    -0.384    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[7]
    SLICE_X54Y21         SRL16E                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.825    -0.865    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X54Y21                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.252    -0.612    
                         clock uncertainty            0.074    -0.538    
    SLICE_X54Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.408    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.738%)  route 0.174ns (55.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.561    -0.620    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X57Y18                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/Q
                         net (fo=1, routed)           0.174    -0.305    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[7]
    SLICE_X54Y18         SRL16E                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.828    -0.862    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y18                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X54Y18         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.330    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Receiver/QPSK_Demodulator/rawI_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.220%)  route 0.297ns (67.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.561    -0.620    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y11                                                      r  Receiver/QPSK_Demodulator/rawI_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Receiver/QPSK_Demodulator/rawI_reg[0]/Q
                         net (fo=1, routed)           0.297    -0.183    Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/s_axis_data_tdata[0]
    SLICE_X44Y10         FDRE                                         r  Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.832    -0.858    Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X44Y10                                                      r  Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]/C
                         clock pessimism              0.503    -0.354    
                         clock uncertainty            0.074    -0.280    
    SLICE_X44Y10         FDRE (Hold_fdre_C_D)         0.070    -0.210    Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/DP/CLK
                         clock pessimism              0.253    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.222    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/DP
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/SP/CLK
                         clock pessimism              0.253    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.222    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/SP
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/DP/CLK
                         clock pessimism              0.253    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.222    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/DP
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/SP/CLK
                         clock pessimism              0.253    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.222    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/SP
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/DP/CLK
                         clock pessimism              0.253    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.222    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/DP
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/SP/CLK
                         clock pessimism              0.253    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.222    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/SP
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/DP/CLK
                         clock pessimism              0.253    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.222    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/DP
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.034    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_1
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        4.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.881ns (39.353%)  route 2.899ns (60.647%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.578 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.947     3.525    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.303     3.828 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     3.828    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X33Y13         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.440     8.445    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y13                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.214     8.629    
    SLICE_X33Y13         FDRE (Setup_fdre_C_D)        0.032     8.661    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.749ns (39.326%)  route 2.698ns (60.674%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.443 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.747     3.190    Receiver/QPSK_Demodulator/RESIZE0_in[7]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.306     3.496 r  Receiver/QPSK_Demodulator/rawI[7]_i_1/O
                         net (fo=1, routed)           0.000     3.496    Receiver/QPSK_Demodulator/n_0_rawI[7]_i_1
    SLICE_X35Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.439     8.444    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y14                                                      r  Receiver/QPSK_Demodulator/rawI_reg[7]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.214     8.628    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)        0.029     8.657    Receiver/QPSK_Demodulator/rawI_reg[7]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.881ns (42.610%)  route 2.533ns (57.390%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.578 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.582     3.160    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.303     3.463 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     3.463    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X35Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.440     8.445    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y12                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.214     8.629    
    SLICE_X35Y12         FDRE (Setup_fdre_C_D)        0.031     8.660    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.785ns (41.904%)  route 2.475ns (58.096%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.483 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.523     3.006    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.302     3.308 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     3.308    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X32Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y12                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.214     8.630    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.029     8.659    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.785ns (41.982%)  route 2.467ns (58.018%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.483 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.515     2.998    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X32Y12         LUT6 (Prop_lut6_I4_O)        0.302     3.300 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     3.300    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X32Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y12                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.214     8.630    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.031     8.661    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.300    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.863ns (43.465%)  route 2.423ns (56.535%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.557 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.472     3.029    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X34Y11         LUT6 (Prop_lut6_I0_O)        0.306     3.335 r  Receiver/QPSK_Demodulator/rawI[11]_i_1/O
                         net (fo=1, routed)           0.000     3.335    Receiver/QPSK_Demodulator/n_0_rawI[11]_i_1
    SLICE_X34Y11         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X34Y11                                                      r  Receiver/QPSK_Demodulator/rawI_reg[11]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.214     8.630    
    SLICE_X34Y11         FDRE (Setup_fdre_C_D)        0.077     8.707    Receiver/QPSK_Demodulator/rawI_reg[11]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.767ns (42.393%)  route 2.401ns (57.607%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.464 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.450     2.914    Receiver/QPSK_Demodulator/RESIZE0_in[5]
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.303     3.217 r  Receiver/QPSK_Demodulator/rawI[5]_i_1/O
                         net (fo=1, routed)           0.000     3.217    Receiver/QPSK_Demodulator/n_0_rawI[5]_i_1
    SLICE_X35Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.440     8.445    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y12                                                      r  Receiver/QPSK_Demodulator/rawI_reg[5]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.214     8.629    
    SLICE_X35Y12         FDRE (Setup_fdre_C_D)        0.031     8.660    Receiver/QPSK_Demodulator/rawI_reg[5]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -3.217    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.767ns (42.550%)  route 2.386ns (57.450%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.464 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.434     2.898    Receiver/QPSK_Demodulator/RESIZE0_in[5]
    SLICE_X32Y12         LUT6 (Prop_lut6_I4_O)        0.303     3.201 r  Receiver/QPSK_Demodulator/rawQ[5]_i_1/O
                         net (fo=1, routed)           0.000     3.201    Receiver/QPSK_Demodulator/n_0_rawQ[5]_i_1
    SLICE_X32Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y12                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[5]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.214     8.630    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.031     8.661    Receiver/QPSK_Demodulator/rawQ_reg[5]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.863ns (45.010%)  route 2.276ns (54.990%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.557 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.325     2.882    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X32Y10         LUT6 (Prop_lut6_I4_O)        0.306     3.188 r  Receiver/QPSK_Demodulator/rawQ[11]_i_1/O
                         net (fo=1, routed)           0.000     3.188    Receiver/QPSK_Demodulator/n_0_rawQ[11]_i_1
    SLICE_X32Y10         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.443     8.448    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y10                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[11]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.214     8.632    
    SLICE_X32Y10         FDRE (Setup_fdre_C_D)        0.029     8.661    Receiver/QPSK_Demodulator/rawQ_reg[11]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.765ns (42.734%)  route 2.365ns (57.266%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.466 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.414     2.880    Receiver/QPSK_Demodulator/RESIZE0_in[8]
    SLICE_X33Y13         LUT6 (Prop_lut6_I0_O)        0.299     3.179 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     3.179    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X33Y13         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.440     8.445    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y13                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.214     8.629    
    SLICE_X33Y13         FDRE (Setup_fdre_C_D)        0.029     8.658    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  5.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.888%)  route 0.593ns (76.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[10]/Q
                         net (fo=4, routed)           0.593     0.111    Receiver/QPSK_Demodulator/Q[10]
    SLICE_X32Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.156 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     0.156    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X32Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y12                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X32Y12         FDRE (Hold_fdre_C_D)         0.091    -0.001    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.905%)  route 0.626ns (77.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.558    -0.623    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  Receiver/ADCInFace/convertedValue_reg[11]/Q
                         net (fo=4, routed)           0.626     0.144    Receiver/QPSK_Demodulator/Q[11]
    SLICE_X34Y11         LUT6 (Prop_lut6_I4_O)        0.045     0.189 r  Receiver/QPSK_Demodulator/rawI[11]_i_1/O
                         net (fo=1, routed)           0.000     0.189    Receiver/QPSK_Demodulator/n_0_rawI[11]_i_1
    SLICE_X34Y11         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X34Y11                                                      r  Receiver/QPSK_Demodulator/rawI_reg[11]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.214    -0.091    
    SLICE_X34Y11         FDRE (Hold_fdre_C_D)         0.120     0.029    Receiver/QPSK_Demodulator/rawI_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.882%)  route 0.627ns (77.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.627     0.145    Receiver/QPSK_Demodulator/Q[4]
    SLICE_X34Y11         LUT6 (Prop_lut6_I2_O)        0.045     0.190 r  Receiver/QPSK_Demodulator/rawQ[4]_i_1/O
                         net (fo=1, routed)           0.000     0.190    Receiver/QPSK_Demodulator/n_0_rawQ[4]_i_1
    SLICE_X34Y11         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X34Y11                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[4]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.214    -0.091    
    SLICE_X34Y11         FDRE (Hold_fdre_C_D)         0.121     0.030    Receiver/QPSK_Demodulator/rawQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.609%)  route 0.602ns (76.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           0.602     0.120    Receiver/QPSK_Demodulator/Q[1]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.045     0.165 r  Receiver/QPSK_Demodulator/rawI[1]_i_1/O
                         net (fo=1, routed)           0.000     0.165    Receiver/QPSK_Demodulator/n_0_rawI[1]_i_1
    SLICE_X32Y11         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y11                                                      r  Receiver/QPSK_Demodulator/rawI_reg[1]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.214    -0.090    
    SLICE_X32Y11         FDRE (Hold_fdre_C_D)         0.091     0.001    Receiver/QPSK_Demodulator/rawI_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.791%)  route 0.630ns (77.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.630     0.149    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.194 r  Receiver/QPSK_Demodulator/rawQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.194    Receiver/QPSK_Demodulator/n_0_rawQ[2]_i_1
    SLICE_X34Y10         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X34Y10                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.214    -0.091    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.120     0.029    Receiver/QPSK_Demodulator/rawQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.186ns (23.293%)  route 0.613ns (76.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[9]/Q
                         net (fo=4, routed)           0.613     0.131    Receiver/QPSK_Demodulator/Q[9]
    SLICE_X33Y13         LUT6 (Prop_lut6_I2_O)        0.045     0.176 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     0.176    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X33Y13         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.827    -0.863    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y13                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.214    -0.093    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.092    -0.001    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.209ns (26.202%)  route 0.589ns (73.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.555    -0.626    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X30Y19                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.462 f  Receiver/ADCInFace/currentState_reg[0]/Q
                         net (fo=8, routed)           0.589     0.126    Receiver/Debug_PassThroughDAC/currentState[0]
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.045     0.171 r  Receiver/Debug_PassThroughDAC/startCurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.171    Receiver/Debug_PassThroughDAC/n_0_startCurrentState[0]_i_1
    SLICE_X32Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.822    -0.868    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X32Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.092    -0.006    Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.226ns (27.963%)  route 0.582ns (72.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.582     0.088    Receiver/QPSK_Demodulator/Q[6]
    SLICE_X32Y12         LUT6 (Prop_lut6_I2_O)        0.098     0.186 r  Receiver/QPSK_Demodulator/rawQ[6]_i_1/O
                         net (fo=1, routed)           0.000     0.186    Receiver/QPSK_Demodulator/n_0_rawQ[6]_i_1
    SLICE_X32Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y12                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X32Y12         FDRE (Hold_fdre_C_D)         0.092    -0.000    Receiver/QPSK_Demodulator/rawQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.363ns (44.656%)  route 0.450ns (55.344%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.320    -0.161    Receiver/ADCInFace/Q[4]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.045    -0.116 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.116    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.046 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.130     0.084    Receiver/QPSK_Demodulator/RESIZE0_in[4]
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.107     0.191 r  Receiver/QPSK_Demodulator/rawI[4]_i_1/O
                         net (fo=1, routed)           0.000     0.191    Receiver/QPSK_Demodulator/n_0_rawI[4]_i_1
    SLICE_X35Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.827    -0.863    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y12                                                      r  Receiver/QPSK_Demodulator/rawI_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.214    -0.093    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.091    -0.002    Receiver/QPSK_Demodulator/rawI_reg[4]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.226ns (27.586%)  route 0.593ns (72.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           0.593     0.099    Receiver/QPSK_Demodulator/Q[8]
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.098     0.197 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     0.197    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X33Y13         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.827    -0.863    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y13                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.214    -0.093    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.091    -0.002    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        5.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        4.122ns  (logic 0.642ns (15.576%)  route 3.480ns (84.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 39.052 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.564    39.052    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X56Y15                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518    39.570 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=170, routed)         3.480    43.050    Transmitter/DACInterface/I1
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.124    43.174 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    43.174    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.398    48.841    
                         clock uncertainty           -0.218    48.623    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.077    48.700    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.700    
                         arrival time                         -43.174    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        4.148ns  (logic 0.668ns (16.105%)  route 3.480ns (83.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 39.052 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.564    39.052    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X56Y15                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518    39.570 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=170, routed)         3.480    43.050    Transmitter/DACInterface/I1
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.150    43.200 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    43.200    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.398    48.841    
                         clock uncertainty           -0.218    48.623    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.118    48.741    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.741    
                         arrival time                         -43.200    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.243ns  (logic 0.558ns (17.206%)  route 2.685ns (82.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           2.685    42.263    Receiver/Debug_PassThroughDAC/P[9]
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124    42.387 r  Receiver/Debug_PassThroughDAC/tempBuffer[9]_i_1/O
                         net (fo=1, routed)           0.000    42.387    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[9]_i_1
    SLICE_X34Y13         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.439    48.444    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y13                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.218    48.624    
    SLICE_X34Y13         FDRE (Setup_fdre_C_D)        0.079    48.703    Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         48.703    
                         arrival time                         -42.387    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.022ns  (logic 0.558ns (18.464%)  route 2.464ns (81.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           2.464    42.042    Receiver/Debug_PassThroughDAC/P[3]
    SLICE_X33Y14         LUT6 (Prop_lut6_I0_O)        0.124    42.166 r  Receiver/Debug_PassThroughDAC/tempBuffer[3]_i_1/O
                         net (fo=1, routed)           0.000    42.166    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[3]_i_1
    SLICE_X33Y14         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.440    48.445    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X33Y14                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/C
                         clock pessimism              0.398    48.843    
                         clock uncertainty           -0.218    48.625    
    SLICE_X33Y14         FDRE (Setup_fdre_C_D)        0.032    48.657    Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         48.657    
                         arrival time                         -42.166    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.895ns  (logic 0.558ns (19.274%)  route 2.337ns (80.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           2.337    41.915    Receiver/Debug_PassThroughDAC/P[7]
    SLICE_X34Y12         LUT6 (Prop_lut6_I0_O)        0.124    42.039 r  Receiver/Debug_PassThroughDAC/tempBuffer[7]_i_1/O
                         net (fo=1, routed)           0.000    42.039    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[7]_i_1
    SLICE_X34Y12         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.440    48.445    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y12                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/C
                         clock pessimism              0.398    48.843    
                         clock uncertainty           -0.218    48.625    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.081    48.706    Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         48.706    
                         arrival time                         -42.039    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.753ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.804ns  (logic 0.558ns (19.899%)  route 2.246ns (80.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           2.246    41.824    Receiver/Debug_PassThroughDAC/P[4]
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124    41.948 r  Receiver/Debug_PassThroughDAC/tempBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000    41.948    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[4]_i_1
    SLICE_X34Y13         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.439    48.444    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y13                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/C
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.218    48.624    
    SLICE_X34Y13         FDRE (Setup_fdre_C_D)        0.077    48.701    Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         48.701    
                         arrival time                         -41.948    
  -------------------------------------------------------------------
                         slack                                  6.753    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.836ns  (logic 0.704ns (24.828%)  route 2.132ns (75.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 39.041 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.553    39.041    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X32Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    39.497 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.437    40.935    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X32Y19         LUT5 (Prop_lut5_I2_O)        0.124    41.059 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.694    41.753    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    41.877 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    41.877    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X32Y18         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.218    48.620    
    SLICE_X32Y18         FDRE (Setup_fdre_C_D)        0.029    48.649    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.649    
                         arrival time                         -41.877    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.833ns  (logic 0.704ns (24.854%)  route 2.129ns (75.146%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 39.041 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.553    39.041    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X32Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    39.497 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.437    40.935    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X32Y19         LUT5 (Prop_lut5_I2_O)        0.124    41.059 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.691    41.750    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    41.874 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    41.874    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X32Y18         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.218    48.620    
    SLICE_X32Y18         FDRE (Setup_fdre_C_D)        0.031    48.651    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.651    
                         arrival time                         -41.874    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.713ns  (logic 0.586ns (21.596%)  route 2.127ns (78.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 48.447 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[18]
                         net (fo=5, routed)           2.127    41.705    Transmitter/DACInterface/P[1]
    SLICE_X47Y15         LUT4 (Prop_lut4_I0_O)        0.152    41.857 r  Transmitter/DACInterface/tempBuffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000    41.857    Transmitter/DACInterface/p_1_in[1]
    SLICE_X47Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.442    48.447    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X47Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
                         clock pessimism              0.398    48.845    
                         clock uncertainty           -0.218    48.627    
    SLICE_X47Y15         FDRE (Setup_fdre_C_D)        0.075    48.702    Transmitter/DACInterface/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         48.702    
                         arrival time                         -41.857    
  -------------------------------------------------------------------
                         slack                                  6.845    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.682ns  (logic 0.558ns (20.804%)  route 2.124ns (79.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 48.447 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[22]
                         net (fo=5, routed)           2.124    41.702    Transmitter/DACInterface/P[5]
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.124    41.826 r  Transmitter/DACInterface/tempBuffer[5]_i_1__0/O
                         net (fo=1, routed)           0.000    41.826    Transmitter/DACInterface/p_1_in[5]
    SLICE_X46Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.442    48.447    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[5]/C
                         clock pessimism              0.398    48.845    
                         clock uncertainty           -0.218    48.627    
    SLICE_X46Y15         FDRE (Setup_fdre_C_D)        0.081    48.708    Transmitter/DACInterface/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                         48.708    
                         arrival time                         -41.826    
  -------------------------------------------------------------------
                         slack                                  6.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.227ns (28.004%)  route 0.584ns (71.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.555    -0.626    Receiver/ADCInFace/clk_out1
    SLICE_X31Y19                                                      r  Receiver/ADCInFace/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  Receiver/ADCInFace/startCurrentState_reg[2]/Q
                         net (fo=5, routed)           0.584     0.085    Receiver/ADCInFace/startCurrentState[2]
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.099     0.184 r  Receiver/ADCInFace/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.184    Receiver/ADCInFace/n_0_currentState[0]_i_1
    SLICE_X30Y19         FDRE                                         r  Receiver/ADCInFace/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X30Y19                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.121     0.027    Receiver/ADCInFace/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.227ns (27.833%)  route 0.589ns (72.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.555    -0.626    Receiver/ADCInFace/clk_out1
    SLICE_X31Y19                                                      r  Receiver/ADCInFace/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  Receiver/ADCInFace/startCurrentState_reg[2]/Q
                         net (fo=5, routed)           0.589     0.090    Receiver/ADCInFace/startCurrentState[2]
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.099     0.189 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.189    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X30Y19         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X30Y19                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.120     0.026    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.171ns (24.087%)  route 0.539ns (75.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           0.539     0.135    Transmitter/DACInterface/P[10]
    SLICE_X44Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.180 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.180    Transmitter/DACInterface/p_1_in[10]
    SLICE_X44Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X44Y15         FDRE (Hold_fdre_C_D)         0.092     0.004    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.171ns (22.156%)  route 0.601ns (77.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           0.601     0.197    Transmitter/DACInterface/P[4]
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.242 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.242    Transmitter/DACInterface/p_1_in[4]
    SLICE_X46Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.120     0.032    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.171ns (22.050%)  route 0.605ns (77.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[19]
                         net (fo=5, routed)           0.605     0.201    Receiver/Debug_PassThroughDAC/P[2]
    SLICE_X33Y14         LUT6 (Prop_lut6_I0_O)        0.045     0.246 r  Receiver/Debug_PassThroughDAC/tempBuffer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.246    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[2]_i_1
    SLICE_X33Y14         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X33Y14                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.218    -0.089    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.092     0.003    Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.171ns (21.923%)  route 0.609ns (78.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[25]
                         net (fo=5, routed)           0.609     0.205    Transmitter/DACInterface/P[8]
    SLICE_X44Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.250 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.250    Transmitter/DACInterface/p_1_in[8]
    SLICE_X44Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X44Y15         FDRE (Hold_fdre_C_D)         0.092     0.004    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.171ns (21.819%)  route 0.613ns (78.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[19]
                         net (fo=5, routed)           0.613     0.209    Transmitter/DACInterface/P[2]
    SLICE_X47Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.254 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.254    Transmitter/DACInterface/p_1_in[2]
    SLICE_X47Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X47Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X47Y15         FDRE (Hold_fdre_C_D)         0.092     0.004    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.171ns (21.687%)  route 0.618ns (78.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.126    -0.404 f  Transmitter/QPSK_Modulator/qpskSignal_reg/P[28]
                         net (fo=5, routed)           0.618     0.214    Transmitter/DACInterface/P[11]
    SLICE_X44Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.259 r  Transmitter/DACInterface/tempBuffer[11]_i_2__0/O
                         net (fo=1, routed)           0.000     0.259    Transmitter/DACInterface/p_1_in[11]
    SLICE_X44Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[11]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X44Y15         FDRE (Hold_fdre_C_D)         0.091     0.003    Transmitter/DACInterface/tempBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.171ns (20.760%)  route 0.653ns (79.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.653     0.249    Transmitter/DACInterface/P[7]
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.294 r  Transmitter/DACInterface/tempBuffer[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.294    Transmitter/DACInterface/p_1_in[7]
    SLICE_X46Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.121     0.033    Transmitter/DACInterface/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.291ns (30.646%)  route 0.659ns (69.354%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.556    -0.625    Transmitter/DACInterface/clk_out1
    SLICE_X46Y19                                                      r  Transmitter/DACInterface/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  Transmitter/DACInterface/startCurrentState_reg[1]/Q
                         net (fo=4, routed)           0.298    -0.179    Transmitter/DACInterface/startCurrentState[1]
    SLICE_X46Y19         LUT5 (Prop_lut5_I3_O)        0.099    -0.080 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           0.361     0.280    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.044     0.324 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.324    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.091    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.131     0.040    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.285    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_1
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        5.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        4.122ns  (logic 0.642ns (15.576%)  route 3.480ns (84.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 39.052 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.564    39.052    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X56Y15                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518    39.570 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=170, routed)         3.480    43.050    Transmitter/DACInterface/I1
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.124    43.174 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    43.174    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.398    48.841    
                         clock uncertainty           -0.218    48.623    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.077    48.700    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.700    
                         arrival time                         -43.174    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        4.148ns  (logic 0.668ns (16.105%)  route 3.480ns (83.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 39.052 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.564    39.052    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X56Y15                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518    39.570 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=170, routed)         3.480    43.050    Transmitter/DACInterface/I1
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.150    43.200 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    43.200    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.398    48.841    
                         clock uncertainty           -0.218    48.623    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.118    48.741    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.741    
                         arrival time                         -43.200    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.243ns  (logic 0.558ns (17.206%)  route 2.685ns (82.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           2.685    42.263    Receiver/Debug_PassThroughDAC/P[9]
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124    42.387 r  Receiver/Debug_PassThroughDAC/tempBuffer[9]_i_1/O
                         net (fo=1, routed)           0.000    42.387    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[9]_i_1
    SLICE_X34Y13         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.439    48.444    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y13                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.218    48.624    
    SLICE_X34Y13         FDRE (Setup_fdre_C_D)        0.079    48.703    Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         48.703    
                         arrival time                         -42.387    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.022ns  (logic 0.558ns (18.464%)  route 2.464ns (81.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           2.464    42.042    Receiver/Debug_PassThroughDAC/P[3]
    SLICE_X33Y14         LUT6 (Prop_lut6_I0_O)        0.124    42.166 r  Receiver/Debug_PassThroughDAC/tempBuffer[3]_i_1/O
                         net (fo=1, routed)           0.000    42.166    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[3]_i_1
    SLICE_X33Y14         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.440    48.445    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X33Y14                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/C
                         clock pessimism              0.398    48.843    
                         clock uncertainty           -0.218    48.625    
    SLICE_X33Y14         FDRE (Setup_fdre_C_D)        0.032    48.657    Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         48.657    
                         arrival time                         -42.166    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.895ns  (logic 0.558ns (19.274%)  route 2.337ns (80.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           2.337    41.915    Receiver/Debug_PassThroughDAC/P[7]
    SLICE_X34Y12         LUT6 (Prop_lut6_I0_O)        0.124    42.039 r  Receiver/Debug_PassThroughDAC/tempBuffer[7]_i_1/O
                         net (fo=1, routed)           0.000    42.039    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[7]_i_1
    SLICE_X34Y12         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.440    48.445    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y12                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/C
                         clock pessimism              0.398    48.843    
                         clock uncertainty           -0.218    48.625    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.081    48.706    Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         48.706    
                         arrival time                         -42.039    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.753ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.804ns  (logic 0.558ns (19.899%)  route 2.246ns (80.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           2.246    41.824    Receiver/Debug_PassThroughDAC/P[4]
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124    41.948 r  Receiver/Debug_PassThroughDAC/tempBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000    41.948    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[4]_i_1
    SLICE_X34Y13         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.439    48.444    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y13                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/C
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.218    48.624    
    SLICE_X34Y13         FDRE (Setup_fdre_C_D)        0.077    48.701    Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         48.701    
                         arrival time                         -41.948    
  -------------------------------------------------------------------
                         slack                                  6.753    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.836ns  (logic 0.704ns (24.828%)  route 2.132ns (75.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 39.041 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.553    39.041    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X32Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    39.497 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.437    40.935    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X32Y19         LUT5 (Prop_lut5_I2_O)        0.124    41.059 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.694    41.753    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    41.877 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    41.877    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X32Y18         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.218    48.620    
    SLICE_X32Y18         FDRE (Setup_fdre_C_D)        0.029    48.649    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.649    
                         arrival time                         -41.877    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.833ns  (logic 0.704ns (24.854%)  route 2.129ns (75.146%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 39.041 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.553    39.041    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X32Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    39.497 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.437    40.935    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X32Y19         LUT5 (Prop_lut5_I2_O)        0.124    41.059 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.691    41.750    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    41.874 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    41.874    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X32Y18         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.218    48.620    
    SLICE_X32Y18         FDRE (Setup_fdre_C_D)        0.031    48.651    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.651    
                         arrival time                         -41.874    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.713ns  (logic 0.586ns (21.596%)  route 2.127ns (78.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 48.447 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[18]
                         net (fo=5, routed)           2.127    41.705    Transmitter/DACInterface/P[1]
    SLICE_X47Y15         LUT4 (Prop_lut4_I0_O)        0.152    41.857 r  Transmitter/DACInterface/tempBuffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000    41.857    Transmitter/DACInterface/p_1_in[1]
    SLICE_X47Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.442    48.447    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X47Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
                         clock pessimism              0.398    48.845    
                         clock uncertainty           -0.218    48.627    
    SLICE_X47Y15         FDRE (Setup_fdre_C_D)        0.075    48.702    Transmitter/DACInterface/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         48.702    
                         arrival time                         -41.857    
  -------------------------------------------------------------------
                         slack                                  6.845    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.682ns  (logic 0.558ns (20.804%)  route 2.124ns (79.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 48.447 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[22]
                         net (fo=5, routed)           2.124    41.702    Transmitter/DACInterface/P[5]
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.124    41.826 r  Transmitter/DACInterface/tempBuffer[5]_i_1__0/O
                         net (fo=1, routed)           0.000    41.826    Transmitter/DACInterface/p_1_in[5]
    SLICE_X46Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.442    48.447    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[5]/C
                         clock pessimism              0.398    48.845    
                         clock uncertainty           -0.218    48.627    
    SLICE_X46Y15         FDRE (Setup_fdre_C_D)        0.081    48.708    Transmitter/DACInterface/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                         48.708    
                         arrival time                         -41.826    
  -------------------------------------------------------------------
                         slack                                  6.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.227ns (28.004%)  route 0.584ns (71.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.555    -0.626    Receiver/ADCInFace/clk_out1
    SLICE_X31Y19                                                      r  Receiver/ADCInFace/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  Receiver/ADCInFace/startCurrentState_reg[2]/Q
                         net (fo=5, routed)           0.584     0.085    Receiver/ADCInFace/startCurrentState[2]
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.099     0.184 r  Receiver/ADCInFace/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.184    Receiver/ADCInFace/n_0_currentState[0]_i_1
    SLICE_X30Y19         FDRE                                         r  Receiver/ADCInFace/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X30Y19                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.121     0.027    Receiver/ADCInFace/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.227ns (27.833%)  route 0.589ns (72.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.555    -0.626    Receiver/ADCInFace/clk_out1
    SLICE_X31Y19                                                      r  Receiver/ADCInFace/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  Receiver/ADCInFace/startCurrentState_reg[2]/Q
                         net (fo=5, routed)           0.589     0.090    Receiver/ADCInFace/startCurrentState[2]
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.099     0.189 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.189    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X30Y19         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X30Y19                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.120     0.026    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.171ns (24.087%)  route 0.539ns (75.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           0.539     0.135    Transmitter/DACInterface/P[10]
    SLICE_X44Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.180 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.180    Transmitter/DACInterface/p_1_in[10]
    SLICE_X44Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X44Y15         FDRE (Hold_fdre_C_D)         0.092     0.004    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.171ns (22.156%)  route 0.601ns (77.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           0.601     0.197    Transmitter/DACInterface/P[4]
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.242 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.242    Transmitter/DACInterface/p_1_in[4]
    SLICE_X46Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.120     0.032    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.171ns (22.050%)  route 0.605ns (77.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[19]
                         net (fo=5, routed)           0.605     0.201    Receiver/Debug_PassThroughDAC/P[2]
    SLICE_X33Y14         LUT6 (Prop_lut6_I0_O)        0.045     0.246 r  Receiver/Debug_PassThroughDAC/tempBuffer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.246    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[2]_i_1
    SLICE_X33Y14         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X33Y14                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.218    -0.089    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.092     0.003    Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.171ns (21.923%)  route 0.609ns (78.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[25]
                         net (fo=5, routed)           0.609     0.205    Transmitter/DACInterface/P[8]
    SLICE_X44Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.250 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.250    Transmitter/DACInterface/p_1_in[8]
    SLICE_X44Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X44Y15         FDRE (Hold_fdre_C_D)         0.092     0.004    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.171ns (21.819%)  route 0.613ns (78.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[19]
                         net (fo=5, routed)           0.613     0.209    Transmitter/DACInterface/P[2]
    SLICE_X47Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.254 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.254    Transmitter/DACInterface/p_1_in[2]
    SLICE_X47Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X47Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X47Y15         FDRE (Hold_fdre_C_D)         0.092     0.004    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.171ns (21.687%)  route 0.618ns (78.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.126    -0.404 f  Transmitter/QPSK_Modulator/qpskSignal_reg/P[28]
                         net (fo=5, routed)           0.618     0.214    Transmitter/DACInterface/P[11]
    SLICE_X44Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.259 r  Transmitter/DACInterface/tempBuffer[11]_i_2__0/O
                         net (fo=1, routed)           0.000     0.259    Transmitter/DACInterface/p_1_in[11]
    SLICE_X44Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[11]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X44Y15         FDRE (Hold_fdre_C_D)         0.091     0.003    Transmitter/DACInterface/tempBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.171ns (20.760%)  route 0.653ns (79.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.653     0.249    Transmitter/DACInterface/P[7]
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.294 r  Transmitter/DACInterface/tempBuffer[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.294    Transmitter/DACInterface/p_1_in[7]
    SLICE_X46Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.121     0.033    Transmitter/DACInterface/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.291ns (30.646%)  route 0.659ns (69.354%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.556    -0.625    Transmitter/DACInterface/clk_out1
    SLICE_X46Y19                                                      r  Transmitter/DACInterface/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  Transmitter/DACInterface/startCurrentState_reg[1]/Q
                         net (fo=4, routed)           0.298    -0.179    Transmitter/DACInterface/startCurrentState[1]
    SLICE_X46Y19         LUT5 (Prop_lut5_I3_O)        0.099    -0.080 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           0.361     0.280    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.044     0.324 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.324    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.091    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.131     0.040    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.285    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_1
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack       47.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.046ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.686%)  route 1.764ns (73.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.195     0.758    Transmitter/DACInterface/currentState[0]
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.882 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.569     1.450    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y16         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y16                                                      r  Transmitter/DACInterface/tempBuffer_reg[12]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.098    48.925    
    SLICE_X45Y16         FDRE (Setup_fdre_C_R)       -0.429    48.496    Transmitter/DACInterface/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                         48.496    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 47.046    

Slack (MET) :             47.046ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.686%)  route 1.764ns (73.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.195     0.758    Transmitter/DACInterface/currentState[0]
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.882 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.569     1.450    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y16         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y16                                                      r  Transmitter/DACInterface/tempBuffer_reg[13]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.098    48.925    
    SLICE_X45Y16         FDRE (Setup_fdre_C_R)       -0.429    48.496    Transmitter/DACInterface/tempBuffer_reg[13]
  -------------------------------------------------------------------
                         required time                         48.496    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 47.046    

Slack (MET) :             47.046ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.686%)  route 1.764ns (73.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.195     0.758    Transmitter/DACInterface/currentState[0]
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.882 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.569     1.450    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y16         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y16                                                      r  Transmitter/DACInterface/tempBuffer_reg[14]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.098    48.925    
    SLICE_X45Y16         FDRE (Setup_fdre_C_R)       -0.429    48.496    Transmitter/DACInterface/tempBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         48.496    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 47.046    

Slack (MET) :             47.046ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.686%)  route 1.764ns (73.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.195     0.758    Transmitter/DACInterface/currentState[0]
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.882 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.569     1.450    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y16         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y16                                                      r  Transmitter/DACInterface/tempBuffer_reg[15]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.098    48.925    
    SLICE_X45Y16         FDRE (Setup_fdre_C_R)       -0.429    48.496    Transmitter/DACInterface/tempBuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         48.496    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 47.046    

Slack (MET) :             47.155ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.580ns (22.802%)  route 1.964ns (77.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          0.869     0.368    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.492 r  Receiver/Debug_PassThroughDAC/tempBuffer[11]_i_1__0/O
                         net (fo=16, routed)          1.094     1.586    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[11]_i_1__0
    SLICE_X34Y12         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.440    48.445    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y12                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/C
                         clock pessimism              0.564    49.008    
                         clock uncertainty           -0.098    48.910    
    SLICE_X34Y12         FDRE (Setup_fdre_C_CE)      -0.169    48.741    Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         48.741    
                         arrival time                          -1.586    
  -------------------------------------------------------------------
                         slack                                 47.155    

Slack (MET) :             47.155ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.580ns (22.802%)  route 1.964ns (77.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          0.869     0.368    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.492 r  Receiver/Debug_PassThroughDAC/tempBuffer[11]_i_1__0/O
                         net (fo=16, routed)          1.094     1.586    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[11]_i_1__0
    SLICE_X34Y12         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.440    48.445    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y12                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/C
                         clock pessimism              0.564    49.008    
                         clock uncertainty           -0.098    48.910    
    SLICE_X34Y12         FDRE (Setup_fdre_C_CE)      -0.169    48.741    Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         48.741    
                         arrival time                          -1.586    
  -------------------------------------------------------------------
                         slack                                 47.155    

Slack (MET) :             47.161ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.766ns (27.187%)  route 2.052ns (72.813%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.012     0.574    Transmitter/DACInterface/currentState[0]
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.698 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.040     1.738    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.124     1.862 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.602    49.044    
                         clock uncertainty           -0.098    48.946    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.077    49.023    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         49.023    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 47.161    

Slack (MET) :             47.176ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.792ns (27.853%)  route 2.052ns (72.147%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.012     0.574    Transmitter/DACInterface/currentState[0]
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.698 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.040     1.738    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.150     1.888 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.888    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.602    49.044    
                         clock uncertainty           -0.098    48.946    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.118    49.064    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         49.064    
                         arrival time                          -1.888    
  -------------------------------------------------------------------
                         slack                                 47.176    

Slack (MET) :             47.236ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/shiftCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.580ns (26.189%)  route 1.635ns (73.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          0.873     0.371    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.124     0.495 r  Receiver/Debug_PassThroughDAC/shiftCount[3]_i_1__0/O
                         net (fo=4, routed)           0.762     1.257    Receiver/Debug_PassThroughDAC/parallelLoadEn
    SLICE_X33Y18         FDRE                                         r  Receiver/Debug_PassThroughDAC/shiftCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X33Y18                                                      r  Receiver/Debug_PassThroughDAC/shiftCount_reg[0]/C
                         clock pessimism              0.581    49.020    
                         clock uncertainty           -0.098    48.922    
    SLICE_X33Y18         FDRE (Setup_fdre_C_R)       -0.429    48.493    Receiver/Debug_PassThroughDAC/shiftCount_reg[0]
  -------------------------------------------------------------------
                         required time                         48.493    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                 47.236    

Slack (MET) :             47.236ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/shiftCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.580ns (26.189%)  route 1.635ns (73.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          0.873     0.371    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.124     0.495 r  Receiver/Debug_PassThroughDAC/shiftCount[3]_i_1__0/O
                         net (fo=4, routed)           0.762     1.257    Receiver/Debug_PassThroughDAC/parallelLoadEn
    SLICE_X33Y18         FDRE                                         r  Receiver/Debug_PassThroughDAC/shiftCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X33Y18                                                      r  Receiver/Debug_PassThroughDAC/shiftCount_reg[3]/C
                         clock pessimism              0.581    49.020    
                         clock uncertainty           -0.098    48.922    
    SLICE_X33Y18         FDRE (Setup_fdre_C_R)       -0.429    48.493    Receiver/Debug_PassThroughDAC/shiftCount_reg[3]
  -------------------------------------------------------------------
                         required time                         48.493    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                 47.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.634%)  route 0.112ns (44.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y15                                                      r  Receiver/ADCInFace/temp1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/temp1_reg[7]/Q
                         net (fo=2, routed)           0.112    -0.369    Receiver/ADCInFace/n_0_temp1_reg[7]
    SLICE_X32Y14         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[7]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.098    -0.509    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.076    -0.433    Receiver/ADCInFace/convertedValue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.010%)  route 0.115ns (44.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y15                                                      r  Receiver/ADCInFace/temp1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/temp1_reg[8]/Q
                         net (fo=2, routed)           0.115    -0.366    Receiver/ADCInFace/n_0_temp1_reg[8]
    SLICE_X32Y14         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.098    -0.509    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.078    -0.431    Receiver/ADCInFace/convertedValue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y15                                                      r  Receiver/ADCInFace/temp1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/temp1_reg[6]/Q
                         net (fo=2, routed)           0.109    -0.372    Receiver/ADCInFace/n_0_temp1_reg[6]
    SLICE_X32Y14         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.098    -0.509    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.071    -0.438    Receiver/ADCInFace/convertedValue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.588%)  route 0.117ns (45.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y15                                                      r  Receiver/ADCInFace/temp1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/temp1_reg[5]/Q
                         net (fo=2, routed)           0.117    -0.364    Receiver/ADCInFace/n_0_temp1_reg[5]
    SLICE_X32Y14         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.098    -0.509    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.075    -0.434    Receiver/ADCInFace/convertedValue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.560    -0.621    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/DACInterface/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.116    -0.365    Transmitter/DACInterface/tempBuffer[11]
    SLICE_X45Y16         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y16                                                      r  Transmitter/DACInterface/tempBuffer_reg[12]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.098    -0.510    
    SLICE_X45Y16         FDRE (Hold_fdre_C_D)         0.070    -0.440    Transmitter/DACInterface/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.560    -0.621    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X47Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  Transmitter/DACInterface/tempBuffer_reg[1]/Q
                         net (fo=1, routed)           0.053    -0.440    Transmitter/DACInterface/tempBuffer[1]
    SLICE_X47Y15         LUT4 (Prop_lut4_I3_O)        0.099    -0.341 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.341    Transmitter/DACInterface/p_1_in[2]
    SLICE_X47Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X47Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.098    -0.523    
    SLICE_X47Y15         FDRE (Hold_fdre_C_D)         0.092    -0.431    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.791%)  route 0.129ns (36.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Receiver/ADCInFace/convertedValue_reg[5]/Q
                         net (fo=4, routed)           0.129    -0.366    Receiver/Debug_PassThroughDAC/Q[5]
    SLICE_X34Y13         LUT6 (Prop_lut6_I2_O)        0.099    -0.267 r  Receiver/Debug_PassThroughDAC/tempBuffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[5]_i_1
    SLICE_X34Y13         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y13                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/C
                         clock pessimism              0.274    -0.589    
                         clock uncertainty            0.098    -0.491    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.370    Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.491%)  route 0.126ns (43.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X30Y17                                                      r  Receiver/ADCInFace/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  Receiver/ADCInFace/temp1_reg[0]/Q
                         net (fo=2, routed)           0.126    -0.334    Receiver/ADCInFace/n_0_temp1_reg[0]
    SLICE_X30Y15         FDRE                                         r  Receiver/ADCInFace/temp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X30Y15                                                      r  Receiver/ADCInFace/temp1_reg[1]/C
                         clock pessimism              0.255    -0.608    
                         clock uncertainty            0.098    -0.510    
    SLICE_X30Y15         FDRE (Hold_fdre_C_D)         0.059    -0.451    Receiver/ADCInFace/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.537%)  route 0.120ns (48.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y15                                                      r  Receiver/ADCInFace/temp1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Receiver/ADCInFace/temp1_reg[9]/Q
                         net (fo=2, routed)           0.120    -0.374    Receiver/ADCInFace/n_0_temp1_reg[9]
    SLICE_X32Y15         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
                         clock pessimism              0.255    -0.608    
                         clock uncertainty            0.098    -0.510    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.012    -0.498    Receiver/ADCInFace/convertedValue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.760%)  route 0.167ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.558    -0.623    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y16                                                      r  Receiver/ADCInFace/temp1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Receiver/ADCInFace/temp1_reg[11]/Q
                         net (fo=1, routed)           0.167    -0.315    Receiver/ADCInFace/n_0_temp1_reg[11]
    SLICE_X32Y16         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
                         clock pessimism              0.255    -0.609    
                         clock uncertainty            0.098    -0.511    
    SLICE_X32Y16         FDRE (Hold_fdre_C_D)         0.070    -0.441    Receiver/ADCInFace/convertedValue_reg[11]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out1_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        2.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[43]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 4.009ns (72.589%)  route 1.514ns (27.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.514     4.669    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[43]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[43])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/x2_ploop_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 0.738ns (11.042%)  route 5.945ns (88.958%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.564    -0.948    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X56Y15                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=170, routed)         2.767     2.338    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.434 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=79, routed)          2.220     4.654    Receiver/CarriageRecoveryLoop/modemRx_in_sampleClk
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.778 r  Receiver/CarriageRecoveryLoop/x2_ploop_reg_i_1/O
                         net (fo=2, routed)           0.958     5.736    Receiver/CarriageRecoveryLoop/n_0_x2_ploop_reg_i_1
    DSP48_X0Y8           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/x2_ploop_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.529     8.533    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y8                                                        r  Receiver/CarriageRecoveryLoop/x2_ploop_reg/CLK
                         clock pessimism              0.492     9.025    
                         clock uncertainty           -0.074     8.951    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507     8.444    Receiver/CarriageRecoveryLoop/x2_ploop_reg
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/ph_accum0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 0.738ns (11.059%)  route 5.935ns (88.941%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.564    -0.948    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X56Y15                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=170, routed)         2.767     2.338    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.434 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=79, routed)          2.220     4.654    Receiver/CarriageRecoveryLoop/modemRx_in_sampleClk
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.778 r  Receiver/CarriageRecoveryLoop/x2_ploop_reg_i_1/O
                         net (fo=2, routed)           0.948     5.726    Receiver/CarriageRecoveryLoop/n_0_x2_ploop_reg_i_1
    DSP48_X0Y9           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/ph_accum0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.526     8.530    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y9                                                        r  Receiver/CarriageRecoveryLoop/ph_accum0/CLK
                         clock pessimism              0.492     9.022    
                         clock uncertainty           -0.074     8.948    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507     8.441    Receiver/CarriageRecoveryLoop/ph_accum0
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[32]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 4.009ns (73.824%)  route 1.421ns (26.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.421     4.576    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[32]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[32])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 4.009ns (75.168%)  route 1.324ns (24.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.324     4.479    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[42]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 4.009ns (75.168%)  route 1.324ns (24.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.324     4.479    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[42])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[47]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 4.009ns (76.493%)  route 1.232ns (23.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.232     4.387    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[47]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[47])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.387    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.121ns  (logic 4.009ns (78.284%)  route 1.112ns (21.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.112     4.267    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[37]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 4.009ns (79.540%)  route 1.031ns (20.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.031     4.186    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[37])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/QPSK_Modulator/qpskSignal_reg/C[39]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 4.009ns (79.540%)  route 1.031ns (20.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.658    -0.854    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y4                                                        r  Transmitter/QPSK_Modulator/qpskSignal1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     3.155 r  Transmitter/QPSK_Modulator/qpskSignal1/P[28]
                         net (fo=20, routed)          1.031     4.186    Transmitter/QPSK_Modulator/n_77_qpskSignal1
    DSP48_X1Y5           DSP48E1                                      r  Transmitter/QPSK_Modulator/qpskSignal_reg/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.537     8.541    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                         clock pessimism              0.578     9.119    
                         clock uncertainty           -0.074     9.045    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_C[39])
                                                     -1.701     7.344    Transmitter/QPSK_Modulator/qpskSignal_reg
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  3.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X55Y21                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/Q
                         net (fo=1, routed)           0.113    -0.384    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[7]
    SLICE_X54Y21         SRL16E                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.825    -0.865    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X54Y21                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.252    -0.612    
                         clock uncertainty            0.074    -0.538    
    SLICE_X54Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.408    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.738%)  route 0.174ns (55.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.561    -0.620    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X57Y18                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/Q
                         net (fo=1, routed)           0.174    -0.305    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[7]
    SLICE_X54Y18         SRL16E                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.828    -0.862    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y18                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X54Y18         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.330    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Receiver/QPSK_Demodulator/rawI_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.220%)  route 0.297ns (67.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.561    -0.620    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y11                                                      r  Receiver/QPSK_Demodulator/rawI_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Receiver/QPSK_Demodulator/rawI_reg[0]/Q
                         net (fo=1, routed)           0.297    -0.183    Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/s_axis_data_tdata[0]
    SLICE_X44Y10         FDRE                                         r  Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.832    -0.858    Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X44Y10                                                      r  Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]/C
                         clock pessimism              0.503    -0.354    
                         clock uncertainty            0.074    -0.280    
    SLICE_X44Y10         FDRE (Hold_fdre_C_D)         0.070    -0.210    Receiver/MF_i/fircompiler/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/DP/CLK
                         clock pessimism              0.253    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.222    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/DP
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/SP/CLK
                         clock pessimism              0.253    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.222    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_26_26/SP
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/DP/CLK
                         clock pessimism              0.253    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.222    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/DP
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/SP/CLK
                         clock pessimism              0.253    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.222    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_27_27/SP
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/DP/CLK
                         clock pessimism              0.253    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.222    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/DP
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/SP/CLK
                         clock pessimism              0.253    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.222    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_28_28/SP
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.528%)  route 0.292ns (67.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y17                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[0]/Q
                         net (fo=100, routed)         0.292    -0.188    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/A0
    SLICE_X54Y16         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/WCLK
    SLICE_X54Y16                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/DP/CLK
                         clock pessimism              0.253    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X54Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.222    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_29_29/DP
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.034    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out1_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        4.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.881ns (39.353%)  route 2.899ns (60.647%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.578 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.947     3.525    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.303     3.828 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     3.828    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X33Y13         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.440     8.445    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y13                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.218     8.625    
    SLICE_X33Y13         FDRE (Setup_fdre_C_D)        0.032     8.657    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.749ns (39.326%)  route 2.698ns (60.674%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.443 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.747     3.190    Receiver/QPSK_Demodulator/RESIZE0_in[7]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.306     3.496 r  Receiver/QPSK_Demodulator/rawI[7]_i_1/O
                         net (fo=1, routed)           0.000     3.496    Receiver/QPSK_Demodulator/n_0_rawI[7]_i_1
    SLICE_X35Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.439     8.444    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y14                                                      r  Receiver/QPSK_Demodulator/rawI_reg[7]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.218     8.624    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)        0.029     8.653    Receiver/QPSK_Demodulator/rawI_reg[7]
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.881ns (42.610%)  route 2.533ns (57.390%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.578 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.582     3.160    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.303     3.463 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     3.463    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X35Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.440     8.445    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y12                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.218     8.625    
    SLICE_X35Y12         FDRE (Setup_fdre_C_D)        0.031     8.656    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.785ns (41.904%)  route 2.475ns (58.096%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.483 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.523     3.006    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.302     3.308 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     3.308    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X32Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y12                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.218     8.626    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.029     8.655    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.785ns (41.982%)  route 2.467ns (58.018%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.483 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.515     2.998    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X32Y12         LUT6 (Prop_lut6_I4_O)        0.302     3.300 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     3.300    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X32Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y12                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.218     8.626    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.031     8.657    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -3.300    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.863ns (43.465%)  route 2.423ns (56.535%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.557 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.472     3.029    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X34Y11         LUT6 (Prop_lut6_I0_O)        0.306     3.335 r  Receiver/QPSK_Demodulator/rawI[11]_i_1/O
                         net (fo=1, routed)           0.000     3.335    Receiver/QPSK_Demodulator/n_0_rawI[11]_i_1
    SLICE_X34Y11         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X34Y11                                                      r  Receiver/QPSK_Demodulator/rawI_reg[11]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.218     8.626    
    SLICE_X34Y11         FDRE (Setup_fdre_C_D)        0.077     8.703    Receiver/QPSK_Demodulator/rawI_reg[11]
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.767ns (42.393%)  route 2.401ns (57.607%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.464 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.450     2.914    Receiver/QPSK_Demodulator/RESIZE0_in[5]
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.303     3.217 r  Receiver/QPSK_Demodulator/rawI[5]_i_1/O
                         net (fo=1, routed)           0.000     3.217    Receiver/QPSK_Demodulator/n_0_rawI[5]_i_1
    SLICE_X35Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.440     8.445    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y12                                                      r  Receiver/QPSK_Demodulator/rawI_reg[5]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.218     8.625    
    SLICE_X35Y12         FDRE (Setup_fdre_C_D)        0.031     8.656    Receiver/QPSK_Demodulator/rawI_reg[5]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.217    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.767ns (42.550%)  route 2.386ns (57.450%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.464 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.434     2.898    Receiver/QPSK_Demodulator/RESIZE0_in[5]
    SLICE_X32Y12         LUT6 (Prop_lut6_I4_O)        0.303     3.201 r  Receiver/QPSK_Demodulator/rawQ[5]_i_1/O
                         net (fo=1, routed)           0.000     3.201    Receiver/QPSK_Demodulator/n_0_rawQ[5]_i_1
    SLICE_X32Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y12                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[5]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.218     8.626    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.031     8.657    Receiver/QPSK_Demodulator/rawQ_reg[5]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.863ns (45.010%)  route 2.276ns (54.990%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.557 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.325     2.882    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X32Y10         LUT6 (Prop_lut6_I4_O)        0.306     3.188 r  Receiver/QPSK_Demodulator/rawQ[11]_i_1/O
                         net (fo=1, routed)           0.000     3.188    Receiver/QPSK_Demodulator/n_0_rawQ[11]_i_1
    SLICE_X32Y10         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.443     8.448    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y10                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[11]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.218     8.628    
    SLICE_X32Y10         FDRE (Setup_fdre_C_D)        0.029     8.657    Receiver/QPSK_Demodulator/rawQ_reg[11]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.765ns (42.734%)  route 2.365ns (57.266%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.466 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.414     2.880    Receiver/QPSK_Demodulator/RESIZE0_in[8]
    SLICE_X33Y13         LUT6 (Prop_lut6_I0_O)        0.299     3.179 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     3.179    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X33Y13         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.440     8.445    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y13                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.218     8.625    
    SLICE_X33Y13         FDRE (Setup_fdre_C_D)        0.029     8.654    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  5.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.888%)  route 0.593ns (76.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[10]/Q
                         net (fo=4, routed)           0.593     0.111    Receiver/QPSK_Demodulator/Q[10]
    SLICE_X32Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.156 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     0.156    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X32Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y12                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X32Y12         FDRE (Hold_fdre_C_D)         0.091     0.003    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.905%)  route 0.626ns (77.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.558    -0.623    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  Receiver/ADCInFace/convertedValue_reg[11]/Q
                         net (fo=4, routed)           0.626     0.144    Receiver/QPSK_Demodulator/Q[11]
    SLICE_X34Y11         LUT6 (Prop_lut6_I4_O)        0.045     0.189 r  Receiver/QPSK_Demodulator/rawI[11]_i_1/O
                         net (fo=1, routed)           0.000     0.189    Receiver/QPSK_Demodulator/n_0_rawI[11]_i_1
    SLICE_X34Y11         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X34Y11                                                      r  Receiver/QPSK_Demodulator/rawI_reg[11]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.218    -0.087    
    SLICE_X34Y11         FDRE (Hold_fdre_C_D)         0.120     0.033    Receiver/QPSK_Demodulator/rawI_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.882%)  route 0.627ns (77.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.627     0.145    Receiver/QPSK_Demodulator/Q[4]
    SLICE_X34Y11         LUT6 (Prop_lut6_I2_O)        0.045     0.190 r  Receiver/QPSK_Demodulator/rawQ[4]_i_1/O
                         net (fo=1, routed)           0.000     0.190    Receiver/QPSK_Demodulator/n_0_rawQ[4]_i_1
    SLICE_X34Y11         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X34Y11                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[4]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.218    -0.087    
    SLICE_X34Y11         FDRE (Hold_fdre_C_D)         0.121     0.034    Receiver/QPSK_Demodulator/rawQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.609%)  route 0.602ns (76.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           0.602     0.120    Receiver/QPSK_Demodulator/Q[1]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.045     0.165 r  Receiver/QPSK_Demodulator/rawI[1]_i_1/O
                         net (fo=1, routed)           0.000     0.165    Receiver/QPSK_Demodulator/n_0_rawI[1]_i_1
    SLICE_X32Y11         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y11                                                      r  Receiver/QPSK_Demodulator/rawI_reg[1]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.218    -0.086    
    SLICE_X32Y11         FDRE (Hold_fdre_C_D)         0.091     0.005    Receiver/QPSK_Demodulator/rawI_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.791%)  route 0.630ns (77.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.630     0.149    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.194 r  Receiver/QPSK_Demodulator/rawQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.194    Receiver/QPSK_Demodulator/n_0_rawQ[2]_i_1
    SLICE_X34Y10         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X34Y10                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.218    -0.087    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.120     0.033    Receiver/QPSK_Demodulator/rawQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.186ns (23.293%)  route 0.613ns (76.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[9]/Q
                         net (fo=4, routed)           0.613     0.131    Receiver/QPSK_Demodulator/Q[9]
    SLICE_X33Y13         LUT6 (Prop_lut6_I2_O)        0.045     0.176 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     0.176    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X33Y13         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.827    -0.863    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y13                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.218    -0.089    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.092     0.003    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.209ns (26.202%)  route 0.589ns (73.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.555    -0.626    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X30Y19                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.462 f  Receiver/ADCInFace/currentState_reg[0]/Q
                         net (fo=8, routed)           0.589     0.126    Receiver/Debug_PassThroughDAC/currentState[0]
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.045     0.171 r  Receiver/Debug_PassThroughDAC/startCurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.171    Receiver/Debug_PassThroughDAC/n_0_startCurrentState[0]_i_1
    SLICE_X32Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.822    -0.868    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X32Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.094    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.092    -0.002    Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.226ns (27.963%)  route 0.582ns (72.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.582     0.088    Receiver/QPSK_Demodulator/Q[6]
    SLICE_X32Y12         LUT6 (Prop_lut6_I2_O)        0.098     0.186 r  Receiver/QPSK_Demodulator/rawQ[6]_i_1/O
                         net (fo=1, routed)           0.000     0.186    Receiver/QPSK_Demodulator/n_0_rawQ[6]_i_1
    SLICE_X32Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y12                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X32Y12         FDRE (Hold_fdre_C_D)         0.092     0.004    Receiver/QPSK_Demodulator/rawQ_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.363ns (44.656%)  route 0.450ns (55.344%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.320    -0.161    Receiver/ADCInFace/Q[4]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.045    -0.116 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.116    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.046 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.130     0.084    Receiver/QPSK_Demodulator/RESIZE0_in[4]
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.107     0.191 r  Receiver/QPSK_Demodulator/rawI[4]_i_1/O
                         net (fo=1, routed)           0.000     0.191    Receiver/QPSK_Demodulator/n_0_rawI[4]_i_1
    SLICE_X35Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.827    -0.863    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y12                                                      r  Receiver/QPSK_Demodulator/rawI_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.218    -0.089    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.091     0.002    Receiver/QPSK_Demodulator/rawI_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.226ns (27.586%)  route 0.593ns (72.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           0.593     0.099    Receiver/QPSK_Demodulator/Q[8]
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.098     0.197 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     0.197    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X33Y13         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.827    -0.863    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y13                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.218    -0.089    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.091     0.002    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_1
  To Clock:  clk_out1_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        4.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.881ns (39.353%)  route 2.899ns (60.647%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.578 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.947     3.525    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.303     3.828 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     3.828    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X33Y13         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.440     8.445    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y13                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.214     8.629    
    SLICE_X33Y13         FDRE (Setup_fdre_C_D)        0.032     8.661    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.749ns (39.326%)  route 2.698ns (60.674%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.443 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.747     3.190    Receiver/QPSK_Demodulator/RESIZE0_in[7]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.306     3.496 r  Receiver/QPSK_Demodulator/rawI[7]_i_1/O
                         net (fo=1, routed)           0.000     3.496    Receiver/QPSK_Demodulator/n_0_rawI[7]_i_1
    SLICE_X35Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.439     8.444    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y14                                                      r  Receiver/QPSK_Demodulator/rawI_reg[7]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.214     8.628    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)        0.029     8.657    Receiver/QPSK_Demodulator/rawI_reg[7]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.881ns (42.610%)  route 2.533ns (57.390%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.578 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.582     3.160    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.303     3.463 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     3.463    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X35Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.440     8.445    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y12                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.214     8.629    
    SLICE_X35Y12         FDRE (Setup_fdre_C_D)        0.031     8.660    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.785ns (41.904%)  route 2.475ns (58.096%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.483 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.523     3.006    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.302     3.308 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     3.308    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X32Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y12                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.214     8.630    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.029     8.659    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.785ns (41.982%)  route 2.467ns (58.018%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.483 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.515     2.998    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X32Y12         LUT6 (Prop_lut6_I4_O)        0.302     3.300 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     3.300    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X32Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y12                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.214     8.630    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.031     8.661    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.300    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.863ns (43.465%)  route 2.423ns (56.535%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.557 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.472     3.029    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X34Y11         LUT6 (Prop_lut6_I0_O)        0.306     3.335 r  Receiver/QPSK_Demodulator/rawI[11]_i_1/O
                         net (fo=1, routed)           0.000     3.335    Receiver/QPSK_Demodulator/n_0_rawI[11]_i_1
    SLICE_X34Y11         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X34Y11                                                      r  Receiver/QPSK_Demodulator/rawI_reg[11]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.214     8.630    
    SLICE_X34Y11         FDRE (Setup_fdre_C_D)        0.077     8.707    Receiver/QPSK_Demodulator/rawI_reg[11]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.767ns (42.393%)  route 2.401ns (57.607%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.464 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.450     2.914    Receiver/QPSK_Demodulator/RESIZE0_in[5]
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.303     3.217 r  Receiver/QPSK_Demodulator/rawI[5]_i_1/O
                         net (fo=1, routed)           0.000     3.217    Receiver/QPSK_Demodulator/n_0_rawI[5]_i_1
    SLICE_X35Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.440     8.445    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y12                                                      r  Receiver/QPSK_Demodulator/rawI_reg[5]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.214     8.629    
    SLICE_X35Y12         FDRE (Setup_fdre_C_D)        0.031     8.660    Receiver/QPSK_Demodulator/rawI_reg[5]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -3.217    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.767ns (42.550%)  route 2.386ns (57.450%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.464 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.434     2.898    Receiver/QPSK_Demodulator/RESIZE0_in[5]
    SLICE_X32Y12         LUT6 (Prop_lut6_I4_O)        0.303     3.201 r  Receiver/QPSK_Demodulator/rawQ[5]_i_1/O
                         net (fo=1, routed)           0.000     3.201    Receiver/QPSK_Demodulator/n_0_rawQ[5]_i_1
    SLICE_X32Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y12                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[5]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.214     8.630    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.031     8.661    Receiver/QPSK_Demodulator/rawQ_reg[5]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.863ns (45.010%)  route 2.276ns (54.990%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.557 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.325     2.882    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X32Y10         LUT6 (Prop_lut6_I4_O)        0.306     3.188 r  Receiver/QPSK_Demodulator/rawQ[11]_i_1/O
                         net (fo=1, routed)           0.000     3.188    Receiver/QPSK_Demodulator/n_0_rawQ[11]_i_1
    SLICE_X32Y10         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.443     8.448    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y10                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[11]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.214     8.632    
    SLICE_X32Y10         FDRE (Setup_fdre_C_D)        0.029     8.661    Receiver/QPSK_Demodulator/rawQ_reg[11]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.765ns (42.734%)  route 2.365ns (57.266%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.951     1.456    Receiver/ADCInFace/Q[1]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124     1.580 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.580    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.130 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.130    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.244 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.244    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.466 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.414     2.880    Receiver/QPSK_Demodulator/RESIZE0_in[8]
    SLICE_X33Y13         LUT6 (Prop_lut6_I0_O)        0.299     3.179 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     3.179    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X33Y13         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.440     8.445    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y13                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.214     8.629    
    SLICE_X33Y13         FDRE (Setup_fdre_C_D)        0.029     8.658    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  5.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.888%)  route 0.593ns (76.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[10]/Q
                         net (fo=4, routed)           0.593     0.111    Receiver/QPSK_Demodulator/Q[10]
    SLICE_X32Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.156 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     0.156    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X32Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y12                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X32Y12         FDRE (Hold_fdre_C_D)         0.091    -0.001    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.905%)  route 0.626ns (77.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.558    -0.623    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  Receiver/ADCInFace/convertedValue_reg[11]/Q
                         net (fo=4, routed)           0.626     0.144    Receiver/QPSK_Demodulator/Q[11]
    SLICE_X34Y11         LUT6 (Prop_lut6_I4_O)        0.045     0.189 r  Receiver/QPSK_Demodulator/rawI[11]_i_1/O
                         net (fo=1, routed)           0.000     0.189    Receiver/QPSK_Demodulator/n_0_rawI[11]_i_1
    SLICE_X34Y11         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X34Y11                                                      r  Receiver/QPSK_Demodulator/rawI_reg[11]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.214    -0.091    
    SLICE_X34Y11         FDRE (Hold_fdre_C_D)         0.120     0.029    Receiver/QPSK_Demodulator/rawI_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.882%)  route 0.627ns (77.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.627     0.145    Receiver/QPSK_Demodulator/Q[4]
    SLICE_X34Y11         LUT6 (Prop_lut6_I2_O)        0.045     0.190 r  Receiver/QPSK_Demodulator/rawQ[4]_i_1/O
                         net (fo=1, routed)           0.000     0.190    Receiver/QPSK_Demodulator/n_0_rawQ[4]_i_1
    SLICE_X34Y11         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X34Y11                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[4]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.214    -0.091    
    SLICE_X34Y11         FDRE (Hold_fdre_C_D)         0.121     0.030    Receiver/QPSK_Demodulator/rawQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.609%)  route 0.602ns (76.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           0.602     0.120    Receiver/QPSK_Demodulator/Q[1]
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.045     0.165 r  Receiver/QPSK_Demodulator/rawI[1]_i_1/O
                         net (fo=1, routed)           0.000     0.165    Receiver/QPSK_Demodulator/n_0_rawI[1]_i_1
    SLICE_X32Y11         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.830    -0.860    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y11                                                      r  Receiver/QPSK_Demodulator/rawI_reg[1]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.214    -0.090    
    SLICE_X32Y11         FDRE (Hold_fdre_C_D)         0.091     0.001    Receiver/QPSK_Demodulator/rawI_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.791%)  route 0.630ns (77.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.630     0.149    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.194 r  Receiver/QPSK_Demodulator/rawQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.194    Receiver/QPSK_Demodulator/n_0_rawQ[2]_i_1
    SLICE_X34Y10         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X34Y10                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.214    -0.091    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.120     0.029    Receiver/QPSK_Demodulator/rawQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.186ns (23.293%)  route 0.613ns (76.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[9]/Q
                         net (fo=4, routed)           0.613     0.131    Receiver/QPSK_Demodulator/Q[9]
    SLICE_X33Y13         LUT6 (Prop_lut6_I2_O)        0.045     0.176 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     0.176    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X33Y13         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.827    -0.863    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y13                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.214    -0.093    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.092    -0.001    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.209ns (26.202%)  route 0.589ns (73.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.555    -0.626    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X30Y19                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.462 f  Receiver/ADCInFace/currentState_reg[0]/Q
                         net (fo=8, routed)           0.589     0.126    Receiver/Debug_PassThroughDAC/currentState[0]
    SLICE_X32Y19         LUT5 (Prop_lut5_I0_O)        0.045     0.171 r  Receiver/Debug_PassThroughDAC/startCurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.171    Receiver/Debug_PassThroughDAC/n_0_startCurrentState[0]_i_1
    SLICE_X32Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.822    -0.868    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X32Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.092    -0.006    Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.226ns (27.963%)  route 0.582ns (72.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.582     0.088    Receiver/QPSK_Demodulator/Q[6]
    SLICE_X32Y12         LUT6 (Prop_lut6_I2_O)        0.098     0.186 r  Receiver/QPSK_Demodulator/rawQ[6]_i_1/O
                         net (fo=1, routed)           0.000     0.186    Receiver/QPSK_Demodulator/n_0_rawQ[6]_i_1
    SLICE_X32Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X32Y12                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X32Y12         FDRE (Hold_fdre_C_D)         0.092    -0.000    Receiver/QPSK_Demodulator/rawQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.363ns (44.656%)  route 0.450ns (55.344%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.320    -0.161    Receiver/ADCInFace/Q[4]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.045    -0.116 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.116    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.046 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.130     0.084    Receiver/QPSK_Demodulator/RESIZE0_in[4]
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.107     0.191 r  Receiver/QPSK_Demodulator/rawI[4]_i_1/O
                         net (fo=1, routed)           0.000     0.191    Receiver/QPSK_Demodulator/n_0_rawI[4]_i_1
    SLICE_X35Y12         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.827    -0.863    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X35Y12                                                      r  Receiver/QPSK_Demodulator/rawI_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.214    -0.093    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.091    -0.002    Receiver/QPSK_Demodulator/rawI_reg[4]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.226ns (27.586%)  route 0.593ns (72.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           0.593     0.099    Receiver/QPSK_Demodulator/Q[8]
    SLICE_X33Y13         LUT6 (Prop_lut6_I4_O)        0.098     0.197 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     0.197    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X33Y13         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.827    -0.863    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X33Y13                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.214    -0.093    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.091    -0.002    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out2_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        5.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        4.122ns  (logic 0.642ns (15.576%)  route 3.480ns (84.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 39.052 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.564    39.052    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X56Y15                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518    39.570 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=170, routed)         3.480    43.050    Transmitter/DACInterface/I1
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.124    43.174 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    43.174    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.398    48.841    
                         clock uncertainty           -0.214    48.627    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.077    48.704    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.704    
                         arrival time                         -43.174    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        4.148ns  (logic 0.668ns (16.105%)  route 3.480ns (83.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 39.052 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.564    39.052    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X56Y15                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518    39.570 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=170, routed)         3.480    43.050    Transmitter/DACInterface/I1
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.150    43.200 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    43.200    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.398    48.841    
                         clock uncertainty           -0.214    48.627    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.118    48.745    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.745    
                         arrival time                         -43.200    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.243ns  (logic 0.558ns (17.206%)  route 2.685ns (82.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           2.685    42.263    Receiver/Debug_PassThroughDAC/P[9]
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124    42.387 r  Receiver/Debug_PassThroughDAC/tempBuffer[9]_i_1/O
                         net (fo=1, routed)           0.000    42.387    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[9]_i_1
    SLICE_X34Y13         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.439    48.444    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y13                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.214    48.628    
    SLICE_X34Y13         FDRE (Setup_fdre_C_D)        0.079    48.707    Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         48.707    
                         arrival time                         -42.387    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.022ns  (logic 0.558ns (18.464%)  route 2.464ns (81.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           2.464    42.042    Receiver/Debug_PassThroughDAC/P[3]
    SLICE_X33Y14         LUT6 (Prop_lut6_I0_O)        0.124    42.166 r  Receiver/Debug_PassThroughDAC/tempBuffer[3]_i_1/O
                         net (fo=1, routed)           0.000    42.166    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[3]_i_1
    SLICE_X33Y14         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.440    48.445    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X33Y14                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/C
                         clock pessimism              0.398    48.843    
                         clock uncertainty           -0.214    48.629    
    SLICE_X33Y14         FDRE (Setup_fdre_C_D)        0.032    48.661    Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                         -42.166    
  -------------------------------------------------------------------
                         slack                                  6.495    

Slack (MET) :             6.671ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.895ns  (logic 0.558ns (19.274%)  route 2.337ns (80.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           2.337    41.915    Receiver/Debug_PassThroughDAC/P[7]
    SLICE_X34Y12         LUT6 (Prop_lut6_I0_O)        0.124    42.039 r  Receiver/Debug_PassThroughDAC/tempBuffer[7]_i_1/O
                         net (fo=1, routed)           0.000    42.039    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[7]_i_1
    SLICE_X34Y12         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.440    48.445    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y12                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/C
                         clock pessimism              0.398    48.843    
                         clock uncertainty           -0.214    48.629    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.081    48.710    Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         48.710    
                         arrival time                         -42.039    
  -------------------------------------------------------------------
                         slack                                  6.671    

Slack (MET) :             6.757ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.804ns  (logic 0.558ns (19.899%)  route 2.246ns (80.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           2.246    41.824    Receiver/Debug_PassThroughDAC/P[4]
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124    41.948 r  Receiver/Debug_PassThroughDAC/tempBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000    41.948    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[4]_i_1
    SLICE_X34Y13         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.439    48.444    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y13                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/C
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.214    48.628    
    SLICE_X34Y13         FDRE (Setup_fdre_C_D)        0.077    48.705    Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         48.705    
                         arrival time                         -41.948    
  -------------------------------------------------------------------
                         slack                                  6.757    

Slack (MET) :             6.776ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.836ns  (logic 0.704ns (24.828%)  route 2.132ns (75.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 39.041 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.553    39.041    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X32Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    39.497 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.437    40.935    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X32Y19         LUT5 (Prop_lut5_I2_O)        0.124    41.059 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.694    41.753    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    41.877 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    41.877    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X32Y18         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.214    48.624    
    SLICE_X32Y18         FDRE (Setup_fdre_C_D)        0.029    48.653    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.653    
                         arrival time                         -41.877    
  -------------------------------------------------------------------
                         slack                                  6.776    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.833ns  (logic 0.704ns (24.854%)  route 2.129ns (75.146%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 39.041 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.553    39.041    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X32Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    39.497 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.437    40.935    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X32Y19         LUT5 (Prop_lut5_I2_O)        0.124    41.059 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.691    41.750    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    41.874 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    41.874    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X32Y18         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.214    48.624    
    SLICE_X32Y18         FDRE (Setup_fdre_C_D)        0.031    48.655    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.655    
                         arrival time                         -41.874    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.713ns  (logic 0.586ns (21.596%)  route 2.127ns (78.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 48.447 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[18]
                         net (fo=5, routed)           2.127    41.705    Transmitter/DACInterface/P[1]
    SLICE_X47Y15         LUT4 (Prop_lut4_I0_O)        0.152    41.857 r  Transmitter/DACInterface/tempBuffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000    41.857    Transmitter/DACInterface/p_1_in[1]
    SLICE_X47Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.442    48.447    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X47Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
                         clock pessimism              0.398    48.845    
                         clock uncertainty           -0.214    48.631    
    SLICE_X47Y15         FDRE (Setup_fdre_C_D)        0.075    48.706    Transmitter/DACInterface/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         48.706    
                         arrival time                         -41.857    
  -------------------------------------------------------------------
                         slack                                  6.848    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.682ns  (logic 0.558ns (20.804%)  route 2.124ns (79.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 48.447 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[22]
                         net (fo=5, routed)           2.124    41.702    Transmitter/DACInterface/P[5]
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.124    41.826 r  Transmitter/DACInterface/tempBuffer[5]_i_1__0/O
                         net (fo=1, routed)           0.000    41.826    Transmitter/DACInterface/p_1_in[5]
    SLICE_X46Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.442    48.447    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[5]/C
                         clock pessimism              0.398    48.845    
                         clock uncertainty           -0.214    48.631    
    SLICE_X46Y15         FDRE (Setup_fdre_C_D)        0.081    48.712    Transmitter/DACInterface/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                         48.712    
                         arrival time                         -41.826    
  -------------------------------------------------------------------
                         slack                                  6.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.227ns (28.004%)  route 0.584ns (71.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.555    -0.626    Receiver/ADCInFace/clk_out1
    SLICE_X31Y19                                                      r  Receiver/ADCInFace/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  Receiver/ADCInFace/startCurrentState_reg[2]/Q
                         net (fo=5, routed)           0.584     0.085    Receiver/ADCInFace/startCurrentState[2]
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.099     0.184 r  Receiver/ADCInFace/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.184    Receiver/ADCInFace/n_0_currentState[0]_i_1
    SLICE_X30Y19         FDRE                                         r  Receiver/ADCInFace/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X30Y19                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.121     0.023    Receiver/ADCInFace/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.227ns (27.833%)  route 0.589ns (72.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.555    -0.626    Receiver/ADCInFace/clk_out1
    SLICE_X31Y19                                                      r  Receiver/ADCInFace/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  Receiver/ADCInFace/startCurrentState_reg[2]/Q
                         net (fo=5, routed)           0.589     0.090    Receiver/ADCInFace/startCurrentState[2]
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.099     0.189 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.189    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X30Y19         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X30Y19                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.120     0.022    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.171ns (24.087%)  route 0.539ns (75.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           0.539     0.135    Transmitter/DACInterface/P[10]
    SLICE_X44Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.180 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.180    Transmitter/DACInterface/p_1_in[10]
    SLICE_X44Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X44Y15         FDRE (Hold_fdre_C_D)         0.092    -0.000    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.171ns (22.156%)  route 0.601ns (77.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           0.601     0.197    Transmitter/DACInterface/P[4]
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.242 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.242    Transmitter/DACInterface/p_1_in[4]
    SLICE_X46Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.120     0.028    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.171ns (22.050%)  route 0.605ns (77.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[19]
                         net (fo=5, routed)           0.605     0.201    Receiver/Debug_PassThroughDAC/P[2]
    SLICE_X33Y14         LUT6 (Prop_lut6_I0_O)        0.045     0.246 r  Receiver/Debug_PassThroughDAC/tempBuffer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.246    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[2]_i_1
    SLICE_X33Y14         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X33Y14                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.214    -0.093    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.092    -0.001    Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.171ns (21.923%)  route 0.609ns (78.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[25]
                         net (fo=5, routed)           0.609     0.205    Transmitter/DACInterface/P[8]
    SLICE_X44Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.250 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.250    Transmitter/DACInterface/p_1_in[8]
    SLICE_X44Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X44Y15         FDRE (Hold_fdre_C_D)         0.092    -0.000    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.171ns (21.819%)  route 0.613ns (78.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[19]
                         net (fo=5, routed)           0.613     0.209    Transmitter/DACInterface/P[2]
    SLICE_X47Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.254 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.254    Transmitter/DACInterface/p_1_in[2]
    SLICE_X47Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X47Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X47Y15         FDRE (Hold_fdre_C_D)         0.092    -0.000    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.171ns (21.687%)  route 0.618ns (78.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.126    -0.404 f  Transmitter/QPSK_Modulator/qpskSignal_reg/P[28]
                         net (fo=5, routed)           0.618     0.214    Transmitter/DACInterface/P[11]
    SLICE_X44Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.259 r  Transmitter/DACInterface/tempBuffer[11]_i_2__0/O
                         net (fo=1, routed)           0.000     0.259    Transmitter/DACInterface/p_1_in[11]
    SLICE_X44Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[11]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X44Y15         FDRE (Hold_fdre_C_D)         0.091    -0.001    Transmitter/DACInterface/tempBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.171ns (20.760%)  route 0.653ns (79.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.653     0.249    Transmitter/DACInterface/P[7]
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.294 r  Transmitter/DACInterface/tempBuffer[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.294    Transmitter/DACInterface/p_1_in[7]
    SLICE_X46Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.121     0.029    Transmitter/DACInterface/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.291ns (30.646%)  route 0.659ns (69.354%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.556    -0.625    Transmitter/DACInterface/clk_out1
    SLICE_X46Y19                                                      r  Transmitter/DACInterface/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  Transmitter/DACInterface/startCurrentState_reg[1]/Q
                         net (fo=4, routed)           0.298    -0.179    Transmitter/DACInterface/startCurrentState[1]
    SLICE_X46Y19         LUT5 (Prop_lut5_I3_O)        0.099    -0.080 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           0.361     0.280    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.044     0.324 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.324    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.131     0.036    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.288    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out2_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack       47.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.046ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.686%)  route 1.764ns (73.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.195     0.758    Transmitter/DACInterface/currentState[0]
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.882 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.569     1.450    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y16         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y16                                                      r  Transmitter/DACInterface/tempBuffer_reg[12]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.098    48.925    
    SLICE_X45Y16         FDRE (Setup_fdre_C_R)       -0.429    48.496    Transmitter/DACInterface/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                         48.496    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 47.046    

Slack (MET) :             47.046ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.686%)  route 1.764ns (73.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.195     0.758    Transmitter/DACInterface/currentState[0]
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.882 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.569     1.450    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y16         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y16                                                      r  Transmitter/DACInterface/tempBuffer_reg[13]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.098    48.925    
    SLICE_X45Y16         FDRE (Setup_fdre_C_R)       -0.429    48.496    Transmitter/DACInterface/tempBuffer_reg[13]
  -------------------------------------------------------------------
                         required time                         48.496    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 47.046    

Slack (MET) :             47.046ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.686%)  route 1.764ns (73.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.195     0.758    Transmitter/DACInterface/currentState[0]
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.882 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.569     1.450    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y16         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y16                                                      r  Transmitter/DACInterface/tempBuffer_reg[14]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.098    48.925    
    SLICE_X45Y16         FDRE (Setup_fdre_C_R)       -0.429    48.496    Transmitter/DACInterface/tempBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         48.496    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 47.046    

Slack (MET) :             47.046ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.686%)  route 1.764ns (73.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.195     0.758    Transmitter/DACInterface/currentState[0]
    SLICE_X45Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.882 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.569     1.450    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y16         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y16                                                      r  Transmitter/DACInterface/tempBuffer_reg[15]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.098    48.925    
    SLICE_X45Y16         FDRE (Setup_fdre_C_R)       -0.429    48.496    Transmitter/DACInterface/tempBuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         48.496    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 47.046    

Slack (MET) :             47.155ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.580ns (22.802%)  route 1.964ns (77.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          0.869     0.368    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.492 r  Receiver/Debug_PassThroughDAC/tempBuffer[11]_i_1__0/O
                         net (fo=16, routed)          1.094     1.586    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[11]_i_1__0
    SLICE_X34Y12         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.440    48.445    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y12                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/C
                         clock pessimism              0.564    49.008    
                         clock uncertainty           -0.098    48.910    
    SLICE_X34Y12         FDRE (Setup_fdre_C_CE)      -0.169    48.741    Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         48.741    
                         arrival time                          -1.586    
  -------------------------------------------------------------------
                         slack                                 47.155    

Slack (MET) :             47.155ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.580ns (22.802%)  route 1.964ns (77.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          0.869     0.368    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.492 r  Receiver/Debug_PassThroughDAC/tempBuffer[11]_i_1__0/O
                         net (fo=16, routed)          1.094     1.586    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[11]_i_1__0
    SLICE_X34Y12         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.440    48.445    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y12                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/C
                         clock pessimism              0.564    49.008    
                         clock uncertainty           -0.098    48.910    
    SLICE_X34Y12         FDRE (Setup_fdre_C_CE)      -0.169    48.741    Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         48.741    
                         arrival time                          -1.586    
  -------------------------------------------------------------------
                         slack                                 47.155    

Slack (MET) :             47.161ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.766ns (27.187%)  route 2.052ns (72.813%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.012     0.574    Transmitter/DACInterface/currentState[0]
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.698 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.040     1.738    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.124     1.862 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.602    49.044    
                         clock uncertainty           -0.098    48.946    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.077    49.023    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         49.023    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 47.161    

Slack (MET) :             47.176ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.792ns (27.853%)  route 2.052ns (72.147%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.556    -0.956    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.012     0.574    Transmitter/DACInterface/currentState[0]
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.698 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.040     1.738    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.150     1.888 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.888    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.602    49.044    
                         clock uncertainty           -0.098    48.946    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.118    49.064    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         49.064    
                         arrival time                          -1.888    
  -------------------------------------------------------------------
                         slack                                 47.176    

Slack (MET) :             47.236ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/shiftCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.580ns (26.189%)  route 1.635ns (73.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          0.873     0.371    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.124     0.495 r  Receiver/Debug_PassThroughDAC/shiftCount[3]_i_1__0/O
                         net (fo=4, routed)           0.762     1.257    Receiver/Debug_PassThroughDAC/parallelLoadEn
    SLICE_X33Y18         FDRE                                         r  Receiver/Debug_PassThroughDAC/shiftCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X33Y18                                                      r  Receiver/Debug_PassThroughDAC/shiftCount_reg[0]/C
                         clock pessimism              0.581    49.020    
                         clock uncertainty           -0.098    48.922    
    SLICE_X33Y18         FDRE (Setup_fdre_C_R)       -0.429    48.493    Receiver/Debug_PassThroughDAC/shiftCount_reg[0]
  -------------------------------------------------------------------
                         required time                         48.493    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                 47.236    

Slack (MET) :             47.236ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/shiftCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.580ns (26.189%)  route 1.635ns (73.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          0.873     0.371    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.124     0.495 r  Receiver/Debug_PassThroughDAC/shiftCount[3]_i_1__0/O
                         net (fo=4, routed)           0.762     1.257    Receiver/Debug_PassThroughDAC/parallelLoadEn
    SLICE_X33Y18         FDRE                                         r  Receiver/Debug_PassThroughDAC/shiftCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X33Y18                                                      r  Receiver/Debug_PassThroughDAC/shiftCount_reg[3]/C
                         clock pessimism              0.581    49.020    
                         clock uncertainty           -0.098    48.922    
    SLICE_X33Y18         FDRE (Setup_fdre_C_R)       -0.429    48.493    Receiver/Debug_PassThroughDAC/shiftCount_reg[3]
  -------------------------------------------------------------------
                         required time                         48.493    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                 47.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.634%)  route 0.112ns (44.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y15                                                      r  Receiver/ADCInFace/temp1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/temp1_reg[7]/Q
                         net (fo=2, routed)           0.112    -0.369    Receiver/ADCInFace/n_0_temp1_reg[7]
    SLICE_X32Y14         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[7]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.098    -0.509    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.076    -0.433    Receiver/ADCInFace/convertedValue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.010%)  route 0.115ns (44.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y15                                                      r  Receiver/ADCInFace/temp1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/temp1_reg[8]/Q
                         net (fo=2, routed)           0.115    -0.366    Receiver/ADCInFace/n_0_temp1_reg[8]
    SLICE_X32Y14         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.098    -0.509    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.078    -0.431    Receiver/ADCInFace/convertedValue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y15                                                      r  Receiver/ADCInFace/temp1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/temp1_reg[6]/Q
                         net (fo=2, routed)           0.109    -0.372    Receiver/ADCInFace/n_0_temp1_reg[6]
    SLICE_X32Y14         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.098    -0.509    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.071    -0.438    Receiver/ADCInFace/convertedValue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.588%)  route 0.117ns (45.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y15                                                      r  Receiver/ADCInFace/temp1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/temp1_reg[5]/Q
                         net (fo=2, routed)           0.117    -0.364    Receiver/ADCInFace/n_0_temp1_reg[5]
    SLICE_X32Y14         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.098    -0.509    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.075    -0.434    Receiver/ADCInFace/convertedValue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.560    -0.621    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/DACInterface/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.116    -0.365    Transmitter/DACInterface/tempBuffer[11]
    SLICE_X45Y16         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y16                                                      r  Transmitter/DACInterface/tempBuffer_reg[12]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.098    -0.510    
    SLICE_X45Y16         FDRE (Hold_fdre_C_D)         0.070    -0.440    Transmitter/DACInterface/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.560    -0.621    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X47Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  Transmitter/DACInterface/tempBuffer_reg[1]/Q
                         net (fo=1, routed)           0.053    -0.440    Transmitter/DACInterface/tempBuffer[1]
    SLICE_X47Y15         LUT4 (Prop_lut4_I3_O)        0.099    -0.341 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.341    Transmitter/DACInterface/p_1_in[2]
    SLICE_X47Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X47Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.098    -0.523    
    SLICE_X47Y15         FDRE (Hold_fdre_C_D)         0.092    -0.431    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.791%)  route 0.129ns (36.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y14                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Receiver/ADCInFace/convertedValue_reg[5]/Q
                         net (fo=4, routed)           0.129    -0.366    Receiver/Debug_PassThroughDAC/Q[5]
    SLICE_X34Y13         LUT6 (Prop_lut6_I2_O)        0.099    -0.267 r  Receiver/Debug_PassThroughDAC/tempBuffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[5]_i_1
    SLICE_X34Y13         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y13                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/C
                         clock pessimism              0.274    -0.589    
                         clock uncertainty            0.098    -0.491    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.370    Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.491%)  route 0.126ns (43.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X30Y17                                                      r  Receiver/ADCInFace/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  Receiver/ADCInFace/temp1_reg[0]/Q
                         net (fo=2, routed)           0.126    -0.334    Receiver/ADCInFace/n_0_temp1_reg[0]
    SLICE_X30Y15         FDRE                                         r  Receiver/ADCInFace/temp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X30Y15                                                      r  Receiver/ADCInFace/temp1_reg[1]/C
                         clock pessimism              0.255    -0.608    
                         clock uncertainty            0.098    -0.510    
    SLICE_X30Y15         FDRE (Hold_fdre_C_D)         0.059    -0.451    Receiver/ADCInFace/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.537%)  route 0.120ns (48.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y15                                                      r  Receiver/ADCInFace/temp1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Receiver/ADCInFace/temp1_reg[9]/Q
                         net (fo=2, routed)           0.120    -0.374    Receiver/ADCInFace/n_0_temp1_reg[9]
    SLICE_X32Y15         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
                         clock pessimism              0.255    -0.608    
                         clock uncertainty            0.098    -0.510    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.012    -0.498    Receiver/ADCInFace/convertedValue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.760%)  route 0.167ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.558    -0.623    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X31Y16                                                      r  Receiver/ADCInFace/temp1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Receiver/ADCInFace/temp1_reg[11]/Q
                         net (fo=1, routed)           0.167    -0.315    Receiver/ADCInFace/n_0_temp1_reg[11]
    SLICE_X32Y16         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X32Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
                         clock pessimism              0.255    -0.609    
                         clock uncertainty            0.098    -0.511    
    SLICE_X32Y16         FDRE (Hold_fdre_C_D)         0.070    -0.441    Receiver/ADCInFace/convertedValue_reg[11]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_1
  To Clock:  clk_out2_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        5.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        4.122ns  (logic 0.642ns (15.576%)  route 3.480ns (84.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 39.052 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.564    39.052    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X56Y15                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518    39.570 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=170, routed)         3.480    43.050    Transmitter/DACInterface/I1
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.124    43.174 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    43.174    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.398    48.841    
                         clock uncertainty           -0.214    48.627    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.077    48.704    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.704    
                         arrival time                         -43.174    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        4.148ns  (logic 0.668ns (16.105%)  route 3.480ns (83.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 39.052 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.564    39.052    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X56Y15                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518    39.570 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=170, routed)         3.480    43.050    Transmitter/DACInterface/I1
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.150    43.200 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    43.200    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.398    48.841    
                         clock uncertainty           -0.214    48.627    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.118    48.745    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.745    
                         arrival time                         -43.200    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.243ns  (logic 0.558ns (17.206%)  route 2.685ns (82.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           2.685    42.263    Receiver/Debug_PassThroughDAC/P[9]
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124    42.387 r  Receiver/Debug_PassThroughDAC/tempBuffer[9]_i_1/O
                         net (fo=1, routed)           0.000    42.387    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[9]_i_1
    SLICE_X34Y13         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.439    48.444    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y13                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.214    48.628    
    SLICE_X34Y13         FDRE (Setup_fdre_C_D)        0.079    48.707    Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         48.707    
                         arrival time                         -42.387    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.022ns  (logic 0.558ns (18.464%)  route 2.464ns (81.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           2.464    42.042    Receiver/Debug_PassThroughDAC/P[3]
    SLICE_X33Y14         LUT6 (Prop_lut6_I0_O)        0.124    42.166 r  Receiver/Debug_PassThroughDAC/tempBuffer[3]_i_1/O
                         net (fo=1, routed)           0.000    42.166    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[3]_i_1
    SLICE_X33Y14         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.440    48.445    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X33Y14                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/C
                         clock pessimism              0.398    48.843    
                         clock uncertainty           -0.214    48.629    
    SLICE_X33Y14         FDRE (Setup_fdre_C_D)        0.032    48.661    Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                         -42.166    
  -------------------------------------------------------------------
                         slack                                  6.495    

Slack (MET) :             6.671ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.895ns  (logic 0.558ns (19.274%)  route 2.337ns (80.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           2.337    41.915    Receiver/Debug_PassThroughDAC/P[7]
    SLICE_X34Y12         LUT6 (Prop_lut6_I0_O)        0.124    42.039 r  Receiver/Debug_PassThroughDAC/tempBuffer[7]_i_1/O
                         net (fo=1, routed)           0.000    42.039    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[7]_i_1
    SLICE_X34Y12         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.440    48.445    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y12                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/C
                         clock pessimism              0.398    48.843    
                         clock uncertainty           -0.214    48.629    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.081    48.710    Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         48.710    
                         arrival time                         -42.039    
  -------------------------------------------------------------------
                         slack                                  6.671    

Slack (MET) :             6.757ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.804ns  (logic 0.558ns (19.899%)  route 2.246ns (80.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 48.444 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           2.246    41.824    Receiver/Debug_PassThroughDAC/P[4]
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.124    41.948 r  Receiver/Debug_PassThroughDAC/tempBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000    41.948    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[4]_i_1
    SLICE_X34Y13         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.439    48.444    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X34Y13                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/C
                         clock pessimism              0.398    48.842    
                         clock uncertainty           -0.214    48.628    
    SLICE_X34Y13         FDRE (Setup_fdre_C_D)        0.077    48.705    Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         48.705    
                         arrival time                         -41.948    
  -------------------------------------------------------------------
                         slack                                  6.757    

Slack (MET) :             6.776ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.836ns  (logic 0.704ns (24.828%)  route 2.132ns (75.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 39.041 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.553    39.041    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X32Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    39.497 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.437    40.935    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X32Y19         LUT5 (Prop_lut5_I2_O)        0.124    41.059 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.694    41.753    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    41.877 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    41.877    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X32Y18         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.214    48.624    
    SLICE_X32Y18         FDRE (Setup_fdre_C_D)        0.029    48.653    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.653    
                         arrival time                         -41.877    
  -------------------------------------------------------------------
                         slack                                  6.776    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.833ns  (logic 0.704ns (24.854%)  route 2.129ns (75.146%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 48.440 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 39.041 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.553    39.041    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X32Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    39.497 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.437    40.935    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X32Y19         LUT5 (Prop_lut5_I2_O)        0.124    41.059 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.691    41.750    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124    41.874 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    41.874    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X32Y18         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.435    48.440    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X32Y18                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.398    48.838    
                         clock uncertainty           -0.214    48.624    
    SLICE_X32Y18         FDRE (Setup_fdre_C_D)        0.031    48.655    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.655    
                         arrival time                         -41.874    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.713ns  (logic 0.586ns (21.596%)  route 2.127ns (78.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 48.447 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[18]
                         net (fo=5, routed)           2.127    41.705    Transmitter/DACInterface/P[1]
    SLICE_X47Y15         LUT4 (Prop_lut4_I0_O)        0.152    41.857 r  Transmitter/DACInterface/tempBuffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000    41.857    Transmitter/DACInterface/p_1_in[1]
    SLICE_X47Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.442    48.447    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X47Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
                         clock pessimism              0.398    48.845    
                         clock uncertainty           -0.214    48.631    
    SLICE_X47Y15         FDRE (Setup_fdre_C_D)        0.075    48.706    Transmitter/DACInterface/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         48.706    
                         arrival time                         -41.857    
  -------------------------------------------------------------------
                         slack                                  6.848    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.682ns  (logic 0.558ns (20.804%)  route 2.124ns (79.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 48.447 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 39.144 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        1.656    39.144    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.434    39.578 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[22]
                         net (fo=5, routed)           2.124    41.702    Transmitter/DACInterface/P[5]
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.124    41.826 r  Transmitter/DACInterface/tempBuffer[5]_i_1__0/O
                         net (fo=1, routed)           0.000    41.826    Transmitter/DACInterface/p_1_in[5]
    SLICE_X46Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.442    48.447    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[5]/C
                         clock pessimism              0.398    48.845    
                         clock uncertainty           -0.214    48.631    
    SLICE_X46Y15         FDRE (Setup_fdre_C_D)        0.081    48.712    Transmitter/DACInterface/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                         48.712    
                         arrival time                         -41.826    
  -------------------------------------------------------------------
                         slack                                  6.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.227ns (28.004%)  route 0.584ns (71.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.555    -0.626    Receiver/ADCInFace/clk_out1
    SLICE_X31Y19                                                      r  Receiver/ADCInFace/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  Receiver/ADCInFace/startCurrentState_reg[2]/Q
                         net (fo=5, routed)           0.584     0.085    Receiver/ADCInFace/startCurrentState[2]
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.099     0.184 r  Receiver/ADCInFace/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.184    Receiver/ADCInFace/n_0_currentState[0]_i_1
    SLICE_X30Y19         FDRE                                         r  Receiver/ADCInFace/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X30Y19                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.121     0.023    Receiver/ADCInFace/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.227ns (27.833%)  route 0.589ns (72.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.555    -0.626    Receiver/ADCInFace/clk_out1
    SLICE_X31Y19                                                      r  Receiver/ADCInFace/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  Receiver/ADCInFace/startCurrentState_reg[2]/Q
                         net (fo=5, routed)           0.589     0.090    Receiver/ADCInFace/startCurrentState[2]
    SLICE_X30Y19         LUT6 (Prop_lut6_I5_O)        0.099     0.189 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.189    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X30Y19         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.822    -0.868    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X30Y19                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.120     0.022    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.171ns (24.087%)  route 0.539ns (75.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           0.539     0.135    Transmitter/DACInterface/P[10]
    SLICE_X44Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.180 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.180    Transmitter/DACInterface/p_1_in[10]
    SLICE_X44Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X44Y15         FDRE (Hold_fdre_C_D)         0.092    -0.000    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.171ns (22.156%)  route 0.601ns (77.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           0.601     0.197    Transmitter/DACInterface/P[4]
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.242 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.242    Transmitter/DACInterface/p_1_in[4]
    SLICE_X46Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.120     0.028    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.171ns (22.050%)  route 0.605ns (77.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[19]
                         net (fo=5, routed)           0.605     0.201    Receiver/Debug_PassThroughDAC/P[2]
    SLICE_X33Y14         LUT6 (Prop_lut6_I0_O)        0.045     0.246 r  Receiver/Debug_PassThroughDAC/tempBuffer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.246    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[2]_i_1
    SLICE_X33Y14         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X33Y14                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.214    -0.093    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.092    -0.001    Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.171ns (21.923%)  route 0.609ns (78.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[25]
                         net (fo=5, routed)           0.609     0.205    Transmitter/DACInterface/P[8]
    SLICE_X44Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.250 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.250    Transmitter/DACInterface/p_1_in[8]
    SLICE_X44Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X44Y15         FDRE (Hold_fdre_C_D)         0.092    -0.000    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.171ns (21.819%)  route 0.613ns (78.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[19]
                         net (fo=5, routed)           0.613     0.209    Transmitter/DACInterface/P[2]
    SLICE_X47Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.254 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.254    Transmitter/DACInterface/p_1_in[2]
    SLICE_X47Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X47Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X47Y15         FDRE (Hold_fdre_C_D)         0.092    -0.000    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.171ns (21.687%)  route 0.618ns (78.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.126    -0.404 f  Transmitter/QPSK_Modulator/qpskSignal_reg/P[28]
                         net (fo=5, routed)           0.618     0.214    Transmitter/DACInterface/P[11]
    SLICE_X44Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.259 r  Transmitter/DACInterface/tempBuffer[11]_i_2__0/O
                         net (fo=1, routed)           0.000     0.259    Transmitter/DACInterface/p_1_in[11]
    SLICE_X44Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[11]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X44Y15         FDRE (Hold_fdre_C_D)         0.091    -0.001    Transmitter/DACInterface/tempBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.171ns (20.760%)  route 0.653ns (79.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.651    -0.530    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y5                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.404 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.653     0.249    Transmitter/DACInterface/P[7]
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.045     0.294 r  Transmitter/DACInterface/tempBuffer[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.294    Transmitter/DACInterface/p_1_in[7]
    SLICE_X46Y15         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.828    -0.862    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y15                                                      r  Transmitter/DACInterface/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.121     0.029    Transmitter/DACInterface/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.291ns (30.646%)  route 0.659ns (69.354%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1260, routed)        0.556    -0.625    Transmitter/DACInterface/clk_out1
    SLICE_X46Y19                                                      r  Transmitter/DACInterface/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  Transmitter/DACInterface/startCurrentState_reg[1]/Q
                         net (fo=4, routed)           0.298    -0.179    Transmitter/DACInterface/startCurrentState[1]
    SLICE_X46Y19         LUT5 (Prop_lut5_I3_O)        0.099    -0.080 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           0.361     0.280    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.044     0.324 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.324    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.131     0.036    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.288    





