// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1880\sampleModel1880_2_sub\Mysubsystem_7.v
// Created: 2024-06-10 16:07:11
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_7
// Source Path: sampleModel1880_2_sub/Subsystem/Mysubsystem_7
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_7
          (u,
           In2,
           Out1,
           y);


  input   [7:0] u;  // uint8
  input   [7:0] In2;  // uint8
  output  [7:0] Out1;  // uint8
  output  y;


  wire cfblk6_out1;
  wire [7:0] cfblk162_out1;  // uint8
  wire [15:0] cfblk106_out1;  // uint16
  wire [7:0] cfblk161_out1;  // uint8


  cfblk6 u_cfblk6 (.u(u),  // uint8
                   .y(cfblk6_out1)
                   );

  assign cfblk162_out1 = {7'b0, cfblk6_out1};



  DotProduct u_cfblk106_inst (.in1(cfblk162_out1),  // uint8
                              .in2(In2),  // uint8
                              .out1(cfblk106_out1)  // uint16
                              );

  assign cfblk161_out1 = cfblk106_out1[7:0];



  assign Out1 = cfblk161_out1;

  assign y = cfblk6_out1;

endmodule  // Mysubsystem_7

