
---------- Begin Simulation Statistics ----------
host_inst_rate                                 178029                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404968                       # Number of bytes of host memory used
host_seconds                                   112.34                       # Real time elapsed on the host
host_tick_rate                              476523193                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.053533                       # Number of seconds simulated
sim_ticks                                 53533234000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7235674                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 56438.025949                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 51279.632845                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6156553                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    60903459000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.149139                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1079121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            485311                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  30450307500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593809                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 67696.245354                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 65419.397490                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                845954                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   27004370753                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.320442                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              398905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           150501                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  16250440014                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 49243.825138                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.602818                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           84341                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4153273456                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8480533                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 59476.511072                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 55450.043533                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7002507                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     87907829753                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.174285                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1478026                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             635812                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  46700747514                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099311                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842213                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997318                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.253158                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8480533                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 59476.511072                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 55450.043533                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7002507                       # number of overall hits
system.cpu.dcache.overall_miss_latency    87907829753                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.174285                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1478026                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            635812                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  46700747514                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099311                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842213                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592797                       # number of replacements
system.cpu.dcache.sampled_refs                 593821                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.253158                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7483818                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501371295000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13000676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 64939.438700                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 63430.842607                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12999999                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       43964000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  677                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     39898000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             629                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 37833.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20602.217116                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       227000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13000676                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 64939.438700                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 63430.842607                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12999999                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        43964000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   677                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 46                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     39898000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              629                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.712761                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            364.933860                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13000676                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 64939.438700                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 63430.842607                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12999999                       # number of overall hits
system.cpu.icache.overall_miss_latency       43964000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  677                       # number of overall misses
system.cpu.icache.overall_mshr_hits                46                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     39898000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.sampled_refs                    631                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                364.933860                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12999999                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           551857455000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 56846.368675                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     13019580664                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                229031                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70045.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594441                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       73528.933215                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  58099.019316                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         219042                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            27602688000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.631516                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       375399                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      2595                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       21659372500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.627146                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  372801                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    64386.224258                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 48718.411835                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         15993087402                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    12101312471                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.776694                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594452                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        73528.831145                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   58098.918490                       # average overall mshr miss latency
system.l2.demand_hits                          219042                       # number of demand (read+write) hits
system.l2.demand_miss_latency             27603458500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.631523                       # miss rate for demand accesses
system.l2.demand_misses                        375410                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       2595                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        21659974000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.627152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   372812                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.358259                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.316610                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5869.708478                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5187.342522                       # Average occupied blocks per context
system.l2.overall_accesses                     594452                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       73528.831145                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  57622.261394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         219042                       # number of overall hits
system.l2.overall_miss_latency            27603458500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.631523                       # miss rate for overall accesses
system.l2.overall_misses                       375410                       # number of overall misses
system.l2.overall_mshr_hits                      2595                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       34679554664                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.012433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  601843                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.955360                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        218807                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        58493                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       304485                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           230410                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        15565                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         585450                       # number of replacements
system.l2.sampled_refs                         601834                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11057.051000                       # Cycle average of tags in use
system.l2.total_refs                           467441                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   552947787500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 85287853                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         109395                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       155892                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        14009                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       198840                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         211542                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              4                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       721225                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17920700                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.560235                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.808373                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     15898152     88.71%     88.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       255969      1.43%     90.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       230598      1.29%     91.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       284005      1.58%     93.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       208560      1.16%     94.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       132929      0.74%     94.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       122901      0.69%     95.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        66361      0.37%     95.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       721225      4.02%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17920700                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039798                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597949                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152952                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        14006                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039798                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8154486                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.177860                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.177860                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      7955824                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12694                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     29690532                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5876768                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4029259                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1377038                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        58848                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6574609                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6543239                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31370                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        5931716                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            5900369                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31347                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        642893                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            642870                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            211542                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2980545                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7097597                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       324855                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29912765                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        789772                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.009713                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2980545                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       109399                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.373493                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19297738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.550066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.078876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       15180695     78.67%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          60504      0.31%     78.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         131502      0.68%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         109473      0.57%     80.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         139538      0.72%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          81756      0.42%     81.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         160750      0.83%     82.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         138754      0.72%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3294766     17.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19297738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2480876                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         159617                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               42901                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.626756                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6688358                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           642893                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6536770                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11312383                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.842038                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5504211                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.519426                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11345753                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18837                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       4882934                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7170229                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2568753                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       886983                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18260737                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6045465                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1666695                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13649871                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        44957                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         4725                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1377038                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       107253                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2297477                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1992                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1301                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3572272                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       331980                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1301                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8697                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10140                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.459166                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.459166                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       859501      5.61%      5.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8178      0.05%      5.66% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.66% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4337730     28.32%     33.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3094179     20.20%     54.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     54.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     54.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6343738     41.42%     95.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       673244      4.40%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15316570                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       126311                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.008247                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu            9      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1773      1.40%      1.41% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        55660     44.07%     45.48% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     45.48% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     45.48% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        65266     51.67%     97.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3603      2.85%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19297738                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.793698                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.411729                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12685633     65.74%     65.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2479078     12.85%     78.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1873404      9.71%     88.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1122107      5.81%     94.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       543751      2.82%     96.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       248334      1.29%     98.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       182752      0.95%     99.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        90255      0.47%     99.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        72424      0.38%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19297738                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.703285                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18217836                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15316570                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8217334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1355175                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7597646                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2980556                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2980545                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              11                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       327908                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        70312                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7170229                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       886983                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               21778614                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      6825673                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193396                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        92258                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6436199                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1085133                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        23235                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     41272036                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     26329800                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     24781285                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3516267                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1377038                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1142560                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     15587850                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      3122592                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 48253                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
