regmap	,	V_20
GPIO0IRQ	,	V_50
parent	,	V_70
ENOMEM	,	V_74
dev_get_drvdata	,	F_29
ngpio	,	V_82
gpiochip_remove	,	F_37
MGPIO1IRQS0	,	V_17
virq	,	V_49
hwirq	,	V_43
crystalcove_update_irq_mask	,	F_4
MGPIO0IRQS0	,	V_16
direction_output	,	V_78
crystalcove_gpio	,	V_1
dev	,	V_69
"sx unmask"	,	L_12
"in "	,	L_3
CTLI_INTCNT_NE	,	V_38
val	,	V_29
regmap_read	,	F_12
MGPIO1IRQSX	,	V_63
IRQ_HANDLED	,	V_55
"s0 unmask"	,	L_10
"sx mask  "	,	L_11
CTRL_IN	,	V_9
GFP_KERNEL	,	V_73
device	,	V_68
to_cg	,	F_1
irq_data	,	V_30
"s0 mask  "	,	L_9
IRQ_NONE	,	V_52
free_irq	,	F_40
IRQ_TYPE_NONE	,	V_32
reg_type	,	V_7
mutex_init	,	F_32
gpiochip_irqchip_add	,	F_35
" gpio-%-2d %s %s %s %s ctlo=%2x,%s %s %s\n"	,	L_1
seq_printf	,	F_26
mutex_unlock	,	F_19
IRQ_TYPE_EDGE_BOTH	,	V_34
"       "	,	L_14
irq_data_get_irq_chip_data	,	F_15
get	,	V_79
CTLI_INTCNT_PE	,	V_36
"pending"	,	L_13
UPDATE_IRQ_TYPE	,	V_41
intel_soc_pmic	,	V_71
KBUILD_MODNAME	,	V_76
chip	,	V_4
u8	,	T_1
set	,	V_80
cg	,	V_14
seq_file	,	V_56
CRYSTALCOVE_VGPIO_NUM	,	V_23
irq	,	V_45
IRQ_TYPE_EDGE_RISING	,	V_35
regmap_update_bits	,	F_6
EINVAL	,	V_39
s	,	V_57
set_irq_mask	,	V_19
mutex_lock	,	F_17
IRQF_ONESHOT	,	V_87
mirqsx	,	V_61
platform_device	,	V_65
out_remove_gpio	,	V_88
ctli	,	V_60
data	,	V_31
CTLI_INTCNT_BE	,	V_21
CRYSTALCOVE_GPIO_NUM	,	V_53
direction_input	,	V_77
crystalcove_gpio_probe	,	F_27
"add gpio chip error: %d\n"	,	L_15
crystalcove_gpio_dbg_show	,	F_25
"lo"	,	L_5
"request irq failed: %d\n"	,	L_16
IRQ_TYPE_EDGE_FALLING	,	V_37
CTLI_INTCNT_DIS	,	V_33
gpiochip_add	,	F_33
pdev	,	V_66
reg	,	V_8
"    "	,	L_7
CTRL_OUT	,	V_24
dbg_show	,	V_84
ctlo	,	V_59
crystalcove_gpio_irq_handler	,	F_22
platform_get_irq	,	F_28
ret	,	V_28
crystalcove_bus_sync_unlock	,	F_18
offset	,	V_58
"out"	,	L_2
GPIO1IRQ	,	V_51
retval	,	V_67
crystalcove_bus_lock	,	F_16
intcnt_value	,	V_22
crystalcove_update_irq_ctrl	,	F_7
crystalcove_irq_mask	,	F_21
CTLO_OUTPUT_SET	,	V_27
crystalcove_gpio_dir_in	,	F_8
generic_handle_irq	,	F_24
CTLO_DIR_OUT	,	V_64
platform_set_drvdata	,	F_31
p0	,	V_46
devm_kzalloc	,	F_30
GPIO0P0CTLO	,	V_12
p1	,	V_47
platform_get_drvdata	,	F_39
mirqs0	,	V_15
pending	,	V_48
irqdomain	,	V_54
ctrl_register	,	V_6
update	,	V_40
crystalcove_irqchip	,	V_85
"hi"	,	L_4
handle_simple_irq	,	V_86
irq_find_mapping	,	F_23
regmap_write	,	F_9
GPIO0P0CTLI	,	V_10
gc	,	V_3
value	,	V_26
crystalcove_gpio_get	,	F_11
crystalcove_gpio_remove	,	F_38
mask	,	V_18
UPDATE_IRQ_MASK	,	V_44
pmic	,	V_72
CTLO_INPUT_SET	,	V_25
irqreturn_t	,	T_2
crystalcove_gpio_set	,	F_13
dev_warn	,	F_34
GPIO1P0CTLI	,	V_11
crystalcove_gpio_dir_out	,	F_10
"fall"	,	L_6
to_reg	,	F_3
"rise"	,	L_8
label	,	V_75
GPIO1P0CTLO	,	V_13
BIT	,	F_5
gpio_chip	,	V_2
can_sleep	,	V_83
container_of	,	F_2
request_threaded_irq	,	F_36
crystalcove_irq_type	,	F_14
MGPIO0IRQSX	,	V_62
buslock	,	V_42
crystalcove_irq_unmask	,	F_20
gpio	,	V_5
base	,	V_81
