// Generated by CIRCT 42e53322a
module bsg_wormhole_router_decoder_dor_1_2_1(	// /tmp/tmp.Q1fSzPzjQm/12110_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_wormhole_router_decoder_dor_1_2_1.cleaned.mlir:2:3
  input  [2:0] target_cord_i,	// /tmp/tmp.Q1fSzPzjQm/12110_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_wormhole_router_decoder_dor_1_2_1.cleaned.mlir:2:55
               my_cord_i,	// /tmp/tmp.Q1fSzPzjQm/12110_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_wormhole_router_decoder_dor_1_2_1.cleaned.mlir:2:79
  output [2:0] req_o	// /tmp/tmp.Q1fSzPzjQm/12110_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_wormhole_router_decoder_dor_1_2_1.cleaned.mlir:2:100
);

  wire N1;	// /tmp/tmp.Q1fSzPzjQm/12110_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_wormhole_router_decoder_dor_1_2_1.cleaned.mlir:8:10
  wire N0;	// /tmp/tmp.Q1fSzPzjQm/12110_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_wormhole_router_decoder_dor_1_2_1.cleaned.mlir:7:10
  wire _GEN = target_cord_i == my_cord_i;	// /tmp/tmp.Q1fSzPzjQm/12110_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_wormhole_router_decoder_dor_1_2_1.cleaned.mlir:4:10
  wire _GEN_0 = target_cord_i < my_cord_i;	// /tmp/tmp.Q1fSzPzjQm/12110_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_wormhole_router_decoder_dor_1_2_1.cleaned.mlir:5:10
  assign N0 = ~_GEN;	// /tmp/tmp.Q1fSzPzjQm/12110_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_wormhole_router_decoder_dor_1_2_1.cleaned.mlir:4:10, :7:10
  assign N1 = ~_GEN_0;	// /tmp/tmp.Q1fSzPzjQm/12110_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_wormhole_router_decoder_dor_1_2_1.cleaned.mlir:5:10, :8:10
  assign req_o = {N0 & N1, _GEN_0, _GEN};	// /tmp/tmp.Q1fSzPzjQm/12110_OpenABC_leaf_level_verilog_nangate45_bp_quad_bsg_wormhole_router_decoder_dor_1_2_1.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:5
endmodule

