// Seed: 1094361960
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wor id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = -1'b0 == "";
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply1 id_4,
    output wand id_5,
    output wor id_6,
    input tri id_7,
    output logic id_8,
    output wor id_9,
    input supply1 id_10,
    output supply1 id_11,
    input wand id_12,
    input supply0 id_13,
    input supply0 id_14,
    output wor id_15,
    output uwire id_16,
    input supply0 id_17,
    input tri id_18,
    input wire id_19,
    input wand id_20,
    output tri0 id_21
);
  assign id_5 = -1;
  integer [1 : -1] id_23;
  assign id_21 = 1'b0;
  always begin : LABEL_0
    id_8 <= !-1 - -1;
  end
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23
  );
  wire id_24;
  wire id_25;
endmodule
