Andy D. Pimentel , Todor Stefanov , Hristo Nikolov , Mark Thompson , Simon Polstra , Ed F. Deprettere, Tool Integration and Interoperability Challenges of a System-Level Design Flow: A Case Study, Proceedings of the 8th international workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation, July 21-24, 2008, Samos, Greece[doi>10.1007/978-3-540-70550-5_19]
David F. Bacon , Susan L. Graham , Oliver J. Sharp, Compiler transformations for high-performance computing, ACM Computing Surveys (CSUR), v.26 n.4, p.345-420, Dec. 1994[doi>10.1145/197405.197406]
Bastoul, C.2004.Improving Data Locality in Static Control Programs. Université Pierre & Marie Curie, 182.
Bondhugula, U.2009. PLUTO: An automatic parallelizer and locality optimizer for multicores. http://pluto-compiler.sourceforge.net
Steve Carr , Ken Kennedy, Scalar replacement in the presence of conditional control flow, Software—Practice & Experience, v.24 n.1, p.51-77, Jan. 1994[doi>10.1002/spe.4380240104]
Francky Catthoor , Eddy de Greef , Sven Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, Norwell, MA, 1998
P. Chandraiah , R. Domer, Code and Data Structure Partitioning for Parallel and Flexible MPSoC Specification Using Designer-Controlled Recoding, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.6, p.1078-1090, June 2008[doi>10.1109/TCAD.2008.923244]
Michał Cierniak , Wei Li, Unifying data and control transformations for distributed shared-memory machines, Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, p.205-217, June 18-21, 1995, La Jolla, California, USA[doi>10.1145/207110.207145]
Coppola, M., Locatelli, R., Maruccia, G., Pieralisi, L., and Scandurra, A.2004. Spidergon: A novel on-chip communication network. InProceedings of the International Symposium on System-on-Chip. 15.
Alain Darte, On the Complexity of Loop Fusion, Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques, p.149, October 12-16, 1999
Robert P. Dick , David L. Rhodes , Wayne Wolf, TGFF: task graphs for free, Proceedings of the 6th international workshop on Hardware/software codesign, p.97-101, March 15-18, 1998, Seattle, Washington, USA
Antoine Fraboulet , Karen Kodary , Anne Mignotte, Loop fusion for memory space optimization, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada[doi>10.1145/500001.500025]
B. Girodias , Y. Bouchebaba , G. Nicolescu , E. M. Aboulhamid , P. Paulin , B. Lavigueur, Application-Level Memory Optimization for MPSoC, Proceedings of the Seventeenth IEEE International Workshop on Rapid System Prototyping, p.169-178, June 14-16, 2006[doi>10.1109/RSP.2006.8]
Michael I. Gordon , William Thies , Michal Karczmarek , Jasper Lin , Ali S. Meli , Andrew A. Lamb , Chris Leger , Jeremy Wong , Henry Hoffmann , David Maze , Saman Amarasinghe, A stream compiler for communication-exposed architectures, ACM SIGPLAN Notices, v.37 n.10, October 2002[doi>10.1145/605432.605428]
Michael I. Gordon , William Thies , Saman Amarasinghe, Exploiting coarse-grained task, data, and pipeline parallelism in stream programs, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168877]
Greef, E. D.1998. Storage size reduction for multimedia application. Ph.D. thesis, Katholieke Universiteit, Leuven.
Guangyu Chen , Feihui Li , S. W. Son , M. Kandemir, Application mapping for chip multiprocessors, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391628]
Hu, J. and Marculescu, R.2005. Communication and task scheduling of application-specific networks-on-chip.IEE Proc. Comput. Digital Techn. 152, 643--651.
Q. Hu , P. G. Kjeldsberg , A. Vandecappelle , M. Palkovic , F. Catthoor, Incremental hierarchical memory size estimation for steering of loop transformations, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.4, p.50-es, September 2007[doi>10.1145/1278349.1278363]
Jerraya, A. A. and Wayne, W.2005.Multiprocessor Systems-on-Chips. Morgan Kaufmann.
Ken Kennedy, Fast Greedy Weighted Fusion, International Journal of Parallel Programming, v.29 n.5, p.463-491, October 2001[doi>10.1023/A:1012241830762]
Konaka, A., Coitb, D. W., and Smith, A. E.2006. Multi-objective optimization using genetic algorithms: A tutorial.Reliability Engineering and System Safety 91, 992--1007
Markus Schwehm , Thomas Walter, Mapping and Scheduling by Genetic Algorithms, Proceedings of the Third Joint International Conference on Vector and Parallel Processing: Parallel Processing, p.832-841, September 06-08, 1994
Brett H. Meyer , Donald E. Thomas, Simultaneous synthesis of buses, data mapping and memory allocation for MPSoC, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289816.1289822]
Kunle Olukotun , Basem A. Nayfeh , Lance Hammond , Ken Wilson , Kunyung Chang, The case for a single-chip multiprocessor, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.2-11, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237140]
Sudeep Pasricha , Nikil Dutt, COSMECA: application specific co-synthesis of memory and communication architectures for MPSoC, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Pierre G.` Paulin , Chuck Pilkington , Michel Langevin , Essaid Bensoudane , Damien Lyonnard , Olivier Benny , Bruno Lavigueur , David Lo , Giovanni Beltrame , Vincent Gagné , Gabriela Nicolescu, Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.7, p.667-680, July 2006[doi>10.1109/TVLSI.2006.878259]
Martino Ruggiero , Alessio Guerri , Davide Bertozzi , Michela Milano , Luca Benini, A fast and accurate technique for mapping parallel applications on stream-oriented MPSoC platforms with communication awareness, International Journal of Parallel Programming, v.36 n.1, p.3-36, February 2008[doi>10.1007/s10766-007-0032-7]
Shih-wei Liao , Zhaohui Du , Gansha Wu , Guei-Yuan Lueh, Data and Computation Transformations for Brook Streaming Applications on Multiprocessors, Proceedings of the International Symposium on Code Generation and Optimization, p.196-207, March 26-29, 2006[doi>10.1109/CGO.2006.13]
Tang Lei , Shashi Kumar, A Two-step Genetic Algorithm for Mapping Task Graphs to a Network on Chip Architecture, Proceedings of the Euromicro Symposium on Digital Systems Design, p.180, September 01-06, 2003
Lothar Thiele , Iuliana Bacivarov , Wolfgang Haid , Kai Huang, Mapping Applications to Tiled Multiprocessor Embedded Systems, Proceedings of the Seventh International Conference on Application of Concurrency to System Design, p.29-40, July 10-13, 2007[doi>10.1109/ACSD.2007.53]
Michael E. Wolf , Monica S. Lam, A data locality optimizing algorithm, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, p.30-44, June 24-28, 1991, Toronto, Ontario, Canada[doi>10.1145/113445.113449]
