// Seed: 446928823
module module_0 ();
  wire id_1, id_2;
  wire id_3, id_4;
  logic id_5;
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1,
    input wire id_2,
    input supply0 id_3
);
  assign id_1 = id_3 + id_3;
  assign id_1 = id_2;
  module_0 modCall_1 ();
  final begin : LABEL_0
    begin : LABEL_1
      id_1 <= id_2;
      begin : LABEL_2
        id_1 <= id_3 + -1'h0;
      end
    end
    begin : LABEL_3
      id_1 <= -1;
    end : SymbolIdentifier
    wait (id_3) id_1 = id_0 | id_3;
    id_1 <= id_3;
    id_1 <= 1;
  end
endmodule
