PPA Report for pipeline_stage_reset.v (Module: pipeline_stage_reset)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 12
FF Count: 49
IO Count: 68
Cell Count: 204

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 606.06 MHz
Reg-to-Reg Critical Path Delay: 1.499 ns

POWER METRICS:
-------------
Total Power Consumption: 0.479 W
