Timing Analyzer report for top
Mon Sep  1 18:58:20 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk50'
 14. Slow 1200mV 85C Model Hold: 'clk50'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'clk50'
 23. Slow 1200mV 0C Model Hold: 'clk50'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'clk50'
 31. Fast 1200mV 0C Model Hold: 'clk50'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; top                                                     ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE22F17C6                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.92        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  22.8%      ;
;     Processor 3            ;  19.5%      ;
;     Processor 4            ;  15.1%      ;
;     Processors 5-12        ;   4.3%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; top.sdc       ; OK     ; Mon Sep  1 18:58:19 2025 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clk50      ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk50 } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 69.18 MHz ; 69.18 MHz       ; clk50      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk50 ; 5.544 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk50 ; 0.254 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk50 ; 9.405 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.544 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.093     ; 14.378     ;
; 5.834 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.084     ; 14.097     ;
; 6.078 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.079     ; 13.858     ;
; 6.082 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.097     ; 13.836     ;
; 6.086 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.093     ; 13.836     ;
; 6.156 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.074     ; 13.785     ;
; 6.247 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.097     ; 13.671     ;
; 6.258 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.088     ; 13.669     ;
; 6.282 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 13.649     ;
; 6.282 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 13.649     ;
; 6.291 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.094     ; 13.630     ;
; 6.345 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_valid                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.094     ; 13.576     ;
; 6.349 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[10]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.087     ; 13.579     ;
; 6.372 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.088     ; 13.555     ;
; 6.376 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[5]  ; clk50        ; clk50       ; 20.000       ; -0.075     ; 13.564     ;
; 6.376 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.084     ; 13.555     ;
; 6.381 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[22] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.093     ; 13.541     ;
; 6.422 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[14] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 13.512     ;
; 6.425 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[24] ; clk50        ; clk50       ; 20.000       ; -0.091     ; 13.499     ;
; 6.495 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.085     ; 13.435     ;
; 6.500 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[20] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 13.435     ;
; 6.534 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[17] ; clk50        ; clk50       ; 20.000       ; -0.092     ; 13.389     ;
; 6.537 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.088     ; 13.390     ;
; 6.542 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[20] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.093     ; 13.380     ;
; 6.566 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[11]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.087     ; 13.362     ;
; 6.572 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.075     ; 13.368     ;
; 6.580 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[8]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.090     ; 13.345     ;
; 6.584 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[17] ; clk50        ; clk50       ; 20.000       ; -0.090     ; 13.341     ;
; 6.616 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.083     ; 13.316     ;
; 6.620 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.079     ; 13.316     ;
; 6.635 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_valid                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.085     ; 13.295     ;
; 6.639 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[10]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.078     ; 13.298     ;
; 6.663 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[16] ; clk50        ; clk50       ; 20.000       ; -0.091     ; 13.261     ;
; 6.671 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[22] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.084     ; 13.260     ;
; 6.687 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[28] ; clk50        ; clk50       ; 20.000       ; -0.089     ; 13.239     ;
; 6.694 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.078     ; 13.243     ;
; 6.698 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.074     ; 13.243     ;
; 6.726 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[11] ; clk50        ; clk50       ; 20.000       ; -0.086     ; 13.203     ;
; 6.731 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[23] ; clk50        ; clk50       ; 20.000       ; -0.091     ; 13.193     ;
; 6.731 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[0]  ; clk50        ; clk50       ; 20.000       ; -0.081     ; 13.203     ;
; 6.731 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[13] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.093     ; 13.191     ;
; 6.763 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[11] ; clk50        ; clk50       ; 20.000       ; -0.091     ; 13.161     ;
; 6.776 ; VexRiscv:VexRiscv|memory_to_writeBack_MEMORY_ENABLE                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.094     ; 13.145     ;
; 6.781 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.083     ; 13.151     ;
; 6.796 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.092     ; 13.127     ;
; 6.800 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.088     ; 13.127     ;
; 6.802 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[19] ; clk50        ; clk50       ; 20.000       ; -0.090     ; 13.123     ;
; 6.820 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.088     ; 13.107     ;
; 6.824 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 13.107     ;
; 6.832 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.054     ; 13.129     ;
; 6.832 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[20] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.084     ; 13.099     ;
; 6.841 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.064     ; 13.110     ;
; 6.856 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[11]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.078     ; 13.081     ;
; 6.859 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.078     ; 13.078     ;
; 6.865 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[3]  ; clk50        ; clk50       ; 20.000       ; -0.091     ; 13.059     ;
; 6.868 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[18] ; clk50        ; clk50       ; 20.000       ; -0.092     ; 13.055     ;
; 6.870 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[8]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.081     ; 13.064     ;
; 6.889 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[13] ; clk50        ; clk50       ; 20.000       ; -0.075     ; 13.051     ;
; 6.894 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.065     ; 13.056     ;
; 6.895 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_valid                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.064     ; 13.056     ;
; 6.899 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[10]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.057     ; 13.059     ;
; 6.899 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[18] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 13.036     ;
; 6.905 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.075     ; 13.035     ;
; 6.914 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[5]  ; clk50        ; clk50       ; 20.000       ; -0.079     ; 13.022     ;
; 6.915 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[22] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.079     ; 13.021     ;
; 6.918 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[5]  ; clk50        ; clk50       ; 20.000       ; -0.075     ; 13.022     ;
; 6.922 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[7]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.090     ; 13.003     ;
; 6.943 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.085     ; 12.987     ;
; 6.951 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[10] ; clk50        ; clk50       ; 20.000       ; -0.089     ; 12.975     ;
; 6.957 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_valid                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.075     ; 12.983     ;
; 6.960 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[14] ; clk50        ; clk50       ; 20.000       ; -0.085     ; 12.970     ;
; 6.961 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[10]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.068     ; 12.986     ;
; 6.961 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.092     ; 12.962     ;
; 6.963 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[24] ; clk50        ; clk50       ; 20.000       ; -0.095     ; 12.957     ;
; 6.964 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[14] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 12.970     ;
; 6.967 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[24] ; clk50        ; clk50       ; 20.000       ; -0.091     ; 12.957     ;
; 6.977 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[24] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.096     ; 12.942     ;
; 6.985 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.088     ; 12.942     ;
; 6.993 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[22] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.074     ; 12.948     ;
; 6.996 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.079     ; 12.940     ;
; 7.007 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.089     ; 12.919     ;
; 7.016 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[21] ; clk50        ; clk50       ; 20.000       ; -0.075     ; 12.924     ;
; 7.020 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.075     ; 12.920     ;
; 7.021 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[13] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.084     ; 12.910     ;
; 7.037 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[5]  ; clk50        ; clk50       ; 20.000       ; -0.076     ; 12.902     ;
; 7.038 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[20] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 12.893     ;
; 7.042 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[20] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 12.893     ;
; 7.059 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_valid                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.089     ; 12.867     ;
; 7.063 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[10]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.082     ; 12.870     ;
; 7.066 ; VexRiscv:VexRiscv|memory_to_writeBack_MEMORY_ENABLE                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.085     ; 12.864     ;
; 7.066 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[13] ; clk50        ; clk50       ; 20.000       ; -0.079     ; 12.870     ;
; 7.072 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[17] ; clk50        ; clk50       ; 20.000       ; -0.096     ; 12.847     ;
; 7.076 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[20] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.079     ; 12.860     ;
; 7.076 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[17] ; clk50        ; clk50       ; 20.000       ; -0.092     ; 12.847     ;
; 7.079 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[30] ; clk50        ; clk50       ; 20.000       ; -0.093     ; 12.843     ;
; 7.079 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[5]  ; clk50        ; clk50       ; 20.000       ; -0.079     ; 12.857     ;
; 7.083 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_valid                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.085     ; 12.847     ;
; 7.084 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[14] ; clk50        ; clk50       ; 20.000       ; -0.082     ; 12.849     ;
; 7.086 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[24] ; clk50        ; clk50       ; 20.000       ; -0.092     ; 12.837     ;
; 7.087 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[10]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.078     ; 12.850     ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.254 ; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[23]                                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~porta_datain_reg0     ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.822      ;
; 0.278 ; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[21]                                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~porta_datain_reg0     ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.846      ;
; 0.301 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[16]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.870      ;
; 0.305 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[26]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.385      ; 0.877      ;
; 0.313 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[29]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.881      ;
; 0.313 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[23]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.388      ; 0.888      ;
; 0.313 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[30]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.386      ; 0.886      ;
; 0.313 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[9]      ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~porta_address_reg0    ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.881      ;
; 0.315 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[15]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.386      ; 0.888      ;
; 0.317 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[25]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.385      ; 0.889      ;
; 0.318 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[28]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.386      ; 0.891      ;
; 0.318 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[2]    ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~porta_address_reg0    ; clk50        ; clk50       ; 0.000        ; 0.378      ; 0.883      ;
; 0.319 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[22]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.385      ; 0.891      ;
; 0.319 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[29]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.386      ; 0.892      ;
; 0.320 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[19]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.889      ;
; 0.321 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[20]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.890      ;
; 0.324 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[14]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.893      ;
; 0.326 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[24]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.385      ; 0.898      ;
; 0.326 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[18]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.386      ; 0.899      ;
; 0.326 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[20]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.386      ; 0.899      ;
; 0.329 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[16]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.388      ; 0.904      ;
; 0.332 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[12]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.901      ;
; 0.336 ; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[20]                                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~porta_datain_reg0     ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.904      ;
; 0.337 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[25]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.388      ; 0.912      ;
; 0.340 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[21]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.386      ; 0.913      ;
; 0.344 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[17]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.913      ;
; 0.344 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[22]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.386      ; 0.917      ;
; 0.344 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[26]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.388      ; 0.919      ;
; 0.347 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[19]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.386      ; 0.920      ;
; 0.347 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[24]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.388      ; 0.922      ;
; 0.348 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_flushCounter[7] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.917      ;
; 0.349 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[23]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.385      ; 0.921      ;
; 0.351 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[15]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.920      ;
; 0.352 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[27]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.385      ; 0.924      ;
; 0.357 ; state                                                                                ; state                                                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx_fifo_consume[3]                                                              ; uart_rx_fifo_consume[3]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx_fifo_consume[2]                                                              ; uart_rx_fifo_consume[2]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx_fifo_consume[1]                                                              ; uart_rx_fifo_consume[1]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx_fifo_produce[3]                                                              ; uart_rx_fifo_produce[3]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx_fifo_produce[2]                                                              ; uart_rx_fifo_produce[2]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx_fifo_produce[1]                                                              ; uart_rx_fifo_produce[1]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_tx_fifo_readable                                                                ; uart_tx_fifo_readable                                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; rs232phytx_state                                                                     ; rs232phytx_state                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[16]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[16]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[0]                                            ; VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[0]                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[1]                                            ; VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[1]                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[2]                                            ; VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[2]                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|_zz_dBusWishbone_ADR[2]                                            ; VexRiscv:VexRiscv|_zz_dBusWishbone_ADR[2]                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|_zz_dBusWishbone_ADR[1]                                            ; VexRiscv:VexRiscv|_zz_dBusWishbone_ADR[1]                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_cmdSent         ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_cmdSent                                                                         ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rValidN                            ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rValidN                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|CsrPlugin_pipelineLiberator_pcValids_1                             ; VexRiscv:VexRiscv|CsrPlugin_pipelineLiberator_pcValids_1                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|CsrPlugin_pipelineLiberator_pcValids_0                             ; VexRiscv:VexRiscv|CsrPlugin_pipelineLiberator_pcValids_0                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|CsrPlugin_pipelineLiberator_pcValids_2                             ; VexRiscv:VexRiscv|CsrPlugin_pipelineLiberator_pcValids_2                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_valid           ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_valid                                                                           ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[0]    ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[0]                                                                    ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[1]    ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[1]                                                                    ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[2]    ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[2]                                                                    ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_counter_value[2]                      ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_counter_value[2]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_counter_value[1]                      ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_counter_value[1]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_counter_value[0]                      ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_counter_value[0]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|DataCache:dataCache_1|memCmdSent                                   ; VexRiscv:VexRiscv|DataCache:dataCache_1|memCmdSent                                                                                                   ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[31]                     ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[31]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[4]                   ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[4]                                                                                   ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_size[2]                      ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_size[2]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[3]                   ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[3]                                                                                   ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[12]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[12]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[11]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[11]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[4]                      ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[4]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[17]                     ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[17]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[16]                     ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[16]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[20]                     ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[20]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[30]                     ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[30]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[8]                      ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[8]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[24]                     ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[24]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[26]                     ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[26]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[13]                     ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[13]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[21]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[21]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[21]                     ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[21]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[19]                     ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[19]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_mask[1]                      ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_mask[1]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_mask[2]                      ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_mask[2]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_mask[0]                      ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_mask[0]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_mask[3]                      ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_mask[3]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[5]                   ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[5]                                                                                   ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[6]                   ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[6]                                                                                   ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[7]                   ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[7]                                                                                   ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[9]                   ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[9]                                                                                   ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[14]                     ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[14]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; VexRiscv:VexRiscv|memory_DivPlugin_div_done                                          ; VexRiscv:VexRiscv|memory_DivPlugin_div_done                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx_pending                                                                      ; uart_rx_pending                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_rx_fifo_readable                                                                ; uart_rx_fifo_readable                                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tx_count[1]                                                                          ; tx_count[1]                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tx_count[2]                                                                          ; tx_count[2]                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tx_count[3]                                                                          ; tx_count[3]                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; grant                                                                                ; grant                                                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; rs232phyrx_state                                                                     ; rs232phyrx_state                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; rx_count[2]                                                                          ; rx_count[2]                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; rx_count[1]                                                                          ; rx_count[1]                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; rx_count[3]                                                                          ; rx_count[3]                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.577      ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 35.193 ns




+------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary              ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 77.3 MHz ; 77.3 MHz        ; clk50      ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk50 ; 7.063 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk50 ; 0.247 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk50 ; 9.429 ; 0.000                            ;
+-------+-------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.063 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.082     ; 12.870     ;
; 7.283 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.075     ; 12.657     ;
; 7.536 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.069     ; 12.410     ;
; 7.556 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 12.375     ;
; 7.560 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.063     ; 12.392     ;
; 7.574 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.082     ; 12.359     ;
; 7.608 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.079     ; 12.328     ;
; 7.643 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.086     ; 12.286     ;
; 7.670 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.075     ; 12.270     ;
; 7.714 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[14] ; clk50        ; clk50       ; 20.000       ; -0.071     ; 12.230     ;
; 7.716 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[24] ; clk50        ; clk50       ; 20.000       ; -0.079     ; 12.220     ;
; 7.734 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 12.197     ;
; 7.744 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.075     ; 12.196     ;
; 7.751 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[5]  ; clk50        ; clk50       ; 20.000       ; -0.064     ; 12.200     ;
; 7.776 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_valid                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.086     ; 12.153     ;
; 7.776 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.077     ; 12.162     ;
; 7.794 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.075     ; 12.146     ;
; 7.804 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[10]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.079     ; 12.132     ;
; 7.828 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[22] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 12.107     ;
; 7.860 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[17] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 12.075     ;
; 7.889 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.079     ; 12.047     ;
; 7.891 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[20] ; clk50        ; clk50       ; 20.000       ; -0.072     ; 12.052     ;
; 7.938 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[17] ; clk50        ; clk50       ; 20.000       ; -0.078     ; 11.999     ;
; 7.946 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[20] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 11.989     ;
; 7.954 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.077     ; 11.984     ;
; 7.960 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[16] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 11.975     ;
; 7.964 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.068     ; 11.983     ;
; 7.980 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[8]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 11.954     ;
; 7.996 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_valid                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.079     ; 11.940     ;
; 8.010 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[28] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 11.924     ;
; 8.011 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[23] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 11.924     ;
; 8.015 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[11]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.079     ; 11.921     ;
; 8.024 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[10]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.072     ; 11.919     ;
; 8.029 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.071     ; 11.915     ;
; 8.047 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.069     ; 11.899     ;
; 8.053 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[22] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.073     ; 11.889     ;
; 8.053 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.065     ; 11.897     ;
; 8.071 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.063     ; 11.881     ;
; 8.075 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[11] ; clk50        ; clk50       ; 20.000       ; -0.082     ; 11.858     ;
; 8.101 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 11.833     ;
; 8.119 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.079     ; 11.817     ;
; 8.124 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[11] ; clk50        ; clk50       ; 20.000       ; -0.077     ; 11.814     ;
; 8.128 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[0]  ; clk50        ; clk50       ; 20.000       ; -0.071     ; 11.816     ;
; 8.138 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.059     ; 11.818     ;
; 8.158 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[13] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.082     ; 11.775     ;
; 8.170 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.077     ; 11.768     ;
; 8.171 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[19] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 11.763     ;
; 8.174 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[3]  ; clk50        ; clk50       ; 20.000       ; -0.079     ; 11.762     ;
; 8.176 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[18] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 11.759     ;
; 8.181 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.067     ; 11.767     ;
; 8.187 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[20] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.073     ; 11.755     ;
; 8.188 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.075     ; 11.752     ;
; 8.206 ; VexRiscv:VexRiscv|memory_to_writeBack_MEMORY_ENABLE                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.086     ; 11.723     ;
; 8.207 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.071     ; 11.737     ;
; 8.226 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[8]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.074     ; 11.715     ;
; 8.229 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.083     ; 11.703     ;
; 8.231 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.048     ; 11.736     ;
; 8.231 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.065     ; 11.719     ;
; 8.233 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[14] ; clk50        ; clk50       ; 20.000       ; -0.071     ; 11.711     ;
; 8.235 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[11]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.072     ; 11.708     ;
; 8.235 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[24] ; clk50        ; clk50       ; 20.000       ; -0.079     ; 11.701     ;
; 8.241 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.056     ; 11.718     ;
; 8.244 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[18] ; clk50        ; clk50       ; 20.000       ; -0.072     ; 11.699     ;
; 8.250 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.079     ; 11.686     ;
; 8.250 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[10] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 11.684     ;
; 8.253 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[24] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 11.681     ;
; 8.254 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[14] ; clk50        ; clk50       ; 20.000       ; -0.073     ; 11.688     ;
; 8.263 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_valid                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.059     ; 11.693     ;
; 8.270 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[5]  ; clk50        ; clk50       ; 20.000       ; -0.064     ; 11.681     ;
; 8.272 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[13] ; clk50        ; clk50       ; 20.000       ; -0.064     ; 11.679     ;
; 8.273 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_valid                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.067     ; 11.675     ;
; 8.279 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 11.655     ;
; 8.280 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[5]  ; clk50        ; clk50       ; 20.000       ; -0.066     ; 11.669     ;
; 8.289 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.072     ; 11.654     ;
; 8.291 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[10]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.052     ; 11.672     ;
; 8.294 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[14] ; clk50        ; clk50       ; 20.000       ; -0.075     ; 11.646     ;
; 8.296 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[24] ; clk50        ; clk50       ; 20.000       ; -0.083     ; 11.636     ;
; 8.301 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[10]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.060     ; 11.654     ;
; 8.302 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[7]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 11.632     ;
; 8.306 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[22] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.067     ; 11.642     ;
; 8.321 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_valid                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.083     ; 11.611     ;
; 8.330 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[22] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.061     ; 11.624     ;
; 8.331 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[5]  ; clk50        ; clk50       ; 20.000       ; -0.068     ; 11.616     ;
; 8.348 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.077     ; 11.590     ;
; 8.349 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[10]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.076     ; 11.590     ;
; 8.353 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[17] ; clk50        ; clk50       ; 20.000       ; -0.082     ; 11.580     ;
; 8.356 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[13] ; clk50        ; clk50       ; 20.000       ; -0.068     ; 11.591     ;
; 8.358 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.068     ; 11.589     ;
; 8.358 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[21] ; clk50        ; clk50       ; 20.000       ; -0.064     ; 11.593     ;
; 8.371 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[17] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 11.564     ;
; 8.376 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[24] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.085     ; 11.554     ;
; 8.378 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[13] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.075     ; 11.562     ;
; 8.378 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[22] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.077     ; 11.560     ;
; 8.384 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[20] ; clk50        ; clk50       ; 20.000       ; -0.074     ; 11.557     ;
; 8.385 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[30] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 11.546     ;
; 8.390 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_valid                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.079     ; 11.546     ;
; 8.402 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[20] ; clk50        ; clk50       ; 20.000       ; -0.072     ; 11.541     ;
; 8.405 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[14] ; clk50        ; clk50       ; 20.000       ; -0.073     ; 11.537     ;
; 8.407 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[14] ; clk50        ; clk50       ; 20.000       ; -0.064     ; 11.544     ;
; 8.407 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[24] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 11.527     ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.247 ; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[23]                               ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~porta_datain_reg0     ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.757      ;
; 0.275 ; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[21]                               ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~porta_datain_reg0     ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.785      ;
; 0.298 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[16]         ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.343      ; 0.810      ;
; 0.303 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[26]         ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.346      ; 0.818      ;
; 0.305 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[29]         ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.816      ;
; 0.307 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[9]   ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~porta_address_reg0    ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.818      ;
; 0.307 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[2] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~porta_address_reg0    ; clk50        ; clk50       ; 0.000        ; 0.337      ; 0.813      ;
; 0.308 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[23]  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.348      ; 0.825      ;
; 0.310 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[19]         ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.343      ; 0.822      ;
; 0.310 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[20]         ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.821      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[25]               ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[25]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[24]               ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[24]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[27]               ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[27]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[23]               ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[23]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[26]               ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[26]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[30]               ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[30]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[2]                ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[2]                                                                                   ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_size[1]                   ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_size[1]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_size[0]                   ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_size[0]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_counter[7]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_counter[7]                                                                                    ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                   ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[14]               ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[14]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[19]               ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[19]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[18]               ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[18]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[17]               ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[17]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[20]               ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[20]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[28]               ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[28]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[22]               ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[22]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[15]               ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[15]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx_fifo_consume[3]                                                           ; uart_tx_fifo_consume[3]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx_fifo_consume[2]                                                           ; uart_tx_fifo_consume[2]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx_fifo_consume[1]                                                           ; uart_tx_fifo_consume[1]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx_fifo_produce[3]                                                           ; uart_tx_fifo_produce[3]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx_fifo_produce[2]                                                           ; uart_tx_fifo_produce[2]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx_fifo_produce[1]                                                           ; uart_tx_fifo_produce[1]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_tx_fifo_readable                                                             ; uart_tx_fifo_readable                                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; rs232phytx_state                                                                  ; rs232phytx_state                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[0]                                         ; VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[0]                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[1]                                         ; VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[1]                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[2]                                         ; VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[2]                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|_zz_dBusWishbone_ADR[2]                                         ; VexRiscv:VexRiscv|_zz_dBusWishbone_ADR[2]                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|_zz_dBusWishbone_ADR[1]                                         ; VexRiscv:VexRiscv|_zz_dBusWishbone_ADR[1]                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_cmdSent      ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_cmdSent                                                                         ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rValidN                         ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rValidN                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|CsrPlugin_pipelineLiberator_pcValids_1                          ; VexRiscv:VexRiscv|CsrPlugin_pipelineLiberator_pcValids_1                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|CsrPlugin_pipelineLiberator_pcValids_0                          ; VexRiscv:VexRiscv|CsrPlugin_pipelineLiberator_pcValids_0                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|CsrPlugin_pipelineLiberator_pcValids_2                          ; VexRiscv:VexRiscv|CsrPlugin_pipelineLiberator_pcValids_2                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_valid        ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_valid                                                                           ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_counter_value[2]                   ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_counter_value[2]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_counter_value[1]                   ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_counter_value[1]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_counter_value[0]                   ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_counter_value[0]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[31]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[31]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_size[2]                   ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_size[2]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[29]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[29]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[12]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[12]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[18]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[18]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[3]                   ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[3]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[2]                   ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[2]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[17]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[17]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[28]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[28]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[30]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[30]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[8]                   ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[8]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[9]                   ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[9]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[10]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[10]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[25]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[25]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[26]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[26]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[29]               ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[29]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[13]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[13]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[15]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[15]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[21]               ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[21]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[21]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[21]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[19]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[19]                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[0]                   ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[0]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|memory_DivPlugin_div_done                                       ; VexRiscv:VexRiscv|memory_DivPlugin_div_done                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx_pending                                                                   ; uart_rx_pending                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_rx_fifo_readable                                                             ; uart_rx_fifo_readable                                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tx_count[1]                                                                       ; tx_count[1]                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tx_count[2]                                                                       ; tx_count[2]                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tx_count[3]                                                                       ; tx_count[3]                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; state                                                                             ; state                                                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; grant                                                                             ; grant                                                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_rx_fifo_consume[3]                                                           ; uart_rx_fifo_consume[3]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_rx_fifo_consume[2]                                                           ; uart_rx_fifo_consume[2]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_rx_fifo_consume[1]                                                           ; uart_rx_fifo_consume[1]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_rx_fifo_produce[3]                                                           ; uart_rx_fifo_produce[3]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_rx_fifo_produce[2]                                                           ; uart_rx_fifo_produce[2]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_rx_fifo_produce[1]                                                           ; uart_rx_fifo_produce[1]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; rs232phyrx_state                                                                  ; rs232phyrx_state                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; rx_count[2]                                                                       ; rx_count[2]                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; rx_count[1]                                                                       ; rx_count[1]                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; rx_count[3]                                                                       ; rx_count[3]                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; timer_en_storage                                                                  ; timer_en_storage                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; timer_pending_r                                                                   ; timer_pending_r                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; timer_enable_storage                                                              ; timer_enable_storage                                                                                                                                 ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; timer_update_value_storage                                                        ; timer_update_value_storage                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[16]               ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[16]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_inc                                    ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_inc                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[0] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[0]                                                                    ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[1] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[1]                                                                    ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[2] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[2]                                                                    ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.511      ;
+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 35.661 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk50 ; 11.455 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk50 ; 0.117 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk50 ; 9.206 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.455 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.055     ; 8.497      ;
; 11.641 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.055     ; 8.311      ;
; 11.651 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.059     ; 8.297      ;
; 11.668 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.049     ; 8.290      ;
; 11.740 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.039     ; 8.228      ;
; 11.770 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.059     ; 8.178      ;
; 11.792 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.051     ; 8.164      ;
; 11.793 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.044     ; 8.170      ;
; 11.842 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[10]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.054     ; 8.111      ;
; 11.845 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.049     ; 8.113      ;
; 11.854 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.049     ; 8.104      ;
; 11.864 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.053     ; 8.090      ;
; 11.875 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[22] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.055     ; 8.077      ;
; 11.884 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.053     ; 8.070      ;
; 11.894 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[14] ; clk50        ; clk50       ; 20.000       ; -0.048     ; 8.065      ;
; 11.926 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.039     ; 8.042      ;
; 11.936 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.043     ; 8.028      ;
; 11.949 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.061     ; 7.997      ;
; 11.959 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[20] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.055     ; 7.993      ;
; 11.967 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_valid                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.061     ; 7.979      ;
; 11.969 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[24] ; clk50        ; clk50       ; 20.000       ; -0.051     ; 7.987      ;
; 11.979 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[11]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.054     ; 7.974      ;
; 11.979 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.044     ; 7.984      ;
; 11.983 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.053     ; 7.971      ;
; 11.985 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[20] ; clk50        ; clk50       ; 20.000       ; -0.049     ; 7.973      ;
; 11.989 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.048     ; 7.970      ;
; 11.992 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[8]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.056     ; 7.959      ;
; 12.005 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.045     ; 7.957      ;
; 12.031 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.049     ; 7.927      ;
; 12.041 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.053     ; 7.913      ;
; 12.055 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[10]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.048     ; 7.904      ;
; 12.055 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.043     ; 7.909      ;
; 12.056 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[5]  ; clk50        ; clk50       ; 20.000       ; -0.041     ; 7.910      ;
; 12.063 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[17] ; clk50        ; clk50       ; 20.000       ; -0.052     ; 7.892      ;
; 12.070 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.053     ; 7.884      ;
; 12.077 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.035     ; 7.895      ;
; 12.080 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[14] ; clk50        ; clk50       ; 20.000       ; -0.048     ; 7.879      ;
; 12.080 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.057     ; 7.870      ;
; 12.088 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[22] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.049     ; 7.870      ;
; 12.090 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[14] ; clk50        ; clk50       ; 20.000       ; -0.052     ; 7.865      ;
; 12.091 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[17] ; clk50        ; clk50       ; 20.000       ; -0.051     ; 7.865      ;
; 12.104 ; VexRiscv:VexRiscv|memory_to_writeBack_MEMORY_ENABLE                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.061     ; 7.842      ;
; 12.104 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[13] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.055     ; 7.848      ;
; 12.108 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.048     ; 7.851      ;
; 12.112 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[28] ; clk50        ; clk50       ; 20.000       ; -0.053     ; 7.842      ;
; 12.118 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[23] ; clk50        ; clk50       ; 20.000       ; -0.052     ; 7.837      ;
; 12.127 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[10]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.038     ; 7.842      ;
; 12.140 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.030     ; 7.837      ;
; 12.146 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[16] ; clk50        ; clk50       ; 20.000       ; -0.052     ; 7.809      ;
; 12.148 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[11] ; clk50        ; clk50       ; 20.000       ; -0.051     ; 7.808      ;
; 12.155 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[24] ; clk50        ; clk50       ; 20.000       ; -0.051     ; 7.801      ;
; 12.160 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[22] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.039     ; 7.808      ;
; 12.160 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.053     ; 7.794      ;
; 12.162 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.055     ; 7.790      ;
; 12.165 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[24] ; clk50        ; clk50       ; 20.000       ; -0.055     ; 7.787      ;
; 12.171 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[0]  ; clk50        ; clk50       ; 20.000       ; -0.048     ; 7.788      ;
; 12.171 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[20] ; clk50        ; clk50       ; 20.000       ; -0.049     ; 7.787      ;
; 12.172 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[20] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.049     ; 7.786      ;
; 12.180 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_valid                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.055     ; 7.772      ;
; 12.181 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[20] ; clk50        ; clk50       ; 20.000       ; -0.053     ; 7.773      ;
; 12.182 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.045     ; 7.780      ;
; 12.186 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[7]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.056     ; 7.765      ;
; 12.190 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[10]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.033     ; 7.784      ;
; 12.192 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[11]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.048     ; 7.767      ;
; 12.192 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[11] ; clk50        ; clk50       ; 20.000       ; -0.055     ; 7.760      ;
; 12.199 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.057     ; 7.751      ;
; 12.205 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[8]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[1]  ; clk50        ; clk50       ; 20.000       ; -0.050     ; 7.752      ;
; 12.209 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[14] ; clk50        ; clk50       ; 20.000       ; -0.052     ; 7.746      ;
; 12.211 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[19] ; clk50        ; clk50       ; 20.000       ; -0.054     ; 7.742      ;
; 12.213 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[22] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.044     ; 7.750      ;
; 12.221 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.049     ; 7.737      ;
; 12.231 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[14] ; clk50        ; clk50       ; 20.000       ; -0.044     ; 7.732      ;
; 12.232 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[10]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.048     ; 7.727      ;
; 12.234 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.045     ; 7.728      ;
; 12.242 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[5]  ; clk50        ; clk50       ; 20.000       ; -0.041     ; 7.724      ;
; 12.244 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[20] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.039     ; 7.724      ;
; 12.249 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[17] ; clk50        ; clk50       ; 20.000       ; -0.052     ; 7.706      ;
; 12.250 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[24] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[27] ; clk50        ; clk50       ; 20.000       ; -0.058     ; 7.699      ;
; 12.252 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_valid                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.045     ; 7.710      ;
; 12.252 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[18] ; clk50        ; clk50       ; 20.000       ; -0.049     ; 7.706      ;
; 12.252 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[5]  ; clk50        ; clk50       ; 20.000       ; -0.045     ; 7.710      ;
; 12.254 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[18] ; clk50        ; clk50       ; 20.000       ; -0.053     ; 7.700      ;
; 12.259 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[17] ; clk50        ; clk50       ; 20.000       ; -0.056     ; 7.692      ;
; 12.264 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[11]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.038     ; 7.705      ;
; 12.265 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[22] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[26] ; clk50        ; clk50       ; 20.000       ; -0.049     ; 7.693      ;
; 12.271 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[10]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.052     ; 7.684      ;
; 12.277 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[8]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[4]  ; clk50        ; clk50       ; 20.000       ; -0.040     ; 7.690      ;
; 12.277 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[17] ; clk50        ; clk50       ; 20.000       ; -0.051     ; 7.679      ;
; 12.280 ; VexRiscv:VexRiscv|decode_to_execute_MEMORY_MANAGMENT                                        ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[3]  ; clk50        ; clk50       ; 20.000       ; -0.051     ; 7.676      ;
; 12.281 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[10]                                         ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[14] ; clk50        ; clk50       ; 20.000       ; -0.047     ; 7.679      ;
; 12.284 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[24] ; clk50        ; clk50       ; 20.000       ; -0.055     ; 7.668      ;
; 12.287 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[17] ; clk50        ; clk50       ; 20.000       ; -0.055     ; 7.665      ;
; 12.297 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.040     ; 7.670      ;
; 12.297 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[20] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[15] ; clk50        ; clk50       ; 20.000       ; -0.044     ; 7.666      ;
; 12.298 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[28] ; clk50        ; clk50       ; 20.000       ; -0.053     ; 7.656      ;
; 12.300 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                                             ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[20] ; clk50        ; clk50       ; 20.000       ; -0.053     ; 7.654      ;
; 12.304 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|io_cpu_fetch_data_regNextWhen[22] ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[24] ; clk50        ; clk50       ; 20.000       ; -0.053     ; 7.650      ;
; 12.304 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                                  ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[23] ; clk50        ; clk50       ; 20.000       ; -0.052     ; 7.651      ;
; 12.306 ; VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[9]                                          ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[24] ; clk50        ; clk50       ; 20.000       ; -0.047     ; 7.654      ;
; 12.308 ; VexRiscv:VexRiscv|execute_arbitration_isValid                                               ; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[28] ; clk50        ; clk50       ; 20.000       ; -0.057     ; 7.642      ;
+--------+---------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.117 ; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[23]                                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~porta_datain_reg0     ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.442      ;
; 0.126 ; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[21]                                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~porta_datain_reg0     ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.451      ;
; 0.146 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[26]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.475      ;
; 0.148 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[16]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.473      ;
; 0.148 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[30]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.476      ;
; 0.149 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[23]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.227      ; 0.480      ;
; 0.150 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[25]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.479      ;
; 0.150 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[15]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.478      ;
; 0.151 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[22]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.480      ;
; 0.152 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[29]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.477      ;
; 0.153 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[28]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.481      ;
; 0.154 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[24]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.483      ;
; 0.154 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[29]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.482      ;
; 0.155 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[9]      ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~porta_address_reg0    ; clk50        ; clk50       ; 0.000        ; 0.223      ; 0.482      ;
; 0.156 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[19]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.482      ;
; 0.156 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[20]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.481      ;
; 0.158 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[14]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[18]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.487      ;
; 0.159 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[16]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.227      ; 0.490      ;
; 0.159 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[20]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.487      ;
; 0.160 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[2]    ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~porta_address_reg0    ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.483      ;
; 0.161 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[25]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.227      ; 0.492      ;
; 0.163 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[12]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.488      ;
; 0.163 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[21]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.491      ;
; 0.164 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[26]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.227      ; 0.495      ;
; 0.165 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[22]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.494      ;
; 0.165 ; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[20]                                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~porta_datain_reg0     ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.490      ;
; 0.166 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[23]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.495      ;
; 0.166 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[19]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.495      ;
; 0.167 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[17]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.492      ;
; 0.167 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[24]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.227      ; 0.498      ;
; 0.168 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[27]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.497      ;
; 0.170 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[15]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.495      ;
; 0.171 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[17]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.500      ;
; 0.173 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_flushCounter[7] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.498      ;
; 0.175 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[27]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.227      ; 0.506      ;
; 0.185 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_isIoAccess                     ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.510      ;
; 0.186 ; grant                                                                                ; grant                                                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx_fifo_consume[3]                                                              ; uart_rx_fifo_consume[3]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx_fifo_consume[2]                                                              ; uart_rx_fifo_consume[2]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx_fifo_consume[1]                                                              ; uart_rx_fifo_consume[1]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx_fifo_produce[3]                                                              ; uart_rx_fifo_produce[3]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx_fifo_produce[2]                                                              ; uart_rx_fifo_produce[2]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx_fifo_produce[1]                                                              ; uart_rx_fifo_produce[1]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rs232phyrx_state                                                                     ; rs232phyrx_state                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rx_count[2]                                                                          ; rx_count[2]                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rx_count[1]                                                                          ; rx_count[1]                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rx_count[3]                                                                          ; rx_count[3]                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[25]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[25]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[24]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[24]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[27]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[27]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[23]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[23]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[26]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[26]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[30]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[30]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[2]                   ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[2]                                                                                   ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_size[1]                      ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_size[1]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_size[0]                      ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_size[0]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_counter[7]                    ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_counter[7]                                                                                    ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                      ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_waitDone                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[14]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[14]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[19]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[19]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[18]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[18]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[17]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[17]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[20]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[20]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[28]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[28]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[22]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[22]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[15]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[15]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx_fifo_consume[3]                                                              ; uart_tx_fifo_consume[3]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx_fifo_consume[2]                                                              ; uart_tx_fifo_consume[2]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx_fifo_consume[1]                                                              ; uart_tx_fifo_consume[1]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx_fifo_produce[3]                                                              ; uart_tx_fifo_produce[3]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx_fifo_produce[2]                                                              ; uart_tx_fifo_produce[2]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx_fifo_produce[1]                                                              ; uart_tx_fifo_produce[1]                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx_fifo_readable                                                                ; uart_tx_fifo_readable                                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rs232phytx_state                                                                     ; rs232phytx_state                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer_en_storage                                                                     ; timer_en_storage                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer_pending_r                                                                      ; timer_pending_r                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer_enable_storage                                                                 ; timer_enable_storage                                                                                                                                 ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer_update_value_storage                                                           ; timer_update_value_storage                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[16]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[16]                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[0]                                            ; VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[0]                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[1]                                            ; VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[1]                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[2]                                            ; VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[2]                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|_zz_dBusWishbone_ADR[2]                                            ; VexRiscv:VexRiscv|_zz_dBusWishbone_ADR[2]                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|_zz_dBusWishbone_ADR[1]                                            ; VexRiscv:VexRiscv|_zz_dBusWishbone_ADR[1]                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_cmdSent         ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_cmdSent                                                                         ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rValidN                            ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rValidN                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_inc                                       ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_inc                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|CsrPlugin_pipelineLiberator_pcValids_1                             ; VexRiscv:VexRiscv|CsrPlugin_pipelineLiberator_pcValids_1                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|CsrPlugin_pipelineLiberator_pcValids_0                             ; VexRiscv:VexRiscv|CsrPlugin_pipelineLiberator_pcValids_0                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|CsrPlugin_pipelineLiberator_pcValids_2                             ; VexRiscv:VexRiscv|CsrPlugin_pipelineLiberator_pcValids_2                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_valid           ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_valid                                                                           ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[0]    ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[0]                                                                    ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[1]    ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[1]                                                                    ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[2]    ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[2]                                                                    ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_counter_value[2]                      ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_counter_value[2]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_counter_value[1]                      ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_counter_value[1]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_counter_value[0]                      ; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_counter_value[0]                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|DataCache:dataCache_1|memCmdSent                                   ; VexRiscv:VexRiscv|DataCache:dataCache_1|memCmdSent                                                                                                   ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_wr                           ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_wr                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.262 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 5.544 ; 0.117 ; N/A      ; N/A     ; 9.206               ;
;  clk50           ; 5.544 ; 0.117 ; N/A      ; N/A     ; 9.206               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk50           ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; serial_tx     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led0     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led1     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led2     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led3     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led4     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led5     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led6     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led7     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk50                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpu_reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw2                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw3                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw0                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sw1                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; serial_rx               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; serial_tx     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; user_led0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; user_led1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; user_led2     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; user_led3     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; user_led4     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; user_led5     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; user_led6     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; user_led7     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; serial_tx     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; user_led0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; user_led1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; user_led2     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; user_led3     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; user_led4     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; user_led5     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; user_led6     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; user_led7     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; serial_tx     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; user_led0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; user_led1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; user_led2     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; user_led3     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; user_led4     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; user_led5     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; user_led6     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; user_led7     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk50      ; clk50    ; 673017   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk50      ; clk50    ; 673017   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 6     ; 6    ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk50  ; clk50 ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; cpu_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serial_rx  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw0        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw1        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; serial_tx   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led4   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led5   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led6   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led7   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; cpu_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serial_rx  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw0        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw1        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; serial_tx   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led4   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led5   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led6   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led7   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Mon Sep  1 18:57:28 2025
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'top.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk50 (Rise) to clk50 (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.544
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.544               0.000 clk50 
Info (332146): Worst-case hold slack is 0.254
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.254               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.405
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.405               0.000 clk50 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 35.193 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk50 (Rise) to clk50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 7.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.063               0.000 clk50 
Info (332146): Worst-case hold slack is 0.247
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.247               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.429
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.429               0.000 clk50 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 35.661 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk50 (Rise) to clk50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 11.455
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.455               0.000 clk50 
Info (332146): Worst-case hold slack is 0.117
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.117               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.206               0.000 clk50 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.262 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 638 megabytes
    Info: Processing ended: Mon Sep  1 18:58:20 2025
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:00:04


