#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sat Jun 10 03:05:29 2017
# Process ID: 13184
# Current directory: E:/COD/full_search_fast/full_search_fast.runs/impl_1
# Command line: vivado.exe -log full_search_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source full_search_wrapper.tcl -notrace
# Log file: E:/COD/full_search_fast/full_search_fast.runs/impl_1/full_search_wrapper.vdi
# Journal file: E:/COD/full_search_fast/full_search_fast.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source full_search_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/COD/full_search_fast/ip_repo/full_search_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'full_search_auto_pc_0' generated file not found 'e:/COD/full_search_fast/full_search_fast.srcs/sources_1/bd/full_search/ip/full_search_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/COD/full_search_fast/full_search_fast.srcs/sources_1/bd/full_search/ip/full_search_axi_smc_0/full_search_axi_smc_0.dcp' for cell 'full_search_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'e:/COD/full_search_fast/full_search_fast.srcs/sources_1/bd/full_search/ip/full_search_full_search_0_0/full_search_full_search_0_0.dcp' for cell 'full_search_i/full_search_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/COD/full_search_fast/full_search_fast.srcs/sources_1/bd/full_search/ip/full_search_processing_system7_0_0/full_search_processing_system7_0_0.dcp' for cell 'full_search_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/COD/full_search_fast/full_search_fast.srcs/sources_1/bd/full_search/ip/full_search_rst_ps7_0_100M_0/full_search_rst_ps7_0_100M_0.dcp' for cell 'full_search_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'e:/COD/full_search_fast/full_search_fast.srcs/sources_1/bd/full_search/ip/full_search_auto_pc_0/full_search_auto_pc_0.dcp' for cell 'full_search_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 4481 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/COD/full_search_fast/full_search_fast.srcs/sources_1/bd/full_search/ip/full_search_processing_system7_0_0/full_search_processing_system7_0_0.xdc] for cell 'full_search_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/COD/full_search_fast/full_search_fast.srcs/sources_1/bd/full_search/ip/full_search_processing_system7_0_0/full_search_processing_system7_0_0.xdc] for cell 'full_search_i/processing_system7_0/inst'
Parsing XDC File [e:/COD/full_search_fast/full_search_fast.srcs/sources_1/bd/full_search/ip/full_search_axi_smc_0/bd_0/ip/ip_1/bd_052c_psr_aclk_0_board.xdc] for cell 'full_search_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/COD/full_search_fast/full_search_fast.srcs/sources_1/bd/full_search/ip/full_search_axi_smc_0/bd_0/ip/ip_1/bd_052c_psr_aclk_0_board.xdc] for cell 'full_search_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/COD/full_search_fast/full_search_fast.srcs/sources_1/bd/full_search/ip/full_search_axi_smc_0/bd_0/ip/ip_1/bd_052c_psr_aclk_0.xdc] for cell 'full_search_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/COD/full_search_fast/full_search_fast.srcs/sources_1/bd/full_search/ip/full_search_axi_smc_0/bd_0/ip/ip_1/bd_052c_psr_aclk_0.xdc] for cell 'full_search_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/COD/full_search_fast/full_search_fast.srcs/sources_1/bd/full_search/ip/full_search_rst_ps7_0_100M_0/full_search_rst_ps7_0_100M_0_board.xdc] for cell 'full_search_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/COD/full_search_fast/full_search_fast.srcs/sources_1/bd/full_search/ip/full_search_rst_ps7_0_100M_0/full_search_rst_ps7_0_100M_0_board.xdc] for cell 'full_search_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/COD/full_search_fast/full_search_fast.srcs/sources_1/bd/full_search/ip/full_search_rst_ps7_0_100M_0/full_search_rst_ps7_0_100M_0.xdc] for cell 'full_search_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/COD/full_search_fast/full_search_fast.srcs/sources_1/bd/full_search/ip/full_search_rst_ps7_0_100M_0/full_search_rst_ps7_0_100M_0.xdc] for cell 'full_search_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 91 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 91 instances

link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 712.496 ; gain = 447.738
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 728.344 ; gain = 15.848
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 52 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 192541206

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1306.340 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 285 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1142ceca1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1306.340 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 367 cells and removed 645 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ec93878b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1306.340 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 616 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ec93878b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1306.340 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ec93878b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1306.340 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.284 . Memory (MB): peak = 1306.340 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ec93878b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1306.340 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 32 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 32 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 48 Total Ports: 96
Ending PowerOpt Patch Enables Task | Checksum: 1fab1fb14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.244 . Memory (MB): peak = 1787.504 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1fab1fb14

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 1787.504 ; gain = 481.164
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 1787.504 ; gain = 1075.008
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1787.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/COD/full_search_fast/full_search_fast.runs/impl_1/full_search_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1787.504 ; gain = 0.000
Command: report_drc -file full_search_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/COD/full_search_fast/full_search_fast.runs/impl_1/full_search_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1787.504 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1787.504 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 193eb2d8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1787.504 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 32b5f5ed

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 181891efb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 181891efb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1787.504 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 181891efb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 22430176e

Time (s): cpu = 00:02:30 ; elapsed = 00:01:44 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22430176e

Time (s): cpu = 00:02:31 ; elapsed = 00:01:45 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a54cfcec

Time (s): cpu = 00:02:57 ; elapsed = 00:02:02 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13df824f3

Time (s): cpu = 00:02:59 ; elapsed = 00:02:03 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 172d391d0

Time (s): cpu = 00:02:59 ; elapsed = 00:02:03 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1fcf4c889

Time (s): cpu = 00:03:07 ; elapsed = 00:02:08 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 148de31b7

Time (s): cpu = 00:03:09 ; elapsed = 00:02:10 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1f6749b04

Time (s): cpu = 00:03:34 ; elapsed = 00:02:36 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 23959abc5

Time (s): cpu = 00:03:38 ; elapsed = 00:02:40 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 23959abc5

Time (s): cpu = 00:03:39 ; elapsed = 00:02:41 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1df7d8911

Time (s): cpu = 00:03:53 ; elapsed = 00:02:50 . Memory (MB): peak = 1787.504 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1df7d8911

Time (s): cpu = 00:03:53 ; elapsed = 00:02:50 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13fe2ca86

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13fe2ca86

Time (s): cpu = 00:04:21 ; elapsed = 00:03:09 . Memory (MB): peak = 1787.504 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.605. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e55abd1f

Time (s): cpu = 00:05:01 ; elapsed = 00:03:38 . Memory (MB): peak = 1787.504 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1e55abd1f

Time (s): cpu = 00:05:02 ; elapsed = 00:03:39 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e55abd1f

Time (s): cpu = 00:05:03 ; elapsed = 00:03:40 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e55abd1f

Time (s): cpu = 00:05:03 ; elapsed = 00:03:41 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a01b9e51

Time (s): cpu = 00:05:04 ; elapsed = 00:03:41 . Memory (MB): peak = 1787.504 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a01b9e51

Time (s): cpu = 00:05:04 ; elapsed = 00:03:42 . Memory (MB): peak = 1787.504 ; gain = 0.000
Ending Placer Task | Checksum: 1124b2de1

Time (s): cpu = 00:05:04 ; elapsed = 00:03:42 . Memory (MB): peak = 1787.504 ; gain = 0.000
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:14 ; elapsed = 00:03:49 . Memory (MB): peak = 1787.504 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 1787.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/COD/full_search_fast/full_search_fast.runs/impl_1/full_search_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 1787.504 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1787.504 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.833 . Memory (MB): peak = 1787.504 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1787.504 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9c2843a3 ConstDB: 0 ShapeSum: 7622ea3e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 162ae4c29

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 162ae4c29

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 162ae4c29

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 162ae4c29

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1787.504 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a98a4c89

Time (s): cpu = 00:01:19 ; elapsed = 00:00:51 . Memory (MB): peak = 1787.504 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.377 | TNS=-72.338| WHS=-0.300 | THS=-482.087|

Phase 2 Router Initialization | Checksum: 25932af37

Time (s): cpu = 00:01:34 ; elapsed = 00:00:59 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24e5dae04

Time (s): cpu = 00:02:01 ; elapsed = 00:01:14 . Memory (MB): peak = 1787.504 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9460
 Number of Nodes with overlaps = 1200
 Number of Nodes with overlaps = 286
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.124 | TNS=-638.133| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 121f19c96

Time (s): cpu = 00:04:06 ; elapsed = 00:02:31 . Memory (MB): peak = 1799.266 ; gain = 11.762

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 363
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.947 | TNS=-455.936| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18c90a83a

Time (s): cpu = 00:04:53 ; elapsed = 00:03:10 . Memory (MB): peak = 1799.266 ; gain = 11.762

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1110
 Number of Nodes with overlaps = 316
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.093 | TNS=-419.662| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1a00f95fa

Time (s): cpu = 00:05:55 ; elapsed = 00:03:57 . Memory (MB): peak = 1799.266 ; gain = 11.762
Phase 4 Rip-up And Reroute | Checksum: 1a00f95fa

Time (s): cpu = 00:05:55 ; elapsed = 00:03:57 . Memory (MB): peak = 1799.266 ; gain = 11.762

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bd9bd18b

Time (s): cpu = 00:06:01 ; elapsed = 00:04:01 . Memory (MB): peak = 1799.266 ; gain = 11.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.934 | TNS=-368.802| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e40bbe2d

Time (s): cpu = 00:07:11 ; elapsed = 00:04:38 . Memory (MB): peak = 1799.266 ; gain = 11.762

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e40bbe2d

Time (s): cpu = 00:07:12 ; elapsed = 00:04:38 . Memory (MB): peak = 1799.266 ; gain = 11.762
Phase 5 Delay and Skew Optimization | Checksum: 1e40bbe2d

Time (s): cpu = 00:07:12 ; elapsed = 00:04:38 . Memory (MB): peak = 1799.266 ; gain = 11.762

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f44a77aa

Time (s): cpu = 00:07:17 ; elapsed = 00:04:42 . Memory (MB): peak = 1799.266 ; gain = 11.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.934 | TNS=-310.991| WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2411340d2

Time (s): cpu = 00:07:17 ; elapsed = 00:04:42 . Memory (MB): peak = 1799.266 ; gain = 11.762
Phase 6 Post Hold Fix | Checksum: 2411340d2

Time (s): cpu = 00:07:18 ; elapsed = 00:04:42 . Memory (MB): peak = 1799.266 ; gain = 11.762

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 39.3354 %
  Global Horizontal Routing Utilization  = 38.6065 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 93.6937%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X34Y108 -> INT_R_X35Y109
   INT_L_X40Y78 -> INT_R_X41Y79
   INT_L_X38Y74 -> INT_R_X39Y75
   INT_L_X40Y64 -> INT_R_X41Y65
   INT_L_X20Y56 -> INT_R_X21Y57
South Dir 4x4 Area, Max Cong = 86.6554%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y70 -> INT_R_X43Y73
   INT_L_X40Y66 -> INT_R_X43Y69
East Dir 2x2 Area, Max Cong = 87.8676%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X50Y80 -> INT_R_X51Y81
   INT_L_X40Y66 -> INT_R_X41Y67
   INT_L_X26Y10 -> INT_R_X27Y11
   INT_L_X24Y8 -> INT_R_X25Y9
   INT_L_X28Y8 -> INT_R_X29Y9
West Dir 4x4 Area, Max Cong = 85.2022%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y46 -> INT_R_X23Y49
Phase 7 Route finalize | Checksum: 2a0108418

Time (s): cpu = 00:07:18 ; elapsed = 00:04:43 . Memory (MB): peak = 1799.266 ; gain = 11.762

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2a0108418

Time (s): cpu = 00:07:19 ; elapsed = 00:04:43 . Memory (MB): peak = 1799.266 ; gain = 11.762

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f8d0e3e8

Time (s): cpu = 00:07:25 ; elapsed = 00:04:49 . Memory (MB): peak = 1799.266 ; gain = 11.762

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.934 | TNS=-310.991| WHS=0.018  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f8d0e3e8

Time (s): cpu = 00:07:25 ; elapsed = 00:04:50 . Memory (MB): peak = 1799.266 ; gain = 11.762
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:25 ; elapsed = 00:04:50 . Memory (MB): peak = 1799.266 ; gain = 11.762

Routing Is Done.
67 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:37 ; elapsed = 00:04:57 . Memory (MB): peak = 1799.266 ; gain = 11.762
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 1799.266 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/COD/full_search_fast/full_search_fast.runs/impl_1/full_search_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 1799.266 ; gain = 0.000
Command: report_drc -file full_search_wrapper_drc_routed.rpt -pb full_search_wrapper_drc_routed.pb -rpx full_search_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/COD/full_search_fast/full_search_fast.runs/impl_1/full_search_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1849.000 ; gain = 49.734
Command: report_methodology -file full_search_wrapper_methodology_drc_routed.rpt -rpx full_search_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/COD/full_search_fast/full_search_fast.runs/impl_1/full_search_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 1921.477 ; gain = 72.477
Command: report_power -file full_search_wrapper_power_routed.rpt -pb full_search_wrapper_power_summary_routed.pb -rpx full_search_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2045.340 ; gain = 123.863
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Memdata 28-169] Found XPM memory block full_search_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block full_search_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block full_search_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block full_search_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
Command: write_bitstream -force full_search_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./full_search_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'E:/COD/full_search_fast/full_search_fast.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jun 10 03:18:28 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
85 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:09 ; elapsed = 00:00:47 . Memory (MB): peak = 2525.031 ; gain = 434.980
INFO: [Common 17-206] Exiting Vivado at Sat Jun 10 03:18:28 2017...
