// Seed: 4054513866
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input uwire id_2,
    output wire id_3,
    input wire id_4
    , id_7,
    input wand id_5
);
  wire id_8;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output logic id_2,
    input uwire id_3,
    output wire id_4,
    input tri id_5,
    input wand id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri id_9,
    input wor id_10,
    input supply1 id_11
);
  initial begin : LABEL_0
    wait (1'd0 !=? id_7);
    id_2 <= 1'b0 != ~id_9;
  end
  wire id_13;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_1,
      id_4,
      id_11,
      id_9
  );
  wire id_14;
  wire id_15;
endmodule
