Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon May 21 00:34:04 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-381462595.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_netsoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.320        0.000                      0                12637        0.026        0.000                      0                12633        0.264        0.000                       0                  4012  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk100                      {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_clocks_rx               {0.000 4.000}        8.000           125.000         
eth_rx_clk                  {0.000 4.000}        8.000           125.000         
  soc_ethphy_pll_clk_tx     {0.000 4.000}        8.000           125.000         
  soc_ethphy_pll_clk_tx90   {2.000 6.000}        8.000           125.000         
  soc_ethphy_pll_fb         {0.000 4.000}        8.000           125.000         
eth_tx_clk                  {0.000 4.000}        8.000           125.000         
sys_clk                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                        3.000        0.000                       0                     1  
  soc_netsoc_pll_clk200           2.928        0.000                      0                   13        0.303        0.000                      0                   13        0.264        0.000                       0                    11  
  soc_netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                                 5.845        0.000                       0                     1  
eth_rx_clk                        1.111        0.000                      0                  428        0.121        0.000                      0                  428        2.000        0.000                       0                   152  
  soc_ethphy_pll_clk_tx                                                                                                                                                       5.845        0.000                       0                     2  
  soc_ethphy_pll_clk_tx90                                                                                                                                                     5.845        0.000                       0                     3  
  soc_ethphy_pll_fb                                                                                                                                                           6.751        0.000                       0                     2  
eth_tx_clk                        0.320        0.000                      0                  226        0.121        0.000                      0                  226        3.500        0.000                       0                   102  
sys_clk                           0.525        0.000                      0                11966        0.026        0.000                      0                11966        3.750        0.000                       0                  3653  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                       soc_netsoc_pll_clk200        3.697        0.000                      0                    1                                                                        
                       eth_rx_clk                   2.446        0.000                      0                    1                                                                        
                       eth_tx_clk                   2.346        0.000                      0                    1                                                                        
                       sys_clk                      2.435        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_clk200
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 11.102 - 5.000 ) 
    Source Clock Delay      (SCD):    6.458ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.743     6.458    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y159       FDSE (Prop_fdse_C_Q)         0.518     6.976 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.805    soc_netsoc_reset_counter[0]
    SLICE_X154Y159       LUT4 (Prop_lut4_I1_O)        0.124     7.929 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.308    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.625    11.102    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.355    11.458    
                         clock uncertainty           -0.053    11.405    
    SLICE_X154Y159       FDSE (Setup_fdse_C_CE)      -0.169    11.236    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.236    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 11.102 - 5.000 ) 
    Source Clock Delay      (SCD):    6.458ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.743     6.458    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y159       FDSE (Prop_fdse_C_Q)         0.518     6.976 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.805    soc_netsoc_reset_counter[0]
    SLICE_X154Y159       LUT4 (Prop_lut4_I1_O)        0.124     7.929 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.308    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.625    11.102    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.355    11.458    
                         clock uncertainty           -0.053    11.405    
    SLICE_X154Y159       FDSE (Setup_fdse_C_CE)      -0.169    11.236    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.236    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 11.102 - 5.000 ) 
    Source Clock Delay      (SCD):    6.458ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.743     6.458    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y159       FDSE (Prop_fdse_C_Q)         0.518     6.976 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.805    soc_netsoc_reset_counter[0]
    SLICE_X154Y159       LUT4 (Prop_lut4_I1_O)        0.124     7.929 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.308    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.625    11.102    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.355    11.458    
                         clock uncertainty           -0.053    11.405    
    SLICE_X154Y159       FDSE (Setup_fdse_C_CE)      -0.169    11.236    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.236    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 11.102 - 5.000 ) 
    Source Clock Delay      (SCD):    6.458ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.743     6.458    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y159       FDSE (Prop_fdse_C_Q)         0.518     6.976 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.805    soc_netsoc_reset_counter[0]
    SLICE_X154Y159       LUT4 (Prop_lut4_I1_O)        0.124     7.929 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.308    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.625    11.102    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.355    11.458    
                         clock uncertainty           -0.053    11.405    
    SLICE_X154Y159       FDSE (Setup_fdse_C_CE)      -0.169    11.236    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.236    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.642ns (34.608%)  route 1.213ns (65.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 11.102 - 5.000 ) 
    Source Clock Delay      (SCD):    6.458ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.743     6.458    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y159       FDSE (Prop_fdse_C_Q)         0.518     6.976 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.815     7.791    soc_netsoc_reset_counter[0]
    SLICE_X154Y159       LUT6 (Prop_lut6_I1_O)        0.124     7.915 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.398     8.313    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X155Y159       FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.625    11.102    clk200_clk
    SLICE_X155Y159       FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism              0.333    11.436    
                         clock uncertainty           -0.053    11.383    
    SLICE_X155Y159       FDRE (Setup_fdre_C_D)       -0.067    11.316    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.316    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.642ns (34.189%)  route 1.236ns (65.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 11.102 - 5.000 ) 
    Source Clock Delay      (SCD):    6.458ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.743     6.458    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y159       FDSE (Prop_fdse_C_Q)         0.518     6.976 f  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.236     8.211    soc_netsoc_reset_counter[0]
    SLICE_X154Y159       LUT1 (Prop_lut1_I0_O)        0.124     8.335 r  soc_netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.335    soc_netsoc_reset_counter0[0]
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.625    11.102    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.355    11.458    
                         clock uncertainty           -0.053    11.405    
    SLICE_X154Y159       FDSE (Setup_fdse_C_D)        0.077    11.482    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.642ns (34.226%)  route 1.234ns (65.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 11.102 - 5.000 ) 
    Source Clock Delay      (SCD):    6.458ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.743     6.458    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y159       FDSE (Prop_fdse_C_Q)         0.518     6.976 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.234     8.209    soc_netsoc_reset_counter[0]
    SLICE_X154Y159       LUT3 (Prop_lut3_I1_O)        0.124     8.333 r  soc_netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.333    soc_netsoc_reset_counter[2]_i_1_n_0
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.625    11.102    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.355    11.458    
                         clock uncertainty           -0.053    11.405    
    SLICE_X154Y159       FDSE (Setup_fdse_C_D)        0.081    11.486    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.486    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  3.153    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.666ns (35.020%)  route 1.236ns (64.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 11.102 - 5.000 ) 
    Source Clock Delay      (SCD):    6.458ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.743     6.458    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y159       FDSE (Prop_fdse_C_Q)         0.518     6.976 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.236     8.211    soc_netsoc_reset_counter[0]
    SLICE_X154Y159       LUT2 (Prop_lut2_I0_O)        0.148     8.359 r  soc_netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.359    soc_netsoc_reset_counter[1]_i_1_n_0
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.625    11.102    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.355    11.458    
                         clock uncertainty           -0.053    11.405    
    SLICE_X154Y159       FDSE (Setup_fdse_C_D)        0.118    11.523    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.668ns (35.125%)  route 1.234ns (64.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 11.102 - 5.000 ) 
    Source Clock Delay      (SCD):    6.458ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.743     6.458    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y159       FDSE (Prop_fdse_C_Q)         0.518     6.976 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.234     8.209    soc_netsoc_reset_counter[0]
    SLICE_X154Y159       LUT4 (Prop_lut4_I1_O)        0.150     8.359 r  soc_netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.359    soc_netsoc_reset_counter[3]_i_2_n_0
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.625    11.102    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.355    11.458    
                         clock uncertainty           -0.053    11.405    
    SLICE_X154Y159       FDSE (Setup_fdse_C_D)        0.118    11.523    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.478ns (57.600%)  route 0.352ns (42.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 11.102 - 5.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.744     6.459    clk200_clk
    SLICE_X154Y158       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y158       FDPE (Prop_fdpe_C_Q)         0.478     6.937 r  FDPE_3/Q
                         net (fo=5, routed)           0.352     7.288    clk200_rst
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.625    11.102    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.330    11.433    
                         clock uncertainty           -0.053    11.380    
    SLICE_X154Y159       FDSE (Setup_fdse_C_S)       -0.695    10.685    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.685    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                  3.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.351%)  route 0.185ns (42.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.618     1.923    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y159       FDSE (Prop_fdse_C_Q)         0.148     2.071 r  soc_netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     2.256    soc_netsoc_reset_counter[1]
    SLICE_X154Y159       LUT2 (Prop_lut2_I1_O)        0.101     2.357 r  soc_netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.357    soc_netsoc_reset_counter[1]_i_1_n_0
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.890     2.478    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.555     1.923    
    SLICE_X154Y159       FDSE (Hold_fdse_C_D)         0.131     2.054    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.650%)  route 0.128ns (46.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.618     1.923    clk200_clk
    SLICE_X154Y158       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y158       FDPE (Prop_fdpe_C_Q)         0.148     2.071 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.199    clk200_rst
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.890     2.478    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.539     1.939    
    SLICE_X154Y159       FDSE (Hold_fdse_C_S)        -0.044     1.895    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.650%)  route 0.128ns (46.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.618     1.923    clk200_clk
    SLICE_X154Y158       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y158       FDPE (Prop_fdpe_C_Q)         0.148     2.071 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.199    clk200_rst
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.890     2.478    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.539     1.939    
    SLICE_X154Y159       FDSE (Hold_fdse_C_S)        -0.044     1.895    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.650%)  route 0.128ns (46.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.618     1.923    clk200_clk
    SLICE_X154Y158       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y158       FDPE (Prop_fdpe_C_Q)         0.148     2.071 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.199    clk200_rst
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.890     2.478    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.539     1.939    
    SLICE_X154Y159       FDSE (Hold_fdse_C_S)        -0.044     1.895    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.650%)  route 0.128ns (46.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.618     1.923    clk200_clk
    SLICE_X154Y158       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y158       FDPE (Prop_fdpe_C_Q)         0.148     2.071 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.199    clk200_rst
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.890     2.478    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.539     1.939    
    SLICE_X154Y159       FDSE (Hold_fdse_C_S)        -0.044     1.895    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.828%)  route 0.189ns (43.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.618     1.923    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y159       FDSE (Prop_fdse_C_Q)         0.148     2.071 r  soc_netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.189     2.260    soc_netsoc_reset_counter[1]
    SLICE_X154Y159       LUT4 (Prop_lut4_I2_O)        0.101     2.361 r  soc_netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.361    soc_netsoc_reset_counter[3]_i_2_n_0
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.890     2.478    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.555     1.923    
    SLICE_X154Y159       FDSE (Hold_fdse_C_D)         0.131     2.054    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.246ns (56.530%)  route 0.189ns (43.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.618     1.923    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y159       FDSE (Prop_fdse_C_Q)         0.148     2.071 r  soc_netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.189     2.260    soc_netsoc_reset_counter[1]
    SLICE_X154Y159       LUT3 (Prop_lut3_I0_O)        0.098     2.358 r  soc_netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.358    soc_netsoc_reset_counter[2]_i_1_n_0
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.890     2.478    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.555     1.923    
    SLICE_X154Y159       FDSE (Hold_fdse_C_D)         0.121     2.044    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.247ns (49.570%)  route 0.251ns (50.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.618     1.923    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y159       FDSE (Prop_fdse_C_Q)         0.148     2.071 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.193    soc_netsoc_reset_counter[3]
    SLICE_X154Y159       LUT6 (Prop_lut6_I3_O)        0.099     2.292 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.129     2.421    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X155Y159       FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.890     2.478    clk200_clk
    SLICE_X155Y159       FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism             -0.542     1.936    
    SLICE_X155Y159       FDRE (Hold_fdre_C_D)         0.070     2.006    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.849%)  route 0.229ns (48.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.618     1.923    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y159       FDSE (Prop_fdse_C_Q)         0.148     2.071 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.113     2.184    soc_netsoc_reset_counter[3]
    SLICE_X154Y159       LUT4 (Prop_lut4_I3_O)        0.099     2.283 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.399    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.890     2.478    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.555     1.923    
    SLICE_X154Y159       FDSE (Hold_fdse_C_CE)       -0.016     1.907    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.849%)  route 0.229ns (48.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.618     1.923    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y159       FDSE (Prop_fdse_C_Q)         0.148     2.071 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.113     2.184    soc_netsoc_reset_counter[3]
    SLICE_X154Y159       LUT4 (Prop_lut4_I3_O)        0.099     2.283 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.399    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.890     2.478    clk200_clk
    SLICE_X154Y159       FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.555     1.923    
    SLICE_X154Y159       FDSE (Hold_fdse_C_CE)       -0.016     1.907    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y4    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X154Y158   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X154Y158   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X155Y159   soc_netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X154Y159   soc_netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X154Y159   soc_netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X154Y159   soc_netsoc_reset_counter_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X154Y158   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X154Y158   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X155Y159   soc_netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X154Y159   soc_netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X154Y159   soc_netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X154Y159   soc_netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X154Y159   soc_netsoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X154Y158   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X154Y158   FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X155Y159   soc_netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X154Y158   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X154Y158   FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X155Y159   soc_netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X154Y159   soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X154Y159   soc_netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X154Y159   soc_netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X154Y159   soc_netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X154Y158   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X154Y158   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X155Y159   soc_netsoc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_fb
  To Clock:  soc_netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys
  To Clock:  soc_netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x
  To Clock:  soc_netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x_dqs
  To Clock:  soc_netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y5   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 0.725ns (11.863%)  route 5.387ns (88.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 9.530 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.217     6.752    soc_ethphy_rx_ctl
    SLICE_X78Y123        LUT3 (Prop_lut3_I1_O)        0.208     6.960 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           1.170     8.129    soc_ethmac_preamble_checker_source_last
    SLICE_X89Y131        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.530     9.530    eth_rx_clk
    SLICE_X89Y131        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.008     9.538    
                         clock uncertainty           -0.035     9.503    
    SLICE_X89Y131        FDRE (Setup_fdre_C_D)       -0.263     9.240    soc_ethmac_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.240    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 0.725ns (11.871%)  route 5.382ns (88.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 9.532 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.217     6.752    soc_ethphy_rx_ctl
    SLICE_X78Y123        LUT3 (Prop_lut3_I1_O)        0.208     6.960 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           1.165     8.125    soc_ethmac_preamble_checker_source_last
    SLICE_X88Y132        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.532     9.532    eth_rx_clk
    SLICE_X88Y132        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.008     9.540    
                         clock uncertainty           -0.035     9.505    
    SLICE_X88Y132        FDRE (Setup_fdre_C_D)       -0.233     9.272    soc_ethmac_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                          9.272    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 0.725ns (12.375%)  route 5.133ns (87.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 9.517 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.217     6.752    soc_ethphy_rx_ctl
    SLICE_X78Y123        LUT3 (Prop_lut3_I1_O)        0.208     6.960 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.916     7.876    soc_ethmac_preamble_checker_source_last
    SLICE_X87Y131        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.517     9.517    eth_rx_clk
    SLICE_X87Y131        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[18]/C
                         clock pessimism              0.008     9.525    
                         clock uncertainty           -0.035     9.490    
    SLICE_X87Y131        FDRE (Setup_fdre_C_D)       -0.260     9.230    soc_ethmac_rx_converter_converter_source_payload_data_reg[18]
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 0.725ns (12.362%)  route 5.140ns (87.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 9.516 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.217     6.752    soc_ethphy_rx_ctl
    SLICE_X78Y123        LUT3 (Prop_lut3_I1_O)        0.208     6.960 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.923     7.883    soc_ethmac_preamble_checker_source_last
    SLICE_X87Y130        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.516     9.516    eth_rx_clk
    SLICE_X87Y130        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.008     9.524    
                         clock uncertainty           -0.035     9.489    
    SLICE_X87Y130        FDRE (Setup_fdre_C_D)       -0.249     9.240    soc_ethmac_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                          9.240    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_liteethmacpreamblechecker_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 1.069ns (17.500%)  route 5.040ns (82.500%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 9.509 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           3.821     6.356    soc_ethphy_rx_ctl
    SLICE_X78Y123        LUT2 (Prop_lut2_I1_O)        0.180     6.536 f  soc_ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.634     7.170    soc_ethmac_preamble_checker_sink_last
    SLICE_X78Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.294 r  vns_liteethmacpreamblechecker_state_i_3/O
                         net (fo=1, routed)           0.158     7.452    vns_liteethmacpreamblechecker_state_i_3_n_0
    SLICE_X78Y123        LUT5 (Prop_lut5_I0_O)        0.124     7.576 r  vns_liteethmacpreamblechecker_state_i_2/O
                         net (fo=1, routed)           0.426     8.002    vns_liteethmacpreamblechecker_next_state
    SLICE_X78Y123        LUT5 (Prop_lut5_I3_O)        0.124     8.126 r  vns_liteethmacpreamblechecker_state_i_1/O
                         net (fo=1, routed)           0.000     8.126    vns_liteethmacpreamblechecker_state_i_1_n_0
    SLICE_X78Y123        FDRE                                         r  vns_liteethmacpreamblechecker_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.509     9.509    eth_rx_clk
    SLICE_X78Y123        FDRE                                         r  vns_liteethmacpreamblechecker_state_reg/C
                         clock pessimism              0.008     9.517    
                         clock uncertainty           -0.035     9.482    
    SLICE_X78Y123        FDRE (Setup_fdre_C_D)        0.029     9.511    vns_liteethmacpreamblechecker_state_reg
  -------------------------------------------------------------------
                         required time                          9.511    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 soc_ethmac_crc32_checker_crc_reg_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 1.180ns (18.678%)  route 5.138ns (81.322%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 9.532 - 8.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.643     1.643    eth_rx_clk
    SLICE_X75Y119        FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDSE (Prop_fdse_C_Q)         0.456     2.099 r  soc_ethmac_crc32_checker_crc_reg_reg[24]/Q
                         net (fo=8, routed)           1.111     3.210    soc_ethmac_crc32_checker_crc_reg_reg_n_0_[24]
    SLICE_X75Y122        LUT2 (Prop_lut2_I0_O)        0.150     3.360 r  soc_ethmac_crc32_checker_crc_reg[12]_i_2/O
                         net (fo=7, routed)           0.990     4.350    soc_ethmac_crc32_checker_crc_reg[12]_i_2_n_0
    SLICE_X76Y121        LUT6 (Prop_lut6_I1_O)        0.326     4.676 f  soc_ethmac_crc32_checker_crc_reg[12]_i_1/O
                         net (fo=2, routed)           1.116     5.792    soc_ethmac_crc32_checker_crc_next_reg[12]
    SLICE_X76Y121        LUT6 (Prop_lut6_I0_O)        0.124     5.916 f  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.500     6.416    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I3_O)        0.124     6.540 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.421     7.961    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X88Y132        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.532     9.532    eth_rx_clk
    SLICE_X88Y132        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.008     9.540    
                         clock uncertainty           -0.035     9.505    
    SLICE_X88Y132        FDRE (Setup_fdre_C_D)       -0.045     9.460    soc_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.460    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 soc_ethmac_crc32_checker_crc_reg_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 1.180ns (18.688%)  route 5.134ns (81.312%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 9.532 - 8.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.643     1.643    eth_rx_clk
    SLICE_X75Y119        FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDSE (Prop_fdse_C_Q)         0.456     2.099 r  soc_ethmac_crc32_checker_crc_reg_reg[24]/Q
                         net (fo=8, routed)           1.111     3.210    soc_ethmac_crc32_checker_crc_reg_reg_n_0_[24]
    SLICE_X75Y122        LUT2 (Prop_lut2_I0_O)        0.150     3.360 r  soc_ethmac_crc32_checker_crc_reg[12]_i_2/O
                         net (fo=7, routed)           0.990     4.350    soc_ethmac_crc32_checker_crc_reg[12]_i_2_n_0
    SLICE_X76Y121        LUT6 (Prop_lut6_I1_O)        0.326     4.676 f  soc_ethmac_crc32_checker_crc_reg[12]_i_1/O
                         net (fo=2, routed)           1.116     5.792    soc_ethmac_crc32_checker_crc_next_reg[12]
    SLICE_X76Y121        LUT6 (Prop_lut6_I0_O)        0.124     5.916 f  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.500     6.416    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I3_O)        0.124     6.540 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.418     7.957    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X89Y132        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.532     9.532    eth_rx_clk
    SLICE_X89Y132        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.008     9.540    
                         clock uncertainty           -0.035     9.505    
    SLICE_X89Y132        FDRE (Setup_fdre_C_D)       -0.047     9.458    soc_ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.458    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 soc_ethmac_crc32_checker_crc_reg_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 1.180ns (19.063%)  route 5.010ns (80.937%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 9.529 - 8.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.643     1.643    eth_rx_clk
    SLICE_X75Y119        FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDSE (Prop_fdse_C_Q)         0.456     2.099 r  soc_ethmac_crc32_checker_crc_reg_reg[24]/Q
                         net (fo=8, routed)           1.111     3.210    soc_ethmac_crc32_checker_crc_reg_reg_n_0_[24]
    SLICE_X75Y122        LUT2 (Prop_lut2_I0_O)        0.150     3.360 r  soc_ethmac_crc32_checker_crc_reg[12]_i_2/O
                         net (fo=7, routed)           0.990     4.350    soc_ethmac_crc32_checker_crc_reg[12]_i_2_n_0
    SLICE_X76Y121        LUT6 (Prop_lut6_I1_O)        0.326     4.676 f  soc_ethmac_crc32_checker_crc_reg[12]_i_1/O
                         net (fo=2, routed)           1.116     5.792    soc_ethmac_crc32_checker_crc_next_reg[12]
    SLICE_X76Y121        LUT6 (Prop_lut6_I0_O)        0.124     5.916 f  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.500     6.416    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I3_O)        0.124     6.540 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.293     7.833    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X88Y130        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.529     9.529    eth_rx_clk
    SLICE_X88Y130        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.008     9.537    
                         clock uncertainty           -0.035     9.502    
    SLICE_X88Y130        FDRE (Setup_fdre_C_D)       -0.028     9.474    soc_ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.474    
                         arrival time                          -7.833    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 1.051ns (17.983%)  route 4.793ns (82.017%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 9.513 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.217     6.752    soc_ethphy_rx_ctl
    SLICE_X78Y123        LUT3 (Prop_lut3_I1_O)        0.208     6.960 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.576     7.536    soc_ethmac_preamble_checker_source_last
    SLICE_X85Y127        LUT6 (Prop_lut6_I4_O)        0.326     7.862 r  soc_ethmac_rx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     7.862    soc_ethmac_rx_converter_converter_strobe_all_i_1_n_0
    SLICE_X85Y127        FDRE                                         r  soc_ethmac_rx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.513     9.513    eth_rx_clk
    SLICE_X85Y127        FDRE                                         r  soc_ethmac_rx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.008     9.521    
                         clock uncertainty           -0.035     9.486    
    SLICE_X85Y127        FDRE (Setup_fdre_C_D)        0.029     9.515    soc_ethmac_rx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                          9.515    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 soc_ethmac_crc32_checker_crc_reg_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.180ns (19.960%)  route 4.732ns (80.040%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 9.516 - 8.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.643     1.643    eth_rx_clk
    SLICE_X75Y119        FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDSE (Prop_fdse_C_Q)         0.456     2.099 r  soc_ethmac_crc32_checker_crc_reg_reg[24]/Q
                         net (fo=8, routed)           1.111     3.210    soc_ethmac_crc32_checker_crc_reg_reg_n_0_[24]
    SLICE_X75Y122        LUT2 (Prop_lut2_I0_O)        0.150     3.360 r  soc_ethmac_crc32_checker_crc_reg[12]_i_2/O
                         net (fo=7, routed)           0.990     4.350    soc_ethmac_crc32_checker_crc_reg[12]_i_2_n_0
    SLICE_X76Y121        LUT6 (Prop_lut6_I1_O)        0.326     4.676 f  soc_ethmac_crc32_checker_crc_reg[12]_i_1/O
                         net (fo=2, routed)           1.116     5.792    soc_ethmac_crc32_checker_crc_next_reg[12]
    SLICE_X76Y121        LUT6 (Prop_lut6_I0_O)        0.124     5.916 f  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.500     6.416    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I3_O)        0.124     6.540 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.015     7.555    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X87Y130        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.516     9.516    eth_rx_clk
    SLICE_X87Y130        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.008     9.524    
                         clock uncertainty           -0.035     9.489    
    SLICE_X87Y130        FDRE (Setup_fdre_C_D)       -0.062     9.427    soc_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.427    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  1.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl7_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl7_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.566     0.566    eth_rx_clk
    SLICE_X91Y127        FDRE                                         r  vns_xilinxmultiregimpl7_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y127        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vns_xilinxmultiregimpl7_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.762    vns_xilinxmultiregimpl7_regs0[6]
    SLICE_X91Y127        FDRE                                         r  vns_xilinxmultiregimpl7_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.834     0.834    eth_rx_clk
    SLICE_X91Y127        FDRE                                         r  vns_xilinxmultiregimpl7_regs1_reg[6]/C
                         clock pessimism             -0.268     0.566    
    SLICE_X91Y127        FDRE (Hold_fdre_C_D)         0.076     0.642    vns_xilinxmultiregimpl7_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl7_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl7_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.565     0.565    eth_rx_clk
    SLICE_X89Y129        FDRE                                         r  vns_xilinxmultiregimpl7_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y129        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vns_xilinxmultiregimpl7_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.761    vns_xilinxmultiregimpl7_regs0[0]
    SLICE_X89Y129        FDRE                                         r  vns_xilinxmultiregimpl7_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.833     0.833    eth_rx_clk
    SLICE_X89Y129        FDRE                                         r  vns_xilinxmultiregimpl7_regs1_reg[0]/C
                         clock pessimism             -0.268     0.565    
    SLICE_X89Y129        FDRE (Hold_fdre_C_D)         0.075     0.640    vns_xilinxmultiregimpl7_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl7_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl7_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.566     0.566    eth_rx_clk
    SLICE_X91Y127        FDRE                                         r  vns_xilinxmultiregimpl7_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y127        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vns_xilinxmultiregimpl7_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.762    vns_xilinxmultiregimpl7_regs0[2]
    SLICE_X91Y127        FDRE                                         r  vns_xilinxmultiregimpl7_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.834     0.834    eth_rx_clk
    SLICE_X91Y127        FDRE                                         r  vns_xilinxmultiregimpl7_regs1_reg[2]/C
                         clock pessimism             -0.268     0.566    
    SLICE_X91Y127        FDRE (Hold_fdre_C_D)         0.075     0.641    vns_xilinxmultiregimpl7_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl7_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl7_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.565     0.565    eth_rx_clk
    SLICE_X89Y129        FDRE                                         r  vns_xilinxmultiregimpl7_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y129        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vns_xilinxmultiregimpl7_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.761    vns_xilinxmultiregimpl7_regs0[1]
    SLICE_X89Y129        FDRE                                         r  vns_xilinxmultiregimpl7_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.833     0.833    eth_rx_clk
    SLICE_X89Y129        FDRE                                         r  vns_xilinxmultiregimpl7_regs1_reg[1]/C
                         clock pessimism             -0.268     0.565    
    SLICE_X89Y129        FDRE (Hold_fdre_C_D)         0.071     0.636    vns_xilinxmultiregimpl7_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl7_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl7_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.566     0.566    eth_rx_clk
    SLICE_X91Y127        FDRE                                         r  vns_xilinxmultiregimpl7_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y127        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vns_xilinxmultiregimpl7_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.762    vns_xilinxmultiregimpl7_regs0[4]
    SLICE_X91Y127        FDRE                                         r  vns_xilinxmultiregimpl7_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.834     0.834    eth_rx_clk
    SLICE_X91Y127        FDRE                                         r  vns_xilinxmultiregimpl7_regs1_reg[4]/C
                         clock pessimism             -0.268     0.566    
    SLICE_X91Y127        FDRE (Hold_fdre_C_D)         0.071     0.637    vns_xilinxmultiregimpl7_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.965%)  route 0.230ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.564     0.564    eth_rx_clk
    SLICE_X89Y128        FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_rx_cdc_graycounter0_q_binary_reg[5]/Q
                         net (fo=5, routed)           0.230     0.935    soc_ethmac_rx_cdc_graycounter0_q_binary[5]
    RAMB36_X5Y26         RAMB36E1                                     r  storage_12_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.877     0.877    eth_rx_clk
    RAMB36_X5Y26         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.623    
    RAMB36_X5Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.806    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.325%)  route 0.224ns (63.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.554     0.554    eth_rx_clk
    SLICE_X81Y123        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.128     0.682 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.224     0.906    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X80Y123        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.822     0.822    storage_10_reg_0_7_0_5/WCLK
    SLICE_X80Y123        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X80Y123        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.768    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.325%)  route 0.224ns (63.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.554     0.554    eth_rx_clk
    SLICE_X81Y123        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.128     0.682 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.224     0.906    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X80Y123        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.822     0.822    storage_10_reg_0_7_0_5/WCLK
    SLICE_X80Y123        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X80Y123        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.768    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.325%)  route 0.224ns (63.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.554     0.554    eth_rx_clk
    SLICE_X81Y123        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.128     0.682 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.224     0.906    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X80Y123        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.822     0.822    storage_10_reg_0_7_0_5/WCLK
    SLICE_X80Y123        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X80Y123        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.768    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.325%)  route 0.224ns (63.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.554     0.554    eth_rx_clk
    SLICE_X81Y123        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.128     0.682 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.224     0.906    storage_10_reg_0_7_0_5/ADDRD2
    SLICE_X80Y123        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.822     0.822    storage_10_reg_0_7_0_5/WCLK
    SLICE_X80Y123        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.255     0.567    
    SLICE_X80Y123        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.768    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y26    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X74Y112   FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X74Y112   FDPE_9/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X75Y121   soc_ethmac_crc32_checker_crc_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_clk_tx
  To Clock:  soc_ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_clk_tx90
  To Clock:  soc_ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y6   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_fb
  To Clock:  soc_ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 3.022ns (44.826%)  route 3.720ns (55.174%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.987     1.987    eth_tx_clk
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.441 r  storage_11_reg/DOADO[14]
                         net (fo=1, routed)           1.097     5.538    soc_ethmac_tx_converter_converter_sink_payload_data_reg[16]
    SLICE_X24Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.662 r  ODDR_4_i_8/O
                         net (fo=2, routed)           0.938     6.600    ODDR_4_i_8_n_0
    SLICE_X18Y88         LUT4 (Prop_lut4_I3_O)        0.116     6.716 r  ODDR_4_i_6/O
                         net (fo=1, routed)           0.439     7.154    ODDR_4_i_6_n_0
    SLICE_X16Y86         LUT6 (Prop_lut6_I3_O)        0.328     7.482 r  ODDR_4_i_2/O
                         net (fo=1, routed)           1.246     8.729    soc_ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 2.826ns (42.122%)  route 3.883ns (57.878%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.987     1.987    eth_tx_clk
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     4.441 r  storage_11_reg/DOADO[15]
                         net (fo=1, routed)           1.243     5.684    soc_ethmac_tx_converter_converter_sink_payload_data_reg[17]
    SLICE_X24Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.808 r  ODDR_5_i_7/O
                         net (fo=2, routed)           0.985     6.793    ODDR_5_i_7_n_0
    SLICE_X17Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.917 r  ODDR_5_i_5/O
                         net (fo=1, routed)           0.624     7.540    ODDR_5_i_5_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.664 r  ODDR_5_i_2/O
                         net (fo=1, routed)           1.032     8.696    soc_ethmac_tx_gap_inserter_source_payload_data[7]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.655ns  (logic 3.043ns (45.723%)  route 3.612ns (54.277%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.987     1.987    eth_tx_clk
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.441 r  storage_11_reg/DOADO[18]
                         net (fo=1, routed)           1.325     5.766    soc_ethmac_tx_converter_converter_sink_payload_data_reg[22]
    SLICE_X20Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.890 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.659     6.549    ODDR_4_i_7_n_0
    SLICE_X18Y87         LUT4 (Prop_lut4_I3_O)        0.117     6.666 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.430     7.096    ODDR_4_i_4_n_0
    SLICE_X17Y86         LUT6 (Prop_lut6_I3_O)        0.348     7.444 r  ODDR_4_i_1/O
                         net (fo=1, routed)           1.198     8.642    soc_ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 3.022ns (45.971%)  route 3.552ns (54.029%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.987     1.987    eth_tx_clk
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.441 r  storage_11_reg/DOADO[8]
                         net (fo=1, routed)           1.010     5.451    soc_ethmac_tx_converter_converter_sink_payload_data_reg[10]
    SLICE_X23Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.575 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.913     6.489    ODDR_2_i_8_n_0
    SLICE_X18Y87         LUT4 (Prop_lut4_I3_O)        0.116     6.605 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.448     7.052    ODDR_2_i_4_n_0
    SLICE_X15Y86         LUT6 (Prop_lut6_I3_O)        0.328     7.380 r  ODDR_2_i_1/O
                         net (fo=1, routed)           1.180     8.561    soc_ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 2.702ns (41.794%)  route 3.763ns (58.206%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.987     1.987    eth_tx_clk
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.441 r  storage_11_reg/DOADO[9]
                         net (fo=1, routed)           1.249     5.690    soc_ethmac_tx_converter_converter_sink_payload_data_reg[11]
    SLICE_X24Y97         LUT6 (Prop_lut6_I0_O)        0.124     5.814 r  ODDR_3_i_5/O
                         net (fo=2, routed)           1.141     6.955    ODDR_3_i_5_n_0
    SLICE_X16Y89         LUT6 (Prop_lut6_I2_O)        0.124     7.079 r  ODDR_3_i_1/O
                         net (fo=1, routed)           1.373     8.452    soc_ethmac_tx_gap_inserter_source_payload_data[1]
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_3
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 2.702ns (42.609%)  route 3.639ns (57.391%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.987     1.987    eth_tx_clk
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.441 r  storage_11_reg/DOADO[13]
                         net (fo=1, routed)           1.237     5.678    soc_ethmac_tx_converter_converter_sink_payload_data_reg[15]
    SLICE_X24Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  ODDR_3_i_8/O
                         net (fo=3, routed)           1.095     6.897    ODDR_3_i_8_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.021 r  ODDR_3_i_2/O
                         net (fo=1, routed)           1.307     8.328    soc_ethmac_tx_gap_inserter_source_payload_data[5]
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_3
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.328    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 2.826ns (45.102%)  route 3.440ns (54.898%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.987     1.987    eth_tx_clk
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.441 r  storage_11_reg/DOADO[12]
                         net (fo=1, routed)           0.995     5.436    soc_ethmac_tx_converter_converter_sink_payload_data_reg[14]
    SLICE_X23Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.560 r  ODDR_2_i_9/O
                         net (fo=1, routed)           0.773     6.333    ODDR_2_i_9_n_0
    SLICE_X17Y88         LUT4 (Prop_lut4_I3_O)        0.124     6.457 r  ODDR_2_i_7/O
                         net (fo=4, routed)           0.467     6.924    ODDR_2_i_7_n_0
    SLICE_X16Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.048 r  ODDR_2_i_2/O
                         net (fo=1, routed)           1.205     8.253    soc_ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 2.702ns (44.084%)  route 3.427ns (55.916%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.987     1.987    eth_tx_clk
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.441 r  storage_11_reg/DOADO[11]
                         net (fo=1, routed)           1.110     5.551    soc_ethmac_tx_converter_converter_sink_payload_data_reg[13]
    SLICE_X24Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.675 r  ODDR_5_i_4/O
                         net (fo=3, routed)           0.970     6.645    ODDR_5_i_4_n_0
    SLICE_X16Y89         LUT6 (Prop_lut6_I2_O)        0.124     6.769 r  ODDR_5_i_1/O
                         net (fo=1, routed)           1.347     8.116    soc_ethmac_tx_gap_inserter_source_payload_data[3]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 3.022ns (44.593%)  route 3.755ns (55.407%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 9.814 - 8.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.987     1.987    eth_tx_clk
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.441 r  storage_11_reg/DOADO[11]
                         net (fo=1, routed)           1.110     5.551    soc_ethmac_tx_converter_converter_sink_payload_data_reg[13]
    SLICE_X24Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.675 r  ODDR_5_i_4/O
                         net (fo=3, routed)           1.070     6.746    ODDR_5_i_4_n_0
    SLICE_X17Y89         LUT5 (Prop_lut5_I0_O)        0.118     6.864 r  soc_ethmac_crc32_inserter_reg[30]_i_2/O
                         net (fo=13, routed)          1.045     7.909    soc_ethmac_crc32_inserter_reg[30]_i_2_n_0
    SLICE_X14Y87         LUT5 (Prop_lut5_I0_O)        0.326     8.235 r  soc_ethmac_crc32_inserter_reg[27]_i_1/O
                         net (fo=1, routed)           0.529     8.764    soc_ethmac_crc32_inserter_next_reg[27]
    SLICE_X14Y87         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.814     9.814    eth_tx_clk
    SLICE_X14Y87         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[27]/C
                         clock pessimism              0.088     9.902    
                         clock uncertainty           -0.069     9.833    
    SLICE_X14Y87         FDSE (Setup_fdse_C_D)       -0.016     9.817    soc_ethmac_crc32_inserter_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 2.950ns (43.522%)  route 3.828ns (56.478%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 9.813 - 8.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.987     1.987    eth_tx_clk
    RAMB36_X1Y19         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.441 r  storage_11_reg/DOADO[13]
                         net (fo=1, routed)           1.237     5.678    soc_ethmac_tx_converter_converter_sink_payload_data_reg[15]
    SLICE_X24Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.802 r  ODDR_3_i_8/O
                         net (fo=3, routed)           1.225     7.027    ODDR_3_i_8_n_0
    SLICE_X15Y88         LUT5 (Prop_lut5_I1_O)        0.124     7.151 r  soc_ethmac_crc32_inserter_reg[28]_i_2/O
                         net (fo=12, routed)          0.720     7.871    soc_ethmac_crc32_inserter_reg[28]_i_2_n_0
    SLICE_X17Y87         LUT5 (Prop_lut5_I2_O)        0.124     7.995 r  soc_ethmac_crc32_inserter_reg[13]_i_2/O
                         net (fo=2, routed)           0.646     8.641    soc_ethmac_crc32_inserter_reg[13]_i_2_n_0
    SLICE_X17Y86         LUT3 (Prop_lut3_I1_O)        0.124     8.765 r  soc_ethmac_crc32_inserter_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.765    soc_ethmac_crc32_inserter_next_reg[13]
    SLICE_X17Y86         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.813     9.813    eth_tx_clk
    SLICE_X17Y86         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[13]/C
                         clock pessimism              0.088     9.901    
                         clock uncertainty           -0.069     9.832    
    SLICE_X17Y86         FDSE (Setup_fdse_C_D)        0.029     9.861    soc_ethmac_crc32_inserter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          9.861    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  1.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.690     0.690    eth_tx_clk
    SLICE_X23Y94         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  vns_xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.887    vns_xilinxmultiregimpl4_regs0[6]
    SLICE_X23Y94         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.966     0.966    eth_tx_clk
    SLICE_X23Y94         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.275     0.690    
    SLICE_X23Y94         FDRE (Hold_fdre_C_D)         0.076     0.766    vns_xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.690     0.690    eth_tx_clk
    SLICE_X23Y94         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  vns_xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.887    vns_xilinxmultiregimpl4_regs0[0]
    SLICE_X23Y94         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.966     0.966    eth_tx_clk
    SLICE_X23Y94         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.275     0.690    
    SLICE_X23Y94         FDRE (Hold_fdre_C_D)         0.075     0.765    vns_xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.690     0.690    eth_tx_clk
    SLICE_X23Y94         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  vns_xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.887    vns_xilinxmultiregimpl4_regs0[5]
    SLICE_X23Y94         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.966     0.966    eth_tx_clk
    SLICE_X23Y94         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.275     0.690    
    SLICE_X23Y94         FDRE (Hold_fdre_C_D)         0.071     0.761    vns_xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.688     0.688    eth_tx_clk
    SLICE_X24Y94         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y94         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  vns_xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.058     0.887    vns_xilinxmultiregimpl4_regs0[4]
    SLICE_X24Y94         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.964     0.964    eth_tx_clk
    SLICE_X24Y94         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.275     0.688    
    SLICE_X24Y94         FDRE (Hold_fdre_C_D)         0.071     0.759    vns_xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.688     0.688    eth_tx_clk
    SLICE_X24Y94         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y94         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  vns_xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.065     0.895    vns_xilinxmultiregimpl4_regs0[3]
    SLICE_X24Y94         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.964     0.964    eth_tx_clk
    SLICE_X24Y94         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.275     0.688    
    SLICE_X24Y94         FDRE (Hold_fdre_C_D)         0.075     0.763    vns_xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.688     0.688    eth_tx_clk
    SLICE_X23Y89         FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y89         FDRE (Prop_fdre_C_Q)         0.141     0.829 f  soc_ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.109     0.939    soc_ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X22Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.984 r  vns_liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.984    vns_liteethmacgap_state_i_1_n_0
    SLICE_X22Y89         FDRE                                         r  vns_liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.964     0.964    eth_tx_clk
    SLICE_X22Y89         FDRE                                         r  vns_liteethmacgap_state_reg/C
                         clock pessimism             -0.262     0.701    
    SLICE_X22Y89         FDRE (Hold_fdre_C_D)         0.120     0.821    vns_liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.690     0.690    eth_tx_clk
    SLICE_X23Y95         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y95         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/Q
                         net (fo=6, routed)           0.137     0.968    soc_ethmac_tx_cdc_graycounter1_q_binary_reg__0[4]
    SLICE_X22Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.013 r  soc_ethmac_tx_cdc_graycounter1_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.013    soc_ethmac_tx_cdc_graycounter1_q_next[3]
    SLICE_X22Y95         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.966     0.966    eth_tx_clk
    SLICE_X22Y95         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
                         clock pessimism             -0.262     0.703    
    SLICE_X22Y95         FDRE (Hold_fdre_C_D)         0.121     0.824    soc_ethmac_tx_cdc_graycounter1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.432%)  route 0.162ns (46.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.690     0.690    eth_tx_clk
    SLICE_X23Y95         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y95         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/Q
                         net (fo=4, routed)           0.162     0.993    soc_ethmac_tx_cdc_graycounter1_q_binary_reg__0[5]
    SLICE_X22Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.038 r  soc_ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.038    soc_ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X22Y95         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.966     0.966    eth_tx_clk
    SLICE_X22Y95         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism             -0.262     0.703    
    SLICE_X22Y95         FDRE (Hold_fdre_C_D)         0.120     0.823    soc_ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.690     0.690    eth_tx_clk
    SLICE_X15Y87         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y87         FDSE (Prop_fdse_C_Q)         0.128     0.818 r  soc_ethmac_crc32_inserter_reg_reg[23]/Q
                         net (fo=2, routed)           0.100     0.918    p_8_in
    SLICE_X15Y87         LUT2 (Prop_lut2_I1_O)        0.098     1.016 r  soc_ethmac_crc32_inserter_reg[31]_i_3/O
                         net (fo=1, routed)           0.000     1.016    soc_ethmac_crc32_inserter_next_reg[31]
    SLICE_X15Y87         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.965     0.965    eth_tx_clk
    SLICE_X15Y87         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[31]/C
                         clock pessimism             -0.274     0.690    
    SLICE_X15Y87         FDSE (Hold_fdse_C_D)         0.092     0.782    soc_ethmac_crc32_inserter_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.705%)  route 0.117ns (32.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.690     0.690    eth_tx_clk
    SLICE_X22Y96         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y96         FDRE (Prop_fdre_C_Q)         0.148     0.838 r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/Q
                         net (fo=10, routed)          0.117     0.956    soc_ethmac_tx_cdc_graycounter1_q_binary_reg__0[0]
    SLICE_X22Y96         LUT3 (Prop_lut3_I2_O)        0.098     1.054 r  soc_ethmac_tx_cdc_graycounter1_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.054    soc_ethmac_tx_cdc_graycounter1_q_next[0]
    SLICE_X22Y96         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.966     0.966    eth_tx_clk
    SLICE_X22Y96         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[0]/C
                         clock pessimism             -0.275     0.690    
    SLICE_X22Y96         FDRE (Hold_fdre_C_D)         0.120     0.810    soc_ethmac_tx_cdc_graycounter1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y19   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80   ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77   ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75   ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76   ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78   ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X63Y112  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X63Y112  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X20Y90   soc_ethmac_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X20Y90   soc_ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y90   soc_ethmac_crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y90   soc_ethmac_crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y90   soc_ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y90   soc_ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y89   soc_ethmac_tx_gap_inserter_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y89   soc_ethmac_tx_gap_inserter_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y89   soc_ethmac_tx_gap_inserter_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y89   soc_ethmac_tx_gap_inserter_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y90   vns_liteethmaccrc32inserter_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y90   vns_liteethmaccrc32inserter_state_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X14Y88   soc_ethmac_crc32_inserter_reg_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X14Y88   soc_ethmac_crc32_inserter_reg_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X16Y87   soc_ethmac_crc32_inserter_reg_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X15Y88   soc_ethmac_crc32_inserter_reg_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X15Y87   soc_ethmac_crc32_inserter_reg_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X14Y87   soc_ethmac_crc32_inserter_reg_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X16Y88   soc_ethmac_crc32_inserter_reg_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X14Y88   soc_ethmac_crc32_inserter_reg_reg[18]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X17Y87   soc_ethmac_crc32_inserter_reg_reg[19]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X14Y87   soc_ethmac_crc32_inserter_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 soc_netsoc_bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_grain1_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 3.068ns (34.985%)  route 5.701ns (65.015%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        1.692     1.692    sys_clk
    SLICE_X137Y144       FDRE                                         r  soc_netsoc_bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y144       FDRE (Prop_fdre_C_Q)         0.456     2.148 r  soc_netsoc_bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.798     2.947    soc_netsoc_bridge_address[1]
    SLICE_X136Y144       LUT2 (Prop_lut2_I0_O)        0.124     3.071 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.071    tag_mem_reg_i_42_n_0
    SLICE_X136Y144       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.604 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.604    tag_mem_reg_i_33_n_0
    SLICE_X136Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.721 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.721    tag_mem_reg_i_32_n_0
    SLICE_X136Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.838 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.838    tag_mem_reg_i_31_n_0
    SLICE_X136Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.955 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.955    tag_mem_reg_i_37_n_0
    SLICE_X136Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.072 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.072    tag_mem_reg_i_36_n_0
    SLICE_X136Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.189 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.001     4.189    tag_mem_reg_i_35_n_0
    SLICE_X136Y150       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.428 r  tag_mem_reg_i_34/O[2]
                         net (fo=1, routed)           0.410     4.838    lm32_cpu/load_store_unit/soc_netsoc_bridge_wishbone_adr[26]
    SLICE_X137Y148       LUT5 (Prop_lut5_I0_O)        0.301     5.139 r  lm32_cpu/load_store_unit/tag_mem_reg_i_10/O
                         net (fo=15, routed)          1.356     6.495    lm32_cpu/load_store_unit/tag_mem_reg_0
    SLICE_X116Y147       LUT4 (Prop_lut4_I0_O)        0.148     6.643 r  lm32_cpu/load_store_unit/soc_ethmac_sram0_bus_ack0_i_2/O
                         net (fo=6, routed)           1.273     7.916    lm32_cpu/load_store_unit/soc_ethmac_sram0_bus_ack0_i_2_n_0
    SLICE_X102Y140       LUT4 (Prop_lut4_I0_O)        0.354     8.270 f  lm32_cpu/load_store_unit/mem_grain0_reg_i_2/O
                         net (fo=4, routed)           1.025     9.295    lm32_cpu/load_store_unit/mem_grain0_reg_i_2_n_0
    SLICE_X86Y137        LUT4 (Prop_lut4_I3_O)        0.328     9.623 r  lm32_cpu/load_store_unit/mem_grain1_reg_i_1/O
                         net (fo=2, routed)           0.839    10.462    lm32_cpu_n_363
    RAMB18_X4Y53         RAMB18E1                                     r  mem_grain1_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3654, routed)        1.568    11.568    sys_clk
    RAMB18_X4Y53         RAMB18E1                                     r  mem_grain1_reg/CLKARDCLK
                         clock pessimism              0.008    11.576    
                         clock uncertainty           -0.057    11.519    
    RAMB18_X4Y53         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.987    mem_grain1_reg
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 soc_netsoc_bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_grain1_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 3.068ns (34.985%)  route 5.701ns (65.015%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        1.692     1.692    sys_clk
    SLICE_X137Y144       FDRE                                         r  soc_netsoc_bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y144       FDRE (Prop_fdre_C_Q)         0.456     2.148 r  soc_netsoc_bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.798     2.947    soc_netsoc_bridge_address[1]
    SLICE_X136Y144       LUT2 (Prop_lut2_I0_O)        0.124     3.071 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.071    tag_mem_reg_i_42_n_0
    SLICE_X136Y144       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.604 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.604    tag_mem_reg_i_33_n_0
    SLICE_X136Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.721 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.721    tag_mem_reg_i_32_n_0
    SLICE_X136Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.838 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.838    tag_mem_reg_i_31_n_0
    SLICE_X136Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.955 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.955    tag_mem_reg_i_37_n_0
    SLICE_X136Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.072 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.072    tag_mem_reg_i_36_n_0
    SLICE_X136Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.189 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.001     4.189    tag_mem_reg_i_35_n_0
    SLICE_X136Y150       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.428 r  tag_mem_reg_i_34/O[2]
                         net (fo=1, routed)           0.410     4.838    lm32_cpu/load_store_unit/soc_netsoc_bridge_wishbone_adr[26]
    SLICE_X137Y148       LUT5 (Prop_lut5_I0_O)        0.301     5.139 r  lm32_cpu/load_store_unit/tag_mem_reg_i_10/O
                         net (fo=15, routed)          1.356     6.495    lm32_cpu/load_store_unit/tag_mem_reg_0
    SLICE_X116Y147       LUT4 (Prop_lut4_I0_O)        0.148     6.643 r  lm32_cpu/load_store_unit/soc_ethmac_sram0_bus_ack0_i_2/O
                         net (fo=6, routed)           1.273     7.916    lm32_cpu/load_store_unit/soc_ethmac_sram0_bus_ack0_i_2_n_0
    SLICE_X102Y140       LUT4 (Prop_lut4_I0_O)        0.354     8.270 f  lm32_cpu/load_store_unit/mem_grain0_reg_i_2/O
                         net (fo=4, routed)           1.025     9.295    lm32_cpu/load_store_unit/mem_grain0_reg_i_2_n_0
    SLICE_X86Y137        LUT4 (Prop_lut4_I3_O)        0.328     9.623 r  lm32_cpu/load_store_unit/mem_grain1_reg_i_1/O
                         net (fo=2, routed)           0.839    10.462    lm32_cpu_n_363
    RAMB18_X4Y53         RAMB18E1                                     r  mem_grain1_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3654, routed)        1.568    11.568    sys_clk
    RAMB18_X4Y53         RAMB18E1                                     r  mem_grain1_reg/CLKARDCLK
                         clock pessimism              0.008    11.576    
                         clock uncertainty           -0.057    11.519    
    RAMB18_X4Y53         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    10.987    mem_grain1_reg
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 soc_netsoc_bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_grain1_1_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 2.838ns (32.385%)  route 5.925ns (67.616%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        1.692     1.692    sys_clk
    SLICE_X137Y144       FDRE                                         r  soc_netsoc_bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y144       FDRE (Prop_fdre_C_Q)         0.456     2.148 r  soc_netsoc_bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.798     2.947    soc_netsoc_bridge_address[1]
    SLICE_X136Y144       LUT2 (Prop_lut2_I0_O)        0.124     3.071 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.071    tag_mem_reg_i_42_n_0
    SLICE_X136Y144       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.604 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.604    tag_mem_reg_i_33_n_0
    SLICE_X136Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.721 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.721    tag_mem_reg_i_32_n_0
    SLICE_X136Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.838 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.838    tag_mem_reg_i_31_n_0
    SLICE_X136Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.955 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.955    tag_mem_reg_i_37_n_0
    SLICE_X136Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.072 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.072    tag_mem_reg_i_36_n_0
    SLICE_X136Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.189 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.001     4.189    tag_mem_reg_i_35_n_0
    SLICE_X136Y150       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.428 r  tag_mem_reg_i_34/O[2]
                         net (fo=1, routed)           0.410     4.838    lm32_cpu/load_store_unit/soc_netsoc_bridge_wishbone_adr[26]
    SLICE_X137Y148       LUT5 (Prop_lut5_I0_O)        0.301     5.139 r  lm32_cpu/load_store_unit/tag_mem_reg_i_10/O
                         net (fo=15, routed)          1.356     6.495    lm32_cpu/load_store_unit/tag_mem_reg_0
    SLICE_X116Y147       LUT4 (Prop_lut4_I0_O)        0.148     6.643 r  lm32_cpu/load_store_unit/soc_ethmac_sram0_bus_ack0_i_2/O
                         net (fo=6, routed)           1.273     7.916    lm32_cpu/load_store_unit/soc_ethmac_sram0_bus_ack0_i_2_n_0
    SLICE_X102Y140       LUT4 (Prop_lut4_I0_O)        0.328     8.244 f  lm32_cpu/load_store_unit/mem_grain0_1_reg_i_2/O
                         net (fo=4, routed)           1.129     9.373    lm32_cpu/load_store_unit/mem_grain0_1_reg_i_2_n_0
    SLICE_X86Y137        LUT4 (Prop_lut4_I3_O)        0.124     9.497 r  lm32_cpu/load_store_unit/mem_grain1_1_reg_i_4/O
                         net (fo=2, routed)           0.959    10.456    lm32_cpu_n_359
    RAMB18_X4Y52         RAMB18E1                                     r  mem_grain1_1_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3654, routed)        1.568    11.568    sys_clk
    RAMB18_X4Y52         RAMB18E1                                     r  mem_grain1_1_reg/CLKARDCLK
                         clock pessimism              0.008    11.576    
                         clock uncertainty           -0.057    11.519    
    RAMB18_X4Y52         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.987    mem_grain1_1_reg
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                         -10.456    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_rx_cdc_graycounter1_q_binary_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 0.419ns (4.985%)  route 7.987ns (95.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 11.533 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        1.819     1.819    sys_clk
    SLICE_X160Y157       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y157       FDPE (Prop_fdpe_C_Q)         0.419     2.238 r  FDPE_1/Q
                         net (fo=2541, routed)        7.987    10.225    sys_rst
    SLICE_X90Y129        FDRE                                         r  soc_ethmac_rx_cdc_graycounter1_q_binary_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3654, routed)        1.533    11.533    sys_clk
    SLICE_X90Y129        FDRE                                         r  soc_ethmac_rx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.000    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X90Y129        FDRE (Setup_fdre_C_R)       -0.699    10.778    soc_ethmac_rx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         10.778    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_rx_cdc_graycounter1_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 0.419ns (4.985%)  route 7.987ns (95.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 11.533 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        1.819     1.819    sys_clk
    SLICE_X160Y157       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y157       FDPE (Prop_fdpe_C_Q)         0.419     2.238 r  FDPE_1/Q
                         net (fo=2541, routed)        7.987    10.225    sys_rst
    SLICE_X90Y129        FDRE                                         r  soc_ethmac_rx_cdc_graycounter1_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3654, routed)        1.533    11.533    sys_clk
    SLICE_X90Y129        FDRE                                         r  soc_ethmac_rx_cdc_graycounter1_q_reg[1]/C
                         clock pessimism              0.000    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X90Y129        FDRE (Setup_fdre_C_R)       -0.699    10.778    soc_ethmac_rx_cdc_graycounter1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.778    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_rx_cdc_graycounter1_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 0.419ns (4.985%)  route 7.987ns (95.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 11.533 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        1.819     1.819    sys_clk
    SLICE_X160Y157       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y157       FDPE (Prop_fdpe_C_Q)         0.419     2.238 r  FDPE_1/Q
                         net (fo=2541, routed)        7.987    10.225    sys_rst
    SLICE_X90Y129        FDRE                                         r  soc_ethmac_rx_cdc_graycounter1_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3654, routed)        1.533    11.533    sys_clk
    SLICE_X90Y129        FDRE                                         r  soc_ethmac_rx_cdc_graycounter1_q_reg[2]/C
                         clock pessimism              0.000    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X90Y129        FDRE (Setup_fdre_C_R)       -0.699    10.778    soc_ethmac_rx_cdc_graycounter1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         10.778    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_rx_cdc_graycounter1_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 0.419ns (4.985%)  route 7.987ns (95.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 11.533 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        1.819     1.819    sys_clk
    SLICE_X160Y157       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y157       FDPE (Prop_fdpe_C_Q)         0.419     2.238 r  FDPE_1/Q
                         net (fo=2541, routed)        7.987    10.225    sys_rst
    SLICE_X90Y129        FDRE                                         r  soc_ethmac_rx_cdc_graycounter1_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3654, routed)        1.533    11.533    sys_clk
    SLICE_X90Y129        FDRE                                         r  soc_ethmac_rx_cdc_graycounter1_q_reg[3]/C
                         clock pessimism              0.000    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X90Y129        FDRE (Setup_fdre_C_R)       -0.699    10.778    soc_ethmac_rx_cdc_graycounter1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         10.778    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_rx_cdc_graycounter1_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 0.419ns (4.985%)  route 7.987ns (95.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 11.533 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        1.819     1.819    sys_clk
    SLICE_X160Y157       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y157       FDPE (Prop_fdpe_C_Q)         0.419     2.238 r  FDPE_1/Q
                         net (fo=2541, routed)        7.987    10.225    sys_rst
    SLICE_X90Y129        FDRE                                         r  soc_ethmac_rx_cdc_graycounter1_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3654, routed)        1.533    11.533    sys_clk
    SLICE_X90Y129        FDRE                                         r  soc_ethmac_rx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism              0.000    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X90Y129        FDRE (Setup_fdre_C_R)       -0.699    10.778    soc_ethmac_rx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         10.778    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/product0/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.464ns  (logic 0.419ns (4.950%)  route 8.045ns (95.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 11.639 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        1.819     1.819    sys_clk
    SLICE_X160Y157       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y157       FDPE (Prop_fdpe_C_Q)         0.419     2.238 r  FDPE_1/Q
                         net (fo=2541, routed)        8.045    10.283    lm32_cpu/multiplier/sys_rst
    DSP48_X6Y54          DSP48E1                                      r  lm32_cpu/multiplier/product0/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3654, routed)        1.639    11.639    lm32_cpu/multiplier/out
    DSP48_X6Y54          DSP48E1                                      r  lm32_cpu/multiplier/product0/CLK
                         clock pessimism              0.000    11.639    
                         clock uncertainty           -0.057    11.582    
    DSP48_X6Y54          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.718    10.864    lm32_cpu/multiplier/product0
  -------------------------------------------------------------------
                         required time                         10.864    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 soc_netsoc_bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_grain0_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.691ns  (logic 3.068ns (35.300%)  route 5.623ns (64.700%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        1.692     1.692    sys_clk
    SLICE_X137Y144       FDRE                                         r  soc_netsoc_bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y144       FDRE (Prop_fdre_C_Q)         0.456     2.148 r  soc_netsoc_bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.798     2.947    soc_netsoc_bridge_address[1]
    SLICE_X136Y144       LUT2 (Prop_lut2_I0_O)        0.124     3.071 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.071    tag_mem_reg_i_42_n_0
    SLICE_X136Y144       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.604 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.604    tag_mem_reg_i_33_n_0
    SLICE_X136Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.721 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.721    tag_mem_reg_i_32_n_0
    SLICE_X136Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.838 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.838    tag_mem_reg_i_31_n_0
    SLICE_X136Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.955 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.955    tag_mem_reg_i_37_n_0
    SLICE_X136Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.072 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.072    tag_mem_reg_i_36_n_0
    SLICE_X136Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.189 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.001     4.189    tag_mem_reg_i_35_n_0
    SLICE_X136Y150       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.428 r  tag_mem_reg_i_34/O[2]
                         net (fo=1, routed)           0.410     4.838    lm32_cpu/load_store_unit/soc_netsoc_bridge_wishbone_adr[26]
    SLICE_X137Y148       LUT5 (Prop_lut5_I0_O)        0.301     5.139 r  lm32_cpu/load_store_unit/tag_mem_reg_i_10/O
                         net (fo=15, routed)          1.356     6.495    lm32_cpu/load_store_unit/tag_mem_reg_0
    SLICE_X116Y147       LUT4 (Prop_lut4_I0_O)        0.148     6.643 r  lm32_cpu/load_store_unit/soc_ethmac_sram0_bus_ack0_i_2/O
                         net (fo=6, routed)           1.273     7.916    lm32_cpu/load_store_unit/soc_ethmac_sram0_bus_ack0_i_2_n_0
    SLICE_X102Y140       LUT4 (Prop_lut4_I0_O)        0.354     8.270 f  lm32_cpu/load_store_unit/mem_grain0_reg_i_2/O
                         net (fo=4, routed)           0.738     9.008    lm32_cpu/load_store_unit/mem_grain0_reg_i_2_n_0
    SLICE_X91Y139        LUT4 (Prop_lut4_I3_O)        0.328     9.336 r  lm32_cpu/load_store_unit/mem_grain0_reg_i_1/O
                         net (fo=2, routed)           1.048    10.384    lm32_cpu_n_362
    RAMB18_X4Y55         RAMB18E1                                     r  mem_grain0_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3654, routed)        1.572    11.572    sys_clk
    RAMB18_X4Y55         RAMB18E1                                     r  mem_grain0_reg/CLKARDCLK
                         clock pessimism              0.008    11.580    
                         clock uncertainty           -0.057    11.523    
    RAMB18_X4Y55         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    10.991    mem_grain0_reg
  -------------------------------------------------------------------
                         required time                         10.991    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                  0.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.601%)  route 0.234ns (62.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        0.614     0.614    lm32_cpu/load_store_unit/dcache/out
    SLICE_X141Y136       FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y136       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[19]/Q
                         net (fo=2, routed)           0.234     0.989    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Q[15]
    RAMB18_X7Y53         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        0.923     0.923    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/out
    RAMB18_X7Y53         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.256     0.667    
    RAMB18_X7Y53         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.296     0.963    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_phy_phase_accumulator_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_uart_phy_phase_accumulator_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        0.590     0.590    sys_clk
    SLICE_X107Y149       FDRE                                         r  soc_netsoc_uart_phy_phase_accumulator_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y149       FDRE (Prop_fdre_C_Q)         0.141     0.731 r  soc_netsoc_uart_phy_phase_accumulator_tx_reg[1]/Q
                         net (fo=2, routed)           0.067     0.798    soc_netsoc_uart_phy_phase_accumulator_tx[1]
    SLICE_X107Y149       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.945 r  soc_netsoc_uart_phy_phase_accumulator_tx_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.945    soc_netsoc_uart_phy_phase_accumulator_tx_reg[3]_i_1_n_0
    SLICE_X107Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.999 r  soc_netsoc_uart_phy_phase_accumulator_tx_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.999    soc_netsoc_uart_phy_phase_accumulator_tx0[4]
    SLICE_X107Y150       FDRE                                         r  soc_netsoc_uart_phy_phase_accumulator_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        0.859     0.859    sys_clk
    SLICE_X107Y150       FDRE                                         r  soc_netsoc_uart_phy_phase_accumulator_tx_reg[4]/C
                         clock pessimism              0.000     0.859    
    SLICE_X107Y150       FDRE (Hold_fdre_C_D)         0.105     0.964    soc_netsoc_uart_phy_phase_accumulator_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_phy_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_uart_phy_phase_accumulator_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.252ns (60.043%)  route 0.168ns (39.957%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        0.588     0.588    sys_clk
    SLICE_X105Y151       FDRE                                         r  soc_netsoc_uart_phy_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y151       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  soc_netsoc_uart_phy_storage_full_reg[2]/Q
                         net (fo=3, routed)           0.168     0.896    soc_netsoc_uart_phy_storage[2]
    SLICE_X107Y149       LUT2 (Prop_lut2_I1_O)        0.045     0.941 r  soc_netsoc_uart_phy_phase_accumulator_tx[3]_i_3/O
                         net (fo=1, routed)           0.000     0.941    soc_netsoc_uart_phy_phase_accumulator_tx[3]_i_3_n_0
    SLICE_X107Y149       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.007 r  soc_netsoc_uart_phy_phase_accumulator_tx_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.007    soc_netsoc_uart_phy_phase_accumulator_tx0[2]
    SLICE_X107Y149       FDRE                                         r  soc_netsoc_uart_phy_phase_accumulator_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        0.861     0.861    sys_clk
    SLICE_X107Y149       FDRE                                         r  soc_netsoc_uart_phy_phase_accumulator_tx_reg[2]/C
                         clock pessimism              0.000     0.861    
    SLICE_X107Y149       FDRE (Hold_fdre_C_D)         0.105     0.966    soc_netsoc_uart_phy_phase_accumulator_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.864%)  route 0.228ns (58.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        0.615     0.615    lm32_cpu/load_store_unit/dcache/out
    SLICE_X140Y137       FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y137       FDRE (Prop_fdre_C_Q)         0.164     0.779 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[17]/Q
                         net (fo=2, routed)           0.228     1.006    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Q[13]
    RAMB18_X7Y53         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        0.923     0.923    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/out
    RAMB18_X7Y53         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.256     0.667    
    RAMB18_X7Y53         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.296     0.963    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.728%)  route 0.229ns (58.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        0.615     0.615    lm32_cpu/load_store_unit/dcache/out
    SLICE_X140Y137       FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y137       FDRE (Prop_fdre_C_Q)         0.164     0.779 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[26]/Q
                         net (fo=2, routed)           0.229     1.008    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Q[22]
    RAMB18_X7Y53         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        0.923     0.923    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/out
    RAMB18_X7Y53         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.256     0.667    
    RAMB18_X7Y53         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.296     0.963    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_phy_phase_accumulator_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_uart_phy_phase_accumulator_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.353ns (83.909%)  route 0.068ns (16.091%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        0.590     0.590    sys_clk
    SLICE_X107Y149       FDRE                                         r  soc_netsoc_uart_phy_phase_accumulator_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y149       FDRE (Prop_fdre_C_Q)         0.141     0.731 r  soc_netsoc_uart_phy_phase_accumulator_tx_reg[1]/Q
                         net (fo=2, routed)           0.067     0.798    soc_netsoc_uart_phy_phase_accumulator_tx[1]
    SLICE_X107Y149       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.945 r  soc_netsoc_uart_phy_phase_accumulator_tx_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.945    soc_netsoc_uart_phy_phase_accumulator_tx_reg[3]_i_1_n_0
    SLICE_X107Y150       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.010 r  soc_netsoc_uart_phy_phase_accumulator_tx_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.010    soc_netsoc_uart_phy_phase_accumulator_tx0[6]
    SLICE_X107Y150       FDRE                                         r  soc_netsoc_uart_phy_phase_accumulator_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        0.859     0.859    sys_clk
    SLICE_X107Y150       FDRE                                         r  soc_netsoc_uart_phy_phase_accumulator_tx_reg[6]/C
                         clock pessimism              0.000     0.859    
    SLICE_X107Y150       FDRE (Hold_fdre_C_D)         0.105     0.964    soc_netsoc_uart_phy_phase_accumulator_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.909%)  route 0.275ns (66.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        0.582     0.582    sys_clk
    SLICE_X101Y141       FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y141       FDRE (Prop_fdre_C_Q)         0.141     0.723 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.275     0.997    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X102Y142       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        0.855     0.855    storage_1_reg_0_15_6_7/WCLK
    SLICE_X102Y142       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.621    
    SLICE_X102Y142       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.931    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.909%)  route 0.275ns (66.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        0.582     0.582    sys_clk
    SLICE_X101Y141       FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y141       FDRE (Prop_fdre_C_Q)         0.141     0.723 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.275     0.997    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X102Y142       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        0.855     0.855    storage_1_reg_0_15_6_7/WCLK
    SLICE_X102Y142       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.234     0.621    
    SLICE_X102Y142       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.931    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.909%)  route 0.275ns (66.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        0.582     0.582    sys_clk
    SLICE_X101Y141       FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y141       FDRE (Prop_fdre_C_Q)         0.141     0.723 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.275     0.997    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X102Y142       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        0.855     0.855    storage_1_reg_0_15_6_7/WCLK
    SLICE_X102Y142       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.234     0.621    
    SLICE_X102Y142       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.931    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.909%)  route 0.275ns (66.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        0.582     0.582    sys_clk
    SLICE_X101Y141       FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y141       FDRE (Prop_fdre_C_Q)         0.141     0.723 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.275     0.997    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X102Y142       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3654, routed)        0.855     0.855    storage_1_reg_0_15_6_7/WCLK
    SLICE_X102Y142       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.234     0.621    
    SLICE_X102Y142       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.931    storage_1_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X7Y55     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y54     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y54    mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y54    mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y54    mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y54    mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y28    memadr_reg_7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y55    mem_grain0_1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y55    mem_grain0_1_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y134  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y134  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y134  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y134  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y134  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y134  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y134  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y134  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y140  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y140  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y134  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y134  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y134  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y134  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y134  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y134  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y134  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y134  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y140  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y140  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.697ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y158       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X154Y158       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=9, routed)           0.618     3.923    clk200_clk
    SLICE_X154Y158       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.923    
                         clock uncertainty           -0.125     3.798    
    SLICE_X154Y158       FDPE (Setup_fdpe_C_D)       -0.035     3.763    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.763    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.697    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.446ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y112        FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X74Y112        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.572     2.572    eth_rx_clk
    SLICE_X74Y112        FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.572    
                         clock uncertainty           -0.025     2.547    
    SLICE_X74Y112        FDPE (Setup_fdpe_C_D)       -0.035     2.512    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.446    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.346ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X63Y112        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.578     2.578    eth_tx_clk
    SLICE_X63Y112        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.578    
                         clock uncertainty           -0.161     2.416    
    SLICE_X63Y112        FDPE (Setup_fdpe_C_D)       -0.005     2.411    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.411    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.346    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.435ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y157       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X160Y157       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3654, routed)        0.645     2.645    sys_clk
    SLICE_X160Y157       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.645    
                         clock uncertainty           -0.129     2.515    
    SLICE_X160Y157       FDPE (Setup_fdpe_C_D)       -0.005     2.510    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.510    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.435    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal              |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                 |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.200 (r) | FAST    |     3.232 (r) | SLOW    | soc_netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | soc_netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                       |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                       |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                       |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                       |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                       |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                       |
sys_clk    | cpu_reset        | FDPE           | -        |     1.929 (r) | SLOW    |    -0.187 (r) | FAST    |                       |
sys_clk    | eth_mdio         | FDRE           | -        |     5.249 (r) | SLOW    |    -2.095 (r) | FAST    |                       |
sys_clk    | serial_rx        | FDRE           | -        |     4.504 (r) | SLOW    |    -1.494 (r) | FAST    |                       |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     4.453 (r) | SLOW    |    -1.389 (r) | FAST    |                       |
sys_clk    | user_sw0         | FDRE           | -        |     9.436 (r) | SLOW    |    -2.470 (r) | FAST    |                       |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                 |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                    |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | soc_ethphy_pll_clk_tx90  |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | soc_ethphy_pll_clk_tx90  |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                          |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                          |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                          |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                          |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                          |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                          |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.703 (r) | SLOW    |      1.595 (r) | FAST    |                          |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.681 (r) | SLOW    |      1.577 (r) | FAST    |                          |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.382 (r) | SLOW    |      1.449 (r) | FAST    |                          |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.865 (r) | SLOW    |      1.690 (r) | FAST    |                          |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.177 (r) | SLOW    |      1.827 (r) | FAST    |                          |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.541 (r) | SLOW    |      1.521 (r) | FAST    |                          |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.014 (r) | SLOW    |      1.731 (r) | FAST    |                          |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.400 (r) | SLOW    |      1.443 (r) | FAST    |                          |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      7.028 (r) | SLOW    |      1.759 (r) | FAST    |                          |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.796 (r) | SLOW    |      2.121 (r) | FAST    |                          |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.340 (r) | SLOW    |      1.883 (r) | FAST    |                          |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.333 (r) | SLOW    |      1.906 (r) | FAST    |                          |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.789 (r) | SLOW    |      2.107 (r) | FAST    |                          |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      7.949 (r) | SLOW    |      2.198 (r) | FAST    |                          |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.484 (r) | SLOW    |      1.965 (r) | FAST    |                          |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      8.089 (r) | SLOW    |      2.244 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.689 (r) | SLOW    |      1.559 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.645 (r) | SLOW    |      2.020 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.690 (r) | SLOW    |      1.562 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.646 (r) | SLOW    |      2.018 (r) | FAST    |                          |
sys_clk    | eth_mdc          | FDRE           | -     |     11.669 (r) | SLOW    |      4.466 (r) | FAST    |                          |
sys_clk    | eth_mdio         | FDRE           | -     |     11.647 (r) | SLOW    |      4.335 (r) | FAST    |                          |
sys_clk    | eth_rst_n        | FDRE           | -     |     13.444 (r) | SLOW    |      3.941 (r) | FAST    |                          |
sys_clk    | oled_dc          | FDRE           | -     |     11.006 (r) | SLOW    |      4.023 (r) | FAST    |                          |
sys_clk    | oled_res         | FDRE           | -     |     10.396 (r) | SLOW    |      3.639 (r) | FAST    |                          |
sys_clk    | oled_sclk        | FDRE           | -     |     10.994 (r) | SLOW    |      4.012 (r) | FAST    |                          |
sys_clk    | oled_sdin        | FDRE           | -     |     11.133 (r) | SLOW    |      4.097 (r) | FAST    |                          |
sys_clk    | oled_vbat        | FDRE           | -     |     11.016 (r) | SLOW    |      4.004 (r) | FAST    |                          |
sys_clk    | oled_vdd         | FDRE           | -     |     11.221 (r) | SLOW    |      4.086 (r) | FAST    |                          |
sys_clk    | serial_tx        | FDSE           | -     |     12.049 (r) | SLOW    |      4.545 (r) | FAST    |                          |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     12.497 (r) | SLOW    |      4.352 (r) | FAST    |                          |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     12.551 (r) | SLOW    |      4.301 (r) | FAST    |                          |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.072 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         6.889 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.591 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.680 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.994 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.659 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.764 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.475 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.707 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.703 (r) | SLOW    |   1.595 (r) | FAST    |    0.321 |
ddram_dq[1]        |   6.681 (r) | SLOW    |   1.577 (r) | FAST    |    0.299 |
ddram_dq[2]        |   6.382 (r) | SLOW    |   1.449 (r) | FAST    |    0.006 |
ddram_dq[3]        |   6.865 (r) | SLOW    |   1.690 (r) | FAST    |    0.483 |
ddram_dq[4]        |   7.177 (r) | SLOW    |   1.827 (r) | FAST    |    0.794 |
ddram_dq[5]        |   6.541 (r) | SLOW    |   1.521 (r) | FAST    |    0.159 |
ddram_dq[6]        |   7.014 (r) | SLOW    |   1.731 (r) | FAST    |    0.632 |
ddram_dq[7]        |   6.400 (r) | SLOW    |   1.443 (r) | FAST    |    0.017 |
ddram_dq[8]        |   7.028 (r) | SLOW    |   1.759 (r) | FAST    |    0.645 |
ddram_dq[9]        |   7.796 (r) | SLOW    |   2.121 (r) | FAST    |    1.414 |
ddram_dq[10]       |   7.340 (r) | SLOW    |   1.883 (r) | FAST    |    0.958 |
ddram_dq[11]       |   7.333 (r) | SLOW    |   1.906 (r) | FAST    |    0.951 |
ddram_dq[12]       |   7.789 (r) | SLOW    |   2.107 (r) | FAST    |    1.407 |
ddram_dq[13]       |   7.949 (r) | SLOW    |   2.198 (r) | FAST    |    1.567 |
ddram_dq[14]       |   7.484 (r) | SLOW    |   1.965 (r) | FAST    |    1.102 |
ddram_dq[15]       |   8.089 (r) | SLOW    |   2.244 (r) | FAST    |    1.707 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.089 (r) | SLOW    |   1.443 (r) | FAST    |    1.707 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.957 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.689 (r) | SLOW    |   1.559 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.645 (r) | SLOW    |   2.020 (r) | FAST    |    0.956 |
ddram_dqs_p[0]     |   6.690 (r) | SLOW    |   1.562 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.646 (r) | SLOW    |   2.018 (r) | FAST    |    0.957 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.646 (r) | SLOW    |   1.559 (r) | FAST    |    0.957 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




