$date
  Mon Nov  9 21:03:39 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_mul21 $end
$var reg 5 ! sig_d0[4:0] $end
$var reg 5 " sig_d1[4:0] $end
$var reg 1 # sig_sel $end
$var reg 5 $ sig_s[4:0] $end
$scope module dut $end
$var reg 5 % d0[4:0] $end
$var reg 5 & d1[4:0] $end
$var reg 1 ' sel $end
$var reg 5 ( s[4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUUU !
bUUUUU "
U#
bUUUUU $
bUUUUU %
bUUUUU &
U'
bUUUUU (
#5000000
0#
0'
#10000000
b10000 !
b10000 %
#13000000
1#
b10000 $
1'
b10000 (
#15000000
b00011 "
b00011 &
#20000000
0#
b00011 $
0'
b00011 (
#40000000
b11000 !
b11000 %
