\abbr{ALU}{Arithmetic Logical Unit}
\abbr{AST}{Abstract Syntax Tree}
\abbr{CP}{Control Processor}
\abbr{DAG}{Directed Acyclic Graph}
\abbr{DLP}{Data Level Parallelism}
\abbr{ES Group}{Electronic Systems Group}
\abbr{FU}{Functional Unit}
\abbr{ID}{Instruction Decode}
\abbr{IF}{Instruction Fetch}
\abbr{ILP}{Instruction Level Parallelism}
\abbr{IMEM}{Instruction Memory}
\abbr{IR}{Intermediate Representation}
\abbr{ISA}{Instruction Set Architecture}
\abbr{I-type}{Immediate-type}
\abbr{J-type}{Jump-type}
\abbr{LSU}{Load Store Unit}
\abbr{MIPS}{Microprocessor without Interlocked Pipeline Stages}
\abbr{N/A}{Not Applicable}
\abbr{PE}{Processing Element}
\abbr{pJ}{peta-Joule}
\abbr{RA}{Register Allocation}
\abbr{RF}{Register File}
\abbr{RP}{Register Pressure}
\abbr{RISC}{Reduced Instruction Set Computer}
\abbr{SIMD}{Single Instruction Multiple Data}
\abbr{R-type}{Register-type}
\abbr{SSA}{Static Single Assignment}
\abbr{TTA}{Transport Triggered Architecture}
\abbr{VLIW}{Very Long Instruction Word}
\abbr{WB}{Write Back}