// Seed: 978723722
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    input supply0 id_2,
    output wand id_3,
    output tri id_4,
    output wand id_5,
    output tri0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input wire id_9,
    input tri id_10
);
  always @(posedge id_7 or posedge "");
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    input wire id_3,
    input tri0 id_4,
    output tri0 id_5,
    output supply0 id_6,
    input uwire id_7,
    output tri1 id_8,
    input wor id_9,
    input tri0 id_10,
    input wire id_11,
    input uwire id_12,
    input supply0 id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_6,
      id_5,
      id_5,
      id_5,
      id_4,
      id_1,
      id_12,
      id_9
  );
  assign modCall_1.id_0 = 0;
endmodule
