5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd timescale2.5.vcd -o timescale2.5.cdd -v timescale2.5.v -y lib
3 0 $root $root NA 0 0 1000000000
3 0 main main timescale2.5.v 11 24 1000000000
3 0 ts_module main.tsm lib/ts_module.v 3 15 1000000000
2 1 8 50008 1 0 20004 0 0 1 4 0
2 2 8 10001 0 1 400 0 0 a
2 3 8 10008 1 37 1006 1 2
2 4 9 20002 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 5 9 10002 2 2c 12000a 4 0 32 2 aa aa aa aa aa aa aa aa
2 6 10 50008 1 0 20008 0 0 1 4 1
2 7 10 10001 0 1 400 0 0 a
2 8 10 10008 1 37 a 6 7
2 9 11 20002 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 10 11 10002 2 2c 12000a 9 0 32 2 aa aa aa aa aa aa aa aa
2 11 12 50008 1 0 20004 0 0 1 4 0
2 12 12 10001 0 1 400 0 0 a
2 13 12 10008 1 37 6 11 12
1 a 5 830004 1 0 0 0 1 1 1102
4 13 0 0
4 10 13 0
4 8 10 10
4 5 8 0
4 3 5 5
