---
title: A100
layout: page
permalink: /a100/
excerpt: An overview of A100 SM architecture
hidden: true
---

## A100 SM diagram

![SM Architecture](/images/sm_architecture.png)

## Some A100 Stats


Peak computational performance


DRAM = 40 GB (HBM2) with bandwidth 1555 GB/sec


How is memory bandwidth calculated?

memory clock frequency * bus width * number of memory stacks

L2 Cache size = 40 MB 

Reference: [Nvidia blog](https://developer.nvidia.com/blog/nvidia-ampere-architecture-in-depth/)


