[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Datapath|decoder7seg",
    "duplicate":"~Datapath|Datapath/U_decoder7seg_7:decoder7seg",
    "index":0.5789473684210527
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Datapath|decoder7seg_1",
    "duplicate":"~Datapath|Datapath/U_decoder7seg_6:decoder7seg",
    "index":0.631578947368421
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Datapath|decoder7seg_2",
    "duplicate":"~Datapath|Datapath/U_decoder7seg_5:decoder7seg",
    "index":0.6842105263157895
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Datapath|decoder7seg_3",
    "duplicate":"~Datapath|Datapath/U_decoder7seg_4:decoder7seg",
    "index":0.7368421052631579
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Datapath|decoder7seg_4",
    "duplicate":"~Datapath|Datapath/U_decoder7seg_3:decoder7seg",
    "index":0.7894736842105263
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Datapath|decoder7seg_5",
    "duplicate":"~Datapath|Datapath/U_decoder7seg_2:decoder7seg",
    "index":0.8421052631578947
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Datapath|decoder7seg_6",
    "duplicate":"~Datapath|Datapath/U_decoder7seg_1:decoder7seg",
    "index":0.8947368421052632
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Datapath|decoder7seg_7",
    "duplicate":"~Datapath|Datapath/U_decoder7seg_0:decoder7seg",
    "index":0.9473684210526315
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"Datapath.InstructionMem.memory",
    "fileName":"res/test.txt",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"memory"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated_verilog"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Datapath|Datapath>io_hex7",
    "sources":[
      "~Datapath|Datapath>io_switches1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Datapath|Datapath>io_hex4",
    "sources":[
      "~Datapath|Datapath>io_switches2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Datapath|Datapath>io_hex5",
    "sources":[
      "~Datapath|Datapath>io_switches2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Datapath|Datapath>io_hex6",
    "sources":[
      "~Datapath|Datapath>io_switches1"
    ]
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"Datapath.InstructionMem",
    "name":"Datapath.InstructionMem.memory.v",
    "text":"module BindsTo_0_InstructionMem(\n  input         clock,\n  input  [31:0] io_PC,\n  output [31:0] io_Instr\n);\n\ninitial begin\n  $readmemh(\"res/test.txt\", InstructionMem.memory);\nend\n                      endmodule\n\nbind InstructionMem BindsTo_0_InstructionMem BindsTo_0_InstructionMem_Inst(.*);"
  }
]