// Seed: 2513677673
module module_0 #(
    parameter id_5 = 32'd90,
    parameter id_7 = 32'd47
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  input wire id_30;
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  output wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire _id_7;
  input wire id_6;
  inout wire _id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [7:0] id_31, id_32;
  assign id_11 = id_28 ? id_31[id_5+:id_7] : -1;
endmodule
module module_0 #(
    parameter id_3 = 32'd16
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  output wire id_2;
  output wire id_1;
  wire [id_3 : id_3] id_4, module_1;
  localparam id_5 = -1, id_6 = id_5 == id_5, id_7 = 1'b0;
  logic id_8;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_4,
      id_7,
      id_5,
      id_7,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_8,
      id_8,
      id_4,
      id_8,
      id_4,
      id_5,
      id_4,
      id_8,
      id_2,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_8,
      id_5
  );
  logic id_9;
endmodule
