# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:42 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins_valid[0] ins_valid[1] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs[3] outs[4] \
 outs[5] outs[6] outs[7] outs[8] outs[9] outs_valid index[0] index[1] \
 index_valid

.latch        n86 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n91 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n96 control.tehb.dataReg[0]  0
.latch       n101 control.tehb.dataReg[1]  0
.latch       n106 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n59
01 1
.names control.tehb.control.fullReg new_n59 ins_ready[1]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg index[1]
11 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n62
11 1
.names ins_ready[1] new_n62 index[0]
00 0
.names ins[10] index[0] new_n64
11 1
.names ins[0] index[0] new_n65
10 1
.names new_n64 new_n65 new_n66
00 1
.names index[1] new_n66 outs[0]
00 1
.names ins[11] index[0] new_n68
11 1
.names ins[1] index[0] new_n69
10 1
.names new_n68 new_n69 new_n70
00 1
.names index[1] new_n70 outs[1]
00 1
.names ins[12] index[0] new_n72
11 1
.names ins[2] index[0] new_n73
10 1
.names new_n72 new_n73 new_n74
00 1
.names index[1] new_n74 outs[2]
00 1
.names ins[13] index[0] new_n76
11 1
.names ins[3] index[0] new_n77
10 1
.names new_n76 new_n77 new_n78
00 1
.names index[1] new_n78 outs[3]
00 1
.names ins[14] index[0] new_n80
11 1
.names ins[4] index[0] new_n81
10 1
.names new_n80 new_n81 new_n82
00 1
.names index[1] new_n82 outs[4]
00 1
.names ins[15] index[0] new_n84
11 1
.names ins[5] index[0] new_n85
10 1
.names new_n84 new_n85 new_n86_1
00 1
.names index[1] new_n86_1 outs[5]
00 1
.names ins[16] index[0] new_n88
11 1
.names ins[6] index[0] new_n89
10 1
.names new_n88 new_n89 new_n90
00 1
.names index[1] new_n90 outs[6]
00 1
.names ins[17] index[0] new_n92
11 1
.names ins[7] index[0] new_n93
10 1
.names new_n92 new_n93 new_n94
00 1
.names index[1] new_n94 outs[7]
00 1
.names ins[18] index[0] new_n96_1
11 1
.names ins[8] index[0] new_n97
10 1
.names new_n96_1 new_n97 new_n98
00 1
.names index[1] new_n98 outs[8]
00 1
.names ins[19] index[0] new_n100
11 1
.names ins[9] index[0] new_n101_1
10 1
.names new_n100 new_n101_1 new_n102
00 1
.names index[1] new_n102 outs[9]
00 1
.names ins_valid[0] new_n59 new_n104
00 1
.names control.tehb.control.fullReg new_n104 new_n105
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n105 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n105 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n108
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n109
01 1
.names new_n108 new_n109 new_n110
00 1
.names rst new_n110 new_n111
00 1
.names new_n105 new_n111 n106
01 1
.names new_n108 n106 n86
01 0
.names new_n109 n106 n91
01 0
.names control.tehb.control.fullReg new_n104 new_n115
00 1
.names new_n110 new_n115 new_n116
01 1
.names control.tehb.dataReg[0] new_n116 new_n117
10 1
.names new_n59 new_n116 new_n118
11 1
.names new_n117 new_n118 new_n119
00 1
.names rst new_n119 n96
00 1
.names rst control.tehb.dataReg[1] new_n121
01 1
.names new_n116 new_n121 n101
01 1
.end
