###############################################################
#  Generated by:      Cadence Innovus 23.13-s082_1
#  OS:                Linux x86_64(Host ID mun)
#  Generated on:      Fri Jun 27 10:54:48 2025
#  Design:            axis_sa
#  Command:           report_timing -early -max_paths 100 -group $cg  > "${reports_path}/$this_run(stage)/${cg}.hold.timing.rpt"
###############################################################
Path 1: MET (0.000 ns) Hold Check with Pin retime_s7_56_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s7_56_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s7_56_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.001        0.001

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.001
          Data Path:+    0.119
              Slack:=    0.000

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s7_56_reg/CK               -      CK     R     (arrival)                        20  0.027       -    0.001  
  retime_s7_56_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.039    0.041  
  g40231/Y                          -      BN->Y  R     NOR2XB_X1M_A9PP140ZTUL_C35        1  0.015   0.029    0.070  
  AR[1].AC[6].ACC_add_31_50_g377/S  -      B->S   R     ADDF_X1M_A9PP140ZTUL_C35          1  0.030   0.027    0.097  
  g44379/Y                          -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.013   0.023    0.120  
  retime_s7_56_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.120  
#------------------------------------------------------------------------------------------------------------------
Path 2: MET (0.000 ns) Hold Check with Pin retime_s8_5_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s8_5_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s8_5_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.117 (P)    0.117 (P)
            Arrival:=    0.005        0.005

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.124
       Launch Clock:=    0.005
          Data Path:+    0.119
              Slack:=    0.000

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s8_5_reg/CK                -      CK     R     (arrival)                        19  0.027       -    0.005  
  retime_s8_5_reg/Q                 -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.040    0.046  
  g40292/Y                          -      BN->Y  R     NOR2XB_X1M_A9PP140ZTUL_C35        1  0.017   0.029    0.075  
  AR[2].AC[6].ACC_add_31_50_g381/S  -      B->S   R     ADDF_X1M_A9PP140ZTUL_C35          1  0.029   0.026    0.101  
  g44445/Y                          -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.011   0.023    0.124  
  retime_s8_5_reg/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.012   0.000    0.124  
#------------------------------------------------------------------------------------------------------------------
Path 3: MET (0.000 ns) Hold Check with Pin retime_s3_263_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s3_263_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s3_263_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.002        0.002

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.121
       Launch Clock:=    0.002
          Data Path:+    0.119
              Slack:=    0.000

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  retime_s3_263_reg/CK             -      CK     R     (arrival)                        20  0.027       -    0.002  
  retime_s3_263_reg/Q              -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       9  0.027   0.061    0.064  
  cts_opt_inst_FE_PHC227_n_3885/Y  -      A->Y   R     BUF_X1B_A9PP140ZTUL_C35           2  0.056   0.032    0.096  
  g44685/Y                         -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.031   0.025    0.121  
  retime_s3_263_reg/D              -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.121  
#-----------------------------------------------------------------------------------------------------------------
Path 4: MET (0.000 ns) Hold Check with Pin ro_reg[0][3][7]/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) ro_reg[0][3][7]/CK
              Clock: (R) CLK
           Endpoint: (R) ro_reg[0][3][7]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.002        0.002

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.126
       Launch Clock:=    0.002
          Data Path:+    0.124
              Slack:=    0.000

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ro_reg[0][3][7]/CK                -      CK      R     (arrival)                         20  0.027       -    0.002  
  ro_reg[0][3][7]/QN                -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       2  0.027   0.044    0.046  
  cts_opt_inst_FE_PHC2057_n_2653/Y  -      A->Y    F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.029   0.036    0.082  
  g42839/Y                          -      A->Y    R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.015   0.017    0.099  
  cts_opt_inst_FE_PHC2026_n_2203/Y  -      A->Y    R     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.023   0.027    0.126  
  ro_reg[0][3][7]/D                 -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.014   0.000    0.126  
#--------------------------------------------------------------------------------------------------------------------
Path 5: MET (0.001 ns) Hold Check with Pin retime_s9_38_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s9_38_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s9_38_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.002        0.002

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.002
          Data Path:+    0.119
              Slack:=    0.001

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s9_38_reg/CK               -      CK     R     (arrival)                        20  0.028       -    0.002  
  retime_s9_38_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.040    0.041  
  g40216/Y                          -      BN->Y  R     NOR2XB_X1M_A9PP140ZTUL_C35        1  0.015   0.028    0.070  
  AR[0].AC[7].ACC_add_31_50_g377/S  -      B->S   R     ADDF_X1M_A9PP140ZTUL_C35          1  0.029   0.027    0.096  
  g44419/Y                          -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.012   0.025    0.121  
  retime_s9_38_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.013   0.000    0.121  
#------------------------------------------------------------------------------------------------------------------
Path 6: MET (0.001 ns) Hold Check with Pin retime_s9_39_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s9_39_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s9_39_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.116 (P)    0.116 (P)
            Arrival:=    0.004        0.004

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.123
       Launch Clock:=    0.004
          Data Path:+    0.120
              Slack:=    0.001

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s9_39_reg/CK               -      CK     R     (arrival)                        20  0.028       -    0.004  
  retime_s9_39_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.038    0.042  
  g40224/Y                          -      BN->Y  R     NOR2XB_X1M_A9PP140ZTUL_C35        1  0.013   0.029    0.072  
  AR[0].AC[7].ACC_add_31_50_g382/S  -      B->S   R     ADDF_X1M_A9PP140ZTUL_C35          1  0.031   0.028    0.099  
  g44420/Y                          -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.013   0.024    0.124  
  retime_s9_39_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.013   0.000    0.124  
#------------------------------------------------------------------------------------------------------------------
Path 7: MET (0.001 ns) Hold Check with Pin retime_s2_114_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_29_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_114_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.113 (P)    0.116 (P)
            Arrival:=    0.001        0.005

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.005
          Data Path:+    0.116
              Slack:=    0.001

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s1_29_reg/CK               -      CK      R     (arrival)                         20  0.027       -    0.005  
  retime_s1_29_reg/QN               -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       2  0.027   0.035    0.040  
  cts_opt_inst_FE_PHC2244_n_2560/Y  -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35            1  0.017   0.028    0.069  
  cts_opt_inst_FE_PHC2106_n_2560/Y  -      A->Y    F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.022   0.036    0.104  
  g45074/Y                          -      A1->Y   R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.019   0.016    0.121  
  retime_s2_114_reg/D               -      D       R     DFFRPQA_X1M_A9PP140ZTUL_C35        1  0.014   0.000    0.121  
#--------------------------------------------------------------------------------------------------------------------
Path 8: MET (0.001 ns) Hold Check with Pin retime_s3_341_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s3_341_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s3_341_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.003        0.003

               Hold:+   -0.007
        Uncertainty:+    0.125
      Required Time:=    0.122
       Launch Clock:=    0.003
          Data Path:+    0.119
              Slack:=    0.001

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s3_341_reg/CK              -      CK      R     (arrival)                        20  0.027       -    0.003  
  retime_s3_341_reg/Q               -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       9  0.027   0.055    0.058  
  cts_opt_inst_FE_PHC2107_n_3705/Y  -      A->Y    R     DLY2_X0P5M_A9PP140ZTUL_C35        1  0.044   0.037    0.095  
  g44137/Y                          -      B1N->Y  R     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.025   0.028    0.123  
  retime_s3_341_reg/D               -      D       R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.019   0.000    0.123  
#-------------------------------------------------------------------------------------------------------------------
Path 9: MET (0.001 ns) Hold Check with Pin retime_s7_64_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s7_64_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s7_64_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.001        0.001

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=    0.001
          Data Path:+    0.120
              Slack:=    0.001

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s7_64_reg/CK               -      CK     R     (arrival)                        20  0.027       -    0.001  
  retime_s7_64_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.040    0.041  
  g40246/Y                          -      BN->Y  R     NOR2XB_X1M_A9PP140ZTUL_C35        1  0.016   0.029    0.070  
  AR[1].AC[6].ACC_add_31_50_g381/S  -      B->S   R     ADDF_X1M_A9PP140ZTUL_C35          1  0.030   0.027    0.097  
  g44387/Y                          -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.012   0.024    0.121  
  retime_s7_64_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.012   0.000    0.121  
#------------------------------------------------------------------------------------------------------------------
Path 10: MET (0.001 ns) Hold Check with Pin retime_s7_72_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s7_72_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s7_72_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.001        0.001

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.001
          Data Path:+    0.120
              Slack:=    0.001

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s7_72_reg/CK               -      CK     R     (arrival)                        20  0.027       -    0.001  
  retime_s7_72_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.039    0.040  
  g40243/Y                          -      BN->Y  R     NOR2XB_X1M_A9PP140ZTUL_C35        1  0.015   0.030    0.070  
  AR[0].AC[7].ACC_add_31_50_g384/S  -      B->S   R     ADDF_X1M_A9PP140ZTUL_C35          1  0.032   0.029    0.099  
  g44393/Y                          -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.015   0.022    0.121  
  retime_s7_72_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.009   0.000    0.121  
#------------------------------------------------------------------------------------------------------------------
Path 11: MET (0.001 ns) Hold Check with Pin ro_reg[1][2][5]/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s4_143_reg/CK
              Clock: (R) CLK
           Endpoint: (R) ro_reg[1][2][5]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.115 (P)    0.118 (P)
            Arrival:=    0.003        0.007

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.126
       Launch Clock:=    0.007
          Data Path:+    0.121
              Slack:=    0.001

#-------------------------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  retime_s4_143_reg/CK  -      CK     R     (arrival)                         20  0.027       -    0.007  
  retime_s4_143_reg/Q   -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35        2  0.027   0.038    0.044  
  g39229__5526/Y        -      A->Y   F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.013   0.017    0.062  
  g39194__6417/Y        -      A->Y   R     NOR2_X1A_A9PP140ZTUL_C35           1  0.025   0.029    0.091  
  g45284/Y              -      A->Y   F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.038   0.018    0.109  
  g43034/Y              -      B->Y   R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.023   0.018    0.128  
  ro_reg[1][2][5]/D     -      D      R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.020   0.000    0.128  
#-------------------------------------------------------------------------------------------------------
Path 12: MET (0.001 ns) Hold Check with Pin retime_s5_138_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s5_138_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s5_138_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.003        0.003

               Hold:+   -0.007
        Uncertainty:+    0.125
      Required Time:=    0.122
       Launch Clock:=    0.003
          Data Path:+    0.120
              Slack:=    0.001

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s5_138_reg/CK              -      CK      R     (arrival)                        20  0.021       -    0.003  
  retime_s5_138_reg/Q               -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       9  0.021   0.054    0.058  
  cts_opt_inst_FE_PHC2119_n_3673/Y  -      A->Y    R     DLY2_X4M_A9PP140ZTUL_C35          1  0.045   0.039    0.097  
  g45278/Y                          -      B1N->Y  R     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.013   0.026    0.123  
  retime_s5_138_reg/D               -      D       R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.020   0.000    0.123  
#-------------------------------------------------------------------------------------------------------------------
Path 13: MET (0.002 ns) Hold Check with Pin ro_reg[1][2][9]/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) ro_reg[1][2][9]/CK
              Clock: (R) CLK
           Endpoint: (R) ro_reg[1][2][9]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.003        0.003

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.126
       Launch Clock:=    0.003
          Data Path:+    0.125
              Slack:=    0.002

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ro_reg[1][2][9]/CK                -      CK      R     (arrival)                         20  0.027       -    0.003  
  ro_reg[1][2][9]/QN                -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       2  0.027   0.039    0.042  
  cts_opt_inst_FE_PHC2056_n_2707/Y  -      A->Y    F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.022   0.034    0.076  
  g43038/Y                          -      A->Y    R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.016   0.019    0.095  
  cts_opt_inst_FE_PHC2019_n_2004/Y  -      A->Y    R     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.026   0.033    0.128  
  ro_reg[1][2][9]/D                 -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    0.128  
#--------------------------------------------------------------------------------------------------------------------
Path 14: MET (0.002 ns) Hold Check with Pin retime_s2_57_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s2_57_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_57_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.116 (P)    0.116 (P)
            Arrival:=    0.005        0.005

               Hold:+   -0.007
        Uncertainty:+    0.125
      Required Time:=    0.123
       Launch Clock:=    0.005
          Data Path:+    0.120
              Slack:=    0.002

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s2_57_reg/CK               -      CK     R     (arrival)                        20  0.023       -    0.005  
  retime_s2_57_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       5  0.023   0.043    0.048  
  cts_opt_inst_FE_PHC2227_n_3797/Y  -      A->Y   R     BUF_X0P7B_A9PP140ZTUL_C35         2  0.023   0.025    0.073  
  g44991/Y                          -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.024   0.027    0.099  
  cts_opt_inst_FE_PHC2210_n_871/Y   -      A->Y   R     DLY2_X0P5M_A9PP140ZTUL_C35        1  0.014   0.026    0.125  
  retime_s2_57_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.016   0.000    0.125  
#------------------------------------------------------------------------------------------------------------------
Path 15: MET (0.002 ns) Hold Check with Pin retime_s9_21_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s9_21_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s9_21_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.001        0.001

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.001
          Data Path:+    0.120
              Slack:=    0.002

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s9_21_reg/CK               -      CK     R     (arrival)                        20  0.027       -    0.001  
  retime_s9_21_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       3  0.027   0.037    0.039  
  g44586/Y                          -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.012   0.023    0.062  
  cts_opt_inst_FE_PHC1024_n_1280/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.012   0.060    0.122  
  retime_s9_21_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.016   0.000    0.122  
#------------------------------------------------------------------------------------------------------------------
Path 16: MET (0.002 ns) Hold Check with Pin retime_s9_33_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s9_33_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s9_33_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.001        0.001

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.001
          Data Path:+    0.121
              Slack:=    0.002

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s9_33_reg/CK               -      CK     R     (arrival)                        20  0.028       -    0.001  
  retime_s9_33_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.038    0.039  
  g40205/Y                          -      BN->Y  R     NOR2XB_X1M_A9PP140ZTUL_C35        1  0.013   0.030    0.070  
  AR[0].AC[7].ACC_add_31_50_g372/S  -      B->S   R     ADDF_X1M_A9PP140ZTUL_C35          1  0.033   0.028    0.097  
  g44414/Y                          -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.013   0.024    0.122  
  retime_s9_33_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.013   0.000    0.122  
#------------------------------------------------------------------------------------------------------------------
Path 17: MET (0.002 ns) Hold Check with Pin ro_reg[3][6][12]/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) ro_reg[3][6][12]/CK
              Clock: (R) CLK
           Endpoint: (R) ro_reg[3][6][12]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.001        0.001

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.125
       Launch Clock:=    0.001
          Data Path:+    0.125
              Slack:=    0.002

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ro_reg[3][6][12]/CK               -      CK      R     (arrival)                         20  0.027       -    0.001  
  ro_reg[3][6][12]/QN               -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       2  0.027   0.037    0.039  
  g42754/Y                          -      A->Y    R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.020   0.020    0.058  
  cts_opt_inst_FE_PHC1274_n_2288/Y  -      A->Y    R     DLY4_X4M_A9PP140ZTUL_C35           1  0.023   0.068    0.127  
  ro_reg[3][6][12]/D                -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.014   0.000    0.127  
#--------------------------------------------------------------------------------------------------------------------
Path 18: MET (0.002 ns) Hold Check with Pin retime_s7_59_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s7_59_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s7_59_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.001        0.001

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.001
          Data Path:+    0.121
              Slack:=    0.002

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s7_59_reg/CK               -      CK     R     (arrival)                        20  0.027       -    0.001  
  retime_s7_59_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.040    0.041  
  g40225/Y                          -      BN->Y  R     NOR2XB_X1M_A9PP140ZTUL_C35        1  0.015   0.030    0.070  
  AR[1].AC[6].ACC_add_31_50_g376/S  -      B->S   R     ADDF_X1M_A9PP140ZTUL_C35          1  0.031   0.027    0.097  
  g44382/Y                          -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.012   0.025    0.122  
  retime_s7_59_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.013   0.000    0.122  
#------------------------------------------------------------------------------------------------------------------
Path 19: MET (0.002 ns) Hold Check with Pin retime_s3_207_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s3_207_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s3_207_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.003        0.003

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.122
       Launch Clock:=    0.003
          Data Path:+    0.121
              Slack:=    0.002

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  retime_s3_207_reg/CK             -      CK     R     (arrival)                        20  0.023       -    0.003  
  retime_s3_207_reg/Q              -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       9  0.023   0.062    0.065  
  cts_opt_inst_FE_PHC205_n_3962/Y  -      A->Y   R     BUF_X1B_A9PP140ZTUL_C35           2  0.058   0.034    0.099  
  g44671/Y                         -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.034   0.025    0.124  
  retime_s3_207_reg/D              -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.124  
#-----------------------------------------------------------------------------------------------------------------
Path 20: MET (0.002 ns) Hold Check with Pin retime_s1_31_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_31_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_31_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.111 (P)    0.111 (P)
            Arrival:=   -0.000       -0.000

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.123
       Launch Clock:=   -0.000
          Data Path:+    0.125
              Slack:=    0.002

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_31_reg/CK              -      CK      R     (arrival)                         20  0.027       -   -0.000  
  retime_s1_31_reg/QN              -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.027   0.032    0.032  
  cts_opt_inst_FE_PHC158_n_2558/Y  -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         2  0.014   0.073    0.105  
  g44682/Y                         -      A1->Y   R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.027   0.020    0.125  
  retime_s1_31_reg/D               -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.018   0.000    0.125  
#-------------------------------------------------------------------------------------------------------------------
Path 21: MET (0.002 ns) Hold Check with Pin ro_reg[0][3][15]/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) ro_reg[0][3][15]/CK
              Clock: (R) CLK
           Endpoint: (R) ro_reg[0][3][15]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.118 (P)    0.118 (P)
            Arrival:=    0.007        0.007

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.130
       Launch Clock:=    0.007
          Data Path:+    0.125
              Slack:=    0.002

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ro_reg[0][3][15]/CK               -      CK      R     (arrival)                         20  0.028       -    0.007  
  ro_reg[0][3][15]/QN               -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       2  0.028   0.043    0.050  
  cts_opt_inst_FE_PHC2058_n_2682/Y  -      A->Y    F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.028   0.035    0.084  
  g42831/Y                          -      A->Y    R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.014   0.018    0.103  
  cts_opt_inst_FE_PHC2023_n_2211/Y  -      A->Y    R     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.024   0.029    0.132  
  ro_reg[0][3][15]/D                -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.018   0.000    0.132  
#--------------------------------------------------------------------------------------------------------------------
Path 22: MET (0.002 ns) Hold Check with Pin retime_s7_53_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s7_53_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s7_53_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.003        0.003

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.121
       Launch Clock:=    0.003
          Data Path:+    0.121
              Slack:=    0.002

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s7_53_reg/CK               -      CK     R     (arrival)                        20  0.027       -    0.003  
  retime_s7_53_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       3  0.027   0.039    0.042  
  g44441/Y                          -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.015   0.024    0.066  
  cts_opt_inst_FE_PHC1051_n_1425/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.012   0.058    0.124  
  retime_s7_53_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.013   0.000    0.124  
#------------------------------------------------------------------------------------------------------------------
Path 23: MET (0.002 ns) Hold Check with Pin retime_s6_41_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s6_41_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s6_41_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.118 (P)    0.118 (P)
            Arrival:=    0.007        0.007

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.126
       Launch Clock:=    0.007
          Data Path:+    0.121
              Slack:=    0.002

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s6_41_reg/CK               -      CK     R     (arrival)                        20  0.028       -    0.007  
  retime_s6_41_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.042    0.048  
  g34072/Y                          -      BN->Y  R     NOR2XB_X1M_A9PP140ZTUL_C35        1  0.019   0.029    0.078  
  AR[0].AC[4].ACC_add_31_50_g377/S  -      B->S   R     ADDF_X1M_A9PP140ZTUL_C35          1  0.029   0.026    0.104  
  g44319/Y                          -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.011   0.024    0.128  
  retime_s6_41_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.013   0.000    0.128  
#------------------------------------------------------------------------------------------------------------------
Path 24: MET (0.002 ns) Hold Check with Pin retime_s1_187_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_187_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_187_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.110 (P)    0.110 (P)
            Arrival:=   -0.002       -0.002

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.117
       Launch Clock:=   -0.002
          Data Path:+    0.121
              Slack:=    0.002

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s1_187_reg/CK                         -      CK     R     (arrival)                        20  0.023       -   -0.002  
  retime_s1_187_reg/Q                          -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.034    0.032  
  cts_opt_inst_FE_PHC398_TRI_K_buffer_2_6_0/Y  -      A->Y   R     DLY4_X4M_A9PP140ZTUL_C35          2  0.009   0.065    0.098  
  g44931/Y                                     -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.015   0.022    0.119  
  retime_s1_187_reg/D                          -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.009   0.000    0.119  
#-----------------------------------------------------------------------------------------------------------------------------
Path 25: MET (0.002 ns) Hold Check with Pin retime_s2_113_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_28_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_113_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.001        0.001

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=    0.001
          Data Path:+    0.121
              Slack:=    0.002

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s1_28_reg/CK                          -      CK     R     (arrival)                        20  0.028       -    0.001  
  retime_s1_28_reg/Q                           -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.028   0.034    0.035  
  cts_opt_inst_FE_PHC443_TRI_K_buffer_3_7_2/Y  -      A->Y   R     DLY4_X4M_A9PP140ZTUL_C35          2  0.008   0.064    0.099  
  g45073/Y                                     -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.014   0.023    0.122  
  retime_s2_113_reg/D                          -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.122  
#-----------------------------------------------------------------------------------------------------------------------------
Path 26: MET (0.002 ns) Hold Check with Pin retime_s2_20_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s2_20_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_20_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.116 (P)    0.116 (P)
            Arrival:=    0.004        0.004

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.123
       Launch Clock:=    0.004
          Data Path:+    0.121
              Slack:=    0.002

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  retime_s2_20_reg/CK              -      CK     R     (arrival)                        20  0.027       -    0.004  
  retime_s2_20_reg/Q               -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.035    0.039  
  cts_opt_inst_FE_PHC630_n_3849/Y  -      A->Y   R     DLY4_X4M_A9PP140ZTUL_C35          2  0.008   0.064    0.103  
  g44081/Y                         -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.014   0.022    0.125  
  retime_s2_20_reg/D               -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.125  
#-----------------------------------------------------------------------------------------------------------------
Path 27: MET (0.002 ns) Hold Check with Pin retime_s1_28_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_28_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_28_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.001        0.001

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.001
          Data Path:+    0.121
              Slack:=    0.002

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s1_28_reg/CK                          -      CK     R     (arrival)                        20  0.028       -    0.001  
  retime_s1_28_reg/Q                           -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.028   0.034    0.035  
  cts_opt_inst_FE_PHC443_TRI_K_buffer_3_7_2/Y  -      A->Y   R     DLY4_X4M_A9PP140ZTUL_C35          2  0.008   0.064    0.099  
  g44786/Y                                     -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.014   0.023    0.122  
  retime_s1_28_reg/D                           -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.122  
#-----------------------------------------------------------------------------------------------------------------------------
Path 28: MET (0.002 ns) Hold Check with Pin ro_reg[1][3][4]/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) ro_reg[1][2][4]/CK
              Clock: (R) CLK
           Endpoint: (R) ro_reg[1][3][4]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.114 (P)    0.115 (P)
            Arrival:=    0.002        0.003

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.125
       Launch Clock:=    0.003
          Data Path:+    0.125
              Slack:=    0.002

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ro_reg[1][2][4]/CK                -      CK      R     (arrival)                         20  0.027       -    0.003  
  ro_reg[1][2][4]/QN                -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       2  0.027   0.035    0.038  
  g45467/Y                          -      B1N->Y  F     AOI22BB_X1M_A9PP140ZTUL_C35        1  0.017   0.030    0.068  
  g42936/Y                          -      B->Y    R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.021   0.024    0.093  
  cts_opt_inst_FE_PHC2096_n_2106/Y  -      A->Y    R     DLY2_X4M_A9PP140ZTUL_C35           1  0.032   0.035    0.128  
  ro_reg[1][3][4]/D                 -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.013   0.000    0.128  
#--------------------------------------------------------------------------------------------------------------------
Path 29: MET (0.002 ns) Hold Check with Pin retime_s9_15_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s9_15_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s9_15_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.001        0.001

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=    0.001
          Data Path:+    0.121
              Slack:=    0.002

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  retime_s9_15_reg/CK              -      CK     R     (arrival)                        20  0.026       -    0.001  
  retime_s9_15_reg/Q               -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       3  0.026   0.038    0.039  
  g44550/Y                         -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.013   0.024    0.062  
  cts_opt_inst_FE_PHC995_n_1316/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.013   0.059    0.122  
  retime_s9_15_reg/D               -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.015   0.000    0.122  
#-----------------------------------------------------------------------------------------------------------------
Path 30: MET (0.003 ns) Hold Check with Pin retime_s2_175_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s2_175_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_175_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=   -0.003       -0.003

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.116
       Launch Clock:=   -0.003
          Data Path:+    0.121
              Slack:=    0.003

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s2_175_reg/CK                         -      CK     R     (arrival)                        20  0.027       -   -0.003  
  retime_s2_175_reg/Q                          -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.035    0.033  
  cts_opt_inst_FE_PHC411_TRI_K_buffer_3_6_7/Y  -      A->Y   R     DLY4_X4M_A9PP140ZTUL_C35          2  0.009   0.064    0.097  
  g45176/Y                                     -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.014   0.022    0.119  
  retime_s2_175_reg/D                          -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.119  
#-----------------------------------------------------------------------------------------------------------------------------
Path 31: MET (0.003 ns) Hold Check with Pin retime_s3_84_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s3_84_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s3_84_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.116 (P)    0.116 (P)
            Arrival:=    0.004        0.004

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.123
       Launch Clock:=    0.004
          Data Path:+    0.122
              Slack:=    0.003

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s3_84_reg/CK               -      CK     R     (arrival)                        20  0.028       -    0.004  
  retime_s3_84_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.045    0.049  
  g33973/Y                          -      BN->Y  R     NOR2XB_X1M_A9PP140ZTUL_C35        1  0.025   0.031    0.080  
  AR[2].AC[1].ACC_add_31_50_g372/S  -      B->S   R     ADDF_X1M_A9PP140ZTUL_C35          1  0.031   0.025    0.106  
  g45227/Y                          -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.010   0.020    0.126  
  retime_s3_84_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.009   0.000    0.126  
#------------------------------------------------------------------------------------------------------------------
Path 32: MET (0.003 ns) Hold Check with Pin ro_reg[2][4][8]/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) ro_reg[2][4][8]/CK
              Clock: (R) CLK
           Endpoint: (R) ro_reg[2][4][8]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.116 (P)    0.116 (P)
            Arrival:=    0.004        0.004

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.128
       Launch Clock:=    0.004
          Data Path:+    0.126
              Slack:=    0.003

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ro_reg[2][4][8]/CK                -      CK      R     (arrival)                         20  0.027       -    0.004  
  ro_reg[2][4][8]/QN                -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       2  0.027   0.037    0.042  
  g42101/Y                          -      A->Y    R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.020   0.016    0.058  
  cts_opt_inst_FE_PHC2155_n_2400/Y  -      A->Y    R     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.017   0.027    0.085  
  cts_opt_inst_FE_PHC2266_n_2400/Y  -      A->Y    R     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.017   0.029    0.114  
  cts_opt_inst_FE_PHC2309_n_2400/Y  -      A->Y    R     BUF_X1P4B_A9PP140ZTUL_C35          1  0.020   0.017    0.131  
  ro_reg[2][4][8]/D                 -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.008   0.000    0.131  
#--------------------------------------------------------------------------------------------------------------------
Path 33: MET (0.003 ns) Hold Check with Pin retime_s5_121_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s5_121_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s5_121_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.116 (P)    0.116 (P)
            Arrival:=    0.004        0.004

               Hold:+   -0.007
        Uncertainty:+    0.125
      Required Time:=    0.123
       Launch Clock:=    0.004
          Data Path:+    0.121
              Slack:=    0.003

#----------------------------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                           (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------
  retime_s5_121_reg/CK            -      CK     R     (arrival)                        20  0.028       -    0.004  
  retime_s5_121_reg/Q             -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35      10  0.028   0.062    0.066  
  g44999/Y                        -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.055   0.032    0.098  
  cts_opt_inst_FE_PHC959_n_863/Y  -      A->Y   R     DLY2_X0P5M_A9PP140ZTUL_C35        1  0.016   0.028    0.126  
  retime_s5_121_reg/D             -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.019   0.000    0.126  
#----------------------------------------------------------------------------------------------------------------
Path 34: MET (0.003 ns) Hold Check with Pin retime_s2_71_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s2_71_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_71_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.002        0.002

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.121
       Launch Clock:=    0.002
          Data Path:+    0.122
              Slack:=    0.003

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s2_71_reg/CK               -      CK     R     (arrival)                        20  0.027       -    0.002  
  retime_s2_71_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       5  0.027   0.043    0.045  
  cts_opt_inst_FE_PHC1860_n_3780/Y  -      A->Y   R     DLY2_X0P5M_A9PP140ZTUL_C35        2  0.022   0.036    0.081  
  g45022/Y                          -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.032   0.027    0.109  
  cts_opt_inst_FE_PHC2087_n_840/Y   -      A->Y   R     BUF_X1B_A9PP140ZTUL_C35           1  0.013   0.016    0.124  
  retime_s2_71_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.009   0.000    0.124  
#------------------------------------------------------------------------------------------------------------------
Path 35: MET (0.003 ns) Hold Check with Pin retime_s5_136_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s5_136_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s5_136_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.002        0.002

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.125
       Launch Clock:=    0.002
          Data Path:+    0.126
              Slack:=    0.003

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s5_136_reg/CK             -      CK      R     (arrival)                         20  0.027       -    0.002  
  retime_s5_136_reg/QN             -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       2  0.027   0.040    0.042  
  g45017/Y                         -      A1->Y   R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.024   0.024    0.066  
  cts_opt_inst_FE_PHC2032_n_845/Y  -      A->Y    R     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.024   0.033    0.100  
  cts_opt_inst_FE_PHC2059_n_845/Y  -      A->Y    R     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.025   0.028    0.128  
  retime_s5_136_reg/D              -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.016   0.000    0.128  
#-------------------------------------------------------------------------------------------------------------------
Path 36: MET (0.003 ns) Hold Check with Pin ro_reg[1][3][1]/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s4_140_reg/CK
              Clock: (R) CLK
           Endpoint: (R) ro_reg[1][3][1]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.114 (P)    0.116 (P)
            Arrival:=    0.002        0.004

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.125
       Launch Clock:=    0.004
          Data Path:+    0.124
              Slack:=    0.003

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s4_140_reg/CK              -      CK     R     (arrival)                         20  0.023       -    0.004  
  retime_s4_140_reg/Q               -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35        3  0.023   0.038    0.042  
  g45373/Y                          -      A1->Y  F     AOI22BB_X1M_A9PP140ZTUL_C35        1  0.014   0.024    0.066  
  g42933/Y                          -      B->Y   R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.019   0.026    0.093  
  cts_opt_inst_FE_PHC2074_n_2109/Y  -      A->Y   R     DLY2_X4M_A9PP140ZTUL_C35           1  0.037   0.036    0.129  
  ro_reg[1][3][1]/D                 -      D      R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.012   0.000    0.129  
#-------------------------------------------------------------------------------------------------------------------
Path 37: MET (0.003 ns) Hold Check with Pin retime_s4_80_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s4_80_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s4_80_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.116 (P)    0.116 (P)
            Arrival:=    0.005        0.005

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.128
       Launch Clock:=    0.005
          Data Path:+    0.126
              Slack:=    0.003

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s4_80_reg/CK               -      CK      R     (arrival)                         20  0.027       -    0.005  
  retime_s4_80_reg/QN               -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.027   0.032    0.036  
  cts_opt_inst_FE_PHC2084_n_2664/Y  -      A->Y    F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.013   0.027    0.063  
  cts_opt_inst_FE_PHC1884_n_2664/Y  -      A->Y    F     DLY2_X0P5M_A9PP140ZTUL_C35         2  0.011   0.029    0.092  
  g42748/Y                          -      A->Y    R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.016   0.015    0.107  
  cts_opt_inst_FE_PHC2228_n_2294/Y  -      A->Y    R     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.018   0.024    0.131  
  retime_s4_80_reg/D                -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.012   0.000    0.131  
#--------------------------------------------------------------------------------------------------------------------
Path 38: MET (0.003 ns) Hold Check with Pin retime_s1_115_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_115_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_115_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=   -0.003       -0.003

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.116
       Launch Clock:=   -0.003
          Data Path:+    0.122
              Slack:=    0.003

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s1_115_reg/CK                         -      CK     R     (arrival)                        20  0.027       -   -0.003  
  retime_s1_115_reg/Q                          -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.035    0.032  
  cts_opt_inst_FE_PHC427_TRI_K_buffer_3_7_6/Y  -      A->Y   R     DLY4_X4M_A9PP140ZTUL_C35          2  0.009   0.065    0.097  
  g44808/Y                                     -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.014   0.023    0.120  
  retime_s1_115_reg/D                          -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.120  
#-----------------------------------------------------------------------------------------------------------------------------
Path 39: MET (0.003 ns) Hold Check with Pin retime_s2_10_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s2_10_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_10_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.116 (P)    0.116 (P)
            Arrival:=    0.005        0.005

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.123
       Launch Clock:=    0.005
          Data Path:+    0.122
              Slack:=    0.003

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s2_10_reg/CK               -      CK     R     (arrival)                        20  0.023       -    0.005  
  retime_s2_10_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       5  0.023   0.044    0.049  
  cts_opt_inst_FE_PHC1867_n_3864/Y  -      A->Y   R     DLY2_X0P5M_A9PP140ZTUL_C35        2  0.026   0.040    0.088  
  cts_opt_inst_FE_PHC2118_n_3864/Y  -      A->Y   R     BUF_X0P5M_A9PP140ZTUL_C35         1  0.035   0.017    0.106  
  g44950/Y                          -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.010   0.021    0.127  
  retime_s2_10_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.127  
#------------------------------------------------------------------------------------------------------------------
Path 40: MET (0.003 ns) Hold Check with Pin retime_s3_335_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s3_335_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s3_335_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.002        0.002

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.125
       Launch Clock:=    0.002
          Data Path:+    0.127
              Slack:=    0.003

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s3_335_reg/CK              -      CK      R     (arrival)                         20  0.027       -    0.002  
  retime_s3_335_reg/QN              -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       2  0.027   0.039    0.041  
  cts_opt_inst_FE_PHC2122_n_2539/Y  -      A->Y    F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.022   0.034    0.075  
  cts_opt_inst_FE_PHC2255_n_2539/Y  -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35           1  0.017   0.015    0.091  
  g44730/Y                          -      A1->Y   R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.007   0.014    0.105  
  cts_opt_inst_FE_PHC2037_n_1132/Y  -      A->Y    R     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.016   0.023    0.128  
  retime_s3_335_reg/D               -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.012   0.000    0.128  
#--------------------------------------------------------------------------------------------------------------------
Path 41: MET (0.003 ns) Hold Check with Pin retime_s4_191_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s4_191_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s4_191_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.003        0.003

               Hold:+   -0.007
        Uncertainty:+    0.125
      Required Time:=    0.122
       Launch Clock:=    0.003
          Data Path:+    0.122
              Slack:=    0.003

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s4_191_reg/CK              -      CK      R     (arrival)                        20  0.021       -    0.003  
  retime_s4_191_reg/Q               -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       9  0.021   0.058    0.061  
  cts_opt_inst_FE_PHC1905_n_3694/Y  -      A->Y    R     DLY2_X4M_A9PP140ZTUL_C35          1  0.051   0.040    0.101  
  g45260/Y                          -      B1N->Y  R     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.013   0.024    0.125  
  retime_s4_191_reg/D               -      D       R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.016   0.000    0.125  
#-------------------------------------------------------------------------------------------------------------------
Path 42: MET (0.003 ns) Hold Check with Pin retime_s6_34_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s6_34_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s6_34_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.002        0.002

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.121
       Launch Clock:=    0.002
          Data Path:+    0.122
              Slack:=    0.003

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  retime_s6_34_reg/CK              -      CK     R     (arrival)                        19  0.026       -    0.002  
  retime_s6_34_reg/Q               -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.026   0.035    0.037  
  cts_opt_inst_FE_PHC921_n_4304/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        3  0.009   0.063    0.100  
  g44313/Y                         -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.023   0.024    0.124  
  retime_s6_34_reg/D               -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.124  
#-----------------------------------------------------------------------------------------------------------------
Path 43: MET (0.003 ns) Hold Check with Pin retime_s1_106_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_115_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_106_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=   -0.003       -0.003

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.116
       Launch Clock:=   -0.003
          Data Path:+    0.122
              Slack:=    0.003

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s1_115_reg/CK                         -      CK     R     (arrival)                        20  0.027       -   -0.003  
  retime_s1_115_reg/Q                          -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.035    0.032  
  cts_opt_inst_FE_PHC427_TRI_K_buffer_3_7_6/Y  -      A->Y   R     DLY4_X4M_A9PP140ZTUL_C35          2  0.009   0.065    0.097  
  g44796/Y                                     -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.014   0.023    0.120  
  retime_s1_106_reg/D                          -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.120  
#-----------------------------------------------------------------------------------------------------------------------------
Path 44: MET (0.003 ns) Hold Check with Pin retime_s4_131_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s4_131_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s4_131_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.116 (P)    0.116 (P)
            Arrival:=    0.005        0.005

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.124
       Launch Clock:=    0.005
          Data Path:+    0.122
              Slack:=    0.003

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s4_131_reg/CK              -      CK     R     (arrival)                        20  0.027       -    0.005  
  retime_s4_131_reg/Q               -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.042    0.047  
  cts_opt_inst_FE_PHC2249_n_3126/Y  -      A->Y   R     DLY2_X4M_A9PP140ZTUL_C35          1  0.020   0.031    0.078  
  cts_opt_inst_FE_PHC2152_n_3126/Y  -      A->Y   R     DLY2_X0P5M_A9PP140ZTUL_C35        1  0.013   0.026    0.104  
  g42850/Y                          -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.017   0.023    0.127  
  retime_s4_131_reg/D               -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.127  
#------------------------------------------------------------------------------------------------------------------
Path 45: MET (0.004 ns) Hold Check with Pin retime_s8_25_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s8_25_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s8_25_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.003        0.003

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.121
       Launch Clock:=    0.003
          Data Path:+    0.122
              Slack:=    0.004

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s8_25_reg/CK               -      CK     R     (arrival)                        20  0.020       -    0.003  
  retime_s8_25_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.020   0.039    0.041  
  g33888/Y                          -      BN->Y  R     NOR2XB_X1M_A9PP140ZTUL_C35        1  0.017   0.030    0.071  
  AR[3].AC[6].ACC_add_31_50_g379/S  -      B->S   R     ADDF_X1M_A9PP140ZTUL_C35          1  0.031   0.029    0.100  
  g44522/Y                          -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.015   0.024    0.125  
  retime_s8_25_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.012   0.000    0.125  
#------------------------------------------------------------------------------------------------------------------
Path 46: MET (0.004 ns) Hold Check with Pin retime_s1_70_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s2_175_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_70_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=   -0.003       -0.003

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.116
       Launch Clock:=   -0.003
          Data Path:+    0.122
              Slack:=    0.004

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s2_175_reg/CK                         -      CK     R     (arrival)                        20  0.027       -   -0.003  
  retime_s2_175_reg/Q                          -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.035    0.033  
  cts_opt_inst_FE_PHC411_TRI_K_buffer_3_6_7/Y  -      A->Y   R     DLY4_X4M_A9PP140ZTUL_C35          2  0.009   0.064    0.097  
  g44740/Y                                     -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.014   0.023    0.120  
  retime_s1_70_reg/D                           -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.120  
#-----------------------------------------------------------------------------------------------------------------------------
Path 47: MET (0.004 ns) Hold Check with Pin retime_s2_118_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_33_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_118_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.003        0.003

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.126
       Launch Clock:=    0.003
          Data Path:+    0.127
              Slack:=    0.004

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  retime_s1_33_reg/CK                      -      CK      R     (arrival)                         20  0.021       -    0.003  
  retime_s1_33_reg/Q                       -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35        1  0.021   0.036    0.040  
  cts_opt_inst_FE_PHC464_ki_delayed_2_3/Y  -      A->Y    R     DLY4_X0P5M_A9PP140ZTUL_C35         2  0.013   0.064    0.103  
  g44614/Y                                 -      B1N->Y  R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.022   0.026    0.130  
  retime_s2_118_reg/D                      -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.017   0.000    0.130  
#---------------------------------------------------------------------------------------------------------------------------
Path 48: MET (0.004 ns) Hold Check with Pin retime_s2_19_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s2_19_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_19_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.002        0.002

               Hold:+   -0.007
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.002
          Data Path:+    0.122
              Slack:=    0.004

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s2_19_reg/CK               -      CK     R     (arrival)                        20  0.027       -    0.002  
  retime_s2_19_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       6  0.027   0.046    0.049  
  cts_opt_inst_FE_PHC2263_n_3853/Y  -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          1  0.028   0.015    0.064  
  g44865/Y                          -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.008   0.028    0.091  
  cts_opt_inst_FE_PHC2117_n_997/Y   -      A->Y   R     DLY2_X0P5M_A9PP140ZTUL_C35        1  0.020   0.033    0.124  
  retime_s2_19_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.025   0.000    0.124  
#------------------------------------------------------------------------------------------------------------------
Path 49: MET (0.004 ns) Hold Check with Pin retime_s1_171_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s2_179_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_171_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=   -0.002       -0.003

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.116
       Launch Clock:=   -0.003
          Data Path:+    0.123
              Slack:=    0.004

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s2_179_reg/CK                         -      CK     R     (arrival)                        20  0.027       -   -0.003  
  retime_s2_179_reg/Q                          -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.035    0.032  
  cts_opt_inst_FE_PHC190_TRI_K_buffer_4_6_3/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        2  0.009   0.064    0.096  
  g44886/Y                                     -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.024   0.024    0.120  
  retime_s1_171_reg/D                          -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.120  
#-----------------------------------------------------------------------------------------------------------------------------
Path 50: MET (0.004 ns) Hold Check with Pin ro_reg[1][3][0]/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s5_122_reg/CK
              Clock: (R) CLK
           Endpoint: (R) ro_reg[1][3][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.114 (P)    0.116 (P)
            Arrival:=    0.003        0.004

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.126
       Launch Clock:=    0.004
          Data Path:+    0.125
              Slack:=    0.004

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s5_122_reg/CK              -      CK     R     (arrival)                         20  0.023       -    0.004  
  retime_s5_122_reg/Q               -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35        3  0.023   0.038    0.042  
  g45470/Y                          -      A1->Y  F     AOI22BB_X1M_A9PP140ZTUL_C35        1  0.015   0.025    0.068  
  g42932/Y                          -      B->Y   R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.020   0.026    0.093  
  cts_opt_inst_FE_PHC2082_n_2110/Y  -      A->Y   R     DLY2_X4M_A9PP140ZTUL_C35           1  0.035   0.036    0.130  
  ro_reg[1][3][0]/D                 -      D      R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.013   0.000    0.130  
#-------------------------------------------------------------------------------------------------------------------
Path 51: MET (0.004 ns) Hold Check with Pin retime_s2_211_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s2_211_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_211_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.003        0.003

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.126
       Launch Clock:=    0.003
          Data Path:+    0.127
              Slack:=    0.004

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s2_211_reg/CK             -      CK      R     (arrival)                         20  0.021       -    0.003  
  retime_s2_211_reg/QN             -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.021   0.031    0.034  
  cts_opt_inst_FE_PHC339_n_2468/Y  -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         3  0.014   0.076    0.110  
  g45199/Y                         -      B->Y    R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.032   0.020    0.130  
  retime_s2_211_reg/D              -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.020   0.000    0.130  
#-------------------------------------------------------------------------------------------------------------------
Path 52: MET (0.004 ns) Hold Check with Pin retime_s2_179_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s2_179_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_179_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=   -0.003       -0.003

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.116
       Launch Clock:=   -0.003
          Data Path:+    0.123
              Slack:=    0.004

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s2_179_reg/CK                         -      CK     R     (arrival)                        20  0.027       -   -0.003  
  retime_s2_179_reg/Q                          -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.035    0.032  
  cts_opt_inst_FE_PHC190_TRI_K_buffer_4_6_3/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        2  0.009   0.064    0.096  
  g45181/Y                                     -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.024   0.024    0.120  
  retime_s2_179_reg/D                          -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.120  
#-----------------------------------------------------------------------------------------------------------------------------
Path 53: MET (0.004 ns) Hold Check with Pin retime_s2_33_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s3_363_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_33_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.114 (P)    0.111 (P)
            Arrival:=    0.002       -0.000

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.121
       Launch Clock:=   -0.000
          Data Path:+    0.125
              Slack:=    0.004

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  retime_s3_363_reg/CK             -      CK     R     (arrival)                        20  0.028       -   -0.000  
  retime_s3_363_reg/Q              -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       6  0.028   0.065    0.065  
  g39820__5526/Y                   -      B->Y   R     AND2_X1M_A9PP140ZTUL_C35          1  0.059   0.022    0.086  
  g44963/Y                         -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.011   0.023    0.110  
  cts_opt_inst_FE_PHC2079_n_899/Y  -      A->Y   R     BUF_X0P5M_A9PP140ZTUL_C35         1  0.012   0.015    0.125  
  retime_s2_33_reg/D               -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.125  
#-----------------------------------------------------------------------------------------------------------------
Path 54: MET (0.004 ns) Hold Check with Pin ro_reg[1][6][8]/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) ro_reg[1][6][8]/CK
              Clock: (R) CLK
           Endpoint: (R) ro_reg[1][6][8]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.001        0.001

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.124
       Launch Clock:=    0.001
          Data Path:+    0.127
              Slack:=    0.004

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ro_reg[1][6][8]/CK                -      CK      R     (arrival)                         20  0.027       -    0.001  
  ro_reg[1][6][8]/QN                -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       2  0.027   0.038    0.039  
  g42956/Y                          -      A->Y    R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.021   0.020    0.059  
  cts_opt_inst_FE_PHC1221_n_2086/Y  -      A->Y    R     DLY4_X4M_A9PP140ZTUL_C35           1  0.023   0.069    0.128  
  ro_reg[1][6][8]/D                 -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.014   0.000    0.128  
#--------------------------------------------------------------------------------------------------------------------
Path 55: MET (0.004 ns) Hold Check with Pin retime_s8_71_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s8_71_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s8_71_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.001        0.001

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.001
          Data Path:+    0.123
              Slack:=    0.004

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  retime_s8_71_reg/CK              -      CK     R     (arrival)                        20  0.027       -    0.001  
  retime_s8_71_reg/Q               -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.036    0.037  
  cts_opt_inst_FE_PHC579_n_4066/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        3  0.009   0.064    0.100  
  g44465/Y                         -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.023   0.024    0.124  
  retime_s8_71_reg/D               -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.124  
#-----------------------------------------------------------------------------------------------------------------
Path 56: MET (0.004 ns) Hold Check with Pin retime_s1_107_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_107_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_107_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=   -0.002       -0.002

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.116
       Launch Clock:=   -0.002
          Data Path:+    0.123
              Slack:=    0.004

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s1_107_reg/CK                         -      CK     R     (arrival)                        20  0.023       -   -0.002  
  retime_s1_107_reg/Q                          -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.035    0.033  
  cts_opt_inst_FE_PHC448_TRI_K_buffer_3_6_4/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        2  0.010   0.064    0.097  
  g44797/Y                                     -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.023   0.024    0.120  
  retime_s1_107_reg/D                          -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.120  
#-----------------------------------------------------------------------------------------------------------------------------
Path 57: MET (0.004 ns) Hold Check with Pin retime_s6_65_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s6_65_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s6_65_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.000        0.000

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=    0.000
          Data Path:+    0.123
              Slack:=    0.004

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  retime_s6_65_reg/CK              -      CK     R     (arrival)                        20  0.027       -    0.000  
  retime_s6_65_reg/Q               -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.035    0.036  
  cts_opt_inst_FE_PHC773_n_4039/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        3  0.009   0.065    0.100  
  g44339/Y                         -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.026   0.023    0.123  
  retime_s6_65_reg/D               -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.009   0.000    0.123  
#-----------------------------------------------------------------------------------------------------------------
Path 58: MET (0.004 ns) Hold Check with Pin retime_s3_198_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s3_198_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s3_198_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.001        0.001

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.001
          Data Path:+    0.123
              Slack:=    0.004

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  retime_s3_198_reg/CK             -      CK     R     (arrival)                        20  0.029       -    0.001  
  retime_s3_198_reg/Q              -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       9  0.029   0.053    0.054  
  cts_opt_inst_FE_PHC174_n_3979/Y  -      A->Y   R     DLY2_X0P5M_A9PP140ZTUL_C35        2  0.040   0.044    0.098  
  g44667/Y                         -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.039   0.025    0.124  
  retime_s3_198_reg/D              -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.124  
#-----------------------------------------------------------------------------------------------------------------
Path 59: MET (0.004 ns) Hold Check with Pin retime_s2_119_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s2_119_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_119_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.003        0.003

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.126
       Launch Clock:=    0.003
          Data Path:+    0.127
              Slack:=    0.004

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s2_119_reg/CK             -      CK      R     (arrival)                         20  0.021       -    0.003  
  retime_s2_119_reg/QN             -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.021   0.033    0.036  
  cts_opt_inst_FE_PHC372_n_2554/Y  -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         2  0.016   0.072    0.108  
  g44604/Y                         -      A1->Y   R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.024   0.022    0.130  
  retime_s2_119_reg/D              -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.021   0.000    0.130  
#-------------------------------------------------------------------------------------------------------------------
Path 60: MET (0.004 ns) Hold Check with Pin ro_reg[0][3][4]/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) ro_reg[0][3][4]/CK
              Clock: (R) CLK
           Endpoint: (R) ro_reg[0][3][4]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.003        0.003

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.126
       Launch Clock:=    0.003
          Data Path:+    0.127
              Slack:=    0.004

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ro_reg[0][3][4]/CK                -      CK      R     (arrival)                         20  0.022       -    0.003  
  ro_reg[0][3][4]/QN                -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       2  0.022   0.040    0.043  
  cts_opt_inst_FE_PHC2288_n_2641/Y  -      A->Y    F     BUFH_X1M_A9PP140ZTUL_C35           1  0.025   0.017    0.060  
  g42842/Y                          -      A->Y    R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.007   0.013    0.073  
  cts_opt_inst_FE_PHC2043_n_2200/Y  -      A->Y    R     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.019   0.029    0.103  
  cts_opt_inst_FE_PHC2165_n_2200/Y  -      A->Y    R     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.020   0.028    0.130  
  ro_reg[0][3][4]/D                 -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.017   0.000    0.130  
#--------------------------------------------------------------------------------------------------------------------
Path 61: MET (0.004 ns) Hold Check with Pin retime_s1_125_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_125_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_125_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=   -0.002       -0.002

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.116
       Launch Clock:=   -0.002
          Data Path:+    0.123
              Slack:=    0.004

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s1_125_reg/CK                         -      CK     R     (arrival)                        20  0.023       -   -0.002  
  retime_s1_125_reg/Q                          -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.034    0.032  
  cts_opt_inst_FE_PHC206_TRI_K_buffer_3_6_1/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        2  0.009   0.064    0.096  
  g44818/Y                                     -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.025   0.024    0.120  
  retime_s1_125_reg/D                          -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.120  
#-----------------------------------------------------------------------------------------------------------------------------
Path 62: MET (0.004 ns) Hold Check with Pin retime_s2_183_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s2_183_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_183_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.003        0.003

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.126
       Launch Clock:=    0.003
          Data Path:+    0.127
              Slack:=    0.004

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s2_183_reg/CK             -      CK      R     (arrival)                         20  0.021       -    0.003  
  retime_s2_183_reg/QN             -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.021   0.030    0.033  
  cts_opt_inst_FE_PHC210_n_2490/Y  -      A->Y    F     DLY4_X1M_A9PP140ZTUL_C35           3  0.013   0.076    0.109  
  g45183/Y                         -      B->Y    R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.028   0.021    0.130  
  retime_s2_183_reg/D              -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.024   0.000    0.130  
#-------------------------------------------------------------------------------------------------------------------
Path 63: MET (0.004 ns) Hold Check with Pin retime_s4_151_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s3_265_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s4_151_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.113 (P)    0.115 (P)
            Arrival:=    0.001        0.004

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.004
          Data Path:+    0.120
              Slack:=    0.004

#------------------------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  retime_s3_265_reg/CK  -      CK     R     (arrival)                        20  0.028       -    0.004  
  retime_s3_265_reg/Q   -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.041    0.044  
  g39215__6161/Y        -      BN->Y  R     NOR2XB_X1M_A9PP140ZTUL_C35        2  0.017   0.051    0.096  
  g44872/Y              -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.070   0.029    0.124  
  retime_s4_151_reg/D   -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.124  
#------------------------------------------------------------------------------------------------------
Path 64: MET (0.004 ns) Hold Check with Pin retime_s1_50_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_50_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_50_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=   -0.002       -0.002

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.116
       Launch Clock:=   -0.002
          Data Path:+    0.123
              Slack:=    0.004

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s1_50_reg/CK                          -      CK     R     (arrival)                        20  0.028       -   -0.002  
  retime_s1_50_reg/Q                           -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.028   0.036    0.033  
  cts_opt_inst_FE_PHC421_TRI_K_buffer_4_6_1/Y  -      A->Y   R     DLY4_X4M_A9PP140ZTUL_C35          2  0.009   0.065    0.098  
  g44706/Y                                     -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.014   0.023    0.120  
  retime_s1_50_reg/D                           -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.120  
#-----------------------------------------------------------------------------------------------------------------------------
Path 65: MET (0.004 ns) Hold Check with Pin retime_s3_332_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s2_128_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s3_332_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.115 (P)    0.111 (P)
            Arrival:=    0.003       -0.000

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.122
       Launch Clock:=   -0.000
          Data Path:+    0.126
              Slack:=    0.004

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s2_128_reg/CK                         -      CK     R     (arrival)                        20  0.027       -   -0.000  
  retime_s2_128_reg/Q                          -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.035    0.035  
  cts_opt_inst_FE_PHC201_TRI_K_buffer_3_4_0/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        2  0.009   0.064    0.099  
  g44728/Y                                     -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.025   0.027    0.126  
  retime_s3_332_reg/D                          -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.013   0.000    0.126  
#-----------------------------------------------------------------------------------------------------------------------------
Path 66: MET (0.004 ns) Hold Check with Pin retime_s1_48_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_50_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_48_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=   -0.003       -0.002

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.116
       Launch Clock:=   -0.002
          Data Path:+    0.123
              Slack:=    0.004

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s1_50_reg/CK                          -      CK     R     (arrival)                        20  0.028       -   -0.002  
  retime_s1_50_reg/Q                           -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.028   0.036    0.033  
  cts_opt_inst_FE_PHC421_TRI_K_buffer_4_6_1/Y  -      A->Y   R     DLY4_X4M_A9PP140ZTUL_C35          2  0.009   0.065    0.098  
  g44700/Y                                     -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.014   0.023    0.120  
  retime_s1_48_reg/D                           -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.120  
#-----------------------------------------------------------------------------------------------------------------------------
Path 67: MET (0.004 ns) Hold Check with Pin ro_reg[3][5][11]/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) ro_reg[3][5][11]/CK
              Clock: (R) CLK
           Endpoint: (R) ro_reg[3][5][11]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.003        0.003

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.126
       Launch Clock:=    0.003
          Data Path:+    0.127
              Slack:=    0.004

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ro_reg[3][5][11]/CK               -      CK      R     (arrival)                         20  0.020       -    0.003  
  ro_reg[3][5][11]/QN               -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       2  0.020   0.035    0.038  
  g42787/Y                          -      A->Y    R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.019   0.022    0.060  
  cts_opt_inst_FE_PHC1260_n_2255/Y  -      A->Y    R     DLY4_X4M_A9PP140ZTUL_C35           1  0.029   0.070    0.130  
  ro_reg[3][5][11]/D                -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.014   0.000    0.130  
#--------------------------------------------------------------------------------------------------------------------
Path 68: MET (0.004 ns) Hold Check with Pin retime_s9_35_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s9_35_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s9_35_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.116 (P)    0.116 (P)
            Arrival:=    0.004        0.004

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.123
       Launch Clock:=    0.004
          Data Path:+    0.123
              Slack:=    0.004

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s9_35_reg/CK               -      CK     R     (arrival)                        20  0.028       -    0.004  
  retime_s9_35_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.041    0.045  
  g40223/Y                          -      BN->Y  R     NOR2XB_X1M_A9PP140ZTUL_C35        1  0.018   0.030    0.075  
  AR[0].AC[7].ACC_add_31_50_g381/S  -      B->S   R     ADDF_X1M_A9PP140ZTUL_C35          1  0.031   0.028    0.103  
  g44416/Y                          -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.013   0.024    0.127  
  retime_s9_35_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.012   0.000    0.127  
#------------------------------------------------------------------------------------------------------------------
Path 69: MET (0.004 ns) Hold Check with Pin retime_s9_36_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s9_36_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s9_36_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.002        0.002

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.002
          Data Path:+    0.123
              Slack:=    0.004

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  retime_s9_36_reg/CK              -      CK     R     (arrival)                        20  0.028       -    0.002  
  retime_s9_36_reg/Q               -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.028   0.036    0.037  
  cts_opt_inst_FE_PHC924_n_4208/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        3  0.009   0.063    0.101  
  g44417/Y                         -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.023   0.024    0.125  
  retime_s9_36_reg/D               -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.125  
#-----------------------------------------------------------------------------------------------------------------
Path 70: MET (0.004 ns) Hold Check with Pin retime_s6_28_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s6_28_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s6_28_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.003        0.003

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.121
       Launch Clock:=    0.003
          Data Path:+    0.123
              Slack:=    0.004

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  retime_s6_28_reg/CK              -      CK     R     (arrival)                        20  0.026       -    0.003  
  retime_s6_28_reg/Q               -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.026   0.036    0.038  
  cts_opt_inst_FE_PHC910_n_4310/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        3  0.010   0.064    0.102  
  g44307/Y                         -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.024   0.023    0.126  
  retime_s6_28_reg/D               -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.126  
#-----------------------------------------------------------------------------------------------------------------
Path 71: MET (0.004 ns) Hold Check with Pin retime_s1_79_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_79_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_79_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.111 (P)    0.111 (P)
            Arrival:=   -0.000       -0.000

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.118
       Launch Clock:=   -0.000
          Data Path:+    0.123
              Slack:=    0.004

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  retime_s1_79_reg/CK                      -      CK     R     (arrival)                        20  0.027       -   -0.000  
  retime_s1_79_reg/Q                       -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.035    0.035  
  cts_opt_inst_FE_PHC208_ki_delayed_3_2/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        2  0.009   0.064    0.098  
  g44758/Y                                 -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.023   0.024    0.123  
  retime_s1_79_reg/D                       -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.123  
#-------------------------------------------------------------------------------------------------------------------------
Path 72: MET (0.004 ns) Hold Check with Pin retime_s2_109_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s2_109_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_109_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.002        0.002

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.121
       Launch Clock:=    0.002
          Data Path:+    0.123
              Slack:=    0.004

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s2_109_reg/CK              -      CK     R     (arrival)                        20  0.027       -    0.002  
  retime_s2_109_reg/Q               -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       5  0.027   0.044    0.047  
  cts_opt_inst_FE_PHC1864_n_3739/Y  -      A->Y   R     DLY2_X0P5M_A9PP140ZTUL_C35        2  0.024   0.038    0.084  
  g45068/Y                          -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.032   0.026    0.110  
  cts_opt_inst_FE_PHC2085_n_794/Y   -      A->Y   R     BUF_X1B_A9PP140ZTUL_C35           1  0.012   0.015    0.125  
  retime_s2_109_reg/D               -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.009   0.000    0.125  
#------------------------------------------------------------------------------------------------------------------
Path 73: MET (0.004 ns) Hold Check with Pin retime_s5_17_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s5_17_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s5_17_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.004        0.004

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.123
       Launch Clock:=    0.004
          Data Path:+    0.123
              Slack:=    0.004

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s5_17_reg/CK               -      CK     R     (arrival)                        19  0.020       -    0.004  
  retime_s5_17_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.020   0.041    0.045  
  g40182/Y                          -      BN->Y  R     NOR2XB_X1M_A9PP140ZTUL_C35        1  0.020   0.032    0.077  
  AR[2].AC[3].ACC_add_31_50_g383/S  -      B->S   R     ADDF_X1M_A9PP140ZTUL_C35          1  0.034   0.028    0.104  
  g44237/Y                          -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.012   0.023    0.127  
  retime_s5_17_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.127  
#------------------------------------------------------------------------------------------------------------------
Path 74: MET (0.004 ns) Hold Check with Pin retime_s1_82_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_82_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_82_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=   -0.003       -0.003

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.116
       Launch Clock:=   -0.003
          Data Path:+    0.123
              Slack:=    0.004

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s1_82_reg/CK                          -      CK     R     (arrival)                        20  0.027       -   -0.003  
  retime_s1_82_reg/Q                           -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.036    0.033  
  cts_opt_inst_FE_PHC449_TRI_K_buffer_3_6_2/Y  -      A->Y   R     DLY4_X4M_A9PP140ZTUL_C35          2  0.010   0.065    0.098  
  g44761/Y                                     -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.014   0.022    0.120  
  retime_s1_82_reg/D                           -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.120  
#-----------------------------------------------------------------------------------------------------------------------------
Path 75: MET (0.004 ns) Hold Check with Pin retime_s5_131_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s4_180_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s5_131_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.114 (P)    0.116 (P)
            Arrival:=    0.002        0.005

               Hold:+   -0.007
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.005
          Data Path:+    0.120
              Slack:=    0.004

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  retime_s4_180_reg/CK              -      CK      R     (arrival)                         20  0.023       -    0.005  
  retime_s4_180_reg/QN              -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       2  0.023   0.036    0.040  
  cts_opt_inst_FE_PHC2242_n_2547/Y  -      A->Y    F     BUF_X1M_A9PP140ZTUL_C35            1  0.019   0.027    0.068  
  g45009/Y                          -      A1->Y   R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.020   0.024    0.092  
  cts_opt_inst_FE_PHC2077_n_853/Y   -      A->Y    R     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.026   0.033    0.125  
  retime_s5_131_reg/D               -      D       R     DFFRPQA_X1M_A9PP140ZTUL_C35        1  0.023   0.000    0.125  
#--------------------------------------------------------------------------------------------------------------------
Path 76: MET (0.004 ns) Hold Check with Pin retime_s1_42_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_42_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_42_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.003        0.003

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.122
       Launch Clock:=    0.003
          Data Path:+    0.123
              Slack:=    0.004

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  retime_s1_42_reg/CK                      -      CK     R     (arrival)                        20  0.021       -    0.003  
  retime_s1_42_reg/Q                       -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.021   0.036    0.039  
  cts_opt_inst_FE_PHC389_ki_delayed_2_2/Y  -      A->Y   R     DLY4_X4M_A9PP140ZTUL_C35          2  0.012   0.065    0.104  
  g44692/Y                                 -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.014   0.022    0.126  
  retime_s1_42_reg/D                       -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.126  
#-------------------------------------------------------------------------------------------------------------------------
Path 77: MET (0.004 ns) Hold Check with Pin retime_s9_9_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s9_9_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s9_9_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.002        0.002

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.121
       Launch Clock:=    0.002
          Data Path:+    0.123
              Slack:=    0.004

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  retime_s9_9_reg/CK               -      CK     R     (arrival)                        20  0.027       -    0.002  
  retime_s9_9_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.035    0.037  
  cts_opt_inst_FE_PHC941_n_4663/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        3  0.009   0.065    0.101  
  g44544/Y                         -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.026   0.024    0.125  
  retime_s9_9_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.125  
#-----------------------------------------------------------------------------------------------------------------
Path 78: MET (0.004 ns) Hold Check with Pin retime_s4_63_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s4_63_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s4_63_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.116 (P)    0.116 (P)
            Arrival:=    0.004        0.004

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.123
       Launch Clock:=    0.004
          Data Path:+    0.123
              Slack:=    0.004

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  retime_s4_63_reg/CK              -      CK     R     (arrival)                        20  0.027       -    0.004  
  retime_s4_63_reg/Q               -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.035    0.039  
  cts_opt_inst_FE_PHC420_n_4446/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        3  0.008   0.065    0.104  
  g44196/Y                         -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.026   0.024    0.128  
  retime_s4_63_reg/D               -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.128  
#-----------------------------------------------------------------------------------------------------------------
Path 79: MET (0.004 ns) Hold Check with Pin ro_reg[2][5][9]/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) ro_reg[2][5][9]/CK
              Clock: (R) CLK
           Endpoint: (R) ro_reg[2][5][9]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.117 (P)    0.117 (P)
            Arrival:=    0.005        0.005

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.128
       Launch Clock:=    0.005
          Data Path:+    0.127
              Slack:=    0.004

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  ro_reg[2][5][9]/CK               -      CK      R     (arrival)                         19  0.027       -    0.005  
  ro_reg[2][5][9]/QN               -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       2  0.027   0.039    0.044  
  g42989/Y                         -      A->Y    R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.022   0.022    0.066  
  cts_opt_inst_FE_PHC960_n_2053/Y  -      A->Y    R     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.025   0.067    0.133  
  ro_reg[2][5][9]/D                -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.021   0.000    0.133  
#-------------------------------------------------------------------------------------------------------------------
Path 80: MET (0.004 ns) Hold Check with Pin retime_s2_66_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s2_66_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_66_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.116 (P)    0.116 (P)
            Arrival:=    0.005        0.005

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.123
       Launch Clock:=    0.005
          Data Path:+    0.123
              Slack:=    0.004

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s2_66_reg/CK               -      CK     R     (arrival)                        20  0.023       -    0.005  
  retime_s2_66_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       5  0.023   0.043    0.048  
  cts_opt_inst_FE_PHC2068_n_3785/Y  -      A->Y   R     DLY2_X0P5M_A9PP140ZTUL_C35        2  0.024   0.044    0.092  
  cts_opt_inst_FE_PHC2269_n_3785/Y  -      A->Y   R     BUFH_X1M_A9PP140ZTUL_C35          1  0.043   0.016    0.107  
  g45010/Y                          -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.008   0.021    0.128  
  retime_s2_66_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.128  
#------------------------------------------------------------------------------------------------------------------
Path 81: MET (0.004 ns) Hold Check with Pin retime_s3_366_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s2_174_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s3_366_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=   -0.002       -0.003

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.116
       Launch Clock:=   -0.003
          Data Path:+    0.124
              Slack:=    0.004

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s2_174_reg/CK                         -      CK     R     (arrival)                        20  0.027       -   -0.003  
  retime_s2_174_reg/Q                          -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.034    0.031  
  cts_opt_inst_FE_PHC199_TRI_K_buffer_4_6_4/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        2  0.007   0.065    0.096  
  g45166/Y                                     -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.027   0.025    0.121  
  retime_s3_366_reg/D                          -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.121  
#-----------------------------------------------------------------------------------------------------------------------------
Path 82: MET (0.004 ns) Hold Check with Pin retime_s1_131_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_131_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_131_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.116 (P)    0.116 (P)
            Arrival:=    0.005        0.005

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.128
       Launch Clock:=    0.005
          Data Path:+    0.128
              Slack:=    0.004

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_131_reg/CK             -      CK      R     (arrival)                         20  0.017       -    0.005  
  retime_s1_131_reg/QN             -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.017   0.027    0.032  
  cts_opt_inst_FE_PHC142_n_2483/Y  -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         3  0.011   0.078    0.110  
  g44823/Y                         -      A1->Y   R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.040   0.022    0.132  
  retime_s1_131_reg/D              -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.015   0.000    0.132  
#-------------------------------------------------------------------------------------------------------------------
Path 83: MET (0.004 ns) Hold Check with Pin retime_s2_174_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s2_174_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_174_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=   -0.003       -0.003

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.116
       Launch Clock:=   -0.003
          Data Path:+    0.123
              Slack:=    0.004

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s2_174_reg/CK                         -      CK     R     (arrival)                        20  0.027       -   -0.003  
  retime_s2_174_reg/Q                          -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.034    0.031  
  cts_opt_inst_FE_PHC199_TRI_K_buffer_4_6_4/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        2  0.007   0.065    0.096  
  g45175/Y                                     -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.027   0.024    0.120  
  retime_s2_174_reg/D                          -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.120  
#-----------------------------------------------------------------------------------------------------------------------------
Path 84: MET (0.004 ns) Hold Check with Pin retime_s1_193_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_193_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_193_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.118 (P)    0.118 (P)
            Arrival:=    0.007        0.007

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.130
       Launch Clock:=    0.007
          Data Path:+    0.127
              Slack:=    0.004

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_193_reg/CK             -      CK      R     (arrival)                         20  0.027       -    0.007  
  retime_s1_193_reg/QN             -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.027   0.034    0.041  
  cts_opt_inst_FE_PHC329_n_2464/Y  -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         2  0.016   0.070    0.111  
  g44938/Y                         -      A1->Y   R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.022   0.023    0.134  
  retime_s1_193_reg/D              -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    0.134  
#-------------------------------------------------------------------------------------------------------------------
Path 85: MET (0.004 ns) Hold Check with Pin retime_s1_116_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_116_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_116_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=   -0.003       -0.003

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.116
       Launch Clock:=   -0.003
          Data Path:+    0.123
              Slack:=    0.004

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s1_116_reg/CK                         -      CK     R     (arrival)                        20  0.027       -   -0.003  
  retime_s1_116_reg/Q                          -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.036    0.033  
  cts_opt_inst_FE_PHC460_TRI_K_buffer_3_6_3/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        2  0.010   0.064    0.098  
  g44806/Y                                     -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.025   0.023    0.121  
  retime_s1_116_reg/D                          -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.009   0.000    0.121  
#-----------------------------------------------------------------------------------------------------------------------------
Path 86: MET (0.004 ns) Hold Check with Pin retime_s2_200_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s2_200_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_200_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.116 (P)    0.116 (P)
            Arrival:=    0.005        0.005

               Hold:+   -0.007
        Uncertainty:+    0.125
      Required Time:=    0.123
       Launch Clock:=    0.005
          Data Path:+    0.123
              Slack:=    0.004

#------------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s2_200_reg/CK             -      CK      R     (arrival)                        20  0.017       -    0.005  
  retime_s2_200_reg/Q              -      CK->Q   R     DFFRPQA_X1M_A9PP140ZTUL_C35       5  0.017   0.047    0.052  
  cts_opt_inst_FE_PHC129_n_3641/Y  -      A->Y    R     DLY2_X0P5M_A9PP140ZTUL_C35        2  0.034   0.043    0.095  
  g45192/Y                         -      B1N->Y  R     OAI22BB_X1M_A9PP140ZTUL_C35       1  0.038   0.032    0.127  
  retime_s2_200_reg/D              -      D       R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.021   0.000    0.127  
#------------------------------------------------------------------------------------------------------------------
Path 87: MET (0.005 ns) Hold Check with Pin retime_s1_128_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_128_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_128_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.111 (P)    0.111 (P)
            Arrival:=   -0.001       -0.001

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.122
       Launch Clock:=   -0.001
          Data Path:+    0.128
              Slack:=    0.005

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_128_reg/CK             -      CK      R     (arrival)                         20  0.027       -   -0.001  
  retime_s1_128_reg/QN             -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.027   0.032    0.032  
  cts_opt_inst_FE_PHC167_n_2485/Y  -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         2  0.014   0.073    0.105  
  g44822/Y                         -      A1->Y   R     OAI22BB_X1M_A9PP140ZTUL_C35        1  0.029   0.022    0.127  
  retime_s1_128_reg/D              -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.020   0.000    0.127  
#-------------------------------------------------------------------------------------------------------------------
Path 88: MET (0.005 ns) Hold Check with Pin retime_s8_4_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s8_4_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s8_4_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.001        0.001

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.001
          Data Path:+    0.123
              Slack:=    0.005

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  retime_s8_4_reg/CK               -      CK     R     (arrival)                        20  0.027       -    0.001  
  retime_s8_4_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.035    0.036  
  cts_opt_inst_FE_PHC798_n_4651/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        3  0.008   0.065    0.101  
  g44444/Y                         -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.026   0.024    0.125  
  retime_s8_4_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.125  
#-----------------------------------------------------------------------------------------------------------------
Path 89: MET (0.005 ns) Hold Check with Pin retime_s2_92_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s2_103_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_92_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.002        0.002

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.121
       Launch Clock:=    0.002
          Data Path:+    0.123
              Slack:=    0.005

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  retime_s2_103_reg/CK              -      CK     R     (arrival)                        20  0.027       -    0.002  
  retime_s2_103_reg/Q               -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       5  0.027   0.043    0.046  
  cts_opt_inst_FE_PHC1859_n_3744/Y  -      A->Y   R     DLY2_X0P5M_A9PP140ZTUL_C35        2  0.023   0.036    0.082  
  g39605__6131/Y                    -      B->Y   R     AND2_X1M_A9PP140ZTUL_C35          1  0.031   0.021    0.104  
  g45047/Y                          -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.013   0.022    0.126  
  retime_s2_92_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.009   0.000    0.126  
#------------------------------------------------------------------------------------------------------------------
Path 90: MET (0.005 ns) Hold Check with Pin retime_s9_4_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s9_4_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s9_4_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.002        0.002

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.002
          Data Path:+    0.123
              Slack:=    0.005

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  retime_s9_4_reg/CK               -      CK     R     (arrival)                        20  0.027       -    0.002  
  retime_s9_4_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.035    0.036  
  cts_opt_inst_FE_PHC940_n_4673/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        3  0.008   0.064    0.101  
  g44539/Y                         -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.026   0.024    0.125  
  retime_s9_4_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.125  
#-----------------------------------------------------------------------------------------------------------------
Path 91: MET (0.005 ns) Hold Check with Pin ro_reg[2][7][0]/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) ro_reg[2][7][0]/CK
              Clock: (R) CLK
           Endpoint: (R) ro_reg[2][7][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.001        0.001

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.120
       Launch Clock:=    0.001
          Data Path:+    0.123
              Slack:=    0.005

#------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  ro_reg[2][7][0]/CK                -      CK     R     (arrival)                        20  0.026       -    0.001  
  ro_reg[2][7][0]/Q                 -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.026   0.042    0.043  
  g42782/Y                          -      A->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.021   0.024    0.067  
  cts_opt_inst_FE_PHC1246_n_2260/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        1  0.010   0.057    0.124  
  ro_reg[2][7][0]/D                 -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.013   0.000    0.124  
#------------------------------------------------------------------------------------------------------------------
Path 92: MET (0.005 ns) Hold Check with Pin retime_s7_26_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s7_26_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s7_26_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.003        0.003

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.122
       Launch Clock:=    0.003
          Data Path:+    0.123
              Slack:=    0.005

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  retime_s7_26_reg/CK              -      CK     R     (arrival)                        20  0.020       -    0.003  
  retime_s7_26_reg/Q               -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.020   0.034    0.037  
  cts_opt_inst_FE_PHC879_n_4326/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        3  0.009   0.066    0.102  
  g44430/Y                         -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.027   0.024    0.126  
  retime_s7_26_reg/D               -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.126  
#-----------------------------------------------------------------------------------------------------------------
Path 93: MET (0.005 ns) Hold Check with Pin retime_s1_143_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_143_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_143_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.110 (P)    0.110 (P)
            Arrival:=   -0.002       -0.002

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.117
       Launch Clock:=   -0.002
          Data Path:+    0.123
              Slack:=    0.005

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s1_143_reg/CK                         -      CK     R     (arrival)                        20  0.023       -   -0.002  
  retime_s1_143_reg/Q                          -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.034    0.033  
  cts_opt_inst_FE_PHC213_TRI_K_buffer_2_5_7/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        2  0.009   0.065    0.098  
  g44841/Y                                     -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.027   0.024    0.122  
  retime_s1_143_reg/D                          -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.122  
#-----------------------------------------------------------------------------------------------------------------------------
Path 94: MET (0.005 ns) Hold Check with Pin retime_s2_137_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_59_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s2_137_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.117 (P)    0.117 (P)
            Arrival:=    0.006        0.006

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.129
       Launch Clock:=    0.006
          Data Path:+    0.128
              Slack:=    0.005

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s1_59_reg/CK              -      CK      R     (arrival)                         20  0.027       -    0.006  
  retime_s1_59_reg/QN              -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.027   0.031    0.037  
  cts_opt_inst_FE_PHC172_n_2533/Y  -      A->Y    F     DLY4_X0P5M_A9PP140ZTUL_C35         2  0.012   0.077    0.113  
  g45131/Y                         -      A->Y    R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.035   0.020    0.134  
  retime_s2_137_reg/D              -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.023   0.000    0.134  
#-------------------------------------------------------------------------------------------------------------------
Path 95: MET (0.005 ns) Hold Check with Pin retime_s1_147_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_147_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_147_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.111 (P)    0.111 (P)
            Arrival:=   -0.001       -0.001

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.118
       Launch Clock:=   -0.001
          Data Path:+    0.124
              Slack:=    0.005

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s1_147_reg/CK                         -      CK     R     (arrival)                        20  0.027       -   -0.001  
  retime_s1_147_reg/Q                          -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.037    0.036  
  cts_opt_inst_FE_PHC407_TRI_K_buffer_2_3_4/Y  -      A->Y   R     DLY4_X4M_A9PP140ZTUL_C35          2  0.011   0.065    0.101  
  g44846/Y                                     -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.014   0.022    0.123  
  retime_s1_147_reg/D                          -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.009   0.000    0.123  
#-----------------------------------------------------------------------------------------------------------------------------
Path 96: MET (0.005 ns) Hold Check with Pin ro_reg[0][3][10]/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) ro_reg[0][3][10]/CK
              Clock: (R) CLK
           Endpoint: (R) ro_reg[0][3][10]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.119 (P)    0.119 (P)
            Arrival:=    0.007        0.007

               Hold:+   -0.002
        Uncertainty:+    0.125
      Required Time:=    0.130
       Launch Clock:=    0.007
          Data Path:+    0.128
              Slack:=    0.005

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ro_reg[0][3][10]/CK               -      CK      R     (arrival)                         20  0.028       -    0.007  
  ro_reg[0][3][10]/QN               -      CK->QN  F     DFFRPQNA_X1M_A9PP140ZTUL_C35       2  0.028   0.043    0.050  
  cts_opt_inst_FE_PHC1894_n_2657/Y  -      A->Y    F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.027   0.038    0.088  
  cts_opt_inst_FE_PHC2126_n_2657/Y  -      A->Y    F     DLY2_X0P5M_A9PP140ZTUL_C35         1  0.019   0.032    0.120  
  g42836/Y                          -      A->Y    R     MXIT2_X1M_A9PP140ZTUL_C35          1  0.016   0.015    0.135  
  ro_reg[0][3][10]/D                -      D       R     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.017   0.000    0.135  
#--------------------------------------------------------------------------------------------------------------------
Path 97: MET (0.005 ns) Hold Check with Pin retime_s1_30_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_30_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_30_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=   -0.002       -0.002

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.116
       Launch Clock:=   -0.002
          Data Path:+    0.123
              Slack:=    0.005

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s1_30_reg/CK                          -      CK     R     (arrival)                        20  0.023       -   -0.002  
  retime_s1_30_reg/Q                           -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.023   0.034    0.031  
  cts_opt_inst_FE_PHC212_TRI_K_buffer_4_5_7/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        2  0.008   0.065    0.097  
  g44681/Y                                     -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.027   0.024    0.121  
  retime_s1_30_reg/D                           -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.011   0.000    0.121  
#-----------------------------------------------------------------------------------------------------------------------------
Path 98: MET (0.005 ns) Hold Check with Pin retime_s1_33_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_33_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_33_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.003        0.003

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.122
       Launch Clock:=    0.003
          Data Path:+    0.123
              Slack:=    0.005

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  retime_s1_33_reg/CK                      -      CK     R     (arrival)                        20  0.021       -    0.003  
  retime_s1_33_reg/Q                       -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.021   0.036    0.040  
  cts_opt_inst_FE_PHC464_ki_delayed_2_3/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        2  0.013   0.064    0.103  
  g45173/Y                                 -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.022   0.023    0.127  
  retime_s1_33_reg/D                       -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.127  
#-------------------------------------------------------------------------------------------------------------------------
Path 99: MET (0.005 ns) Hold Check with Pin retime_s9_8_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s9_8_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s9_8_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.002        0.002

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.121
       Launch Clock:=    0.002
          Data Path:+    0.124
              Slack:=    0.005

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  retime_s9_8_reg/CK               -      CK     R     (arrival)                        20  0.027       -    0.002  
  retime_s9_8_reg/Q                -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.035    0.037  
  cts_opt_inst_FE_PHC928_n_4665/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        3  0.009   0.065    0.102  
  g44543/Y                         -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.027   0.023    0.126  
  retime_s9_8_reg/D                -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.009   0.000    0.126  
#-----------------------------------------------------------------------------------------------------------------
Path 100: MET (0.005 ns) Hold Check with Pin retime_s1_142_reg/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) retime_s1_142_reg/CK
              Clock: (R) CLK
           Endpoint: (R) retime_s1_142_reg/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.111       -0.111
        Net Latency:+    0.111 (P)    0.111 (P)
            Arrival:=   -0.000       -0.000

               Hold:+   -0.006
        Uncertainty:+    0.125
      Required Time:=    0.119
       Launch Clock:=   -0.000
          Data Path:+    0.124
              Slack:=    0.005

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc    Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  retime_s1_142_reg/CK                         -      CK     R     (arrival)                        20  0.027       -   -0.000  
  retime_s1_142_reg/Q                          -      CK->Q  R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.027   0.037    0.037  
  cts_opt_inst_FE_PHC466_TRI_K_buffer_2_4_1/Y  -      A->Y   R     DLY4_X0P5M_A9PP140ZTUL_C35        2  0.012   0.064    0.101  
  g44839/Y                                     -      B->Y   R     MXT2_X0P5B_A9PP140ZTUL_C35        1  0.022   0.023    0.124  
  retime_s1_142_reg/D                          -      D      R     DFFRPQA_X1M_A9PP140ZTUL_C35       1  0.010   0.000    0.124  
#-----------------------------------------------------------------------------------------------------------------------------

