Fitter report for X68KeplerX
Fri Aug 19 17:48:47 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_7b81:auto_generated|ALTSYNCRAM
 29. |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_t481:auto_generated|ALTSYNCRAM
 30. Routing Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Aug 19 17:48:47 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; X68KeplerX                                  ;
; Top-level Entity Name              ; X68KeplerX                                  ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,969 / 22,320 ( 22 % )                     ;
;     Total combinational functions  ; 3,370 / 22,320 ( 15 % )                     ;
;     Dedicated logic registers      ; 2,946 / 22,320 ( 13 % )                     ;
; Total registers                    ; 2946                                        ;
; Total pins                         ; 154 / 154 ( 100 % )                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 25,370 / 608,256 ( 4 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.5%      ;
;     Processor 3            ;   2.4%      ;
;     Processor 4            ;   2.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; pCLOCK_50  ; PIN_R8        ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 7087 ) ; 0.00 % ( 0 / 7087 )        ; 0.00 % ( 0 / 7087 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 7087 ) ; 0.00 % ( 0 / 7087 )        ; 0.00 % ( 0 / 7087 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4812 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 217 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 2054 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 4 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/kuni/work/X68k-KeplerX-RTL/X68KeplerX.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,969 / 22,320 ( 22 % )    ;
;     -- Combinational with no register       ; 2023                       ;
;     -- Register only                        ; 1599                       ;
;     -- Combinational with a register        ; 1347                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1766                       ;
;     -- 3 input functions                    ; 891                        ;
;     -- <=2 input functions                  ; 713                        ;
;     -- Register only                        ; 1599                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 2752                       ;
;     -- arithmetic mode                      ; 618                        ;
;                                             ;                            ;
; Total registers*                            ; 2,946 / 23,018 ( 13 % )    ;
;     -- Dedicated logic registers            ; 2,946 / 22,320 ( 13 % )    ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 384 / 1,395 ( 28 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 154 / 154 ( 100 % )        ;
;     -- Clock pins                           ; 8 / 7 ( 114 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 15 / 66 ( 23 % )           ;
; Total block memory bits                     ; 25,370 / 608,256 ( 4 % )   ;
; Total block memory implementation bits      ; 138,240 / 608,256 ( 23 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global signals                              ; 13                         ;
;     -- Global clocks                        ; 13 / 20 ( 65 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 4.2% / 4.2% / 4.2%         ;
; Peak interconnect usage (total/H/V)         ; 16.9% / 16.2% / 18.0%      ;
; Maximum fan-out                             ; 1409                       ;
; Highest non-global fan-out                  ; 1153                       ;
; Total fan-out                               ; 22695                      ;
; Average fan-out                             ; 2.88                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                   ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ; Low                            ;
;                                             ;                       ;                       ;                                ;                                ;
; Total logic elements                        ; 3380 / 22320 ( 15 % ) ; 146 / 22320 ( < 1 % ) ; 1443 / 22320 ( 6 % )           ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 1782                  ; 56                    ; 185                            ; 0                              ;
;     -- Register only                        ; 855                   ; 19                    ; 725                            ; 0                              ;
;     -- Combinational with a register        ; 743                   ; 71                    ; 533                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;                                ;
;     -- 4 input functions                    ; 1290                  ; 53                    ; 423                            ; 0                              ;
;     -- 3 input functions                    ; 674                   ; 37                    ; 180                            ; 0                              ;
;     -- <=2 input functions                  ; 561                   ; 37                    ; 115                            ; 0                              ;
;     -- Register only                        ; 855                   ; 19                    ; 725                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;                                ;
;     -- normal mode                          ; 1988                  ; 119                   ; 645                            ; 0                              ;
;     -- arithmetic mode                      ; 537                   ; 8                     ; 73                             ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total registers                             ; 1598                  ; 90                    ; 1258                           ; 0                              ;
;     -- Dedicated logic registers            ; 1598 / 22320 ( 7 % )  ; 90 / 22320 ( < 1 % )  ; 1258 / 22320 ( 6 % )           ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total LABs:  partially or completely used   ; 250 / 1395 ( 18 % )   ; 12 / 1395 ( < 1 % )   ; 128 / 1395 ( 9 % )             ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ; 0                              ;
; I/O pins                                    ; 154                   ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 5146                  ; 0                     ; 20224                          ; 0                              ;
; Total RAM block bits                        ; 110592                ; 0                     ; 27648                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 12 / 66 ( 18 % )      ; 0 / 66 ( 0 % )        ; 3 / 66 ( 4 % )                 ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 9 / 24 ( 37 % )       ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 3 / 24 ( 12 % )                ;
;                                             ;                       ;                       ;                                ;                                ;
; Connections                                 ;                       ;                       ;                                ;                                ;
;     -- Input Connections                    ; 1686                  ; 133                   ; 1591                           ; 2                              ;
;     -- Registered Input Connections         ; 1583                  ; 100                   ; 1345                           ; 0                              ;
;     -- Output Connections                   ; 1648                  ; 142                   ; 34                             ; 1588                           ;
;     -- Registered Output Connections        ; 104                   ; 142                   ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;                                ;
;     -- Total Connections                    ; 16908                 ; 842                   ; 6835                           ; 1594                           ;
;     -- Registered Connections               ; 7591                  ; 599                   ; 3651                           ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; External Connections                        ;                       ;                       ;                                ;                                ;
;     -- Top                                  ; 194                   ; 122                   ; 1428                           ; 1590                           ;
;     -- sld_hub:auto_hub                     ; 122                   ; 20                    ; 133                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1428                  ; 133                   ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 1590                  ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;                                ;
;     -- Input Ports                          ; 21                    ; 45                    ; 306                            ; 2                              ;
;     -- Output Ports                         ; 70                    ; 62                    ; 173                            ; 3                              ;
;     -- Bidir Ports                          ; 97                    ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                     ; 68                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 29                    ; 159                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                     ; 29                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 28                    ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 15                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 25                    ; 83                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 30                    ; 97                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 29                    ; 161                            ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; pADC_SDAT     ; A9    ; 7        ; 25           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; pClk50M       ; R8    ; 3        ; 27           ; 0            ; 21           ; 669                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ; no        ;
; pEPCS_DATA0   ; H2    ; 1        ; 0            ; 22           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; pGPIO0_IN[0]  ; A8    ; 8        ; 25           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; pGPIO0_IN[1]  ; B8    ; 8        ; 25           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; pGPIO1_IN[0]  ; T9    ; 4        ; 27           ; 0            ; 0            ; 24                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; pGPIO1_IN[1]  ; R9    ; 4        ; 27           ; 0            ; 7            ; 1211                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; pGPIO_2_IN[0] ; E15   ; 6        ; 53           ; 17           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; pGPIO_2_IN[1] ; E16   ; 6        ; 53           ; 17           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; pGPIO_2_IN[2] ; M16   ; 5        ; 53           ; 17           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; pG_SENSOR_INT ; M2    ; 2        ; 0            ; 16           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; pI2C_SDAT     ; F1    ; 1        ; 0            ; 23           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; pKEY[0]       ; J15   ; 5        ; 53           ; 14           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; pKEY[1]       ; E1    ; 1        ; 0            ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; pSW[0]        ; M1    ; 2        ; 0            ; 16           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; pSW[1]        ; T8    ; 3        ; 27           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; pSW[2]        ; B9    ; 7        ; 25           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; pSW[3]        ; M15   ; 5        ; 53           ; 17           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; pADC_CS_N      ; A10   ; 7        ; 34           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pADC_SADDR     ; B10   ; 7        ; 34           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pADC_SCLK      ; B14   ; 7        ; 45           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_ADDR[0]  ; P2    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_ADDR[10] ; N2    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_ADDR[11] ; N1    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_ADDR[12] ; L4    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_ADDR[1]  ; N5    ; 3        ; 5            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_ADDR[2]  ; N6    ; 3        ; 5            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_ADDR[3]  ; M8    ; 3        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_ADDR[4]  ; P8    ; 3        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_ADDR[5]  ; T7    ; 3        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_ADDR[6]  ; N8    ; 3        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_ADDR[7]  ; T6    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_ADDR[8]  ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_ADDR[9]  ; P1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_BA[0]    ; M7    ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_BA[1]    ; M6    ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_CAS_N    ; L1    ; 2        ; 0            ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_CKE      ; L7    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_CLK      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_CS_N     ; P6    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_DQM[0]   ; R6    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_DQM[1]   ; T5    ; 3        ; 14           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_RAS_N    ; L2    ; 2        ; 0            ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pDRAM_WE_N     ; C2    ; 1        ; 0            ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pEPCS_ASDO     ; C1    ; 1        ; 0            ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pEPCS_DCLK     ; H1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pEPCS_NCSO     ; D2    ; 1        ; 0            ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pG_SENSOR_CS_N ; G5    ; 1        ; 0            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pI2C_SCLK      ; F2    ; 1        ; 0            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pLED[0]        ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pLED[1]        ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pLED[2]        ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pLED[3]        ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pLED[4]        ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pLED[5]        ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pLED[6]        ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pLED[7]        ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group    ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------+
; pDRAM_DQ[0]  ; G2    ; 1        ; 0            ; 23           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pDRAM_DQ[10] ; T3    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pDRAM_DQ[11] ; R3    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pDRAM_DQ[12] ; R5    ; 3        ; 14           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pDRAM_DQ[13] ; P3    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pDRAM_DQ[14] ; N3    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pDRAM_DQ[15] ; K1    ; 2        ; 0            ; 12           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pDRAM_DQ[1]  ; G1    ; 1        ; 0            ; 23           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pDRAM_DQ[2]  ; L8    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pDRAM_DQ[3]  ; K5    ; 2        ; 0            ; 7            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pDRAM_DQ[4]  ; K2    ; 2        ; 0            ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pDRAM_DQ[5]  ; J2    ; 2        ; 0            ; 15           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pDRAM_DQ[6]  ; J1    ; 2        ; 0            ; 15           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pDRAM_DQ[7]  ; R7    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pDRAM_DQ[8]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pDRAM_DQ[9]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[0]    ; D3    ; 8        ; 1            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[10]   ; B6    ; 8        ; 16           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[11]   ; A6    ; 8        ; 16           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[12]   ; B7    ; 8        ; 18           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[13]   ; D6    ; 8        ; 9            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[14]   ; A7    ; 8        ; 20           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[15]   ; C6    ; 8        ; 18           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[16]   ; C8    ; 8        ; 23           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[17]   ; E6    ; 8        ; 14           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[18]   ; E7    ; 8        ; 16           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[19]   ; D8    ; 8        ; 23           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[1]    ; C3    ; 8        ; 1            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[20]   ; E8    ; 8        ; 20           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[21]   ; F8    ; 8        ; 20           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[22]   ; F9    ; 7        ; 34           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[23]   ; E9    ; 7        ; 29           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[24]   ; C9    ; 7        ; 31           ; 34           ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[25]   ; D9    ; 7        ; 31           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[26]   ; E11   ; 7        ; 45           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[27]   ; E10   ; 7        ; 45           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; o_dtack                ;
; pGPIO0[28]   ; C11   ; 7        ; 38           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[29]   ; B11   ; 7        ; 40           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[2]    ; A2    ; 8        ; 7            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[30]   ; A12   ; 7        ; 43           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[31]   ; D11   ; 7        ; 51           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[32]   ; D12   ; 7        ; 51           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[33]   ; B12   ; 7        ; 43           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[3]    ; A3    ; 8        ; 7            ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[4]    ; B3    ; 8        ; 3            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[5]    ; B4    ; 8        ; 7            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[6]    ; A4    ; 8        ; 9            ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[7]    ; B5    ; 8        ; 11           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[8]    ; A5    ; 8        ; 14           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO0[9]    ; D5    ; 8        ; 5            ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO1[0]    ; F13   ; 6        ; 53           ; 21           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO1[10]   ; P11   ; 4        ; 38           ; 0            ; 0            ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; bus_mode~15 (inverted) ;
; pGPIO1[11]   ; R10   ; 4        ; 34           ; 0            ; 21           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; bus_mode~15 (inverted) ;
; pGPIO1[12]   ; N12   ; 4        ; 47           ; 0            ; 21           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; bus_mode~15 (inverted) ;
; pGPIO1[13]   ; P9    ; 4        ; 38           ; 0            ; 7            ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; bus_mode~15 (inverted) ;
; pGPIO1[14]   ; N9    ; 4        ; 29           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; bus_mode~15 (inverted) ;
; pGPIO1[15]   ; N11   ; 4        ; 43           ; 0            ; 14           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; bus_mode~15 (inverted) ;
; pGPIO1[16]   ; L16   ; 5        ; 53           ; 11           ; 7            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; bus_mode~15 (inverted) ;
; pGPIO1[17]   ; K16   ; 5        ; 53           ; 12           ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; bus_mode~15 (inverted) ;
; pGPIO1[18]   ; R16   ; 5        ; 53           ; 8            ; 21           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; bus_mode~15 (inverted) ;
; pGPIO1[19]   ; L15   ; 5        ; 53           ; 11           ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; bus_mode~15 (inverted) ;
; pGPIO1[1]    ; T15   ; 4        ; 45           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO1[20]   ; P15   ; 5        ; 53           ; 6            ; 14           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; bus_mode~15 (inverted) ;
; pGPIO1[21]   ; P16   ; 5        ; 53           ; 7            ; 7            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; bus_mode~15 (inverted) ;
; pGPIO1[22]   ; R14   ; 4        ; 49           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO1[23]   ; N16   ; 5        ; 53           ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO1[24]   ; N15   ; 5        ; 53           ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO1[25]   ; P14   ; 4        ; 49           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO1[26]   ; L14   ; 5        ; 53           ; 9            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO1[27]   ; N14   ; 5        ; 53           ; 6            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO1[28]   ; M10   ; 4        ; 43           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO1[29]   ; L13   ; 5        ; 53           ; 10           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO1[2]    ; T14   ; 4        ; 45           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO1[30]   ; J16   ; 5        ; 53           ; 14           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO1[31]   ; K15   ; 5        ; 53           ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO1[32]   ; J13   ; 5        ; 53           ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                      ;
; pGPIO1[33]   ; J14   ; 5        ; 53           ; 15           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO1[3]    ; T13   ; 4        ; 40           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO1[4]    ; R13   ; 4        ; 40           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO1[5]    ; T12   ; 4        ; 36           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO1[6]    ; R12   ; 4        ; 36           ; 0            ; 14           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; bus_mode~15 (inverted) ;
; pGPIO1[7]    ; T11   ; 4        ; 36           ; 0            ; 21           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; bus_mode~15 (inverted) ;
; pGPIO1[8]    ; T10   ; 4        ; 34           ; 0            ; 14           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; bus_mode~15 (inverted) ;
; pGPIO1[9]    ; R11   ; 4        ; 34           ; 0            ; 0            ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; bus_mode~15 (inverted) ;
; pGPIO_2[0]   ; A14   ; 7        ; 47           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO_2[10]  ; F14   ; 6        ; 53           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO_2[11]  ; G16   ; 6        ; 53           ; 20           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO_2[12]  ; G15   ; 6        ; 53           ; 20           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO_2[1]   ; B16   ; 6        ; 53           ; 22           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO_2[2]   ; C14   ; 7        ; 51           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO_2[3]   ; C16   ; 6        ; 53           ; 30           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO_2[4]   ; C15   ; 6        ; 53           ; 30           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO_2[5]   ; D16   ; 6        ; 53           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO_2[6]   ; D15   ; 6        ; 53           ; 26           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO_2[7]   ; D14   ; 7        ; 51           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO_2[8]   ; F15   ; 6        ; 53           ; 22           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
; pGPIO_2[9]   ; F16   ; 6        ; 53           ; 21           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                      ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As            ; User Signal Name    ; Pin Type                  ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                  ; Use as regular IO      ; pEPCS_ASDO          ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; Use as regular IO      ; pEPCS_NCSO          ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                      ; -                   ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; Use as regular IO      ; pEPCS_DCLK          ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; Use as regular IO      ; pEPCS_DATA0         ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                      ; -                   ; Dedicated Programming Pin ;
; H4       ; TDI                                      ; -                      ; altera_reserved_tdi ; JTAG Pin                  ;
; H3       ; TCK                                      ; -                      ; altera_reserved_tck ; JTAG Pin                  ;
; J5       ; TMS                                      ; -                      ; altera_reserved_tms ; JTAG Pin                  ;
; J4       ; TDO                                      ; -                      ; altera_reserved_tdo ; JTAG Pin                  ;
; J3       ; nCE                                      ; -                      ; -                   ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE                       ; Use as regular IO      ; pGPIO1[30]          ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R9p, DEV_CLRn                     ; Use as regular IO      ; pKEY[0]             ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                      ; -                   ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R5n, INIT_DONE                    ; Use as regular IO      ; pGPIO_2[11]         ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R5p, CRC_ERROR                    ; Use as regular IO      ; pGPIO_2[12]         ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R4n, nCEO                         ; Use as programming pin ; pGPIO_2[9]          ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R4p, CLKUSR                       ; Use as regular IO      ; pGPIO_2[8]          ; Dual Purpose Pin          ;
; D16      ;                                          ; Use as regular IO      ; pGPIO_2[5]          ; Dual Purpose Pin          ;
; D15      ; PADD23                                   ; Use as regular IO      ; pGPIO_2[6]          ; Dual Purpose Pin          ;
; C16      ; DIFFIO_R1n, PADD20, DQS2R/CQ3R,CDPCLK5   ; Use as regular IO      ; pGPIO_2[3]          ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                       ; Use as regular IO      ; pGPIO0[29]          ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                       ; Use as regular IO      ; pLED[0]             ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO      ; pGPIO0[22]          ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T16n, PADD5                       ; Use as regular IO      ; pADC_CS_N           ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T16p, PADD6                       ; Use as regular IO      ; pADC_SADDR          ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                       ; Use as regular IO      ; pGPIO0[24]          ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                       ; Use as regular IO      ; pGPIO0[25]          ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO      ; pGPIO0[23]          ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO      ; pGPIO0[16]          ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2                       ; Use as regular IO      ; pGPIO0[20]          ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                       ; Use as regular IO      ; pGPIO0[21]          ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                       ; Use as regular IO      ; pGPIO0[14]          ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4                        ; Use as regular IO      ; pGPIO0[12]          ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO      ; pGPIO0[11]          ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T7p, DATA13                       ; Use as regular IO      ; pGPIO0[10]          ; Dual Purpose Pin          ;
; E7       ; DATA5                                    ; Use as regular IO      ; pGPIO0[18]          ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6                        ; Use as regular IO      ; pGPIO0[17]          ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7                        ; Use as regular IO      ; pGPIO0[8]           ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                        ; Use as regular IO      ; pGPIO0[7]           ; Dual Purpose Pin          ;
; D6       ; DIFFIO_T4n, DATA9                        ; Use as regular IO      ; pGPIO0[13]          ; Dual Purpose Pin          ;
; A4       ; DIFFIO_T3n, DATA10                       ; Use as regular IO      ; pGPIO0[6]           ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11                       ; Use as regular IO      ; pGPIO0[5]           ; Dual Purpose Pin          ;
; B3       ; DATA12, DQS1T/CQ1T#,CDPCLK7              ; Use as regular IO      ; pGPIO0[4]           ; Dual Purpose Pin          ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 14 / 14 ( 100 % ) ; 3.3V          ; --           ;
; 2        ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ;
; 3        ; 25 / 25 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 20 / 20 ( 100 % ) ; 3.3V          ; --           ;
; 5        ; 18 / 18 ( 100 % ) ; 3.3V          ; --           ;
; 6        ; 13 / 13 ( 100 % ) ; 3.3V          ; --           ;
; 7        ; 24 / 24 ( 100 % ) ; 3.3V          ; --           ;
; 8        ; 24 / 24 ( 100 % ) ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                  ;
+----------+------------+----------+---------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage      ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; pGPIO0[2]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 239        ; 8        ; pGPIO0[3]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 236        ; 8        ; pGPIO0[6]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 232        ; 8        ; pGPIO0[8]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 225        ; 8        ; pGPIO0[11]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 220        ; 8        ; pGPIO0[14]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 211        ; 8        ; pGPIO0_IN[0]        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 209        ; 7        ; pADC_SDAT           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 198        ; 7        ; pADC_CS_N           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 188        ; 7        ; pLED[3]             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; pGPIO0[30]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 179        ; 7        ; pLED[1]             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; pGPIO_2[0]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 191        ; 7        ; pLED[0]             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; pLED[6]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; pGPIO0[4]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 237        ; 8        ; pGPIO0[5]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 233        ; 8        ; pGPIO0[7]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 226        ; 8        ; pGPIO0[10]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 221        ; 8        ; pGPIO0[12]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 212        ; 8        ; pGPIO0_IN[1]        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 210        ; 7        ; pSW[2]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 199        ; 7        ; pADC_SADDR          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 189        ; 7        ; pGPIO0[29]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 187        ; 7        ; pGPIO0[33]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 180        ; 7        ; pLED[2]             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; pADC_SCLK           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; pGPIO_2[1]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 7          ; 1        ; pEPCS_ASDO          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; C2       ; 6          ; 1        ; pDRAM_WE_N          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 245        ; 8        ; pGPIO0[1]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; pGPIO0[15]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; pGPIO0[16]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 200        ; 7        ; pGPIO0[24]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; pGPIO0[28]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; pGPIO_2[2]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 174        ; 6        ; pGPIO_2[4]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 173        ; 6        ; pGPIO_2[3]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 10         ; 1        ; pLED[4]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; pEPCS_NCSO          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; D3       ; 246        ; 8        ; pGPIO0[0]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; pGPIO0[9]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 234        ; 8        ; pGPIO0[13]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; pGPIO0[19]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 201        ; 7        ; pGPIO0[25]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; pGPIO0[31]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 178        ; 7        ; pGPIO0[32]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; pGPIO_2[7]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 170        ; 6        ; pGPIO_2[6]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 169        ; 6        ; pGPIO_2[5]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 26         ; 1        ; pKEY[1]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; pGPIO0[17]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 227        ; 8        ; pGPIO0[18]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 218        ; 8        ; pGPIO0[20]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 205        ; 7        ; pGPIO0[23]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 184        ; 7        ; pGPIO0[27]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 183        ; 7        ; pGPIO0[26]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; pGPIO_2_IN[0]       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 150        ; 6        ; pGPIO_2_IN[1]       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 14         ; 1        ; pI2C_SDAT           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 13         ; 1        ; pI2C_SCLK           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 8          ; 1        ; pLED[5]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; pGPIO0[21]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 197        ; 7        ; pGPIO0[22]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; pGPIO1[0]           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 167        ; 6        ; pGPIO_2[10]         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 163        ; 6        ; pGPIO_2[8]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 162        ; 6        ; pGPIO_2[9]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 16         ; 1        ; pDRAM_DQ[1]         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 15         ; 1        ; pDRAM_DQ[0]         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; pG_SENSOR_CS_N      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; pGPIO_2[12]         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 159        ; 6        ; pGPIO_2[11]         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 17         ; 1        ; pEPCS_DCLK          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; H2       ; 18         ; 1        ; pEPCS_DATA0         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; pDRAM_DQ[6]         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 29         ; 2        ; pDRAM_DQ[5]         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; pGPIO1[32]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 144        ; 5        ; pGPIO1[33]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 143        ; 5        ; pKEY[0]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; pGPIO1[30]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 37         ; 2        ; pDRAM_DQ[15]        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 36         ; 2        ; pDRAM_DQ[4]         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; pDRAM_DQ[3]         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; pGPIO1[31]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 140        ; 5        ; pGPIO1[17]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 39         ; 2        ; pDRAM_CAS_N         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 38         ; 2        ; pDRAM_RAS_N         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 40         ; 2        ; pLED[7]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; pDRAM_ADDR[12]      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; pDRAM_CKE           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 79         ; 3        ; pDRAM_DQ[2]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; pGPIO1[29]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 134        ; 5        ; pGPIO1[26]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 138        ; 5        ; pGPIO1[19]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 137        ; 5        ; pGPIO1[16]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 28         ; 2        ; pSW[0]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 27         ; 2        ; pG_SENSOR_INT       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; pDRAM_BA[1]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; pDRAM_BA[0]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; pDRAM_ADDR[3]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; pGPIO1[28]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; pSW[3]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 148        ; 5        ; pGPIO_2_IN[2]       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 44         ; 2        ; pDRAM_ADDR[11]      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; pDRAM_ADDR[10]      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 52         ; 3        ; pDRAM_DQ[14]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; pDRAM_ADDR[1]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; pDRAM_ADDR[2]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; pDRAM_ADDR[6]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 93         ; 4        ; pGPIO1[14]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; pGPIO1[15]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 117        ; 4        ; pGPIO1[12]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; pGPIO1[27]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 133        ; 5        ; pGPIO1[24]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 132        ; 5        ; pGPIO1[23]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 51         ; 2        ; pDRAM_ADDR[9]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; pDRAM_ADDR[0]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; pDRAM_DQ[13]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; pDRAM_CS_N          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; pDRAM_ADDR[4]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; pGPIO1[13]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; pGPIO1[10]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; pGPIO1[25]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 127        ; 5        ; pGPIO1[20]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 128        ; 5        ; pGPIO1[21]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 49         ; 2        ; pDRAM_ADDR[8]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; pDRAM_DQ[11]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 60         ; 3        ; pDRAM_CLK           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; pDRAM_DQ[12]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; pDRAM_DQM[0]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; pDRAM_DQ[7]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; pClk50M             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R9       ; 88         ; 4        ; pGPIO1_IN[1]        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 96         ; 4        ; pGPIO1[11]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 98         ; 4        ; pGPIO1[9]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 100        ; 4        ; pGPIO1[6]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 107        ; 4        ; pGPIO1[4]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 120        ; 4        ; pGPIO1[22]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; pGPIO1[18]          ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; pDRAM_DQ[9]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 55         ; 3        ; pDRAM_DQ[10]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 61         ; 3        ; pDRAM_DQ[8]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; pDRAM_DQM[1]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; pDRAM_ADDR[7]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; pDRAM_ADDR[5]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; pSW[1]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 89         ; 4        ; pGPIO1_IN[0]        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 97         ; 4        ; pGPIO1[8]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 99         ; 4        ; pGPIO1[7]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 101        ; 4        ; pGPIO1[5]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 108        ; 4        ; pGPIO1[3]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 115        ; 4        ; pGPIO1[2]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 116        ; 4        ; pGPIO1[1]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------+
; Name                          ; mainpll:mainpll_inst|altpll:altpll_component|mainpll_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------+
; SDC pin name                  ; mainpll_inst|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                          ;
; Compensate clock              ; clock0                                                                          ;
; Compensated input/output pins ; --                                                                              ;
; Switchover type               ; --                                                                              ;
; Input frequency 0             ; 50.0 MHz                                                                        ;
; Input frequency 1             ; --                                                                              ;
; Nominal PFD frequency         ; 50.0 MHz                                                                        ;
; Nominal VCO frequency         ; 800.0 MHz                                                                       ;
; VCO post scale K counter      ; --                                                                              ;
; VCO frequency control         ; Auto                                                                            ;
; VCO phase shift step          ; 156 ps                                                                          ;
; VCO multiply                  ; --                                                                              ;
; VCO divide                    ; --                                                                              ;
; Freq min lock                 ; 37.52 MHz                                                                       ;
; Freq max lock                 ; 81.27 MHz                                                                       ;
; M VCO Tap                     ; 0                                                                               ;
; M Initial                     ; 1                                                                               ;
; M value                       ; 16                                                                              ;
; N value                       ; 1                                                                               ;
; Charge pump current           ; setting 1                                                                       ;
; Loop filter resistance        ; setting 27                                                                      ;
; Loop filter capacitance       ; setting 0                                                                       ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                            ;
; Bandwidth type                ; Medium                                                                          ;
; Real time reconfigurable      ; Off                                                                             ;
; Scan chain MIF file           ; --                                                                              ;
; Preserve PLL counter order    ; Off                                                                             ;
; PLL location                  ; PLL_1                                                                           ;
; Inclk0 signal                 ; pClk50M                                                                         ;
; Inclk1 signal                 ; --                                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                                   ;
; Inclk1 signal type            ; --                                                                              ;
+-------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------------+
; mainpll:mainpll_inst|altpll:altpll_component|mainpll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)    ; 1.41 (156 ps)    ; 50/50      ; C0      ; 32            ; 16/16 Even   ; --            ; 1       ; 0       ; mainpll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; mainpll:mainpll_inst|altpll:altpll_component|mainpll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 16   ; 25  ; 32.0 MHz         ; 0 (0 ps)    ; 1.80 (156 ps)    ; 50/50      ; C1      ; 25            ; 13/12 Odd    ; --            ; 1       ; 0       ; mainpll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; mainpll:mainpll_inst|altpll:altpll_component|mainpll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 2    ; 25  ; 4.0 MHz          ; 0 (0 ps)    ; 0.23 (156 ps)    ; 50/50      ; C2      ; 200           ; 100/100 Even ; --            ; 1       ; 0       ; mainpll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------------+


+----------------------------------------------+
; I/O Assignment Warnings                      ;
+----------------+-----------------------------+
; Pin Name       ; Reason                      ;
+----------------+-----------------------------+
; pLED[0]        ; Missing drive strength      ;
; pLED[1]        ; Missing drive strength      ;
; pLED[2]        ; Missing drive strength      ;
; pLED[3]        ; Missing drive strength      ;
; pLED[4]        ; Missing drive strength      ;
; pLED[5]        ; Missing drive strength      ;
; pLED[6]        ; Missing drive strength      ;
; pLED[7]        ; Missing drive strength      ;
; pDRAM_ADDR[0]  ; Missing drive strength      ;
; pDRAM_ADDR[1]  ; Missing drive strength      ;
; pDRAM_ADDR[2]  ; Missing drive strength      ;
; pDRAM_ADDR[3]  ; Missing drive strength      ;
; pDRAM_ADDR[4]  ; Missing drive strength      ;
; pDRAM_ADDR[5]  ; Missing drive strength      ;
; pDRAM_ADDR[6]  ; Missing drive strength      ;
; pDRAM_ADDR[7]  ; Missing drive strength      ;
; pDRAM_ADDR[8]  ; Missing drive strength      ;
; pDRAM_ADDR[9]  ; Missing drive strength      ;
; pDRAM_ADDR[10] ; Missing drive strength      ;
; pDRAM_ADDR[11] ; Missing drive strength      ;
; pDRAM_ADDR[12] ; Missing drive strength      ;
; pDRAM_BA[0]    ; Missing drive strength      ;
; pDRAM_BA[1]    ; Missing drive strength      ;
; pDRAM_CAS_N    ; Missing drive strength      ;
; pDRAM_CKE      ; Missing drive strength      ;
; pDRAM_CLK      ; Missing drive strength      ;
; pDRAM_CS_N     ; Missing drive strength      ;
; pDRAM_DQM[0]   ; Missing drive strength      ;
; pDRAM_DQM[1]   ; Missing drive strength      ;
; pDRAM_RAS_N    ; Missing drive strength      ;
; pDRAM_WE_N     ; Missing drive strength      ;
; pEPCS_ASDO     ; Missing drive strength      ;
; pEPCS_DCLK     ; Missing drive strength      ;
; pEPCS_NCSO     ; Missing drive strength      ;
; pG_SENSOR_CS_N ; Missing drive strength      ;
; pI2C_SCLK      ; Missing drive strength      ;
; pADC_CS_N      ; Missing drive strength      ;
; pADC_SADDR     ; Missing drive strength      ;
; pADC_SCLK      ; Missing drive strength      ;
; pDRAM_DQ[0]    ; Missing drive strength      ;
; pDRAM_DQ[1]    ; Missing drive strength      ;
; pDRAM_DQ[2]    ; Missing drive strength      ;
; pDRAM_DQ[3]    ; Missing drive strength      ;
; pDRAM_DQ[4]    ; Missing drive strength      ;
; pDRAM_DQ[5]    ; Missing drive strength      ;
; pDRAM_DQ[6]    ; Missing drive strength      ;
; pDRAM_DQ[7]    ; Missing drive strength      ;
; pDRAM_DQ[8]    ; Missing drive strength      ;
; pDRAM_DQ[9]    ; Missing drive strength      ;
; pDRAM_DQ[10]   ; Missing drive strength      ;
; pDRAM_DQ[11]   ; Missing drive strength      ;
; pDRAM_DQ[12]   ; Missing drive strength      ;
; pDRAM_DQ[13]   ; Missing drive strength      ;
; pDRAM_DQ[14]   ; Missing drive strength      ;
; pDRAM_DQ[15]   ; Missing drive strength      ;
; pGPIO_2[0]     ; Missing drive strength      ;
; pGPIO_2[1]     ; Missing drive strength      ;
; pGPIO_2[2]     ; Missing drive strength      ;
; pGPIO_2[3]     ; Missing drive strength      ;
; pGPIO_2[4]     ; Missing drive strength      ;
; pGPIO_2[5]     ; Missing drive strength      ;
; pGPIO_2[6]     ; Missing drive strength      ;
; pGPIO_2[7]     ; Missing drive strength      ;
; pGPIO_2[8]     ; Missing drive strength      ;
; pGPIO_2[9]     ; Missing drive strength      ;
; pGPIO_2[10]    ; Missing drive strength      ;
; pGPIO_2[11]    ; Missing drive strength      ;
; pGPIO_2[12]    ; Missing drive strength      ;
; pGPIO0[0]      ; Missing drive strength      ;
; pGPIO0[1]      ; Missing drive strength      ;
; pGPIO0[2]      ; Missing drive strength      ;
; pGPIO0[3]      ; Missing drive strength      ;
; pGPIO0[4]      ; Missing drive strength      ;
; pGPIO0[5]      ; Missing drive strength      ;
; pGPIO0[6]      ; Missing drive strength      ;
; pGPIO0[7]      ; Missing drive strength      ;
; pGPIO0[8]      ; Missing drive strength      ;
; pGPIO0[9]      ; Missing drive strength      ;
; pGPIO0[10]     ; Missing drive strength      ;
; pGPIO0[11]     ; Missing drive strength      ;
; pGPIO0[16]     ; Missing drive strength      ;
; pGPIO0[20]     ; Missing drive strength      ;
; pGPIO0[22]     ; Missing drive strength      ;
; pGPIO0[23]     ; Missing drive strength      ;
; pGPIO0[25]     ; Missing drive strength      ;
; pGPIO0[26]     ; Missing drive strength      ;
; pGPIO0[28]     ; Missing drive strength      ;
; pGPIO0[29]     ; Missing drive strength      ;
; pGPIO0[30]     ; Missing drive strength      ;
; pGPIO0[31]     ; Missing drive strength      ;
; pGPIO0[32]     ; Missing drive strength      ;
; pGPIO0[33]     ; Missing drive strength      ;
; pGPIO1[0]      ; Missing drive strength      ;
; pGPIO1[1]      ; Missing drive strength      ;
; pGPIO1[2]      ; Missing drive strength      ;
; pGPIO1[3]      ; Missing drive strength      ;
; pGPIO1[4]      ; Missing drive strength      ;
; pGPIO1[5]      ; Missing drive strength      ;
; pGPIO1[22]     ; Missing drive strength      ;
; pGPIO1[23]     ; Missing drive strength      ;
; pGPIO1[24]     ; Missing drive strength      ;
; pGPIO1[25]     ; Missing drive strength      ;
; pGPIO1[26]     ; Missing drive strength      ;
; pGPIO1[27]     ; Missing drive strength      ;
; pGPIO1[28]     ; Missing drive strength      ;
; pGPIO1[29]     ; Missing drive strength      ;
; pGPIO1[30]     ; Missing drive strength      ;
; pGPIO1[31]     ; Missing drive strength      ;
; pGPIO1[32]     ; Missing drive strength      ;
; pGPIO1[33]     ; Missing drive strength      ;
; pGPIO0[12]     ; Missing drive strength      ;
; pGPIO0[13]     ; Missing drive strength      ;
; pGPIO0[14]     ; Missing drive strength      ;
; pGPIO0[15]     ; Missing drive strength      ;
; pGPIO0[17]     ; Missing drive strength      ;
; pGPIO0[18]     ; Missing drive strength      ;
; pGPIO0[19]     ; Missing drive strength      ;
; pGPIO0[21]     ; Missing drive strength      ;
; pGPIO0[24]     ; Missing drive strength      ;
; pGPIO0[27]     ; Missing drive strength      ;
; pGPIO1[6]      ; Missing drive strength      ;
; pGPIO1[7]      ; Missing drive strength      ;
; pGPIO1[8]      ; Missing drive strength      ;
; pGPIO1[9]      ; Missing drive strength      ;
; pGPIO1[10]     ; Missing drive strength      ;
; pGPIO1[11]     ; Missing drive strength      ;
; pGPIO1[12]     ; Missing drive strength      ;
; pGPIO1[13]     ; Missing drive strength      ;
; pGPIO1[14]     ; Missing drive strength      ;
; pGPIO1[15]     ; Missing drive strength      ;
; pGPIO1[16]     ; Missing drive strength      ;
; pGPIO1[17]     ; Missing drive strength      ;
; pGPIO1[18]     ; Missing drive strength      ;
; pGPIO1[19]     ; Missing drive strength      ;
; pGPIO1[20]     ; Missing drive strength      ;
; pGPIO1[21]     ; Missing drive strength      ;
; pGPIO1[32]     ; Missing location assignment ;
; pClk50M        ; Missing location assignment ;
+----------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                     ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; |X68KeplerX                                                                                                                             ; 4969 (165)  ; 2946 (124)                ; 0 (0)         ; 25370       ; 15   ; 0            ; 0       ; 0         ; 154  ; 0            ; 2023 (41)    ; 1599 (34)         ; 1347 (90)        ; |X68KeplerX                                                                                                                                                                                                                                                                                                                                                                                          ; X68KeplerX                                      ; work         ;
;    |OPM_JT51:OPM|                                                                                                                       ; 3122 (41)   ; 1383 (32)                 ; 0 (0)         ; 5146        ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1739 (9)     ; 787 (15)          ; 596 (15)         ; |X68KeplerX|OPM_JT51:OPM                                                                                                                                                                                                                                                                                                                                                                             ; OPM_JT51                                        ; work         ;
;       |jt51:jt51_u0|                                                                                                                    ; 3083 (2)    ; 1351 (0)                  ; 0 (0)         ; 5146        ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1730 (2)     ; 772 (0)           ; 581 (0)          ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0                                                                                                                                                                                                                                                                                                                                                                ; jt51                                            ; work         ;
;          |jt51_acc:u_acc|                                                                                                               ; 184 (171)   ; 74 (67)                   ; 0 (0)         ; 576         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (102)    ; 2 (2)             ; 74 (67)          ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_acc:u_acc                                                                                                                                                                                                                                                                                                                                                 ; jt51_acc                                        ; work         ;
;             |jt51_sh:u_acc|                                                                                                             ; 13 (0)      ; 7 (0)                     ; 0 (0)         ; 576         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 7 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_acc:u_acc|jt51_sh:u_acc                                                                                                                                                                                                                                                                                                                                   ; jt51_sh                                         ; work         ;
;                |altshift_taps:bits_rtl_0|                                                                                               ; 13 (0)      ; 7 (0)                     ; 0 (0)         ; 576         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 7 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0                                                                                                                                                                                                                                                                                                          ; altshift_taps                                   ; work         ;
;                   |shift_taps_86n:auto_generated|                                                                                       ; 13 (0)      ; 7 (1)                     ; 0 (0)         ; 576         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 7 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_86n:auto_generated                                                                                                                                                                                                                                                                            ; shift_taps_86n                                  ; work         ;
;                      |altsyncram_o2b1:altsyncram2|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 576         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_86n:auto_generated|altsyncram_o2b1:altsyncram2                                                                                                                                                                                                                                                ; altsyncram_o2b1                                 ; work         ;
;                      |cntr_09h:cntr3|                                                                                                   ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_86n:auto_generated|cntr_09h:cntr3                                                                                                                                                                                                                                                             ; cntr_09h                                        ; work         ;
;                      |cntr_apf:cntr1|                                                                                                   ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_86n:auto_generated|cntr_apf:cntr1                                                                                                                                                                                                                                                             ; cntr_apf                                        ; work         ;
;          |jt51_eg:u_eg|                                                                                                                 ; 724 (352)   ; 454 (78)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 250 (250)    ; 352 (7)           ; 122 (109)        ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_eg:u_eg                                                                                                                                                                                                                                                                                                                                                   ; jt51_eg                                         ; work         ;
;             |jt51_sh:u_aroffsh|                                                                                                         ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_eg:u_eg|jt51_sh:u_aroffsh                                                                                                                                                                                                                                                                                                                                 ; jt51_sh                                         ; work         ;
;             |jt51_sh:u_eg1sh|                                                                                                           ; 270 (270)   ; 270 (270)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 253 (253)         ; 17 (17)          ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_eg:u_eg|jt51_sh:u_eg1sh                                                                                                                                                                                                                                                                                                                                   ; jt51_sh                                         ; work         ;
;             |jt51_sh:u_eg2sh|                                                                                                           ; 40 (40)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 9 (9)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_eg:u_eg|jt51_sh:u_eg2sh                                                                                                                                                                                                                                                                                                                                   ; jt51_sh                                         ; work         ;
;             |jt51_sh:u_statesh|                                                                                                         ; 62 (62)     ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 58 (58)           ; 4 (4)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_eg:u_eg|jt51_sh:u_statesh                                                                                                                                                                                                                                                                                                                                 ; jt51_sh                                         ; work         ;
;          |jt51_lfo:u_lfo|                                                                                                               ; 144 (144)   ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (44)      ; 28 (28)           ; 72 (72)          ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_lfo:u_lfo                                                                                                                                                                                                                                                                                                                                                 ; jt51_lfo                                        ; work         ;
;          |jt51_mmr:u_mmr|                                                                                                               ; 590 (93)    ; 465 (78)                  ; 0 (0)         ; 1316        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (14)     ; 354 (21)          ; 114 (46)         ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr                                                                                                                                                                                                                                                                                                                                                 ; jt51_mmr                                        ; work         ;
;             |jt51_reg:u_reg|                                                                                                            ; 509 (44)    ; 387 (8)                   ; 0 (0)         ; 1316        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (30)     ; 333 (0)           ; 68 (14)          ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg                                                                                                                                                                                                                                                                                                                                  ; jt51_reg                                        ; work         ;
;                |jt51_csr_ch:u_csr_ch|                                                                                                   ; 26 (26)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 5 (5)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch                                                                                                                                                                                                                                                                                                             ; jt51_csr_ch                                     ; work         ;
;                |jt51_csr_op:u_csr_op|                                                                                                   ; 424 (31)    ; 378 (0)                   ; 0 (0)         ; 1316        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (27)      ; 333 (0)           ; 48 (15)          ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op                                                                                                                                                                                                                                                                                                             ; jt51_csr_op                                     ; work         ;
;                   |jt51_sh:u_reg0op|                                                                                                    ; 42 (4)      ; 26 (4)                    ; 0 (0)         ; 1316        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 4 (4)             ; 22 (0)           ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op                                                                                                                                                                                                                                                                                            ; jt51_sh                                         ; work         ;
;                      |altshift_taps:bits_rtl_0|                                                                                         ; 19 (0)      ; 11 (0)                    ; 0 (0)         ; 1200        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 11 (0)           ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0                                                                                                                                                                                                                                                                   ; altshift_taps                                   ; work         ;
;                         |shift_taps_a7n:auto_generated|                                                                                 ; 19 (0)      ; 11 (1)                    ; 0 (0)         ; 1200        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 11 (0)           ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0|shift_taps_a7n:auto_generated                                                                                                                                                                                                                                     ; shift_taps_a7n                                  ; work         ;
;                            |altsyncram_05b1:altsyncram2|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1200        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0|shift_taps_a7n:auto_generated|altsyncram_05b1:altsyncram2                                                                                                                                                                                                         ; altsyncram_05b1                                 ; work         ;
;                            |cntr_fah:cntr3|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0|shift_taps_a7n:auto_generated|cntr_fah:cntr3                                                                                                                                                                                                                      ; cntr_fah                                        ; work         ;
;                            |cntr_pqf:cntr1|                                                                                             ; 12 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (6)        ; 0 (0)             ; 5 (5)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0|shift_taps_a7n:auto_generated|cntr_pqf:cntr1                                                                                                                                                                                                                      ; cntr_pqf                                        ; work         ;
;                               |cmpr_rgc:cmpr6|                                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0|shift_taps_a7n:auto_generated|cntr_pqf:cntr1|cmpr_rgc:cmpr6                                                                                                                                                                                                       ; cmpr_rgc                                        ; work         ;
;                      |altshift_taps:bits_rtl_1|                                                                                         ; 19 (0)      ; 11 (0)                    ; 0 (0)         ; 116         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 11 (0)           ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1                                                                                                                                                                                                                                                                   ; altshift_taps                                   ; work         ;
;                         |shift_taps_p5n:auto_generated|                                                                                 ; 19 (0)      ; 11 (1)                    ; 0 (0)         ; 116         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 11 (0)           ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1|shift_taps_p5n:auto_generated                                                                                                                                                                                                                                     ; shift_taps_p5n                                  ; work         ;
;                            |altsyncram_g2b1:altsyncram2|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 116         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1|shift_taps_p5n:auto_generated|altsyncram_g2b1:altsyncram2                                                                                                                                                                                                         ; altsyncram_g2b1                                 ; work         ;
;                            |cntr_1rf:cntr1|                                                                                             ; 12 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (6)        ; 0 (0)             ; 5 (5)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1|shift_taps_p5n:auto_generated|cntr_1rf:cntr1                                                                                                                                                                                                                      ; cntr_1rf                                        ; work         ;
;                               |cmpr_rgc:cmpr6|                                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1|shift_taps_p5n:auto_generated|cntr_1rf:cntr1|cmpr_rgc:cmpr6                                                                                                                                                                                                       ; cmpr_rgc                                        ; work         ;
;                            |cntr_nah:cntr3|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1|shift_taps_p5n:auto_generated|cntr_nah:cntr3                                                                                                                                                                                                                      ; cntr_nah                                        ; work         ;
;                   |jt51_sh:u_reg1op|                                                                                                    ; 352 (352)   ; 352 (352)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 329 (329)         ; 23 (23)          ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg1op                                                                                                                                                                                                                                                                                            ; jt51_sh                                         ; work         ;
;                |jt51_kon:u_kon|                                                                                                         ; 6 (6)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon                                                                                                                                                                                                                                                                                                                   ; jt51_kon                                        ; work         ;
;                |jt51_mod:u_mod|                                                                                                         ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_mod:u_mod                                                                                                                                                                                                                                                                                                                   ; jt51_mod                                        ; work         ;
;          |jt51_noise:u_noise|                                                                                                           ; 39 (39)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 14 (14)           ; 21 (21)          ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_noise:u_noise                                                                                                                                                                                                                                                                                                                                             ; jt51_noise                                      ; work         ;
;          |jt51_op:u_op|                                                                                                                 ; 332 (305)   ; 62 (39)                   ; 0 (0)         ; 2984        ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 262 (257)    ; 2 (1)             ; 68 (49)          ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op                                                                                                                                                                                                                                                                                                                                                   ; jt51_op                                         ; work         ;
;             |jt51_exprom:u_exprom|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1440        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_exprom:u_exprom                                                                                                                                                                                                                                                                                                                              ; jt51_exprom                                     ; work         ;
;                |altsyncram:explut_rtl_0|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1440        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0                                                                                                                                                                                                                                                                                                      ; altsyncram                                      ; work         ;
;                   |altsyncram_7b81:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1440        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_7b81:auto_generated                                                                                                                                                                                                                                                                       ; altsyncram_7b81                                 ; work         ;
;             |jt51_phrom:u_phrom|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1472        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_phrom:u_phrom                                                                                                                                                                                                                                                                                                                                ; jt51_phrom                                      ; work         ;
;                |altsyncram:sinetable_rtl_0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1472        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0                                                                                                                                                                                                                                                                                                     ; altsyncram                                      ; work         ;
;                   |altsyncram_t481:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1472        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_t481:auto_generated                                                                                                                                                                                                                                                                      ; altsyncram_t481                                 ; work         ;
;             |jt51_sh:out_padding|                                                                                                       ; 25 (14)     ; 20 (14)                   ; 0 (0)         ; 72          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 1 (0)             ; 19 (14)          ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_sh:out_padding                                                                                                                                                                                                                                                                                                                               ; jt51_sh                                         ; work         ;
;                |altshift_taps:bits_rtl_0|                                                                                               ; 11 (0)      ; 6 (0)                     ; 0 (0)         ; 72          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 1 (0)             ; 5 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0                                                                                                                                                                                                                                                                                                      ; altshift_taps                                   ; work         ;
;                   |shift_taps_q5n:auto_generated|                                                                                       ; 11 (3)      ; 6 (3)                     ; 0 (0)         ; 72          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (1)        ; 1 (1)             ; 5 (1)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_q5n:auto_generated                                                                                                                                                                                                                                                                        ; shift_taps_q5n                                  ; work         ;
;                      |altsyncram_v861:altsyncram4|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 72          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_q5n:auto_generated|altsyncram_v861:altsyncram4                                                                                                                                                                                                                                            ; altsyncram_v861                                 ; work         ;
;                      |cntr_6pf:cntr1|                                                                                                   ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_q5n:auto_generated|cntr_6pf:cntr1                                                                                                                                                                                                                                                         ; cntr_6pf                                        ; work         ;
;                      |cntr_p8h:cntr5|                                                                                                   ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_q5n:auto_generated|cntr_p8h:cntr5                                                                                                                                                                                                                                                         ; cntr_p8h                                        ; work         ;
;             |jt51_sh:shsignbit|                                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_sh:shsignbit                                                                                                                                                                                                                                                                                                                                 ; jt51_sh                                         ; work         ;
;          |jt51_pg:u_pg|                                                                                                                 ; 1096 (346)  ; 171 (156)                 ; 0 (0)         ; 270         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 925 (193)    ; 20 (17)           ; 151 (130)        ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_pg:u_pg                                                                                                                                                                                                                                                                                                                                                   ; jt51_pg                                         ; work         ;
;             |jt51_phinc_rom:u_phinctable|                                                                                               ; 485 (485)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 478 (478)    ; 0 (0)             ; 7 (7)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_pg:u_pg|jt51_phinc_rom:u_phinctable                                                                                                                                                                                                                                                                                                                       ; jt51_phinc_rom                                  ; work         ;
;             |jt51_pm:u_pm|                                                                                                              ; 155 (155)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 155 (155)    ; 0 (0)             ; 0 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_pg:u_pg|jt51_pm:u_pm                                                                                                                                                                                                                                                                                                                                      ; jt51_pm                                         ; work         ;
;             |jt51_sh:u_pgrstsh|                                                                                                         ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_pg:u_pg|jt51_sh:u_pgrstsh                                                                                                                                                                                                                                                                                                                                 ; jt51_sh                                         ; work         ;
;             |jt51_sh:u_phsh|                                                                                                            ; 19 (0)      ; 11 (0)                    ; 0 (0)         ; 270         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 13 (0)           ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_pg:u_pg|jt51_sh:u_phsh                                                                                                                                                                                                                                                                                                                                    ; jt51_sh                                         ; work         ;
;                |altshift_taps:bits_rtl_0|                                                                                               ; 19 (0)      ; 11 (0)                    ; 0 (0)         ; 270         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 13 (0)           ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0                                                                                                                                                                                                                                                                                                           ; altshift_taps                                   ; work         ;
;                   |shift_taps_d7n:auto_generated|                                                                                       ; 19 (0)      ; 11 (1)                    ; 0 (0)         ; 270         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 13 (0)           ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_d7n:auto_generated                                                                                                                                                                                                                                                                             ; shift_taps_d7n                                  ; work         ;
;                      |altsyncram_65b1:altsyncram2|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 270         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_d7n:auto_generated|altsyncram_65b1:altsyncram2                                                                                                                                                                                                                                                 ; altsyncram_65b1                                 ; work         ;
;                      |cntr_lah:cntr3|                                                                                                   ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_d7n:auto_generated|cntr_lah:cntr3                                                                                                                                                                                                                                                              ; cntr_lah                                        ; work         ;
;                      |cntr_vqf:cntr1|                                                                                                   ; 12 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 0 (0)             ; 7 (7)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_d7n:auto_generated|cntr_vqf:cntr1                                                                                                                                                                                                                                                              ; cntr_vqf                                        ; work         ;
;                         |cmpr_rgc:cmpr6|                                                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_d7n:auto_generated|cntr_vqf:cntr1|cmpr_rgc:cmpr6                                                                                                                                                                                                                                               ; cmpr_rgc                                        ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (0)       ; 0 (0)             ; 1 (0)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_pg:u_pg|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                    ; lpm_mult                                        ; work         ;
;                |mult_fbt:auto_generated|                                                                                                ; 94 (94)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (93)      ; 0 (0)             ; 1 (1)            ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated                                                                                                                                                                                                                                                                                                            ; mult_fbt                                        ; work         ;
;          |jt51_timers:u_timers|                                                                                                         ; 24 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 11 (0)           ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_timers:u_timers                                                                                                                                                                                                                                                                                                                                           ; jt51_timers                                     ; work         ;
;             |jt51_timer:timer_A|                                                                                                        ; 24 (24)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 11 (11)          ; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_timers:u_timers|jt51_timer:timer_A                                                                                                                                                                                                                                                                                                                        ; jt51_timer                                      ; work         ;
;    |i2s_encoder:I2S|                                                                                                                    ; 93 (93)     ; 91 (91)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 34 (34)           ; 57 (57)          ; |X68KeplerX|i2s_encoder:I2S                                                                                                                                                                                                                                                                                                                                                                          ; i2s_encoder                                     ; work         ;
;    |mainpll:mainpll_inst|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |X68KeplerX|mainpll:mainpll_inst                                                                                                                                                                                                                                                                                                                                                                     ; mainpll                                         ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |X68KeplerX|mainpll:mainpll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                             ; altpll                                          ; work         ;
;          |mainpll_altpll:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |X68KeplerX|mainpll:mainpll_inst|altpll:altpll_component|mainpll_altpll:auto_generated                                                                                                                                                                                                                                                                                                               ; mainpll_altpll                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 146 (1)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (1)       ; 19 (0)            ; 71 (0)           ; |X68KeplerX|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                         ; sld_hub                                         ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 145 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 19 (0)            ; 71 (0)           ; |X68KeplerX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                         ; alt_sld_fab_with_jtag_input                     ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 145 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 19 (0)            ; 71 (0)           ; |X68KeplerX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                      ; alt_sld_fab                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 145 (6)     ; 90 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (1)       ; 19 (3)            ; 71 (0)           ; |X68KeplerX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                  ; alt_sld_fab_alt_sld_fab                         ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 141 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (0)       ; 16 (0)            ; 71 (0)           ; |X68KeplerX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                      ; alt_sld_fab_alt_sld_fab_sldfabric               ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 141 (100)   ; 85 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (41)      ; 16 (16)           ; 71 (45)          ; |X68KeplerX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                         ; sld_jtag_hub                                    ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |X68KeplerX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                 ; sld_rom_sr                                      ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |X68KeplerX|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                               ; sld_shadow_jsm                                  ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1443 (160)  ; 1258 (158)                ; 0 (0)         ; 20224       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 185 (2)      ; 725 (158)         ; 533 (0)          ; |X68KeplerX|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                           ; sld_signaltap                                   ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1283 (0)    ; 1100 (0)                  ; 0 (0)         ; 20224       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 183 (0)      ; 567 (0)           ; 533 (0)          ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                     ; sld_signaltap_impl                              ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1283 (421)  ; 1100 (392)                ; 0 (0)         ; 20224       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 183 (32)     ; 567 (333)         ; 533 (55)         ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                              ; sld_signaltap_implb                             ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 54 (52)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 35 (35)           ; 19 (0)           ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                               ; altdpram                                        ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                           ; lpm_decode                                      ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                 ; decode_dvf                                      ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 17 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                   ; lpm_mux                                         ; work         ;
;                   |mux_usc:auto_generated|                                                                                              ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_usc:auto_generated                                                                                                                                                                            ; mux_usc                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 20224       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                              ; altsyncram                                      ; work         ;
;                |altsyncram_s524:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 20224       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s524:auto_generated                                                                                                                                                                                               ; altsyncram_s524                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                               ; lpm_shiftreg                                    ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                 ; lpm_shiftreg                                    ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                      ; serial_crc_16                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 79 (79)     ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 11 (11)           ; 39 (39)          ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                   ; sld_buffer_manager                              ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 509 (1)     ; 427 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 178 (0)           ; 249 (1)          ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                  ; sld_ela_control                                 ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                          ; lpm_shiftreg                                    ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 493 (0)     ; 411 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 164 (0)           ; 247 (0)          ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                       ; sld_ela_trigger                                 ; work         ;
;                   |sld_ela_trigger_tvo:auto_generated|                                                                                  ; 493 (0)     ; 411 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 164 (0)           ; 247 (0)          ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated                                                                                                                                    ; sld_ela_trigger_tvo                             ; work         ;
;                      |sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|                                                        ; 493 (1)     ; 411 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 164 (0)           ; 247 (237)        ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1                                                                          ; sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae ; work         ;
;                         |lpm_shiftreg:config_shiftreg_100|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_100                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_101|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_104|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_107|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_110|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_113|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_115|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_115                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_118|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_118                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_119|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_121|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_122|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_122                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_124|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_124                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_125|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_127|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_127                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_128|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_128                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_130|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_130                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_131|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_131                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_133|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_133                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_134|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_134                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_136|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_136                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_137|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_137                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_139|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_139                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_140|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_140                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_142|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_142                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_143|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_143                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_145|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_145                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_146|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_146                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_148|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_148                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_149|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_149                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_151|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_151                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_152|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_152                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_153|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_153                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_155|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_155                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_156|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_156                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_158|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_158                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_159|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_159                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_161|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_161                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_162|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_162                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_164|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_164                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_165|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_165                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_167|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_167                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_168|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_168                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_170|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_170                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_171|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_171                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_173|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_173                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_174|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_174                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_176|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_176                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_177|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_177                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_179|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_179                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_180|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_180                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_182|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_182                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_183|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_183                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_185|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_185                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_186|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_186                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_188|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_188                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_189|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_191|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_191                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_192|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_194|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_194                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_195|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_197|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_197                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_198|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_198                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_200|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_200                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_201|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_203|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_203                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_204|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_206|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_206                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_207|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_207                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_209|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_209                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_210|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_210                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_212|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_212                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_213|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_213                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_215|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_215                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_216|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_216                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_218|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_218                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_219|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_219                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_221|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_221                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_222|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_222                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_224|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_224                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_225|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_225                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_227|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_227                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_228|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_228                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_230|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_230                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_231|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_231                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_233|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_233                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_234|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_234                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_236|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_236                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_237|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_237                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_239|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_239                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_240|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_240                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_242|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_242                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_243|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_243                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_245|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_245                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_246|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_246                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_247|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_247                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                           ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_61|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_64|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_64                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_67|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_67                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_70|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_73|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_73                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_76|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_79|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                           ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_81|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_82|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_84|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_85|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_88|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_90|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_91|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_93|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_94|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_96|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_97|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ; lpm_shiftreg                                    ; work         ;
;                         |sld_alt_reduction:unary_102|                                                                                   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_alt_reduction:unary_102                                              ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_116|                                                                                   ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 3 (3)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_alt_reduction:unary_116                                              ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 40 (40)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_alt_reduction:unary_1                                                ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_alt_reduction:unary_2                                                ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_52|                                                                                    ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 2 (2)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_alt_reduction:unary_52                                               ; sld_alt_reduction                               ; work         ;
;                         |sld_mbpmg:mbpm_103|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_103                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_103|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_106|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_106                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_106|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_109|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_109                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_109|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_112|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_112                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_112|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_117|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_117                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_117|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_120|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_120                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_120|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_123|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_123                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_123|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_126|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_126                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_126|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_129|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_129                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_129|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_12                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_132|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_132                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_132|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_135|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_135                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_135|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_138|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_138                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_138|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_141|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_141                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_141|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_144|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_144                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_144|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_147|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_147                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_147|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_150|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_150                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_150|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_154|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_154                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_154|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_157|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_157                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_157|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_15                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_160|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_160                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_160|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_163|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_163                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_163|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_166|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_166                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_166|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_169|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_169                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_169|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_172|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_172                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_172|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_175|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_175                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_175|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_178|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_178                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_178|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_181|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_181                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_181|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_184|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_184                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_184|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_187|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_187                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_187|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_18                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_190|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_190                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_190|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_193|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_193                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_193|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_196|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_196                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_196|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_199|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_199                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_199|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_202|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_202                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_202|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_205|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_205                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_205|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_208|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_208                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_208|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_211|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_211                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_211|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_214|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_214                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_214|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_217|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_217                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_217|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_21                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_220|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_220                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_220|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_223|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_223                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_223|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_226|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_226                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_226|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_229|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_229                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_229|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_232|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_232                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_232|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_235|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_235                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_235|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_238|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_238                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_238|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_241|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_241                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_241|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_244|                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_244                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_244|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_24                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_27|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_27                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_30|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_30                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_33|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_33                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_33|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_36|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_36                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_39|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_39                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_3                                                         ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_42|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_42                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_42|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_45|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_45                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_48|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_48                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_48|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_53|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_53                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_53|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_56|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_56                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_56|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_59|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_59                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_59|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_62|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_62                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_62|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_65|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_65                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_65|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_68|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_68                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_68|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_6                                                         ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_71|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_71                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_71|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_74|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_74                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_74|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_77|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_77                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_77|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_80|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_80                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_80|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_83|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_83                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_83|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_86|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_86                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_86|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_89|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_89                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_89|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_92|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_92                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_92|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_95|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_95                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_95|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_98|                                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_98                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_98|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_9                                                         ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_tvo:auto_generated|sld_reserved_X68KeplerX_auto_signaltap_0_1_80ae:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                       ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 11 (1)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                    ; sld_ela_trigger_flow_mgr                        ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                            ; lpm_shiftreg                                    ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 153 (11)    ; 134 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (11)      ; 2 (0)             ; 134 (0)          ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                             ; sld_offload_buffer_mgr                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 7 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                   ; lpm_counter                                     ; work         ;
;                   |cntr_rgi:auto_generated|                                                                                             ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rgi:auto_generated                                                                                                           ; cntr_rgi                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                            ; lpm_counter                                     ; work         ;
;                   |cntr_l6j:auto_generated|                                                                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated                                                                                                                                    ; cntr_l6j                                        ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                  ; lpm_counter                                     ; work         ;
;                   |cntr_hgi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated                                                                                                                          ; cntr_hgi                                        ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                     ; lpm_counter                                     ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                             ; cntr_23j                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                            ; lpm_shiftreg                                    ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 81 (81)     ; 79 (79)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 79 (79)          ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                             ; lpm_shiftreg                                    ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                          ; lpm_shiftreg                                    ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |X68KeplerX|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                        ; sld_rom_sr                                      ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; pLED[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pLED[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pLED[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pLED[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pLED[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pLED[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pLED[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pLED[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pKEY[0]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pKEY[1]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pSW[0]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pSW[1]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pSW[2]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pSW[3]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_CKE      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_CLK      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_CS_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_DQM[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_DQM[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_WE_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pEPCS_ASDO     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pEPCS_DATA0    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pEPCS_DCLK     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pEPCS_NCSO     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pG_SENSOR_CS_N ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pG_SENSOR_INT  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pI2C_SCLK      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pI2C_SDAT      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pADC_CS_N      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pADC_SADDR     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pADC_SCLK      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pADC_SDAT      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO_2_IN[0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO_2_IN[1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO_2_IN[2]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0_IN[0]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0_IN[1]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_DQ[0]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_DQ[1]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_DQ[2]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_DQ[3]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_DQ[4]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_DQ[5]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_DQ[6]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_DQ[7]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_DQ[8]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_DQ[9]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_DQ[10]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_DQ[11]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_DQ[12]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_DQ[13]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_DQ[14]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pDRAM_DQ[15]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO_2[0]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO_2[1]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO_2[2]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO_2[3]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO_2[4]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO_2[5]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO_2[6]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO_2[7]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO_2[8]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO_2[9]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO_2[10]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO_2[11]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO_2[12]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[0]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[1]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[2]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[3]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[4]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[5]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[6]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[7]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[8]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[9]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[10]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[11]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[16]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[20]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[22]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[23]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[25]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[26]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[28]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[29]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[30]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[31]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[32]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[33]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO1[0]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO1[1]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO1[2]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO1[3]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO1[4]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO1[5]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO1[22]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO1[23]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO1[24]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO1[25]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO1[26]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO1[27]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO1[28]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO1[29]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO1[30]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO1[31]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO1[32]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO1[33]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[12]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[13]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[14]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[15]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[17]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[18]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[19]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO0[21]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pGPIO0[24]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pGPIO0[27]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pGPIO1[6]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pGPIO1[7]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; pGPIO1[8]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pGPIO1[9]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; pGPIO1[10]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pGPIO1[11]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pGPIO1[12]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pGPIO1[13]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; pGPIO1[14]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pGPIO1[15]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pGPIO1[16]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; pGPIO1[17]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; pGPIO1[18]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; pGPIO1[19]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pGPIO1[20]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pGPIO1[21]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pGPIO1_IN[0]   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; pGPIO1_IN[1]   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; pClk50M        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                    ;
+---------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                 ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------+-------------------+---------+
; pKEY[0]                                                             ;                   ;         ;
; pKEY[1]                                                             ;                   ;         ;
; pSW[0]                                                              ;                   ;         ;
; pSW[1]                                                              ;                   ;         ;
; pSW[2]                                                              ;                   ;         ;
; pSW[3]                                                              ;                   ;         ;
; pEPCS_DATA0                                                         ;                   ;         ;
; pG_SENSOR_INT                                                       ;                   ;         ;
; pI2C_SDAT                                                           ;                   ;         ;
; pADC_SDAT                                                           ;                   ;         ;
; pGPIO_2_IN[0]                                                       ;                   ;         ;
; pGPIO_2_IN[1]                                                       ;                   ;         ;
; pGPIO_2_IN[2]                                                       ;                   ;         ;
; pGPIO0_IN[0]                                                        ;                   ;         ;
; pGPIO0_IN[1]                                                        ;                   ;         ;
; pDRAM_DQ[0]                                                         ;                   ;         ;
; pDRAM_DQ[1]                                                         ;                   ;         ;
; pDRAM_DQ[2]                                                         ;                   ;         ;
; pDRAM_DQ[3]                                                         ;                   ;         ;
; pDRAM_DQ[4]                                                         ;                   ;         ;
; pDRAM_DQ[5]                                                         ;                   ;         ;
; pDRAM_DQ[6]                                                         ;                   ;         ;
; pDRAM_DQ[7]                                                         ;                   ;         ;
; pDRAM_DQ[8]                                                         ;                   ;         ;
; pDRAM_DQ[9]                                                         ;                   ;         ;
; pDRAM_DQ[10]                                                        ;                   ;         ;
; pDRAM_DQ[11]                                                        ;                   ;         ;
; pDRAM_DQ[12]                                                        ;                   ;         ;
; pDRAM_DQ[13]                                                        ;                   ;         ;
; pDRAM_DQ[14]                                                        ;                   ;         ;
; pDRAM_DQ[15]                                                        ;                   ;         ;
; pGPIO_2[0]                                                          ;                   ;         ;
; pGPIO_2[1]                                                          ;                   ;         ;
; pGPIO_2[2]                                                          ;                   ;         ;
; pGPIO_2[3]                                                          ;                   ;         ;
; pGPIO_2[4]                                                          ;                   ;         ;
; pGPIO_2[5]                                                          ;                   ;         ;
; pGPIO_2[6]                                                          ;                   ;         ;
; pGPIO_2[7]                                                          ;                   ;         ;
; pGPIO_2[8]                                                          ;                   ;         ;
; pGPIO_2[9]                                                          ;                   ;         ;
; pGPIO_2[10]                                                         ;                   ;         ;
; pGPIO_2[11]                                                         ;                   ;         ;
; pGPIO_2[12]                                                         ;                   ;         ;
; pGPIO0[0]                                                           ;                   ;         ;
; pGPIO0[1]                                                           ;                   ;         ;
; pGPIO0[2]                                                           ;                   ;         ;
; pGPIO0[3]                                                           ;                   ;         ;
; pGPIO0[4]                                                           ;                   ;         ;
; pGPIO0[5]                                                           ;                   ;         ;
; pGPIO0[6]                                                           ;                   ;         ;
; pGPIO0[7]                                                           ;                   ;         ;
; pGPIO0[8]                                                           ;                   ;         ;
; pGPIO0[9]                                                           ;                   ;         ;
; pGPIO0[10]                                                          ;                   ;         ;
; pGPIO0[11]                                                          ;                   ;         ;
; pGPIO0[16]                                                          ;                   ;         ;
; pGPIO0[20]                                                          ;                   ;         ;
; pGPIO0[22]                                                          ;                   ;         ;
; pGPIO0[23]                                                          ;                   ;         ;
; pGPIO0[25]                                                          ;                   ;         ;
; pGPIO0[26]                                                          ;                   ;         ;
; pGPIO0[28]                                                          ;                   ;         ;
; pGPIO0[29]                                                          ;                   ;         ;
; pGPIO0[30]                                                          ;                   ;         ;
; pGPIO0[31]                                                          ;                   ;         ;
; pGPIO0[32]                                                          ;                   ;         ;
; pGPIO0[33]                                                          ;                   ;         ;
; pGPIO1[0]                                                           ;                   ;         ;
; pGPIO1[1]                                                           ;                   ;         ;
; pGPIO1[2]                                                           ;                   ;         ;
; pGPIO1[3]                                                           ;                   ;         ;
; pGPIO1[4]                                                           ;                   ;         ;
; pGPIO1[5]                                                           ;                   ;         ;
; pGPIO1[22]                                                          ;                   ;         ;
; pGPIO1[23]                                                          ;                   ;         ;
; pGPIO1[24]                                                          ;                   ;         ;
; pGPIO1[25]                                                          ;                   ;         ;
; pGPIO1[26]                                                          ;                   ;         ;
; pGPIO1[27]                                                          ;                   ;         ;
; pGPIO1[28]                                                          ;                   ;         ;
; pGPIO1[29]                                                          ;                   ;         ;
; pGPIO1[30]                                                          ;                   ;         ;
; pGPIO1[31]                                                          ;                   ;         ;
; pGPIO1[32]                                                          ;                   ;         ;
; pGPIO1[33]                                                          ;                   ;         ;
; pGPIO0[12]                                                          ;                   ;         ;
; pGPIO0[13]                                                          ;                   ;         ;
; pGPIO0[14]                                                          ;                   ;         ;
; pGPIO0[15]                                                          ;                   ;         ;
; pGPIO0[17]                                                          ;                   ;         ;
; pGPIO0[18]                                                          ;                   ;         ;
; pGPIO0[19]                                                          ;                   ;         ;
; pGPIO0[21]                                                          ;                   ;         ;
;      - as_d~0                                                       ; 0                 ; 6       ;
; pGPIO0[24]                                                          ;                   ;         ;
;      - rw~0                                                         ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]           ; 0                 ; 6       ;
; pGPIO0[27]                                                          ;                   ;         ;
; pGPIO1[6]                                                           ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]           ; 0                 ; 6       ;
;      - reg0[0]~feeder                                               ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]~feeder ; 0                 ; 6       ;
;      - OPM_JT51:OPM|din_latch[0]~feeder                             ; 0                 ; 6       ;
;      - addr[16]~feeder                                              ; 0                 ; 6       ;
; pGPIO1[7]                                                           ;                   ;         ;
;      - reg0[1]                                                      ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]        ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]           ; 1                 ; 6       ;
;      - addr[1]~feeder                                               ; 1                 ; 6       ;
;      - addr[17]~feeder                                              ; 1                 ; 6       ;
;      - OPM_JT51:OPM|din_latch[1]~feeder                             ; 1                 ; 6       ;
; pGPIO1[8]                                                           ;                   ;         ;
;      - addr[18]                                                     ; 0                 ; 6       ;
;      - addr[2]                                                      ; 0                 ; 6       ;
;      - reg0[2]                                                      ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]           ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]~feeder ; 0                 ; 6       ;
;      - OPM_JT51:OPM|din_latch[2]~feeder                             ; 0                 ; 6       ;
; pGPIO1[9]                                                           ;                   ;         ;
;      - addr[19]                                                     ; 1                 ; 6       ;
;      - addr[3]                                                      ; 1                 ; 6       ;
;      - reg0[3]                                                      ; 1                 ; 6       ;
;      - OPM_JT51:OPM|din_latch[3]                                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]           ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]~feeder ; 1                 ; 6       ;
; pGPIO1[10]                                                          ;                   ;         ;
;      - reg0[4]                                                      ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]           ; 0                 ; 6       ;
;      - addr[4]~feeder                                               ; 0                 ; 6       ;
;      - addr[20]~feeder                                              ; 0                 ; 6       ;
;      - OPM_JT51:OPM|din_latch[4]~feeder                             ; 0                 ; 6       ;
; pGPIO1[11]                                                          ;                   ;         ;
;      - addr[5]                                                      ; 0                 ; 6       ;
;      - reg0[5]                                                      ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]           ; 0                 ; 6       ;
;      - addr[21]~feeder                                              ; 0                 ; 6       ;
;      - OPM_JT51:OPM|din_latch[5]~feeder                             ; 0                 ; 6       ;
; pGPIO1[12]                                                          ;                   ;         ;
;      - addr[22]                                                     ; 0                 ; 6       ;
;      - OPM_JT51:OPM|din_latch[6]                                    ; 0                 ; 6       ;
;      - reg0[6]~feeder                                               ; 0                 ; 6       ;
;      - addr[6]~feeder                                               ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]~feeder ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]~feeder    ; 0                 ; 6       ;
; pGPIO1[13]                                                          ;                   ;         ;
;      - addr[23]                                                     ; 1                 ; 6       ;
;      - addr[7]                                                      ; 1                 ; 6       ;
;      - OPM_JT51:OPM|din_latch[7]                                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]~feeder ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]~feeder    ; 1                 ; 6       ;
;      - reg0[7]~feeder                                               ; 1                 ; 6       ;
; pGPIO1[14]                                                          ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]~feeder    ; 0                 ; 6       ;
;      - reg0[8]~feeder                                               ; 0                 ; 6       ;
;      - addr[8]~feeder                                               ; 0                 ; 6       ;
; pGPIO1[15]                                                          ;                   ;         ;
;      - reg0[9]                                                      ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]~feeder ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]~feeder    ; 0                 ; 6       ;
;      - addr[9]~feeder                                               ; 0                 ; 6       ;
; pGPIO1[16]                                                          ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]        ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]~feeder    ; 1                 ; 6       ;
;      - reg0[10]~feeder                                              ; 1                 ; 6       ;
;      - addr[10]~feeder                                              ; 1                 ; 6       ;
; pGPIO1[17]                                                          ;                   ;         ;
;      - addr[11]                                                     ; 1                 ; 6       ;
;      - reg0[11]                                                     ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]        ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]           ; 1                 ; 6       ;
; pGPIO1[18]                                                          ;                   ;         ;
;      - addr[12]~feeder                                              ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]~feeder ; 1                 ; 6       ;
;      - reg0[12]~feeder                                              ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]~feeder    ; 1                 ; 6       ;
; pGPIO1[19]                                                          ;                   ;         ;
;      - addr[13]                                                     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]           ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]~feeder ; 0                 ; 6       ;
;      - reg0[13]~feeder                                              ; 0                 ; 6       ;
; pGPIO1[20]                                                          ;                   ;         ;
;      - addr[14]                                                     ; 0                 ; 6       ;
;      - reg0[14]                                                     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]~feeder    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]~feeder ; 0                 ; 6       ;
; pGPIO1[21]                                                          ;                   ;         ;
;      - addr[15]                                                     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]~feeder ; 0                 ; 6       ;
;      - reg0[15]~feeder                                              ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]~feeder    ; 0                 ; 6       ;
; pGPIO1_IN[0]                                                        ;                   ;         ;
; pGPIO1_IN[1]                                                        ;                   ;         ;
; pClk50M                                                             ;                   ;         ;
+---------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; OPM_JT51:OPM|jt51:jt51_u0|cen_p1~buf0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X25_Y4_N2   ; 1152    ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_86n:auto_generated|cntr_09h:cntr3|counter_reg_bit[2]~0                                                                                                                                                                                                           ; LCCOMB_X25_Y18_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_86n:auto_generated|dffe4                                                                                                                                                                                                                                         ; FF_X25_Y18_N17     ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_acc:u_acc|pre_left[15]~67                                                                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y18_N18 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_acc:u_acc|sum_all                                                                                                                                                                                                                                                                                                            ; FF_X21_Y19_N9      ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_acc:u_acc|xleft[13]~1                                                                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y16_N28 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_acc:u_acc|xleft[2]~0                                                                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y18_N24 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_eg:u_eg|eg_cnt[12]~18                                                                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y16_N24 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_eg:u_eg|eg_cnt_base[1]~1                                                                                                                                                                                                                                                                                                     ; LCCOMB_X28_Y16_N10 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_lfo:u_lfo|am[7]~0                                                                                                                                                                                                                                                                                                            ; LCCOMB_X27_Y17_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_lfo:u_lfo|cnt2_load                                                                                                                                                                                                                                                                                                          ; FF_X24_Y16_N11     ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_lfo:u_lfo|lfo_clk_latch~2                                                                                                                                                                                                                                                                                                    ; LCCOMB_X27_Y20_N22 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_lfo:u_lfo|pm[6]~1                                                                                                                                                                                                                                                                                                            ; LCCOMB_X28_Y17_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_lfo:u_lfo|pm[7]                                                                                                                                                                                                                                                                                                              ; FF_X25_Y21_N13     ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|din_copy[7]~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X26_Y16_N28 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0|shift_taps_a7n:auto_generated|altsyncram_05b1:altsyncram2|ram_block5a31                                                                                                                                                              ; M9K_X33_Y24_N0     ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0|shift_taps_a7n:auto_generated|cntr_fah:cntr3|counter_reg_bit[4]~0                                                                                                                                                                    ; LCCOMB_X27_Y4_N8   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0|shift_taps_a7n:auto_generated|dffe4                                                                                                                                                                                                  ; FF_X27_Y4_N27      ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1|shift_taps_p5n:auto_generated|cntr_nah:cntr3|counter_reg_bit[4]~0                                                                                                                                                                    ; LCCOMB_X29_Y27_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1|shift_taps_p5n:auto_generated|dffe4                                                                                                                                                                                                  ; FF_X29_Y27_N19     ; 1       ; Async. clear               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|lfo_amd[1]~0                                                                                                                                                                                                                                                                                                       ; LCCOMB_X26_Y16_N16 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|lfo_freq[4]~1                                                                                                                                                                                                                                                                                                      ; LCCOMB_X26_Y16_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|lfo_pmd[1]~0                                                                                                                                                                                                                                                                                                       ; LCCOMB_X27_Y20_N14 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|lfo_w[1]~3                                                                                                                                                                                                                                                                                                         ; LCCOMB_X23_Y15_N10 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|ne~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X23_Y15_N14 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|selected_register[7]~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X27_Y20_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|test_mode[1]~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X26_Y16_N20 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|up_op[1]~0                                                                                                                                                                                                                                                                                                         ; LCCOMB_X27_Y20_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|value_A[1]~4                                                                                                                                                                                                                                                                                                       ; LCCOMB_X27_Y20_N26 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|value_A[9]~3                                                                                                                                                                                                                                                                                                       ; LCCOMB_X26_Y16_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_noise:u_noise|always2~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y15_N12 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_q5n:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]~0                                                                                                                                                                                                       ; LCCOMB_X27_Y19_N24 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_q5n:auto_generated|dffe6                                                                                                                                                                                                                                     ; FF_X27_Y19_N31     ; 1       ; Async. clear               ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_pg:u_pg|Equal1~0                                                                                                                                                                                                                                                                                                             ; LCCOMB_X29_Y27_N20 ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_d7n:auto_generated|cntr_lah:cntr3|counter_reg_bit[4]~0                                                                                                                                                                                                            ; LCCOMB_X27_Y28_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_d7n:auto_generated|dffe4                                                                                                                                                                                                                                          ; FF_X27_Y28_N23     ; 1       ; Async. clear               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_pg:u_pg|octave_III[3]                                                                                                                                                                                                                                                                                                        ; FF_X28_Y27_N31     ; 31      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_timers:u_timers|jt51_timer:timer_A|cnt[9]~1                                                                                                                                                                                                                                                                                  ; LCCOMB_X19_Y16_N30 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|state.RD_REQ~3                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X35_Y8_N8   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|state.RD_WAIT~0                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X35_Y8_N0   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|state.WR_ACK~1                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X35_Y8_N26  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; OPM_JT51:OPM|write_req~0                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X35_Y8_N22  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0     ; 686     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; bus_mode~15                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X35_Y10_N4  ; 17      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; bus_state.BS_S_ABIN_L3                                                                                                                                                                                                                                                                                                                                      ; FF_X36_Y10_N5      ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bus_state.BS_S_ABIN_U3                                                                                                                                                                                                                                                                                                                                      ; FF_X36_Y10_N15     ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2s_encoder:I2S|process_0~0                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X38_Y15_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mainpll:mainpll_inst|altpll:altpll_component|mainpll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                 ; PLL_1              ; 121     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; mainpll:mainpll_inst|altpll:altpll_component|mainpll_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                                                                                                                 ; PLL_1              ; 1408    ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; mainpll:mainpll_inst|altpll:altpll_component|mainpll_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                                                                                                 ; PLL_1              ; 58      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; o_sdata[15]~2                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X37_Y9_N24  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pClk50M                                                                                                                                                                                                                                                                                                                                                     ; PIN_R8             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pClk50M                                                                                                                                                                                                                                                                                                                                                     ; PIN_R8             ; 668     ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; pGPIO1_IN[0]                                                                                                                                                                                                                                                                                                                                                ; PIN_T9             ; 24      ; Clock                      ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; pGPIO1_IN[1]                                                                                                                                                                                                                                                                                                                                                ; PIN_R9             ; 1132    ; Async. clear               ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; pGPIO1_IN[1]                                                                                                                                                                                                                                                                                                                                                ; PIN_R9             ; 80      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; reg0[0]~0                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X37_Y9_N26  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X10_Y14_N21     ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X11_Y13_N30 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X11_Y13_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X10_Y14_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X10_Y13_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X11_Y15_N22 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X11_Y15_N25     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X11_Y15_N11     ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X12_Y15_N28 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10              ; LCCOMB_X11_Y13_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19              ; LCCOMB_X12_Y13_N2  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~17      ; LCCOMB_X11_Y13_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X11_Y12_N22 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X11_Y13_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X11_Y14_N27     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X11_Y14_N7      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X11_Y14_N15     ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X11_Y14_N3      ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X11_Y14_N20 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X10_Y12_N17     ; 31      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X10_Y13_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X17_Y12_N20 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X17_Y12_N10 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; FF_X17_Y12_N5      ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X18_Y12_N6  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X14_Y14_N16 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X14_Y14_N26 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X12_Y14_N25     ; 510     ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]~1                                                                                                                                                                                               ; LCCOMB_X15_Y15_N28 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; LCCOMB_X18_Y12_N26 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X18_Y12_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X17_Y14_N0  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X18_Y14_N12 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rgi:auto_generated|counter_reg_bit[6]~0                                                         ; LCCOMB_X25_Y13_N28 ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X17_Y14_N12 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X18_Y14_N26 ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X25_Y13_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~8                                                                                                                                                                                                              ; LCCOMB_X17_Y13_N18 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~9                                                                                                                                                                                                              ; LCCOMB_X17_Y13_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~5                                                                                                                                                                                                         ; LCCOMB_X17_Y13_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                           ; LCCOMB_X17_Y15_N8  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]~34                                                                                                                                                                                                                          ; LCCOMB_X15_Y15_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X14_Y15_N16 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X14_Y14_N30 ; 353     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                       ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; OPM_JT51:OPM|jt51:jt51_u0|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_86n:auto_generated|dffe4                                        ; FF_X25_Y18_N17 ; 3       ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0|shift_taps_a7n:auto_generated|dffe4 ; FF_X27_Y4_N27  ; 2       ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1|shift_taps_p5n:auto_generated|dffe4 ; FF_X29_Y27_N19 ; 1       ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_q5n:auto_generated|dffe6                                    ; FF_X27_Y19_N31 ; 1       ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_d7n:auto_generated|dffe4                                         ; FF_X27_Y28_N23 ; 1       ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                               ; JTAG_X1_Y17_N0 ; 686     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; mainpll:mainpll_inst|altpll:altpll_component|mainpll_altpll:auto_generated|wire_pll1_clk[0]                                                                ; PLL_1          ; 121     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; mainpll:mainpll_inst|altpll:altpll_component|mainpll_altpll:auto_generated|wire_pll1_clk[1]                                                                ; PLL_1          ; 1408    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; mainpll:mainpll_inst|altpll:altpll_component|mainpll_altpll:auto_generated|wire_pll1_clk[2]                                                                ; PLL_1          ; 58      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pClk50M                                                                                                                                                    ; PIN_R8         ; 668     ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; pGPIO1_IN[0]                                                                                                                                               ; PIN_T9         ; 24      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; pGPIO1_IN[1]                                                                                                                                               ; PIN_R9         ; 1132    ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                      ; FF_X12_Y14_N25 ; 510     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------+
; Non-Global High Fan-Out Signals                 ;
+---------------------------------------+---------+
; Name                                  ; Fan-Out ;
+---------------------------------------+---------+
; OPM_JT51:OPM|jt51:jt51_u0|cen_p1~buf0 ; 1153    ;
+---------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                             ; Location                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; OPM_JT51:OPM|jt51:jt51_u0|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_86n:auto_generated|altsyncram_o2b1:altsyncram2|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 6            ; 96           ; 6            ; 96           ; yes                    ; no                      ; yes                    ; yes                     ; 576   ; 6                           ; 96                          ; 6                           ; 96                          ; 576                 ; 3    ; None                                            ; M9K_X22_Y18_N0, M9K_X22_Y21_N0, M9K_X22_Y20_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0|shift_taps_a7n:auto_generated|altsyncram_05b1:altsyncram2|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; Single Clock ; 30           ; 40           ; 30           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 1200  ; 30                          ; 40                          ; 30                          ; 40                          ; 1200                ; 2    ; None                                            ; M9K_X33_Y24_N0, M9K_X33_Y20_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1|shift_taps_p5n:auto_generated|altsyncram_g2b1:altsyncram2|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; Single Clock ; 29           ; 4            ; 29           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 116   ; 29                          ; 4                           ; 29                          ; 4                           ; 116                 ; 1    ; None                                            ; M9K_X22_Y23_N0                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_7b81:auto_generated|ALTSYNCRAM                                                                         ; AUTO ; ROM              ; Single Clock ; 32           ; 45           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1440  ; 32                          ; 45                          ; --                          ; --                          ; 1440                ; 2    ; db/X68KeplerX.ram0_jt51_exprom_4ea5c1b8.hdl.mif ; M9K_X33_Y12_N0, M9K_X33_Y15_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_t481:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; ROM              ; Single Clock ; 32           ; 46           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1472  ; 32                          ; 46                          ; --                          ; --                          ; 1472                ; 2    ; db/X68KeplerX.ram0_jt51_phrom_b981b872.hdl.mif  ; M9K_X33_Y22_N0, M9K_X33_Y21_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_q5n:auto_generated|altsyncram_v861:altsyncram4|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 24           ; 3            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 72    ; 3                           ; 24                          ; 3                           ; 24                          ; 72                  ; 1    ; None                                            ; M9K_X22_Y19_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; OPM_JT51:OPM|jt51:jt51_u0|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_d7n:auto_generated|altsyncram_65b1:altsyncram2|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 27           ; 10           ; 27           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 270   ; 27                          ; 10                          ; 27                          ; 10                          ; 270                 ; 1    ; None                                            ; M9K_X33_Y23_N0                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 79           ; 256          ; 79           ; yes                    ; no                      ; yes                    ; no                      ; 20224 ; 256                         ; 79                          ; 256                         ; 79                          ; 20224               ; 3    ; None                                            ; M9K_X33_Y11_N0, M9K_X33_Y13_N0, M9K_X33_Y9_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_7b81:auto_generated|ALTSYNCRAM                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111110101011010110001011010000010010111011011) (1837055437) (828909019) (316825DB)    ;(111101010011010101000011001100101110110101011) (-598837477) (-1469686357) (-5-7-9-9-10-2-5-5)   ;(111011111011010011110111001000110010101110011) (-1959231567) (-1629198989) (-6-1-1-11-9-10-8-13)   ;(111010100101010010101111000100110010101000011) (-1724504793) (367158595) (15E26543)   ;(111001001101010001100111000000110010100001011) (1470062413) (216032523) (CE0650B)   ;(110111111011010000011110111101010010011011011) (-967804501) (-2082560805) (-7-12-2-1-5-11-2-5)   ;(110110100011001111010110111001010010010100100) (-510655534) (-86203228) (-5-2-3-5-11-5-12)   ;(110101001011001110001110110101110010001110011) (-1611215615) (-237312909) (-14-2-5-1-11-8-13)   ;
;8;(110011111011001101000110110001110010001000011) (1583351621) (-388438973) (-1-7-2-7-1-11-11-13)    ;(110010100011001011111110101110010010000010011) (1618138375) (1607934995) (5FD72413)   ;(110001010011001010111010101010010001111011011) (577738085) (1465197531) (575523DB)   ;(101111111011001001110010100110110001110101011) (-522821995) (1314087851) (4E5363AB)   ;(101110101011001000101010100011001101101111011) (-1623168075) (1162976123) (45519B7B)   ;(101101010101000111100110011111010001101001011) (1833427383) (-1127242933) (-4-3-30-5-12-11-5)   ;(101100000011000110100010011011110001100011011) (793067303) (-1269964005) (-4-11-11-2-1-12-14-5)   ;(101010110011000101011110011000010001011101011) (-267272777) (-1412685077) (-5-4-3-3-13-13-1-5)   ;
;16;(101001100011000100011010010100101101010111011) (27487977) (592075451) (234A5ABB)    ;(101000010011000011010010010001001101010001011) (1886788379) (-1706517877) (-6-5-11-7-6-5-7-5)   ;(100111000011000010010010001101101101001011011) (-2073412163) (306633307) (1246DA5B)   ;(100101110011000001001110001010001101000101011) (-174111781) (-1983571413) (-7-6-3-10-14-5-13-5)   ;(100100100011000000001010000110010000111111011) (-1214706061) (-2126306821) (-7-14-11-12-13-140-5)   ;(100011010010111111001010000011001100111001011) (-657463065) (-113141301) (-6-11-14-6-6-3-5)   ;(100010000010111110000101111111101100110011011) (-1720023145) (-255862373) (-15-40-2-6-6-5)   ;(100000110010111101000001111100001100101101011) (-1425036391) (1748900203) (683E196B)   ;
;24;(011111101010111100000001111000101100101000010) (1869570854) (1614567746) (603C5942)    ;(011110011010111011000001110101001100100010011) (-466296059) (-667248365) (-2-7-12-5-6-6-14-13)   ;(011101001010111010000001110001110000011100011) (-131323305) (1345904867) (5038E0E3)   ;(011100000010111001000001101110010000010110011) (-1131863385) (1211572403) (483720B3)   ;(011010110010111000000001101011001100010001011) (-2132169435) (1077254283) (4035988B)   ;(011001101010110111000001100111101100001011011) (-1575180459) (942921819) (3833D85B)   ;(011000100000110110000001100100010000000110010) (384125932) (-1338892238) (-4-15-12-13-13-15-12-14)   ;(010111010010110101000001100001001100000000011) (719146707) (674273283) (28309803)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |X68KeplerX|OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_t481:auto_generated|ALTSYNCRAM                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0001100000100100010001000010101010101001010010) (2102525122) (285911634) (110AAA52)    ;(0001100000110100000100000010010001001101000001) (-933115333) (-2079780031) (-7-11-15-6-14-12-11-15)   ;(0001100000110100000100110010001011001101100000) (-873195296) (-2067221664) (-7-11-3-7-4-12-100)   ;(0001110000010000000000110010110001001101110010) (62611562) (13308786) (CB1372)   ;(0001110000010000001100000010111010001101101001) (1402721551) (202089321) (C0BA369)   ;(0001110000010100001001100010000000101101111010) (-193321262) (-1987572870) (-7-6-7-7-15-4-8-6)   ;(0001110000010100001101100010010011001101011010) (206904698) (-1920388262) (-7-2-7-6-12-12-10-6)   ;(0001110000011100000101010010111000101111111100) (522705774) (88837116) (54B8BFC)   ;
;8;(0001110000111000000001110010101110001101110111) (162561567) (30073719) (1CAE377)    ;(0001110000111000010100111000011101011010100110) (-1824614050) (350344870) (14E1D6A6)   ;(0001110000111100011000011000111100001001111010) (1695414338) (-1738292614) (-6-7-9-12-3-13-8-6)   ;(0001110000111100011100111001101011001001110111) (2136204333) (-1662602633) (-6-3-1-9-4-13-8-9)   ;(0100100001010000010001011001001000111010110111) (2131107267) (291802807) (11648EB7)   ;(0100100001010100010001001001110001111100101010) (776290618) (-1859707094) (-6-14-13-8-140-13-6)   ;(0100100001010100010101101101111110100101000110) (1220437672) (-1783109306) (-6-10-4-8-1-6-11-10)   ;(0100100011100000001000011001010110101101111001) (-304061263) (-2006619271) (-7-7-9-10-9-4-8-7)   ;
;16;(0100100011100100001000101011100101001011101111) (1053451357) (145642223) (8AE52EF)    ;(0100100011101100000111011010000001011010110001) (-603313573) (-2023221583) (-7-8-9-7-14-9-4-15)   ;(0100110011001000000111101010000010111010111111) (752027277) (128462527) (7A82EBF)   ;(0100110011001100001011011110101110110110000001) (1239767) (-1954878079) (-7-4-8-5-1-2-7-15)   ;(0100110011101000011010111011001010001101110001) (1937794727) (-1695767695) (-6-5-1-3-5-12-8-15)   ;(0100110011101101011010110101111001010100001111) (1118228769) (1524077839) (5AD7950F)   ;(0111000010000001010111000101010101010110010111) (557768979) (1461015959) (57155597)   ;(0111000010000101010111110111110101010010111011) (-715158209) (-673229637) (-2-8-20-10-11-4-5)   ;
;24;(0111000010110101101000101100001000010000011001) (1571291549) (-391085031) (-1-7-4-15-7-11-14-7)    ;(0111010010011001100100011110100100010010010010) (953631740) (-461749102) (-1-11-8-5-11-11-6-14)   ;(0111010010111010100101100101000000110100100011) (-1085287687) (-1517023965) (-5-10-6-11-15-2-13-13)   ;(1010000010011010101101011101100001110010011010) (1240448936) (762715290) (2D761C9A)   ;(1010000010111111111100100111010100010000111001) (1004791127) (2090681401) (7C9D4439)   ;(1010010111110100110010001100111001010110100000) (584418508) (-1305242208) (-4-13-12-12-6-10-60)   ;(1011010111010011111011011110000100110010100001) (-441731537) (-76002143) (-4-8-7-11-3-5-15)   ;(1110011011110001111011100111100001110110100111) (-430361131) (-73523801) (-4-6-1-14-2-5-9)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 4,829 / 71,559 ( 7 % )  ;
; C16 interconnects     ; 42 / 2,597 ( 2 % )      ;
; C4 interconnects      ; 1,975 / 46,848 ( 4 % )  ;
; Direct links          ; 1,118 / 71,559 ( 2 % )  ;
; Global clocks         ; 13 / 20 ( 65 % )        ;
; Local interconnects   ; 3,160 / 24,624 ( 13 % ) ;
; R24 interconnects     ; 53 / 2,496 ( 2 % )      ;
; R4 interconnects      ; 2,628 / 62,424 ( 4 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.94) ; Number of LABs  (Total = 384) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 27                            ;
; 2                                           ; 8                             ;
; 3                                           ; 4                             ;
; 4                                           ; 3                             ;
; 5                                           ; 4                             ;
; 6                                           ; 5                             ;
; 7                                           ; 6                             ;
; 8                                           ; 3                             ;
; 9                                           ; 5                             ;
; 10                                          ; 16                            ;
; 11                                          ; 16                            ;
; 12                                          ; 13                            ;
; 13                                          ; 18                            ;
; 14                                          ; 18                            ;
; 15                                          ; 45                            ;
; 16                                          ; 193                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.84) ; Number of LABs  (Total = 384) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 176                           ;
; 1 Clock                            ; 255                           ;
; 1 Clock enable                     ; 188                           ;
; 1 Sync. clear                      ; 5                             ;
; 1 Sync. load                       ; 13                            ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 24                            ;
; 2 Clocks                           ; 46                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.28) ; Number of LABs  (Total = 384) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 8                             ;
; 2                                            ; 20                            ;
; 3                                            ; 3                             ;
; 4                                            ; 7                             ;
; 5                                            ; 2                             ;
; 6                                            ; 3                             ;
; 7                                            ; 2                             ;
; 8                                            ; 3                             ;
; 9                                            ; 3                             ;
; 10                                           ; 3                             ;
; 11                                           ; 2                             ;
; 12                                           ; 4                             ;
; 13                                           ; 4                             ;
; 14                                           ; 2                             ;
; 15                                           ; 12                            ;
; 16                                           ; 66                            ;
; 17                                           ; 13                            ;
; 18                                           ; 17                            ;
; 19                                           ; 16                            ;
; 20                                           ; 11                            ;
; 21                                           ; 15                            ;
; 22                                           ; 11                            ;
; 23                                           ; 14                            ;
; 24                                           ; 25                            ;
; 25                                           ; 15                            ;
; 26                                           ; 29                            ;
; 27                                           ; 11                            ;
; 28                                           ; 14                            ;
; 29                                           ; 15                            ;
; 30                                           ; 10                            ;
; 31                                           ; 10                            ;
; 32                                           ; 13                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 5.81) ; Number of LABs  (Total = 384) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 3                             ;
; 1                                               ; 74                            ;
; 2                                               ; 47                            ;
; 3                                               ; 43                            ;
; 4                                               ; 48                            ;
; 5                                               ; 14                            ;
; 6                                               ; 14                            ;
; 7                                               ; 17                            ;
; 8                                               ; 23                            ;
; 9                                               ; 12                            ;
; 10                                              ; 12                            ;
; 11                                              ; 15                            ;
; 12                                              ; 14                            ;
; 13                                              ; 13                            ;
; 14                                              ; 7                             ;
; 15                                              ; 7                             ;
; 16                                              ; 16                            ;
; 17                                              ; 2                             ;
; 18                                              ; 0                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 10.92) ; Number of LABs  (Total = 384) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 21                            ;
; 3                                            ; 34                            ;
; 4                                            ; 51                            ;
; 5                                            ; 23                            ;
; 6                                            ; 7                             ;
; 7                                            ; 18                            ;
; 8                                            ; 29                            ;
; 9                                            ; 15                            ;
; 10                                           ; 18                            ;
; 11                                           ; 18                            ;
; 12                                           ; 10                            ;
; 13                                           ; 10                            ;
; 14                                           ; 14                            ;
; 15                                           ; 9                             ;
; 16                                           ; 13                            ;
; 17                                           ; 5                             ;
; 18                                           ; 13                            ;
; 19                                           ; 5                             ;
; 20                                           ; 16                            ;
; 21                                           ; 12                            ;
; 22                                           ; 6                             ;
; 23                                           ; 10                            ;
; 24                                           ; 4                             ;
; 25                                           ; 5                             ;
; 26                                           ; 5                             ;
; 27                                           ; 1                             ;
; 28                                           ; 3                             ;
; 29                                           ; 2                             ;
; 30                                           ; 1                             ;
; 31                                           ; 0                             ;
; 32                                           ; 1                             ;
; 33                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 152          ; 0            ; 152          ; 0            ; 0            ; 158       ; 152          ; 0            ; 158       ; 158       ; 0            ; 0            ; 0            ; 4            ; 114          ; 0            ; 0            ; 114          ; 4            ; 0            ; 75           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 158       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 6            ; 158          ; 6            ; 158          ; 158          ; 0         ; 6            ; 158          ; 0         ; 0         ; 158          ; 158          ; 158          ; 154          ; 44           ; 158          ; 158          ; 44           ; 154          ; 158          ; 83           ; 158          ; 158          ; 158          ; 158          ; 158          ; 158          ; 0         ; 158          ; 158          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; pLED[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pLED[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pLED[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pLED[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pLED[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pLED[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pLED[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pLED[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pKEY[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pKEY[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pSW[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pSW[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pSW[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pSW[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_ADDR[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_ADDR[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_ADDR[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_ADDR[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_ADDR[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_ADDR[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_ADDR[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_ADDR[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_ADDR[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_ADDR[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_ADDR[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_ADDR[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_ADDR[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_BA[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_BA[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_CAS_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_CKE           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_CLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_CS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_DQM[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_DQM[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_RAS_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_WE_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pEPCS_ASDO          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pEPCS_DATA0         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pEPCS_DCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pEPCS_NCSO          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pG_SENSOR_CS_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pG_SENSOR_INT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pI2C_SCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pI2C_SDAT           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pADC_CS_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pADC_SADDR          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pADC_SCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pADC_SDAT           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO_2_IN[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO_2_IN[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO_2_IN[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0_IN[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0_IN[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_DQ[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_DQ[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_DQ[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_DQ[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_DQ[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_DQ[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_DQ[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_DQ[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_DQ[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_DQ[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_DQ[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_DQ[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_DQ[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_DQ[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_DQ[14]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pDRAM_DQ[15]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO_2[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO_2[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO_2[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO_2[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO_2[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO_2[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO_2[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO_2[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO_2[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO_2[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO_2[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO_2[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO_2[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[32]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO0[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1_IN[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pGPIO1_IN[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pClk50M             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "X68KeplerX"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "mainpll:mainpll_inst|altpll:altpll_component|mainpll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/kuni/work/X68k-KeplerX-RTL/db/mainpll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for mainpll:mainpll_inst|altpll:altpll_component|mainpll_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/kuni/work/X68k-KeplerX-RTL/db/mainpll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 16, clock division of 25, and phase shift of 0 degrees (0 ps) for mainpll:mainpll_inst|altpll:altpll_component|mainpll_altpll:auto_generated|wire_pll1_clk[1] port File: C:/Users/kuni/work/X68k-KeplerX-RTL/db/mainpll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 2, clock division of 25, and phase shift of 0 degrees (0 ps) for mainpll:mainpll_inst|altpll:altpll_component|mainpll_altpll:auto_generated|wire_pll1_clk[2] port File: C:/Users/kuni/work/X68k-KeplerX-RTL/db/mainpll_altpll.v Line: 51
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 2 pins of 154 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (176598): PLL "mainpll:mainpll_inst|altpll:altpll_component|mainpll_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated because it is fed by a remote clock pin "Pin_R8" File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 275
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'X68KeplerX.SDC'
Warning (332174): Ignored filter at X68KeplerX.sdc(9): CLOCK_50 could not be matched with a port File: C:/Users/kuni/work/X68k-KeplerX-RTL/X68KeplerX.sdc Line: 9
Warning (332049): Ignored create_clock at X68KeplerX.sdc(9): Argument <targets> is an empty collection File: C:/Users/kuni/work/X68k-KeplerX-RTL/X68KeplerX.sdc Line: 9
    Info (332050): create_clock -period 20.000ns [get_ports CLOCK_50] File: C:/Users/kuni/work/X68k-KeplerX-RTL/X68KeplerX.sdc Line: 9
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {mainpll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {mainpll_inst|altpll_component|auto_generated|pll1|clk[0]} {mainpll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {mainpll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name {mainpll_inst|altpll_component|auto_generated|pll1|clk[1]} {mainpll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {mainpll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 2 -duty_cycle 50.00 -name {mainpll_inst|altpll_component|auto_generated|pll1|clk[2]} {mainpll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: mainpll_inst|altpll_component|auto_generated|pll1|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: mainpll_inst|altpll_component|auto_generated|pll1|inclk[0]
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: mainpll_inst|altpll_component|auto_generated|pll1|clk[1] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: mainpll_inst|altpll_component|auto_generated|pll1|inclk[0]
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: mainpll_inst|altpll_component|auto_generated|pll1|clk[2] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: mainpll_inst|altpll_component|auto_generated|pll1|inclk[0]
Warning (332060): Node: pGPIO1_IN[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register led_counter_10m[20] is being clocked by pGPIO1_IN[0]
Warning (332060): Node: pClk50M was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register led_counter_25m[20] is being clocked by pClk50M
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: mainpll_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: mainpll_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: mainpll_inst|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node mainpll:mainpll_inst|altpll:altpll_component|mainpll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: C:/Users/kuni/work/X68k-KeplerX-RTL/db/mainpll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node mainpll:mainpll_inst|altpll:altpll_component|mainpll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: C:/Users/kuni/work/X68k-KeplerX-RTL/db/mainpll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node mainpll:mainpll_inst|altpll:altpll_component|mainpll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C2 of PLL_1) File: C:/Users/kuni/work/X68k-KeplerX-RTL/db/mainpll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pClk50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 8
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node pGPIO1_IN[0]~input (placed in PIN T9 (CLK12, DIFFCLK_7n)) File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 59
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pGPIO1_IN[1]~input (placed in PIN R9 (CLK13, DIFFCLK_7p)) File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 59
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node OPM_JT51:OPM|jt51:jt51_u0|jt51_acc:u_acc|sum_all File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/submodules/jt51/hdl/jt51_acc.v Line: 69
        Info (176357): Destination node OPM_JT51:OPM|jt51:jt51_u0|jt51_eg:u_eg|eg_cnt[7] File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/submodules/jt51/hdl/jt51_eg.v Line: 78
        Info (176357): Destination node OPM_JT51:OPM|jt51:jt51_u0|jt51_eg:u_eg|eg_cnt[9] File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/submodules/jt51/hdl/jt51_eg.v Line: 78
        Info (176357): Destination node OPM_JT51:OPM|jt51:jt51_u0|jt51_eg:u_eg|eg_cnt[11] File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/submodules/jt51/hdl/jt51_eg.v Line: 78
        Info (176357): Destination node OPM_JT51:OPM|jt51:jt51_u0|jt51_eg:u_eg|eg_cnt[5] File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/submodules/jt51/hdl/jt51_eg.v Line: 78
        Info (176357): Destination node OPM_JT51:OPM|jt51:jt51_u0|jt51_eg:u_eg|eg_cnt[3] File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/submodules/jt51/hdl/jt51_eg.v Line: 78
        Info (176357): Destination node OPM_JT51:OPM|jt51:jt51_u0|jt51_eg:u_eg|eg_cnt[1] File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/submodules/jt51/hdl/jt51_eg.v Line: 78
        Info (176357): Destination node OPM_JT51:OPM|jt51:jt51_u0|jt51_eg:u_eg|eg_cnt[0] File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/submodules/jt51/hdl/jt51_eg.v Line: 78
        Info (176357): Destination node OPM_JT51:OPM|jt51:jt51_u0|jt51_eg:u_eg|eg_cnt[2] File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/submodules/jt51/hdl/jt51_eg.v Line: 78
        Info (176357): Destination node OPM_JT51:OPM|jt51:jt51_u0|jt51_eg:u_eg|eg_cnt[6] File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/submodules/jt51/hdl/jt51_eg.v Line: 78
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176353): Automatically promoted node OPM_JT51:OPM|jt51:jt51_u0|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_86n:auto_generated|dffe4  File: C:/Users/kuni/work/X68k-KeplerX-RTL/db/shift_taps_86n.tdf Line: 40
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0|shift_taps_a7n:auto_generated|dffe4  File: C:/Users/kuni/work/X68k-KeplerX-RTL/db/shift_taps_a7n.tdf Line: 40
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node OPM_JT51:OPM|jt51:jt51_u0|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_q5n:auto_generated|dffe6  File: C:/Users/kuni/work/X68k-KeplerX-RTL/db/shift_taps_q5n.tdf Line: 43
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node OPM_JT51:OPM|jt51:jt51_u0|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_d7n:auto_generated|dffe4  File: C:/Users/kuni/work/X68k-KeplerX-RTL/db/shift_taps_d7n.tdf Line: 40
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node OPM_JT51:OPM|jt51:jt51_u0|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1|shift_taps_p5n:auto_generated|dffe4  File: C:/Users/kuni/work/X68k-KeplerX-RTL/db/shift_taps_p5n.tdf Line: 40
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 1 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  0 pins available
Warning (15064): PLL "mainpll:mainpll_inst|altpll:altpll_component|mainpll_altpll:auto_generated|pll1" output port clk[2] feeds output pin "pGPIO0[19]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/kuni/work/X68k-KeplerX-RTL/db/mainpll_altpll.v Line: 51
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "pCLOCK_50" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:06
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (11888): Total time spent on timing analysis during the Fitter is 1.36 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169180): Following 1 pins must use external clamping diodes.
    Info (169178): Pin pEPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 33
Warning (169177): 114 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin pKEY[0] uses I/O standard 3.3-V LVTTL at J15 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 14
    Info (169178): Pin pKEY[1] uses I/O standard 3.3-V LVTTL at E1 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 14
    Info (169178): Pin pSW[0] uses I/O standard 3.3-V LVTTL at M1 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 17
    Info (169178): Pin pSW[1] uses I/O standard 3.3-V LVTTL at T8 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 17
    Info (169178): Pin pSW[2] uses I/O standard 3.3-V LVTTL at B9 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 17
    Info (169178): Pin pSW[3] uses I/O standard 3.3-V LVTTL at M15 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 17
    Info (169178): Pin pG_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 39
    Info (169178): Pin pI2C_SDAT uses I/O standard 3.3-V LVTTL at F1 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 41
    Info (169178): Pin pADC_SDAT uses I/O standard 3.3-V LVTTL at A9 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 47
    Info (169178): Pin pGPIO_2_IN[0] uses I/O standard 3.3-V LVTTL at E15 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 51
    Info (169178): Pin pGPIO_2_IN[1] uses I/O standard 3.3-V LVTTL at E16 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 51
    Info (169178): Pin pGPIO_2_IN[2] uses I/O standard 3.3-V LVTTL at M16 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 51
    Info (169178): Pin pGPIO0_IN[0] uses I/O standard 3.3-V LVTTL at A8 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 55
    Info (169178): Pin pGPIO0_IN[1] uses I/O standard 3.3-V LVTTL at B8 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 55
    Info (169178): Pin pDRAM_DQ[0] uses I/O standard 3.3-V LVTTL at G2 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169178): Pin pDRAM_DQ[1] uses I/O standard 3.3-V LVTTL at G1 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169178): Pin pDRAM_DQ[2] uses I/O standard 3.3-V LVTTL at L8 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169178): Pin pDRAM_DQ[3] uses I/O standard 3.3-V LVTTL at K5 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169178): Pin pDRAM_DQ[4] uses I/O standard 3.3-V LVTTL at K2 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169178): Pin pDRAM_DQ[5] uses I/O standard 3.3-V LVTTL at J2 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169178): Pin pDRAM_DQ[6] uses I/O standard 3.3-V LVTTL at J1 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169178): Pin pDRAM_DQ[7] uses I/O standard 3.3-V LVTTL at R7 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169178): Pin pDRAM_DQ[8] uses I/O standard 3.3-V LVTTL at T4 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169178): Pin pDRAM_DQ[9] uses I/O standard 3.3-V LVTTL at T2 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169178): Pin pDRAM_DQ[10] uses I/O standard 3.3-V LVTTL at T3 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169178): Pin pDRAM_DQ[11] uses I/O standard 3.3-V LVTTL at R3 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169178): Pin pDRAM_DQ[12] uses I/O standard 3.3-V LVTTL at R5 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169178): Pin pDRAM_DQ[13] uses I/O standard 3.3-V LVTTL at P3 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169178): Pin pDRAM_DQ[14] uses I/O standard 3.3-V LVTTL at N3 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169178): Pin pDRAM_DQ[15] uses I/O standard 3.3-V LVTTL at K1 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169178): Pin pGPIO_2[0] uses I/O standard 3.3-V LVTTL at A14 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169178): Pin pGPIO_2[1] uses I/O standard 3.3-V LVTTL at B16 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169178): Pin pGPIO_2[2] uses I/O standard 3.3-V LVTTL at C14 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169178): Pin pGPIO_2[3] uses I/O standard 3.3-V LVTTL at C16 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169178): Pin pGPIO_2[4] uses I/O standard 3.3-V LVTTL at C15 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169178): Pin pGPIO_2[5] uses I/O standard 3.3-V LVTTL at D16 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169178): Pin pGPIO_2[6] uses I/O standard 3.3-V LVTTL at D15 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169178): Pin pGPIO_2[7] uses I/O standard 3.3-V LVTTL at D14 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169178): Pin pGPIO_2[8] uses I/O standard 3.3-V LVTTL at F15 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169178): Pin pGPIO_2[9] uses I/O standard 3.3-V LVTTL at F16 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169178): Pin pGPIO_2[10] uses I/O standard 3.3-V LVTTL at F14 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169178): Pin pGPIO_2[11] uses I/O standard 3.3-V LVTTL at G16 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169178): Pin pGPIO_2[12] uses I/O standard 3.3-V LVTTL at G15 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169178): Pin pGPIO0[0] uses I/O standard 3.3-V LVTTL at D3 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[1] uses I/O standard 3.3-V LVTTL at C3 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[2] uses I/O standard 3.3-V LVTTL at A2 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[3] uses I/O standard 3.3-V LVTTL at A3 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[4] uses I/O standard 3.3-V LVTTL at B3 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[5] uses I/O standard 3.3-V LVTTL at B4 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[6] uses I/O standard 3.3-V LVTTL at A4 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[7] uses I/O standard 3.3-V LVTTL at B5 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[8] uses I/O standard 3.3-V LVTTL at A5 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[9] uses I/O standard 3.3-V LVTTL at D5 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[10] uses I/O standard 3.3-V LVTTL at B6 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[11] uses I/O standard 3.3-V LVTTL at A6 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[16] uses I/O standard 3.3-V LVTTL at C8 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[20] uses I/O standard 3.3-V LVTTL at E8 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[22] uses I/O standard 3.3-V LVTTL at F9 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[23] uses I/O standard 3.3-V LVTTL at E9 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[25] uses I/O standard 3.3-V LVTTL at D9 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[26] uses I/O standard 3.3-V LVTTL at E11 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[28] uses I/O standard 3.3-V LVTTL at C11 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[29] uses I/O standard 3.3-V LVTTL at B11 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[30] uses I/O standard 3.3-V LVTTL at A12 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[31] uses I/O standard 3.3-V LVTTL at D11 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[32] uses I/O standard 3.3-V LVTTL at D12 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[33] uses I/O standard 3.3-V LVTTL at B12 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO1[0] uses I/O standard 3.3-V LVTTL at F13 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[1] uses I/O standard 3.3-V LVTTL at T15 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[2] uses I/O standard 3.3-V LVTTL at T14 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[3] uses I/O standard 3.3-V LVTTL at T13 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[4] uses I/O standard 3.3-V LVTTL at R13 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[5] uses I/O standard 3.3-V LVTTL at T12 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[22] uses I/O standard 3.3-V LVTTL at R14 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[23] uses I/O standard 3.3-V LVTTL at N16 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[24] uses I/O standard 3.3-V LVTTL at N15 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[25] uses I/O standard 3.3-V LVTTL at P14 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[26] uses I/O standard 3.3-V LVTTL at L14 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[27] uses I/O standard 3.3-V LVTTL at N14 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[28] uses I/O standard 3.3-V LVTTL at M10 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[29] uses I/O standard 3.3-V LVTTL at L13 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[30] uses I/O standard 3.3-V LVTTL at J16 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[31] uses I/O standard 3.3-V LVTTL at K15 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[32] uses I/O standard 3.3-V LVTTL at J13 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[33] uses I/O standard 3.3-V LVTTL at J14 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO0[12] uses I/O standard 3.3-V LVTTL at B7 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[13] uses I/O standard 3.3-V LVTTL at D6 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[14] uses I/O standard 3.3-V LVTTL at A7 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[15] uses I/O standard 3.3-V LVTTL at C6 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[17] uses I/O standard 3.3-V LVTTL at E6 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[18] uses I/O standard 3.3-V LVTTL at E7 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[19] uses I/O standard 3.3-V LVTTL at D8 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[21] uses I/O standard 3.3-V LVTTL at F8 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[24] uses I/O standard 3.3-V LVTTL at C9 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO0[27] uses I/O standard 3.3-V LVTTL at E10 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169178): Pin pGPIO1[6] uses I/O standard 3.3-V LVTTL at R12 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[7] uses I/O standard 3.3-V LVTTL at T11 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[8] uses I/O standard 3.3-V LVTTL at T10 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[9] uses I/O standard 3.3-V LVTTL at R11 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[10] uses I/O standard 3.3-V LVTTL at P11 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[11] uses I/O standard 3.3-V LVTTL at R10 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[12] uses I/O standard 3.3-V LVTTL at N12 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[13] uses I/O standard 3.3-V LVTTL at P9 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[14] uses I/O standard 3.3-V LVTTL at N9 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[15] uses I/O standard 3.3-V LVTTL at N11 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[16] uses I/O standard 3.3-V LVTTL at L16 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[17] uses I/O standard 3.3-V LVTTL at K16 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[18] uses I/O standard 3.3-V LVTTL at R16 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[19] uses I/O standard 3.3-V LVTTL at L15 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[20] uses I/O standard 3.3-V LVTTL at P15 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1[21] uses I/O standard 3.3-V LVTTL at P16 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169178): Pin pGPIO1_IN[0] uses I/O standard 3.3-V LVTTL at T9 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 59
    Info (169178): Pin pGPIO1_IN[1] uses I/O standard 3.3-V LVTTL at R9 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 59
    Info (169178): Pin pClk50M uses I/O standard 3.3-V LVTTL at R8 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 8
Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447.
    Info (169178): Pin pEPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2 File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 33
Warning (169064): Following 80 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin pDRAM_DQ[0] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169065): Pin pDRAM_DQ[1] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169065): Pin pDRAM_DQ[2] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169065): Pin pDRAM_DQ[3] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169065): Pin pDRAM_DQ[4] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169065): Pin pDRAM_DQ[5] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169065): Pin pDRAM_DQ[6] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169065): Pin pDRAM_DQ[7] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169065): Pin pDRAM_DQ[8] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169065): Pin pDRAM_DQ[9] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169065): Pin pDRAM_DQ[10] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169065): Pin pDRAM_DQ[11] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169065): Pin pDRAM_DQ[12] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169065): Pin pDRAM_DQ[13] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169065): Pin pDRAM_DQ[14] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169065): Pin pDRAM_DQ[15] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 26
    Info (169065): Pin pGPIO_2[0] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169065): Pin pGPIO_2[1] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169065): Pin pGPIO_2[2] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169065): Pin pGPIO_2[3] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169065): Pin pGPIO_2[4] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169065): Pin pGPIO_2[5] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169065): Pin pGPIO_2[6] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169065): Pin pGPIO_2[7] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169065): Pin pGPIO_2[8] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169065): Pin pGPIO_2[9] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169065): Pin pGPIO_2[10] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169065): Pin pGPIO_2[11] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169065): Pin pGPIO_2[12] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 50
    Info (169065): Pin pGPIO0[0] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[1] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[2] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[3] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[4] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[5] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[6] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[7] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[8] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[9] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[10] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[11] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[16] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[20] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[22] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[23] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[25] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[26] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[28] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[29] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[30] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[31] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[32] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[33] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO1[0] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169065): Pin pGPIO1[1] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169065): Pin pGPIO1[2] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169065): Pin pGPIO1[3] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169065): Pin pGPIO1[4] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169065): Pin pGPIO1[5] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169065): Pin pGPIO1[22] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169065): Pin pGPIO1[23] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169065): Pin pGPIO1[24] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169065): Pin pGPIO1[25] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169065): Pin pGPIO1[26] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169065): Pin pGPIO1[27] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169065): Pin pGPIO1[28] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169065): Pin pGPIO1[29] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169065): Pin pGPIO1[30] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169065): Pin pGPIO1[31] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169065): Pin pGPIO1[32] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169065): Pin pGPIO1[33] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 58
    Info (169065): Pin pGPIO0[12] has a permanently enabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[13] has a permanently enabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[14] has a permanently enabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[15] has a permanently enabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[17] has a permanently enabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[18] has a permanently enabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[19] has a permanently enabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[21] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
    Info (169065): Pin pGPIO0[24] has a permanently disabled output enable File: C:/Users/kuni/work/X68k-KeplerX-RTL/RTL/X68KeplerX.vhd Line: 54
Info (144001): Generated suppressed messages file C:/Users/kuni/work/X68k-KeplerX-RTL/X68KeplerX.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 5594 megabytes
    Info: Processing ended: Fri Aug 19 17:48:48 2022
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:35


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/kuni/work/X68k-KeplerX-RTL/X68KeplerX.fit.smsg.


