{
  "creator": "Yosys 0.47 (git sha1 647d61dd9, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)",
  "modules": {
    "my_project": {
      "attributes": {
        "hdlname": "my_project",
        "top": "00000000000000000000000000000001",
        "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:4.1-58.10"
      },
      "ports": {
        "vdd": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "vss": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "my_in": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12 ]
        },
        "my_clk": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "my_out": {
          "direction": "output",
          "bits": [ 14, 15, 16, 17 ]
        }
      },
      "cells": {
        "$procdff$18": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:48.5-56.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 18, 19, 20 ],
            "Q": [ 14, 15, 16 ]
          }
        },
        "$procdff$19": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:48.5-56.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 21 ],
            "Q": [ 17 ]
          }
        },
        "$procmux$10": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000111",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:0.0-0.0|/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:35.9-45.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0" ],
            "B": [ "1", "1", "1", "0", "1", "1", "1", "0", "1", "0", "0", "1", "1", "1", "0", "0", "1", "0", "1", "0", "0" ],
            "S": [ 22, 23, 24, 25, 26, 27, 28 ],
            "Y": [ 29, 30, 31 ]
          }
        },
        "$procmux$11_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:0.0-0.0|/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:35.9-45.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8, 9, 10 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1" ],
            "Y": [ 22 ]
          }
        },
        "$procmux$12_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:0.0-0.0|/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:35.9-45.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8, 9, 10 ],
            "B": [ "1", "1", "1", "1", "1", "1", "0" ],
            "Y": [ 23 ]
          }
        },
        "$procmux$13_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:0.0-0.0|/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:35.9-45.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8, 9, 10 ],
            "B": [ "1", "1", "1", "1", "1", "0", "0" ],
            "Y": [ 24 ]
          }
        },
        "$procmux$14_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:0.0-0.0|/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:35.9-45.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8, 9, 10 ],
            "B": [ "1", "1", "1", "1", "0", "0", "0" ],
            "Y": [ 25 ]
          }
        },
        "$procmux$15_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:0.0-0.0|/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:35.9-45.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8, 9, 10 ],
            "B": [ "1", "1", "1", "0", "0", "0", "0" ],
            "Y": [ 26 ]
          }
        },
        "$procmux$16_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:0.0-0.0|/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:35.9-45.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8, 9, 10 ],
            "B": [ "1", "1", "0", "0", "0", "0", "0" ],
            "Y": [ 27 ]
          }
        },
        "$procmux$17_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:0.0-0.0|/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:35.9-45.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8, 9, 10 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 28 ]
          }
        },
        "$procmux$4": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:49.13-49.17|/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:49.9-55.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 11 ],
            "Y": [ 21 ]
          }
        },
        "$procmux$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:49.13-49.17|/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:49.9-55.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 29, 30, 31 ],
            "B": [ "0", "0", "0" ],
            "S": [ 11 ],
            "Y": [ 18, 19, 20 ]
          }
        }
      },
      "netnames": {
        "$0\\B[2:0]": {
          "hide_name": 1,
          "bits": [ 18, 19, 20 ],
          "attributes": {
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:48.5-56.8"
          }
        },
        "$0\\eoc[0:0]": {
          "hide_name": 1,
          "bits": [ 21 ],
          "attributes": {
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:48.5-56.8"
          }
        },
        "$procmux$11_CMP": {
          "hide_name": 1,
          "bits": [ 22 ],
          "attributes": {
          }
        },
        "$procmux$12_CMP": {
          "hide_name": 1,
          "bits": [ 23 ],
          "attributes": {
          }
        },
        "$procmux$13_CMP": {
          "hide_name": 1,
          "bits": [ 24 ],
          "attributes": {
          }
        },
        "$procmux$14_CMP": {
          "hide_name": 1,
          "bits": [ 25 ],
          "attributes": {
          }
        },
        "$procmux$15_CMP": {
          "hide_name": 1,
          "bits": [ 26 ],
          "attributes": {
          }
        },
        "$procmux$16_CMP": {
          "hide_name": 1,
          "bits": [ 27 ],
          "attributes": {
          }
        },
        "$procmux$17_CMP": {
          "hide_name": 1,
          "bits": [ 28 ],
          "attributes": {
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 14, 15, 16 ],
          "attributes": {
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:25.15-25.16"
          }
        },
        "Bx": {
          "hide_name": 0,
          "bits": [ 29, 30, 31 ],
          "attributes": {
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:32.15-32.17"
          }
        },
        "eoc": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:24.9-24.12"
          }
        },
        "my_clk": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:9.11-9.17"
          }
        },
        "my_in": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12 ],
          "attributes": {
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:8.17-8.22"
          }
        },
        "my_out": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17 ],
          "attributes": {
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:10.18-10.24"
          }
        },
        "vdd": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:5.11-5.14"
          }
        },
        "vss": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/foss/designs/RTL2GDS-in-Action/my_project/verilog/Decoder.v:6.11-6.14"
          }
        }
      }
    }
  }
}
