
e-paper_18x5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009160  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005fc  08009220  08009220  0000a220  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800981c  0800981c  0000b010  2**0
                  CONTENTS
  4 .ARM          00000008  0800981c  0800981c  0000a81c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009824  08009824  0000b010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009824  08009824  0000a824  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009828  08009828  0000a828  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  0800982c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  20000010  0800983c  0000b010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000021c  0800983c  0000b21c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018dad  00000000  00000000  0000b038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b25  00000000  00000000  00023de5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001630  00000000  00000000  00027910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000114d  00000000  00000000  00028f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020332  00000000  00000000  0002a08d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d47a  00000000  00000000  0004a3bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c3576  00000000  00000000  00067839  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012adaf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000528c  00000000  00000000  0012adf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  00130080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08009208 	.word	0x08009208

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08009208 	.word	0x08009208

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <__aeabi_cdrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	0010      	movs	r0, r2
 80003f8:	4662      	mov	r2, ip
 80003fa:	468c      	mov	ip, r1
 80003fc:	0019      	movs	r1, r3
 80003fe:	4663      	mov	r3, ip
 8000400:	e000      	b.n	8000404 <__aeabi_cdcmpeq>
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_cdcmpeq>:
 8000404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000406:	f001 f891 	bl	800152c <__ledf2>
 800040a:	2800      	cmp	r0, #0
 800040c:	d401      	bmi.n	8000412 <__aeabi_cdcmpeq+0xe>
 800040e:	2100      	movs	r1, #0
 8000410:	42c8      	cmn	r0, r1
 8000412:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000414 <__aeabi_dcmpeq>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f000 ffd1 	bl	80013bc <__eqdf2>
 800041a:	4240      	negs	r0, r0
 800041c:	3001      	adds	r0, #1
 800041e:	bd10      	pop	{r4, pc}

08000420 <__aeabi_dcmplt>:
 8000420:	b510      	push	{r4, lr}
 8000422:	f001 f883 	bl	800152c <__ledf2>
 8000426:	2800      	cmp	r0, #0
 8000428:	db01      	blt.n	800042e <__aeabi_dcmplt+0xe>
 800042a:	2000      	movs	r0, #0
 800042c:	bd10      	pop	{r4, pc}
 800042e:	2001      	movs	r0, #1
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__aeabi_dcmple>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f001 f879 	bl	800152c <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	dd01      	ble.n	8000442 <__aeabi_dcmple+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			@ (mov r8, r8)

08000448 <__aeabi_dcmpgt>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 fffb 	bl	8001444 <__gedf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dc01      	bgt.n	8000456 <__aeabi_dcmpgt+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			@ (mov r8, r8)

0800045c <__aeabi_dcmpge>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f000 fff1 	bl	8001444 <__gedf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	da01      	bge.n	800046a <__aeabi_dcmpge+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			@ (mov r8, r8)

08000470 <__clzsi2>:
 8000470:	211c      	movs	r1, #28
 8000472:	2301      	movs	r3, #1
 8000474:	041b      	lsls	r3, r3, #16
 8000476:	4298      	cmp	r0, r3
 8000478:	d301      	bcc.n	800047e <__clzsi2+0xe>
 800047a:	0c00      	lsrs	r0, r0, #16
 800047c:	3910      	subs	r1, #16
 800047e:	0a1b      	lsrs	r3, r3, #8
 8000480:	4298      	cmp	r0, r3
 8000482:	d301      	bcc.n	8000488 <__clzsi2+0x18>
 8000484:	0a00      	lsrs	r0, r0, #8
 8000486:	3908      	subs	r1, #8
 8000488:	091b      	lsrs	r3, r3, #4
 800048a:	4298      	cmp	r0, r3
 800048c:	d301      	bcc.n	8000492 <__clzsi2+0x22>
 800048e:	0900      	lsrs	r0, r0, #4
 8000490:	3904      	subs	r1, #4
 8000492:	a202      	add	r2, pc, #8	@ (adr r2, 800049c <__clzsi2+0x2c>)
 8000494:	5c10      	ldrb	r0, [r2, r0]
 8000496:	1840      	adds	r0, r0, r1
 8000498:	4770      	bx	lr
 800049a:	46c0      	nop			@ (mov r8, r8)
 800049c:	02020304 	.word	0x02020304
 80004a0:	01010101 	.word	0x01010101
	...

080004ac <__aeabi_uldivmod>:
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d111      	bne.n	80004d4 <__aeabi_uldivmod+0x28>
 80004b0:	2a00      	cmp	r2, #0
 80004b2:	d10f      	bne.n	80004d4 <__aeabi_uldivmod+0x28>
 80004b4:	2900      	cmp	r1, #0
 80004b6:	d100      	bne.n	80004ba <__aeabi_uldivmod+0xe>
 80004b8:	2800      	cmp	r0, #0
 80004ba:	d002      	beq.n	80004c2 <__aeabi_uldivmod+0x16>
 80004bc:	2100      	movs	r1, #0
 80004be:	43c9      	mvns	r1, r1
 80004c0:	0008      	movs	r0, r1
 80004c2:	b407      	push	{r0, r1, r2}
 80004c4:	4802      	ldr	r0, [pc, #8]	@ (80004d0 <__aeabi_uldivmod+0x24>)
 80004c6:	a102      	add	r1, pc, #8	@ (adr r1, 80004d0 <__aeabi_uldivmod+0x24>)
 80004c8:	1840      	adds	r0, r0, r1
 80004ca:	9002      	str	r0, [sp, #8]
 80004cc:	bd03      	pop	{r0, r1, pc}
 80004ce:	46c0      	nop			@ (mov r8, r8)
 80004d0:	ffffff21 	.word	0xffffff21
 80004d4:	b403      	push	{r0, r1}
 80004d6:	4668      	mov	r0, sp
 80004d8:	b501      	push	{r0, lr}
 80004da:	9802      	ldr	r0, [sp, #8]
 80004dc:	f000 f824 	bl	8000528 <__udivmoddi4>
 80004e0:	9b01      	ldr	r3, [sp, #4]
 80004e2:	469e      	mov	lr, r3
 80004e4:	b002      	add	sp, #8
 80004e6:	bc0c      	pop	{r2, r3}
 80004e8:	4770      	bx	lr
 80004ea:	46c0      	nop			@ (mov r8, r8)

080004ec <__aeabi_d2uiz>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	2200      	movs	r2, #0
 80004f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000524 <__aeabi_d2uiz+0x38>)
 80004f2:	0004      	movs	r4, r0
 80004f4:	000d      	movs	r5, r1
 80004f6:	f7ff ffb1 	bl	800045c <__aeabi_dcmpge>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	d104      	bne.n	8000508 <__aeabi_d2uiz+0x1c>
 80004fe:	0020      	movs	r0, r4
 8000500:	0029      	movs	r1, r5
 8000502:	f001 fee9 	bl	80022d8 <__aeabi_d2iz>
 8000506:	bd70      	pop	{r4, r5, r6, pc}
 8000508:	4b06      	ldr	r3, [pc, #24]	@ (8000524 <__aeabi_d2uiz+0x38>)
 800050a:	2200      	movs	r2, #0
 800050c:	0020      	movs	r0, r4
 800050e:	0029      	movs	r1, r5
 8000510:	f001 fb46 	bl	8001ba0 <__aeabi_dsub>
 8000514:	f001 fee0 	bl	80022d8 <__aeabi_d2iz>
 8000518:	2380      	movs	r3, #128	@ 0x80
 800051a:	061b      	lsls	r3, r3, #24
 800051c:	469c      	mov	ip, r3
 800051e:	4460      	add	r0, ip
 8000520:	e7f1      	b.n	8000506 <__aeabi_d2uiz+0x1a>
 8000522:	46c0      	nop			@ (mov r8, r8)
 8000524:	41e00000 	.word	0x41e00000

08000528 <__udivmoddi4>:
 8000528:	b5f0      	push	{r4, r5, r6, r7, lr}
 800052a:	4657      	mov	r7, sl
 800052c:	464e      	mov	r6, r9
 800052e:	4645      	mov	r5, r8
 8000530:	46de      	mov	lr, fp
 8000532:	b5e0      	push	{r5, r6, r7, lr}
 8000534:	0004      	movs	r4, r0
 8000536:	000d      	movs	r5, r1
 8000538:	4692      	mov	sl, r2
 800053a:	4699      	mov	r9, r3
 800053c:	b083      	sub	sp, #12
 800053e:	428b      	cmp	r3, r1
 8000540:	d830      	bhi.n	80005a4 <__udivmoddi4+0x7c>
 8000542:	d02d      	beq.n	80005a0 <__udivmoddi4+0x78>
 8000544:	4649      	mov	r1, r9
 8000546:	4650      	mov	r0, sl
 8000548:	f001 ff54 	bl	80023f4 <__clzdi2>
 800054c:	0029      	movs	r1, r5
 800054e:	0006      	movs	r6, r0
 8000550:	0020      	movs	r0, r4
 8000552:	f001 ff4f 	bl	80023f4 <__clzdi2>
 8000556:	1a33      	subs	r3, r6, r0
 8000558:	4698      	mov	r8, r3
 800055a:	3b20      	subs	r3, #32
 800055c:	d434      	bmi.n	80005c8 <__udivmoddi4+0xa0>
 800055e:	469b      	mov	fp, r3
 8000560:	4653      	mov	r3, sl
 8000562:	465a      	mov	r2, fp
 8000564:	4093      	lsls	r3, r2
 8000566:	4642      	mov	r2, r8
 8000568:	001f      	movs	r7, r3
 800056a:	4653      	mov	r3, sl
 800056c:	4093      	lsls	r3, r2
 800056e:	001e      	movs	r6, r3
 8000570:	42af      	cmp	r7, r5
 8000572:	d83b      	bhi.n	80005ec <__udivmoddi4+0xc4>
 8000574:	42af      	cmp	r7, r5
 8000576:	d100      	bne.n	800057a <__udivmoddi4+0x52>
 8000578:	e079      	b.n	800066e <__udivmoddi4+0x146>
 800057a:	465b      	mov	r3, fp
 800057c:	1ba4      	subs	r4, r4, r6
 800057e:	41bd      	sbcs	r5, r7
 8000580:	2b00      	cmp	r3, #0
 8000582:	da00      	bge.n	8000586 <__udivmoddi4+0x5e>
 8000584:	e076      	b.n	8000674 <__udivmoddi4+0x14c>
 8000586:	2200      	movs	r2, #0
 8000588:	2300      	movs	r3, #0
 800058a:	9200      	str	r2, [sp, #0]
 800058c:	9301      	str	r3, [sp, #4]
 800058e:	2301      	movs	r3, #1
 8000590:	465a      	mov	r2, fp
 8000592:	4093      	lsls	r3, r2
 8000594:	9301      	str	r3, [sp, #4]
 8000596:	2301      	movs	r3, #1
 8000598:	4642      	mov	r2, r8
 800059a:	4093      	lsls	r3, r2
 800059c:	9300      	str	r3, [sp, #0]
 800059e:	e029      	b.n	80005f4 <__udivmoddi4+0xcc>
 80005a0:	4282      	cmp	r2, r0
 80005a2:	d9cf      	bls.n	8000544 <__udivmoddi4+0x1c>
 80005a4:	2200      	movs	r2, #0
 80005a6:	2300      	movs	r3, #0
 80005a8:	9200      	str	r2, [sp, #0]
 80005aa:	9301      	str	r3, [sp, #4]
 80005ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d001      	beq.n	80005b6 <__udivmoddi4+0x8e>
 80005b2:	601c      	str	r4, [r3, #0]
 80005b4:	605d      	str	r5, [r3, #4]
 80005b6:	9800      	ldr	r0, [sp, #0]
 80005b8:	9901      	ldr	r1, [sp, #4]
 80005ba:	b003      	add	sp, #12
 80005bc:	bcf0      	pop	{r4, r5, r6, r7}
 80005be:	46bb      	mov	fp, r7
 80005c0:	46b2      	mov	sl, r6
 80005c2:	46a9      	mov	r9, r5
 80005c4:	46a0      	mov	r8, r4
 80005c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005c8:	4642      	mov	r2, r8
 80005ca:	469b      	mov	fp, r3
 80005cc:	2320      	movs	r3, #32
 80005ce:	1a9b      	subs	r3, r3, r2
 80005d0:	4652      	mov	r2, sl
 80005d2:	40da      	lsrs	r2, r3
 80005d4:	4641      	mov	r1, r8
 80005d6:	0013      	movs	r3, r2
 80005d8:	464a      	mov	r2, r9
 80005da:	408a      	lsls	r2, r1
 80005dc:	0017      	movs	r7, r2
 80005de:	4642      	mov	r2, r8
 80005e0:	431f      	orrs	r7, r3
 80005e2:	4653      	mov	r3, sl
 80005e4:	4093      	lsls	r3, r2
 80005e6:	001e      	movs	r6, r3
 80005e8:	42af      	cmp	r7, r5
 80005ea:	d9c3      	bls.n	8000574 <__udivmoddi4+0x4c>
 80005ec:	2200      	movs	r2, #0
 80005ee:	2300      	movs	r3, #0
 80005f0:	9200      	str	r2, [sp, #0]
 80005f2:	9301      	str	r3, [sp, #4]
 80005f4:	4643      	mov	r3, r8
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d0d8      	beq.n	80005ac <__udivmoddi4+0x84>
 80005fa:	07fb      	lsls	r3, r7, #31
 80005fc:	0872      	lsrs	r2, r6, #1
 80005fe:	431a      	orrs	r2, r3
 8000600:	4646      	mov	r6, r8
 8000602:	087b      	lsrs	r3, r7, #1
 8000604:	e00e      	b.n	8000624 <__udivmoddi4+0xfc>
 8000606:	42ab      	cmp	r3, r5
 8000608:	d101      	bne.n	800060e <__udivmoddi4+0xe6>
 800060a:	42a2      	cmp	r2, r4
 800060c:	d80c      	bhi.n	8000628 <__udivmoddi4+0x100>
 800060e:	1aa4      	subs	r4, r4, r2
 8000610:	419d      	sbcs	r5, r3
 8000612:	2001      	movs	r0, #1
 8000614:	1924      	adds	r4, r4, r4
 8000616:	416d      	adcs	r5, r5
 8000618:	2100      	movs	r1, #0
 800061a:	3e01      	subs	r6, #1
 800061c:	1824      	adds	r4, r4, r0
 800061e:	414d      	adcs	r5, r1
 8000620:	2e00      	cmp	r6, #0
 8000622:	d006      	beq.n	8000632 <__udivmoddi4+0x10a>
 8000624:	42ab      	cmp	r3, r5
 8000626:	d9ee      	bls.n	8000606 <__udivmoddi4+0xde>
 8000628:	3e01      	subs	r6, #1
 800062a:	1924      	adds	r4, r4, r4
 800062c:	416d      	adcs	r5, r5
 800062e:	2e00      	cmp	r6, #0
 8000630:	d1f8      	bne.n	8000624 <__udivmoddi4+0xfc>
 8000632:	9800      	ldr	r0, [sp, #0]
 8000634:	9901      	ldr	r1, [sp, #4]
 8000636:	465b      	mov	r3, fp
 8000638:	1900      	adds	r0, r0, r4
 800063a:	4169      	adcs	r1, r5
 800063c:	2b00      	cmp	r3, #0
 800063e:	db24      	blt.n	800068a <__udivmoddi4+0x162>
 8000640:	002b      	movs	r3, r5
 8000642:	465a      	mov	r2, fp
 8000644:	4644      	mov	r4, r8
 8000646:	40d3      	lsrs	r3, r2
 8000648:	002a      	movs	r2, r5
 800064a:	40e2      	lsrs	r2, r4
 800064c:	001c      	movs	r4, r3
 800064e:	465b      	mov	r3, fp
 8000650:	0015      	movs	r5, r2
 8000652:	2b00      	cmp	r3, #0
 8000654:	db2a      	blt.n	80006ac <__udivmoddi4+0x184>
 8000656:	0026      	movs	r6, r4
 8000658:	409e      	lsls	r6, r3
 800065a:	0033      	movs	r3, r6
 800065c:	0026      	movs	r6, r4
 800065e:	4647      	mov	r7, r8
 8000660:	40be      	lsls	r6, r7
 8000662:	0032      	movs	r2, r6
 8000664:	1a80      	subs	r0, r0, r2
 8000666:	4199      	sbcs	r1, r3
 8000668:	9000      	str	r0, [sp, #0]
 800066a:	9101      	str	r1, [sp, #4]
 800066c:	e79e      	b.n	80005ac <__udivmoddi4+0x84>
 800066e:	42a3      	cmp	r3, r4
 8000670:	d8bc      	bhi.n	80005ec <__udivmoddi4+0xc4>
 8000672:	e782      	b.n	800057a <__udivmoddi4+0x52>
 8000674:	4642      	mov	r2, r8
 8000676:	2320      	movs	r3, #32
 8000678:	2100      	movs	r1, #0
 800067a:	1a9b      	subs	r3, r3, r2
 800067c:	2200      	movs	r2, #0
 800067e:	9100      	str	r1, [sp, #0]
 8000680:	9201      	str	r2, [sp, #4]
 8000682:	2201      	movs	r2, #1
 8000684:	40da      	lsrs	r2, r3
 8000686:	9201      	str	r2, [sp, #4]
 8000688:	e785      	b.n	8000596 <__udivmoddi4+0x6e>
 800068a:	4642      	mov	r2, r8
 800068c:	2320      	movs	r3, #32
 800068e:	1a9b      	subs	r3, r3, r2
 8000690:	002a      	movs	r2, r5
 8000692:	4646      	mov	r6, r8
 8000694:	409a      	lsls	r2, r3
 8000696:	0023      	movs	r3, r4
 8000698:	40f3      	lsrs	r3, r6
 800069a:	4644      	mov	r4, r8
 800069c:	4313      	orrs	r3, r2
 800069e:	002a      	movs	r2, r5
 80006a0:	40e2      	lsrs	r2, r4
 80006a2:	001c      	movs	r4, r3
 80006a4:	465b      	mov	r3, fp
 80006a6:	0015      	movs	r5, r2
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	dad4      	bge.n	8000656 <__udivmoddi4+0x12e>
 80006ac:	4642      	mov	r2, r8
 80006ae:	002f      	movs	r7, r5
 80006b0:	2320      	movs	r3, #32
 80006b2:	0026      	movs	r6, r4
 80006b4:	4097      	lsls	r7, r2
 80006b6:	1a9b      	subs	r3, r3, r2
 80006b8:	40de      	lsrs	r6, r3
 80006ba:	003b      	movs	r3, r7
 80006bc:	4333      	orrs	r3, r6
 80006be:	e7cd      	b.n	800065c <__udivmoddi4+0x134>

080006c0 <__aeabi_dadd>:
 80006c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006c2:	4657      	mov	r7, sl
 80006c4:	464e      	mov	r6, r9
 80006c6:	4645      	mov	r5, r8
 80006c8:	46de      	mov	lr, fp
 80006ca:	b5e0      	push	{r5, r6, r7, lr}
 80006cc:	b083      	sub	sp, #12
 80006ce:	9000      	str	r0, [sp, #0]
 80006d0:	9101      	str	r1, [sp, #4]
 80006d2:	030c      	lsls	r4, r1, #12
 80006d4:	004f      	lsls	r7, r1, #1
 80006d6:	0fce      	lsrs	r6, r1, #31
 80006d8:	0a61      	lsrs	r1, r4, #9
 80006da:	9c00      	ldr	r4, [sp, #0]
 80006dc:	031d      	lsls	r5, r3, #12
 80006de:	0f64      	lsrs	r4, r4, #29
 80006e0:	430c      	orrs	r4, r1
 80006e2:	9900      	ldr	r1, [sp, #0]
 80006e4:	9200      	str	r2, [sp, #0]
 80006e6:	9301      	str	r3, [sp, #4]
 80006e8:	00c8      	lsls	r0, r1, #3
 80006ea:	0059      	lsls	r1, r3, #1
 80006ec:	0d4b      	lsrs	r3, r1, #21
 80006ee:	4699      	mov	r9, r3
 80006f0:	9a00      	ldr	r2, [sp, #0]
 80006f2:	9b01      	ldr	r3, [sp, #4]
 80006f4:	0a6d      	lsrs	r5, r5, #9
 80006f6:	0fd9      	lsrs	r1, r3, #31
 80006f8:	0f53      	lsrs	r3, r2, #29
 80006fa:	432b      	orrs	r3, r5
 80006fc:	469a      	mov	sl, r3
 80006fe:	9b00      	ldr	r3, [sp, #0]
 8000700:	0d7f      	lsrs	r7, r7, #21
 8000702:	00da      	lsls	r2, r3, #3
 8000704:	4694      	mov	ip, r2
 8000706:	464a      	mov	r2, r9
 8000708:	46b0      	mov	r8, r6
 800070a:	1aba      	subs	r2, r7, r2
 800070c:	428e      	cmp	r6, r1
 800070e:	d100      	bne.n	8000712 <__aeabi_dadd+0x52>
 8000710:	e0b0      	b.n	8000874 <__aeabi_dadd+0x1b4>
 8000712:	2a00      	cmp	r2, #0
 8000714:	dc00      	bgt.n	8000718 <__aeabi_dadd+0x58>
 8000716:	e078      	b.n	800080a <__aeabi_dadd+0x14a>
 8000718:	4649      	mov	r1, r9
 800071a:	2900      	cmp	r1, #0
 800071c:	d100      	bne.n	8000720 <__aeabi_dadd+0x60>
 800071e:	e0e9      	b.n	80008f4 <__aeabi_dadd+0x234>
 8000720:	49c9      	ldr	r1, [pc, #804]	@ (8000a48 <__aeabi_dadd+0x388>)
 8000722:	428f      	cmp	r7, r1
 8000724:	d100      	bne.n	8000728 <__aeabi_dadd+0x68>
 8000726:	e195      	b.n	8000a54 <__aeabi_dadd+0x394>
 8000728:	2501      	movs	r5, #1
 800072a:	2a38      	cmp	r2, #56	@ 0x38
 800072c:	dc16      	bgt.n	800075c <__aeabi_dadd+0x9c>
 800072e:	2180      	movs	r1, #128	@ 0x80
 8000730:	4653      	mov	r3, sl
 8000732:	0409      	lsls	r1, r1, #16
 8000734:	430b      	orrs	r3, r1
 8000736:	469a      	mov	sl, r3
 8000738:	2a1f      	cmp	r2, #31
 800073a:	dd00      	ble.n	800073e <__aeabi_dadd+0x7e>
 800073c:	e1e7      	b.n	8000b0e <__aeabi_dadd+0x44e>
 800073e:	2120      	movs	r1, #32
 8000740:	4655      	mov	r5, sl
 8000742:	1a8b      	subs	r3, r1, r2
 8000744:	4661      	mov	r1, ip
 8000746:	409d      	lsls	r5, r3
 8000748:	40d1      	lsrs	r1, r2
 800074a:	430d      	orrs	r5, r1
 800074c:	4661      	mov	r1, ip
 800074e:	4099      	lsls	r1, r3
 8000750:	1e4b      	subs	r3, r1, #1
 8000752:	4199      	sbcs	r1, r3
 8000754:	4653      	mov	r3, sl
 8000756:	40d3      	lsrs	r3, r2
 8000758:	430d      	orrs	r5, r1
 800075a:	1ae4      	subs	r4, r4, r3
 800075c:	1b45      	subs	r5, r0, r5
 800075e:	42a8      	cmp	r0, r5
 8000760:	4180      	sbcs	r0, r0
 8000762:	4240      	negs	r0, r0
 8000764:	1a24      	subs	r4, r4, r0
 8000766:	0223      	lsls	r3, r4, #8
 8000768:	d400      	bmi.n	800076c <__aeabi_dadd+0xac>
 800076a:	e10f      	b.n	800098c <__aeabi_dadd+0x2cc>
 800076c:	0264      	lsls	r4, r4, #9
 800076e:	0a64      	lsrs	r4, r4, #9
 8000770:	2c00      	cmp	r4, #0
 8000772:	d100      	bne.n	8000776 <__aeabi_dadd+0xb6>
 8000774:	e139      	b.n	80009ea <__aeabi_dadd+0x32a>
 8000776:	0020      	movs	r0, r4
 8000778:	f7ff fe7a 	bl	8000470 <__clzsi2>
 800077c:	0003      	movs	r3, r0
 800077e:	3b08      	subs	r3, #8
 8000780:	2120      	movs	r1, #32
 8000782:	0028      	movs	r0, r5
 8000784:	1aca      	subs	r2, r1, r3
 8000786:	40d0      	lsrs	r0, r2
 8000788:	409c      	lsls	r4, r3
 800078a:	0002      	movs	r2, r0
 800078c:	409d      	lsls	r5, r3
 800078e:	4322      	orrs	r2, r4
 8000790:	429f      	cmp	r7, r3
 8000792:	dd00      	ble.n	8000796 <__aeabi_dadd+0xd6>
 8000794:	e173      	b.n	8000a7e <__aeabi_dadd+0x3be>
 8000796:	1bd8      	subs	r0, r3, r7
 8000798:	3001      	adds	r0, #1
 800079a:	1a09      	subs	r1, r1, r0
 800079c:	002c      	movs	r4, r5
 800079e:	408d      	lsls	r5, r1
 80007a0:	40c4      	lsrs	r4, r0
 80007a2:	1e6b      	subs	r3, r5, #1
 80007a4:	419d      	sbcs	r5, r3
 80007a6:	0013      	movs	r3, r2
 80007a8:	40c2      	lsrs	r2, r0
 80007aa:	408b      	lsls	r3, r1
 80007ac:	4325      	orrs	r5, r4
 80007ae:	2700      	movs	r7, #0
 80007b0:	0014      	movs	r4, r2
 80007b2:	431d      	orrs	r5, r3
 80007b4:	076b      	lsls	r3, r5, #29
 80007b6:	d009      	beq.n	80007cc <__aeabi_dadd+0x10c>
 80007b8:	230f      	movs	r3, #15
 80007ba:	402b      	ands	r3, r5
 80007bc:	2b04      	cmp	r3, #4
 80007be:	d005      	beq.n	80007cc <__aeabi_dadd+0x10c>
 80007c0:	1d2b      	adds	r3, r5, #4
 80007c2:	42ab      	cmp	r3, r5
 80007c4:	41ad      	sbcs	r5, r5
 80007c6:	426d      	negs	r5, r5
 80007c8:	1964      	adds	r4, r4, r5
 80007ca:	001d      	movs	r5, r3
 80007cc:	0223      	lsls	r3, r4, #8
 80007ce:	d400      	bmi.n	80007d2 <__aeabi_dadd+0x112>
 80007d0:	e12d      	b.n	8000a2e <__aeabi_dadd+0x36e>
 80007d2:	4a9d      	ldr	r2, [pc, #628]	@ (8000a48 <__aeabi_dadd+0x388>)
 80007d4:	3701      	adds	r7, #1
 80007d6:	4297      	cmp	r7, r2
 80007d8:	d100      	bne.n	80007dc <__aeabi_dadd+0x11c>
 80007da:	e0d3      	b.n	8000984 <__aeabi_dadd+0x2c4>
 80007dc:	4646      	mov	r6, r8
 80007de:	499b      	ldr	r1, [pc, #620]	@ (8000a4c <__aeabi_dadd+0x38c>)
 80007e0:	08ed      	lsrs	r5, r5, #3
 80007e2:	4021      	ands	r1, r4
 80007e4:	074a      	lsls	r2, r1, #29
 80007e6:	432a      	orrs	r2, r5
 80007e8:	057c      	lsls	r4, r7, #21
 80007ea:	024d      	lsls	r5, r1, #9
 80007ec:	0b2d      	lsrs	r5, r5, #12
 80007ee:	0d64      	lsrs	r4, r4, #21
 80007f0:	0524      	lsls	r4, r4, #20
 80007f2:	432c      	orrs	r4, r5
 80007f4:	07f6      	lsls	r6, r6, #31
 80007f6:	4334      	orrs	r4, r6
 80007f8:	0010      	movs	r0, r2
 80007fa:	0021      	movs	r1, r4
 80007fc:	b003      	add	sp, #12
 80007fe:	bcf0      	pop	{r4, r5, r6, r7}
 8000800:	46bb      	mov	fp, r7
 8000802:	46b2      	mov	sl, r6
 8000804:	46a9      	mov	r9, r5
 8000806:	46a0      	mov	r8, r4
 8000808:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800080a:	2a00      	cmp	r2, #0
 800080c:	d100      	bne.n	8000810 <__aeabi_dadd+0x150>
 800080e:	e084      	b.n	800091a <__aeabi_dadd+0x25a>
 8000810:	464a      	mov	r2, r9
 8000812:	1bd2      	subs	r2, r2, r7
 8000814:	2f00      	cmp	r7, #0
 8000816:	d000      	beq.n	800081a <__aeabi_dadd+0x15a>
 8000818:	e16d      	b.n	8000af6 <__aeabi_dadd+0x436>
 800081a:	0025      	movs	r5, r4
 800081c:	4305      	orrs	r5, r0
 800081e:	d100      	bne.n	8000822 <__aeabi_dadd+0x162>
 8000820:	e127      	b.n	8000a72 <__aeabi_dadd+0x3b2>
 8000822:	1e56      	subs	r6, r2, #1
 8000824:	2a01      	cmp	r2, #1
 8000826:	d100      	bne.n	800082a <__aeabi_dadd+0x16a>
 8000828:	e23b      	b.n	8000ca2 <__aeabi_dadd+0x5e2>
 800082a:	4d87      	ldr	r5, [pc, #540]	@ (8000a48 <__aeabi_dadd+0x388>)
 800082c:	42aa      	cmp	r2, r5
 800082e:	d100      	bne.n	8000832 <__aeabi_dadd+0x172>
 8000830:	e26a      	b.n	8000d08 <__aeabi_dadd+0x648>
 8000832:	2501      	movs	r5, #1
 8000834:	2e38      	cmp	r6, #56	@ 0x38
 8000836:	dc12      	bgt.n	800085e <__aeabi_dadd+0x19e>
 8000838:	0032      	movs	r2, r6
 800083a:	2a1f      	cmp	r2, #31
 800083c:	dd00      	ble.n	8000840 <__aeabi_dadd+0x180>
 800083e:	e1f8      	b.n	8000c32 <__aeabi_dadd+0x572>
 8000840:	2620      	movs	r6, #32
 8000842:	0025      	movs	r5, r4
 8000844:	1ab6      	subs	r6, r6, r2
 8000846:	0007      	movs	r7, r0
 8000848:	4653      	mov	r3, sl
 800084a:	40b0      	lsls	r0, r6
 800084c:	40d4      	lsrs	r4, r2
 800084e:	40b5      	lsls	r5, r6
 8000850:	40d7      	lsrs	r7, r2
 8000852:	1e46      	subs	r6, r0, #1
 8000854:	41b0      	sbcs	r0, r6
 8000856:	1b1b      	subs	r3, r3, r4
 8000858:	469a      	mov	sl, r3
 800085a:	433d      	orrs	r5, r7
 800085c:	4305      	orrs	r5, r0
 800085e:	4662      	mov	r2, ip
 8000860:	1b55      	subs	r5, r2, r5
 8000862:	45ac      	cmp	ip, r5
 8000864:	4192      	sbcs	r2, r2
 8000866:	4653      	mov	r3, sl
 8000868:	4252      	negs	r2, r2
 800086a:	000e      	movs	r6, r1
 800086c:	464f      	mov	r7, r9
 800086e:	4688      	mov	r8, r1
 8000870:	1a9c      	subs	r4, r3, r2
 8000872:	e778      	b.n	8000766 <__aeabi_dadd+0xa6>
 8000874:	2a00      	cmp	r2, #0
 8000876:	dc00      	bgt.n	800087a <__aeabi_dadd+0x1ba>
 8000878:	e08e      	b.n	8000998 <__aeabi_dadd+0x2d8>
 800087a:	4649      	mov	r1, r9
 800087c:	2900      	cmp	r1, #0
 800087e:	d175      	bne.n	800096c <__aeabi_dadd+0x2ac>
 8000880:	4661      	mov	r1, ip
 8000882:	4653      	mov	r3, sl
 8000884:	4319      	orrs	r1, r3
 8000886:	d100      	bne.n	800088a <__aeabi_dadd+0x1ca>
 8000888:	e0f6      	b.n	8000a78 <__aeabi_dadd+0x3b8>
 800088a:	1e51      	subs	r1, r2, #1
 800088c:	2a01      	cmp	r2, #1
 800088e:	d100      	bne.n	8000892 <__aeabi_dadd+0x1d2>
 8000890:	e191      	b.n	8000bb6 <__aeabi_dadd+0x4f6>
 8000892:	4d6d      	ldr	r5, [pc, #436]	@ (8000a48 <__aeabi_dadd+0x388>)
 8000894:	42aa      	cmp	r2, r5
 8000896:	d100      	bne.n	800089a <__aeabi_dadd+0x1da>
 8000898:	e0dc      	b.n	8000a54 <__aeabi_dadd+0x394>
 800089a:	2501      	movs	r5, #1
 800089c:	2938      	cmp	r1, #56	@ 0x38
 800089e:	dc14      	bgt.n	80008ca <__aeabi_dadd+0x20a>
 80008a0:	000a      	movs	r2, r1
 80008a2:	2a1f      	cmp	r2, #31
 80008a4:	dd00      	ble.n	80008a8 <__aeabi_dadd+0x1e8>
 80008a6:	e1a2      	b.n	8000bee <__aeabi_dadd+0x52e>
 80008a8:	2120      	movs	r1, #32
 80008aa:	4653      	mov	r3, sl
 80008ac:	1a89      	subs	r1, r1, r2
 80008ae:	408b      	lsls	r3, r1
 80008b0:	001d      	movs	r5, r3
 80008b2:	4663      	mov	r3, ip
 80008b4:	40d3      	lsrs	r3, r2
 80008b6:	431d      	orrs	r5, r3
 80008b8:	4663      	mov	r3, ip
 80008ba:	408b      	lsls	r3, r1
 80008bc:	0019      	movs	r1, r3
 80008be:	1e4b      	subs	r3, r1, #1
 80008c0:	4199      	sbcs	r1, r3
 80008c2:	4653      	mov	r3, sl
 80008c4:	40d3      	lsrs	r3, r2
 80008c6:	430d      	orrs	r5, r1
 80008c8:	18e4      	adds	r4, r4, r3
 80008ca:	182d      	adds	r5, r5, r0
 80008cc:	4285      	cmp	r5, r0
 80008ce:	4180      	sbcs	r0, r0
 80008d0:	4240      	negs	r0, r0
 80008d2:	1824      	adds	r4, r4, r0
 80008d4:	0223      	lsls	r3, r4, #8
 80008d6:	d559      	bpl.n	800098c <__aeabi_dadd+0x2cc>
 80008d8:	4b5b      	ldr	r3, [pc, #364]	@ (8000a48 <__aeabi_dadd+0x388>)
 80008da:	3701      	adds	r7, #1
 80008dc:	429f      	cmp	r7, r3
 80008de:	d051      	beq.n	8000984 <__aeabi_dadd+0x2c4>
 80008e0:	2101      	movs	r1, #1
 80008e2:	4b5a      	ldr	r3, [pc, #360]	@ (8000a4c <__aeabi_dadd+0x38c>)
 80008e4:	086a      	lsrs	r2, r5, #1
 80008e6:	401c      	ands	r4, r3
 80008e8:	4029      	ands	r1, r5
 80008ea:	430a      	orrs	r2, r1
 80008ec:	07e5      	lsls	r5, r4, #31
 80008ee:	4315      	orrs	r5, r2
 80008f0:	0864      	lsrs	r4, r4, #1
 80008f2:	e75f      	b.n	80007b4 <__aeabi_dadd+0xf4>
 80008f4:	4661      	mov	r1, ip
 80008f6:	4653      	mov	r3, sl
 80008f8:	4319      	orrs	r1, r3
 80008fa:	d100      	bne.n	80008fe <__aeabi_dadd+0x23e>
 80008fc:	e0bc      	b.n	8000a78 <__aeabi_dadd+0x3b8>
 80008fe:	1e51      	subs	r1, r2, #1
 8000900:	2a01      	cmp	r2, #1
 8000902:	d100      	bne.n	8000906 <__aeabi_dadd+0x246>
 8000904:	e164      	b.n	8000bd0 <__aeabi_dadd+0x510>
 8000906:	4d50      	ldr	r5, [pc, #320]	@ (8000a48 <__aeabi_dadd+0x388>)
 8000908:	42aa      	cmp	r2, r5
 800090a:	d100      	bne.n	800090e <__aeabi_dadd+0x24e>
 800090c:	e16a      	b.n	8000be4 <__aeabi_dadd+0x524>
 800090e:	2501      	movs	r5, #1
 8000910:	2938      	cmp	r1, #56	@ 0x38
 8000912:	dd00      	ble.n	8000916 <__aeabi_dadd+0x256>
 8000914:	e722      	b.n	800075c <__aeabi_dadd+0x9c>
 8000916:	000a      	movs	r2, r1
 8000918:	e70e      	b.n	8000738 <__aeabi_dadd+0x78>
 800091a:	4a4d      	ldr	r2, [pc, #308]	@ (8000a50 <__aeabi_dadd+0x390>)
 800091c:	1c7d      	adds	r5, r7, #1
 800091e:	4215      	tst	r5, r2
 8000920:	d000      	beq.n	8000924 <__aeabi_dadd+0x264>
 8000922:	e0d0      	b.n	8000ac6 <__aeabi_dadd+0x406>
 8000924:	0025      	movs	r5, r4
 8000926:	4662      	mov	r2, ip
 8000928:	4653      	mov	r3, sl
 800092a:	4305      	orrs	r5, r0
 800092c:	431a      	orrs	r2, r3
 800092e:	2f00      	cmp	r7, #0
 8000930:	d000      	beq.n	8000934 <__aeabi_dadd+0x274>
 8000932:	e137      	b.n	8000ba4 <__aeabi_dadd+0x4e4>
 8000934:	2d00      	cmp	r5, #0
 8000936:	d100      	bne.n	800093a <__aeabi_dadd+0x27a>
 8000938:	e1a8      	b.n	8000c8c <__aeabi_dadd+0x5cc>
 800093a:	2a00      	cmp	r2, #0
 800093c:	d100      	bne.n	8000940 <__aeabi_dadd+0x280>
 800093e:	e16a      	b.n	8000c16 <__aeabi_dadd+0x556>
 8000940:	4663      	mov	r3, ip
 8000942:	1ac5      	subs	r5, r0, r3
 8000944:	4653      	mov	r3, sl
 8000946:	1ae2      	subs	r2, r4, r3
 8000948:	42a8      	cmp	r0, r5
 800094a:	419b      	sbcs	r3, r3
 800094c:	425b      	negs	r3, r3
 800094e:	1ad3      	subs	r3, r2, r3
 8000950:	021a      	lsls	r2, r3, #8
 8000952:	d400      	bmi.n	8000956 <__aeabi_dadd+0x296>
 8000954:	e203      	b.n	8000d5e <__aeabi_dadd+0x69e>
 8000956:	4663      	mov	r3, ip
 8000958:	1a1d      	subs	r5, r3, r0
 800095a:	45ac      	cmp	ip, r5
 800095c:	4192      	sbcs	r2, r2
 800095e:	4653      	mov	r3, sl
 8000960:	4252      	negs	r2, r2
 8000962:	1b1c      	subs	r4, r3, r4
 8000964:	000e      	movs	r6, r1
 8000966:	4688      	mov	r8, r1
 8000968:	1aa4      	subs	r4, r4, r2
 800096a:	e723      	b.n	80007b4 <__aeabi_dadd+0xf4>
 800096c:	4936      	ldr	r1, [pc, #216]	@ (8000a48 <__aeabi_dadd+0x388>)
 800096e:	428f      	cmp	r7, r1
 8000970:	d070      	beq.n	8000a54 <__aeabi_dadd+0x394>
 8000972:	2501      	movs	r5, #1
 8000974:	2a38      	cmp	r2, #56	@ 0x38
 8000976:	dca8      	bgt.n	80008ca <__aeabi_dadd+0x20a>
 8000978:	2180      	movs	r1, #128	@ 0x80
 800097a:	4653      	mov	r3, sl
 800097c:	0409      	lsls	r1, r1, #16
 800097e:	430b      	orrs	r3, r1
 8000980:	469a      	mov	sl, r3
 8000982:	e78e      	b.n	80008a2 <__aeabi_dadd+0x1e2>
 8000984:	003c      	movs	r4, r7
 8000986:	2500      	movs	r5, #0
 8000988:	2200      	movs	r2, #0
 800098a:	e731      	b.n	80007f0 <__aeabi_dadd+0x130>
 800098c:	2307      	movs	r3, #7
 800098e:	402b      	ands	r3, r5
 8000990:	2b00      	cmp	r3, #0
 8000992:	d000      	beq.n	8000996 <__aeabi_dadd+0x2d6>
 8000994:	e710      	b.n	80007b8 <__aeabi_dadd+0xf8>
 8000996:	e093      	b.n	8000ac0 <__aeabi_dadd+0x400>
 8000998:	2a00      	cmp	r2, #0
 800099a:	d074      	beq.n	8000a86 <__aeabi_dadd+0x3c6>
 800099c:	464a      	mov	r2, r9
 800099e:	1bd2      	subs	r2, r2, r7
 80009a0:	2f00      	cmp	r7, #0
 80009a2:	d100      	bne.n	80009a6 <__aeabi_dadd+0x2e6>
 80009a4:	e0c7      	b.n	8000b36 <__aeabi_dadd+0x476>
 80009a6:	4928      	ldr	r1, [pc, #160]	@ (8000a48 <__aeabi_dadd+0x388>)
 80009a8:	4589      	cmp	r9, r1
 80009aa:	d100      	bne.n	80009ae <__aeabi_dadd+0x2ee>
 80009ac:	e185      	b.n	8000cba <__aeabi_dadd+0x5fa>
 80009ae:	2501      	movs	r5, #1
 80009b0:	2a38      	cmp	r2, #56	@ 0x38
 80009b2:	dc12      	bgt.n	80009da <__aeabi_dadd+0x31a>
 80009b4:	2180      	movs	r1, #128	@ 0x80
 80009b6:	0409      	lsls	r1, r1, #16
 80009b8:	430c      	orrs	r4, r1
 80009ba:	2a1f      	cmp	r2, #31
 80009bc:	dd00      	ble.n	80009c0 <__aeabi_dadd+0x300>
 80009be:	e1ab      	b.n	8000d18 <__aeabi_dadd+0x658>
 80009c0:	2120      	movs	r1, #32
 80009c2:	0025      	movs	r5, r4
 80009c4:	1a89      	subs	r1, r1, r2
 80009c6:	0007      	movs	r7, r0
 80009c8:	4088      	lsls	r0, r1
 80009ca:	408d      	lsls	r5, r1
 80009cc:	40d7      	lsrs	r7, r2
 80009ce:	1e41      	subs	r1, r0, #1
 80009d0:	4188      	sbcs	r0, r1
 80009d2:	40d4      	lsrs	r4, r2
 80009d4:	433d      	orrs	r5, r7
 80009d6:	4305      	orrs	r5, r0
 80009d8:	44a2      	add	sl, r4
 80009da:	4465      	add	r5, ip
 80009dc:	4565      	cmp	r5, ip
 80009de:	4192      	sbcs	r2, r2
 80009e0:	4252      	negs	r2, r2
 80009e2:	4452      	add	r2, sl
 80009e4:	0014      	movs	r4, r2
 80009e6:	464f      	mov	r7, r9
 80009e8:	e774      	b.n	80008d4 <__aeabi_dadd+0x214>
 80009ea:	0028      	movs	r0, r5
 80009ec:	f7ff fd40 	bl	8000470 <__clzsi2>
 80009f0:	0003      	movs	r3, r0
 80009f2:	3318      	adds	r3, #24
 80009f4:	2b1f      	cmp	r3, #31
 80009f6:	dc00      	bgt.n	80009fa <__aeabi_dadd+0x33a>
 80009f8:	e6c2      	b.n	8000780 <__aeabi_dadd+0xc0>
 80009fa:	002a      	movs	r2, r5
 80009fc:	3808      	subs	r0, #8
 80009fe:	4082      	lsls	r2, r0
 8000a00:	429f      	cmp	r7, r3
 8000a02:	dd00      	ble.n	8000a06 <__aeabi_dadd+0x346>
 8000a04:	e0a9      	b.n	8000b5a <__aeabi_dadd+0x49a>
 8000a06:	1bdb      	subs	r3, r3, r7
 8000a08:	1c58      	adds	r0, r3, #1
 8000a0a:	281f      	cmp	r0, #31
 8000a0c:	dc00      	bgt.n	8000a10 <__aeabi_dadd+0x350>
 8000a0e:	e1ac      	b.n	8000d6a <__aeabi_dadd+0x6aa>
 8000a10:	0015      	movs	r5, r2
 8000a12:	3b1f      	subs	r3, #31
 8000a14:	40dd      	lsrs	r5, r3
 8000a16:	2820      	cmp	r0, #32
 8000a18:	d005      	beq.n	8000a26 <__aeabi_dadd+0x366>
 8000a1a:	2340      	movs	r3, #64	@ 0x40
 8000a1c:	1a1b      	subs	r3, r3, r0
 8000a1e:	409a      	lsls	r2, r3
 8000a20:	1e53      	subs	r3, r2, #1
 8000a22:	419a      	sbcs	r2, r3
 8000a24:	4315      	orrs	r5, r2
 8000a26:	2307      	movs	r3, #7
 8000a28:	2700      	movs	r7, #0
 8000a2a:	402b      	ands	r3, r5
 8000a2c:	e7b0      	b.n	8000990 <__aeabi_dadd+0x2d0>
 8000a2e:	08ed      	lsrs	r5, r5, #3
 8000a30:	4b05      	ldr	r3, [pc, #20]	@ (8000a48 <__aeabi_dadd+0x388>)
 8000a32:	0762      	lsls	r2, r4, #29
 8000a34:	432a      	orrs	r2, r5
 8000a36:	08e4      	lsrs	r4, r4, #3
 8000a38:	429f      	cmp	r7, r3
 8000a3a:	d00f      	beq.n	8000a5c <__aeabi_dadd+0x39c>
 8000a3c:	0324      	lsls	r4, r4, #12
 8000a3e:	0b25      	lsrs	r5, r4, #12
 8000a40:	057c      	lsls	r4, r7, #21
 8000a42:	0d64      	lsrs	r4, r4, #21
 8000a44:	e6d4      	b.n	80007f0 <__aeabi_dadd+0x130>
 8000a46:	46c0      	nop			@ (mov r8, r8)
 8000a48:	000007ff 	.word	0x000007ff
 8000a4c:	ff7fffff 	.word	0xff7fffff
 8000a50:	000007fe 	.word	0x000007fe
 8000a54:	08c0      	lsrs	r0, r0, #3
 8000a56:	0762      	lsls	r2, r4, #29
 8000a58:	4302      	orrs	r2, r0
 8000a5a:	08e4      	lsrs	r4, r4, #3
 8000a5c:	0013      	movs	r3, r2
 8000a5e:	4323      	orrs	r3, r4
 8000a60:	d100      	bne.n	8000a64 <__aeabi_dadd+0x3a4>
 8000a62:	e186      	b.n	8000d72 <__aeabi_dadd+0x6b2>
 8000a64:	2580      	movs	r5, #128	@ 0x80
 8000a66:	032d      	lsls	r5, r5, #12
 8000a68:	4325      	orrs	r5, r4
 8000a6a:	032d      	lsls	r5, r5, #12
 8000a6c:	4cc3      	ldr	r4, [pc, #780]	@ (8000d7c <__aeabi_dadd+0x6bc>)
 8000a6e:	0b2d      	lsrs	r5, r5, #12
 8000a70:	e6be      	b.n	80007f0 <__aeabi_dadd+0x130>
 8000a72:	4660      	mov	r0, ip
 8000a74:	4654      	mov	r4, sl
 8000a76:	000e      	movs	r6, r1
 8000a78:	0017      	movs	r7, r2
 8000a7a:	08c5      	lsrs	r5, r0, #3
 8000a7c:	e7d8      	b.n	8000a30 <__aeabi_dadd+0x370>
 8000a7e:	4cc0      	ldr	r4, [pc, #768]	@ (8000d80 <__aeabi_dadd+0x6c0>)
 8000a80:	1aff      	subs	r7, r7, r3
 8000a82:	4014      	ands	r4, r2
 8000a84:	e696      	b.n	80007b4 <__aeabi_dadd+0xf4>
 8000a86:	4abf      	ldr	r2, [pc, #764]	@ (8000d84 <__aeabi_dadd+0x6c4>)
 8000a88:	1c79      	adds	r1, r7, #1
 8000a8a:	4211      	tst	r1, r2
 8000a8c:	d16b      	bne.n	8000b66 <__aeabi_dadd+0x4a6>
 8000a8e:	0022      	movs	r2, r4
 8000a90:	4302      	orrs	r2, r0
 8000a92:	2f00      	cmp	r7, #0
 8000a94:	d000      	beq.n	8000a98 <__aeabi_dadd+0x3d8>
 8000a96:	e0db      	b.n	8000c50 <__aeabi_dadd+0x590>
 8000a98:	2a00      	cmp	r2, #0
 8000a9a:	d100      	bne.n	8000a9e <__aeabi_dadd+0x3de>
 8000a9c:	e12d      	b.n	8000cfa <__aeabi_dadd+0x63a>
 8000a9e:	4662      	mov	r2, ip
 8000aa0:	4653      	mov	r3, sl
 8000aa2:	431a      	orrs	r2, r3
 8000aa4:	d100      	bne.n	8000aa8 <__aeabi_dadd+0x3e8>
 8000aa6:	e0b6      	b.n	8000c16 <__aeabi_dadd+0x556>
 8000aa8:	4663      	mov	r3, ip
 8000aaa:	18c5      	adds	r5, r0, r3
 8000aac:	4285      	cmp	r5, r0
 8000aae:	4180      	sbcs	r0, r0
 8000ab0:	4454      	add	r4, sl
 8000ab2:	4240      	negs	r0, r0
 8000ab4:	1824      	adds	r4, r4, r0
 8000ab6:	0223      	lsls	r3, r4, #8
 8000ab8:	d502      	bpl.n	8000ac0 <__aeabi_dadd+0x400>
 8000aba:	000f      	movs	r7, r1
 8000abc:	4bb0      	ldr	r3, [pc, #704]	@ (8000d80 <__aeabi_dadd+0x6c0>)
 8000abe:	401c      	ands	r4, r3
 8000ac0:	003a      	movs	r2, r7
 8000ac2:	0028      	movs	r0, r5
 8000ac4:	e7d8      	b.n	8000a78 <__aeabi_dadd+0x3b8>
 8000ac6:	4662      	mov	r2, ip
 8000ac8:	1a85      	subs	r5, r0, r2
 8000aca:	42a8      	cmp	r0, r5
 8000acc:	4192      	sbcs	r2, r2
 8000ace:	4653      	mov	r3, sl
 8000ad0:	4252      	negs	r2, r2
 8000ad2:	4691      	mov	r9, r2
 8000ad4:	1ae3      	subs	r3, r4, r3
 8000ad6:	001a      	movs	r2, r3
 8000ad8:	464b      	mov	r3, r9
 8000ada:	1ad2      	subs	r2, r2, r3
 8000adc:	0013      	movs	r3, r2
 8000ade:	4691      	mov	r9, r2
 8000ae0:	021a      	lsls	r2, r3, #8
 8000ae2:	d454      	bmi.n	8000b8e <__aeabi_dadd+0x4ce>
 8000ae4:	464a      	mov	r2, r9
 8000ae6:	464c      	mov	r4, r9
 8000ae8:	432a      	orrs	r2, r5
 8000aea:	d000      	beq.n	8000aee <__aeabi_dadd+0x42e>
 8000aec:	e640      	b.n	8000770 <__aeabi_dadd+0xb0>
 8000aee:	2600      	movs	r6, #0
 8000af0:	2400      	movs	r4, #0
 8000af2:	2500      	movs	r5, #0
 8000af4:	e67c      	b.n	80007f0 <__aeabi_dadd+0x130>
 8000af6:	4da1      	ldr	r5, [pc, #644]	@ (8000d7c <__aeabi_dadd+0x6bc>)
 8000af8:	45a9      	cmp	r9, r5
 8000afa:	d100      	bne.n	8000afe <__aeabi_dadd+0x43e>
 8000afc:	e090      	b.n	8000c20 <__aeabi_dadd+0x560>
 8000afe:	2501      	movs	r5, #1
 8000b00:	2a38      	cmp	r2, #56	@ 0x38
 8000b02:	dd00      	ble.n	8000b06 <__aeabi_dadd+0x446>
 8000b04:	e6ab      	b.n	800085e <__aeabi_dadd+0x19e>
 8000b06:	2580      	movs	r5, #128	@ 0x80
 8000b08:	042d      	lsls	r5, r5, #16
 8000b0a:	432c      	orrs	r4, r5
 8000b0c:	e695      	b.n	800083a <__aeabi_dadd+0x17a>
 8000b0e:	0011      	movs	r1, r2
 8000b10:	4655      	mov	r5, sl
 8000b12:	3920      	subs	r1, #32
 8000b14:	40cd      	lsrs	r5, r1
 8000b16:	46a9      	mov	r9, r5
 8000b18:	2a20      	cmp	r2, #32
 8000b1a:	d006      	beq.n	8000b2a <__aeabi_dadd+0x46a>
 8000b1c:	2140      	movs	r1, #64	@ 0x40
 8000b1e:	4653      	mov	r3, sl
 8000b20:	1a8a      	subs	r2, r1, r2
 8000b22:	4093      	lsls	r3, r2
 8000b24:	4662      	mov	r2, ip
 8000b26:	431a      	orrs	r2, r3
 8000b28:	4694      	mov	ip, r2
 8000b2a:	4665      	mov	r5, ip
 8000b2c:	1e6b      	subs	r3, r5, #1
 8000b2e:	419d      	sbcs	r5, r3
 8000b30:	464b      	mov	r3, r9
 8000b32:	431d      	orrs	r5, r3
 8000b34:	e612      	b.n	800075c <__aeabi_dadd+0x9c>
 8000b36:	0021      	movs	r1, r4
 8000b38:	4301      	orrs	r1, r0
 8000b3a:	d100      	bne.n	8000b3e <__aeabi_dadd+0x47e>
 8000b3c:	e0c4      	b.n	8000cc8 <__aeabi_dadd+0x608>
 8000b3e:	1e51      	subs	r1, r2, #1
 8000b40:	2a01      	cmp	r2, #1
 8000b42:	d100      	bne.n	8000b46 <__aeabi_dadd+0x486>
 8000b44:	e0fb      	b.n	8000d3e <__aeabi_dadd+0x67e>
 8000b46:	4d8d      	ldr	r5, [pc, #564]	@ (8000d7c <__aeabi_dadd+0x6bc>)
 8000b48:	42aa      	cmp	r2, r5
 8000b4a:	d100      	bne.n	8000b4e <__aeabi_dadd+0x48e>
 8000b4c:	e0b5      	b.n	8000cba <__aeabi_dadd+0x5fa>
 8000b4e:	2501      	movs	r5, #1
 8000b50:	2938      	cmp	r1, #56	@ 0x38
 8000b52:	dd00      	ble.n	8000b56 <__aeabi_dadd+0x496>
 8000b54:	e741      	b.n	80009da <__aeabi_dadd+0x31a>
 8000b56:	000a      	movs	r2, r1
 8000b58:	e72f      	b.n	80009ba <__aeabi_dadd+0x2fa>
 8000b5a:	4c89      	ldr	r4, [pc, #548]	@ (8000d80 <__aeabi_dadd+0x6c0>)
 8000b5c:	1aff      	subs	r7, r7, r3
 8000b5e:	4014      	ands	r4, r2
 8000b60:	0762      	lsls	r2, r4, #29
 8000b62:	08e4      	lsrs	r4, r4, #3
 8000b64:	e76a      	b.n	8000a3c <__aeabi_dadd+0x37c>
 8000b66:	4a85      	ldr	r2, [pc, #532]	@ (8000d7c <__aeabi_dadd+0x6bc>)
 8000b68:	4291      	cmp	r1, r2
 8000b6a:	d100      	bne.n	8000b6e <__aeabi_dadd+0x4ae>
 8000b6c:	e0e3      	b.n	8000d36 <__aeabi_dadd+0x676>
 8000b6e:	4663      	mov	r3, ip
 8000b70:	18c2      	adds	r2, r0, r3
 8000b72:	4282      	cmp	r2, r0
 8000b74:	4180      	sbcs	r0, r0
 8000b76:	0023      	movs	r3, r4
 8000b78:	4240      	negs	r0, r0
 8000b7a:	4453      	add	r3, sl
 8000b7c:	181b      	adds	r3, r3, r0
 8000b7e:	07dd      	lsls	r5, r3, #31
 8000b80:	085c      	lsrs	r4, r3, #1
 8000b82:	2307      	movs	r3, #7
 8000b84:	0852      	lsrs	r2, r2, #1
 8000b86:	4315      	orrs	r5, r2
 8000b88:	000f      	movs	r7, r1
 8000b8a:	402b      	ands	r3, r5
 8000b8c:	e700      	b.n	8000990 <__aeabi_dadd+0x2d0>
 8000b8e:	4663      	mov	r3, ip
 8000b90:	1a1d      	subs	r5, r3, r0
 8000b92:	45ac      	cmp	ip, r5
 8000b94:	4192      	sbcs	r2, r2
 8000b96:	4653      	mov	r3, sl
 8000b98:	4252      	negs	r2, r2
 8000b9a:	1b1c      	subs	r4, r3, r4
 8000b9c:	000e      	movs	r6, r1
 8000b9e:	4688      	mov	r8, r1
 8000ba0:	1aa4      	subs	r4, r4, r2
 8000ba2:	e5e5      	b.n	8000770 <__aeabi_dadd+0xb0>
 8000ba4:	2d00      	cmp	r5, #0
 8000ba6:	d000      	beq.n	8000baa <__aeabi_dadd+0x4ea>
 8000ba8:	e091      	b.n	8000cce <__aeabi_dadd+0x60e>
 8000baa:	2a00      	cmp	r2, #0
 8000bac:	d138      	bne.n	8000c20 <__aeabi_dadd+0x560>
 8000bae:	2480      	movs	r4, #128	@ 0x80
 8000bb0:	2600      	movs	r6, #0
 8000bb2:	0324      	lsls	r4, r4, #12
 8000bb4:	e756      	b.n	8000a64 <__aeabi_dadd+0x3a4>
 8000bb6:	4663      	mov	r3, ip
 8000bb8:	18c5      	adds	r5, r0, r3
 8000bba:	4285      	cmp	r5, r0
 8000bbc:	4180      	sbcs	r0, r0
 8000bbe:	4454      	add	r4, sl
 8000bc0:	4240      	negs	r0, r0
 8000bc2:	1824      	adds	r4, r4, r0
 8000bc4:	2701      	movs	r7, #1
 8000bc6:	0223      	lsls	r3, r4, #8
 8000bc8:	d400      	bmi.n	8000bcc <__aeabi_dadd+0x50c>
 8000bca:	e6df      	b.n	800098c <__aeabi_dadd+0x2cc>
 8000bcc:	2702      	movs	r7, #2
 8000bce:	e687      	b.n	80008e0 <__aeabi_dadd+0x220>
 8000bd0:	4663      	mov	r3, ip
 8000bd2:	1ac5      	subs	r5, r0, r3
 8000bd4:	42a8      	cmp	r0, r5
 8000bd6:	4180      	sbcs	r0, r0
 8000bd8:	4653      	mov	r3, sl
 8000bda:	4240      	negs	r0, r0
 8000bdc:	1ae4      	subs	r4, r4, r3
 8000bde:	2701      	movs	r7, #1
 8000be0:	1a24      	subs	r4, r4, r0
 8000be2:	e5c0      	b.n	8000766 <__aeabi_dadd+0xa6>
 8000be4:	0762      	lsls	r2, r4, #29
 8000be6:	08c0      	lsrs	r0, r0, #3
 8000be8:	4302      	orrs	r2, r0
 8000bea:	08e4      	lsrs	r4, r4, #3
 8000bec:	e736      	b.n	8000a5c <__aeabi_dadd+0x39c>
 8000bee:	0011      	movs	r1, r2
 8000bf0:	4653      	mov	r3, sl
 8000bf2:	3920      	subs	r1, #32
 8000bf4:	40cb      	lsrs	r3, r1
 8000bf6:	4699      	mov	r9, r3
 8000bf8:	2a20      	cmp	r2, #32
 8000bfa:	d006      	beq.n	8000c0a <__aeabi_dadd+0x54a>
 8000bfc:	2140      	movs	r1, #64	@ 0x40
 8000bfe:	4653      	mov	r3, sl
 8000c00:	1a8a      	subs	r2, r1, r2
 8000c02:	4093      	lsls	r3, r2
 8000c04:	4662      	mov	r2, ip
 8000c06:	431a      	orrs	r2, r3
 8000c08:	4694      	mov	ip, r2
 8000c0a:	4665      	mov	r5, ip
 8000c0c:	1e6b      	subs	r3, r5, #1
 8000c0e:	419d      	sbcs	r5, r3
 8000c10:	464b      	mov	r3, r9
 8000c12:	431d      	orrs	r5, r3
 8000c14:	e659      	b.n	80008ca <__aeabi_dadd+0x20a>
 8000c16:	0762      	lsls	r2, r4, #29
 8000c18:	08c0      	lsrs	r0, r0, #3
 8000c1a:	4302      	orrs	r2, r0
 8000c1c:	08e4      	lsrs	r4, r4, #3
 8000c1e:	e70d      	b.n	8000a3c <__aeabi_dadd+0x37c>
 8000c20:	4653      	mov	r3, sl
 8000c22:	075a      	lsls	r2, r3, #29
 8000c24:	4663      	mov	r3, ip
 8000c26:	08d8      	lsrs	r0, r3, #3
 8000c28:	4653      	mov	r3, sl
 8000c2a:	000e      	movs	r6, r1
 8000c2c:	4302      	orrs	r2, r0
 8000c2e:	08dc      	lsrs	r4, r3, #3
 8000c30:	e714      	b.n	8000a5c <__aeabi_dadd+0x39c>
 8000c32:	0015      	movs	r5, r2
 8000c34:	0026      	movs	r6, r4
 8000c36:	3d20      	subs	r5, #32
 8000c38:	40ee      	lsrs	r6, r5
 8000c3a:	2a20      	cmp	r2, #32
 8000c3c:	d003      	beq.n	8000c46 <__aeabi_dadd+0x586>
 8000c3e:	2540      	movs	r5, #64	@ 0x40
 8000c40:	1aaa      	subs	r2, r5, r2
 8000c42:	4094      	lsls	r4, r2
 8000c44:	4320      	orrs	r0, r4
 8000c46:	1e42      	subs	r2, r0, #1
 8000c48:	4190      	sbcs	r0, r2
 8000c4a:	0005      	movs	r5, r0
 8000c4c:	4335      	orrs	r5, r6
 8000c4e:	e606      	b.n	800085e <__aeabi_dadd+0x19e>
 8000c50:	2a00      	cmp	r2, #0
 8000c52:	d07c      	beq.n	8000d4e <__aeabi_dadd+0x68e>
 8000c54:	4662      	mov	r2, ip
 8000c56:	4653      	mov	r3, sl
 8000c58:	08c0      	lsrs	r0, r0, #3
 8000c5a:	431a      	orrs	r2, r3
 8000c5c:	d100      	bne.n	8000c60 <__aeabi_dadd+0x5a0>
 8000c5e:	e6fa      	b.n	8000a56 <__aeabi_dadd+0x396>
 8000c60:	0762      	lsls	r2, r4, #29
 8000c62:	4310      	orrs	r0, r2
 8000c64:	2280      	movs	r2, #128	@ 0x80
 8000c66:	08e4      	lsrs	r4, r4, #3
 8000c68:	0312      	lsls	r2, r2, #12
 8000c6a:	4214      	tst	r4, r2
 8000c6c:	d008      	beq.n	8000c80 <__aeabi_dadd+0x5c0>
 8000c6e:	08d9      	lsrs	r1, r3, #3
 8000c70:	4211      	tst	r1, r2
 8000c72:	d105      	bne.n	8000c80 <__aeabi_dadd+0x5c0>
 8000c74:	4663      	mov	r3, ip
 8000c76:	08d8      	lsrs	r0, r3, #3
 8000c78:	4653      	mov	r3, sl
 8000c7a:	000c      	movs	r4, r1
 8000c7c:	075b      	lsls	r3, r3, #29
 8000c7e:	4318      	orrs	r0, r3
 8000c80:	0f42      	lsrs	r2, r0, #29
 8000c82:	00c0      	lsls	r0, r0, #3
 8000c84:	08c0      	lsrs	r0, r0, #3
 8000c86:	0752      	lsls	r2, r2, #29
 8000c88:	4302      	orrs	r2, r0
 8000c8a:	e6e7      	b.n	8000a5c <__aeabi_dadd+0x39c>
 8000c8c:	2a00      	cmp	r2, #0
 8000c8e:	d100      	bne.n	8000c92 <__aeabi_dadd+0x5d2>
 8000c90:	e72d      	b.n	8000aee <__aeabi_dadd+0x42e>
 8000c92:	4663      	mov	r3, ip
 8000c94:	08d8      	lsrs	r0, r3, #3
 8000c96:	4653      	mov	r3, sl
 8000c98:	075a      	lsls	r2, r3, #29
 8000c9a:	000e      	movs	r6, r1
 8000c9c:	4302      	orrs	r2, r0
 8000c9e:	08dc      	lsrs	r4, r3, #3
 8000ca0:	e6cc      	b.n	8000a3c <__aeabi_dadd+0x37c>
 8000ca2:	4663      	mov	r3, ip
 8000ca4:	1a1d      	subs	r5, r3, r0
 8000ca6:	45ac      	cmp	ip, r5
 8000ca8:	4192      	sbcs	r2, r2
 8000caa:	4653      	mov	r3, sl
 8000cac:	4252      	negs	r2, r2
 8000cae:	1b1c      	subs	r4, r3, r4
 8000cb0:	000e      	movs	r6, r1
 8000cb2:	4688      	mov	r8, r1
 8000cb4:	1aa4      	subs	r4, r4, r2
 8000cb6:	3701      	adds	r7, #1
 8000cb8:	e555      	b.n	8000766 <__aeabi_dadd+0xa6>
 8000cba:	4663      	mov	r3, ip
 8000cbc:	08d9      	lsrs	r1, r3, #3
 8000cbe:	4653      	mov	r3, sl
 8000cc0:	075a      	lsls	r2, r3, #29
 8000cc2:	430a      	orrs	r2, r1
 8000cc4:	08dc      	lsrs	r4, r3, #3
 8000cc6:	e6c9      	b.n	8000a5c <__aeabi_dadd+0x39c>
 8000cc8:	4660      	mov	r0, ip
 8000cca:	4654      	mov	r4, sl
 8000ccc:	e6d4      	b.n	8000a78 <__aeabi_dadd+0x3b8>
 8000cce:	08c0      	lsrs	r0, r0, #3
 8000cd0:	2a00      	cmp	r2, #0
 8000cd2:	d100      	bne.n	8000cd6 <__aeabi_dadd+0x616>
 8000cd4:	e6bf      	b.n	8000a56 <__aeabi_dadd+0x396>
 8000cd6:	0762      	lsls	r2, r4, #29
 8000cd8:	4310      	orrs	r0, r2
 8000cda:	2280      	movs	r2, #128	@ 0x80
 8000cdc:	08e4      	lsrs	r4, r4, #3
 8000cde:	0312      	lsls	r2, r2, #12
 8000ce0:	4214      	tst	r4, r2
 8000ce2:	d0cd      	beq.n	8000c80 <__aeabi_dadd+0x5c0>
 8000ce4:	08dd      	lsrs	r5, r3, #3
 8000ce6:	4215      	tst	r5, r2
 8000ce8:	d1ca      	bne.n	8000c80 <__aeabi_dadd+0x5c0>
 8000cea:	4663      	mov	r3, ip
 8000cec:	08d8      	lsrs	r0, r3, #3
 8000cee:	4653      	mov	r3, sl
 8000cf0:	075b      	lsls	r3, r3, #29
 8000cf2:	000e      	movs	r6, r1
 8000cf4:	002c      	movs	r4, r5
 8000cf6:	4318      	orrs	r0, r3
 8000cf8:	e7c2      	b.n	8000c80 <__aeabi_dadd+0x5c0>
 8000cfa:	4663      	mov	r3, ip
 8000cfc:	08d9      	lsrs	r1, r3, #3
 8000cfe:	4653      	mov	r3, sl
 8000d00:	075a      	lsls	r2, r3, #29
 8000d02:	430a      	orrs	r2, r1
 8000d04:	08dc      	lsrs	r4, r3, #3
 8000d06:	e699      	b.n	8000a3c <__aeabi_dadd+0x37c>
 8000d08:	4663      	mov	r3, ip
 8000d0a:	08d8      	lsrs	r0, r3, #3
 8000d0c:	4653      	mov	r3, sl
 8000d0e:	075a      	lsls	r2, r3, #29
 8000d10:	000e      	movs	r6, r1
 8000d12:	4302      	orrs	r2, r0
 8000d14:	08dc      	lsrs	r4, r3, #3
 8000d16:	e6a1      	b.n	8000a5c <__aeabi_dadd+0x39c>
 8000d18:	0011      	movs	r1, r2
 8000d1a:	0027      	movs	r7, r4
 8000d1c:	3920      	subs	r1, #32
 8000d1e:	40cf      	lsrs	r7, r1
 8000d20:	2a20      	cmp	r2, #32
 8000d22:	d003      	beq.n	8000d2c <__aeabi_dadd+0x66c>
 8000d24:	2140      	movs	r1, #64	@ 0x40
 8000d26:	1a8a      	subs	r2, r1, r2
 8000d28:	4094      	lsls	r4, r2
 8000d2a:	4320      	orrs	r0, r4
 8000d2c:	1e42      	subs	r2, r0, #1
 8000d2e:	4190      	sbcs	r0, r2
 8000d30:	0005      	movs	r5, r0
 8000d32:	433d      	orrs	r5, r7
 8000d34:	e651      	b.n	80009da <__aeabi_dadd+0x31a>
 8000d36:	000c      	movs	r4, r1
 8000d38:	2500      	movs	r5, #0
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	e558      	b.n	80007f0 <__aeabi_dadd+0x130>
 8000d3e:	4460      	add	r0, ip
 8000d40:	4560      	cmp	r0, ip
 8000d42:	4192      	sbcs	r2, r2
 8000d44:	4454      	add	r4, sl
 8000d46:	4252      	negs	r2, r2
 8000d48:	0005      	movs	r5, r0
 8000d4a:	18a4      	adds	r4, r4, r2
 8000d4c:	e73a      	b.n	8000bc4 <__aeabi_dadd+0x504>
 8000d4e:	4653      	mov	r3, sl
 8000d50:	075a      	lsls	r2, r3, #29
 8000d52:	4663      	mov	r3, ip
 8000d54:	08d9      	lsrs	r1, r3, #3
 8000d56:	4653      	mov	r3, sl
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	08dc      	lsrs	r4, r3, #3
 8000d5c:	e67e      	b.n	8000a5c <__aeabi_dadd+0x39c>
 8000d5e:	001a      	movs	r2, r3
 8000d60:	001c      	movs	r4, r3
 8000d62:	432a      	orrs	r2, r5
 8000d64:	d000      	beq.n	8000d68 <__aeabi_dadd+0x6a8>
 8000d66:	e6ab      	b.n	8000ac0 <__aeabi_dadd+0x400>
 8000d68:	e6c1      	b.n	8000aee <__aeabi_dadd+0x42e>
 8000d6a:	2120      	movs	r1, #32
 8000d6c:	2500      	movs	r5, #0
 8000d6e:	1a09      	subs	r1, r1, r0
 8000d70:	e519      	b.n	80007a6 <__aeabi_dadd+0xe6>
 8000d72:	2200      	movs	r2, #0
 8000d74:	2500      	movs	r5, #0
 8000d76:	4c01      	ldr	r4, [pc, #4]	@ (8000d7c <__aeabi_dadd+0x6bc>)
 8000d78:	e53a      	b.n	80007f0 <__aeabi_dadd+0x130>
 8000d7a:	46c0      	nop			@ (mov r8, r8)
 8000d7c:	000007ff 	.word	0x000007ff
 8000d80:	ff7fffff 	.word	0xff7fffff
 8000d84:	000007fe 	.word	0x000007fe

08000d88 <__aeabi_ddiv>:
 8000d88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d8a:	46de      	mov	lr, fp
 8000d8c:	4645      	mov	r5, r8
 8000d8e:	4657      	mov	r7, sl
 8000d90:	464e      	mov	r6, r9
 8000d92:	b5e0      	push	{r5, r6, r7, lr}
 8000d94:	b087      	sub	sp, #28
 8000d96:	9200      	str	r2, [sp, #0]
 8000d98:	9301      	str	r3, [sp, #4]
 8000d9a:	030b      	lsls	r3, r1, #12
 8000d9c:	0b1b      	lsrs	r3, r3, #12
 8000d9e:	469b      	mov	fp, r3
 8000da0:	0fca      	lsrs	r2, r1, #31
 8000da2:	004b      	lsls	r3, r1, #1
 8000da4:	0004      	movs	r4, r0
 8000da6:	4680      	mov	r8, r0
 8000da8:	0d5b      	lsrs	r3, r3, #21
 8000daa:	9202      	str	r2, [sp, #8]
 8000dac:	d100      	bne.n	8000db0 <__aeabi_ddiv+0x28>
 8000dae:	e16a      	b.n	8001086 <__aeabi_ddiv+0x2fe>
 8000db0:	4ad4      	ldr	r2, [pc, #848]	@ (8001104 <__aeabi_ddiv+0x37c>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d100      	bne.n	8000db8 <__aeabi_ddiv+0x30>
 8000db6:	e18c      	b.n	80010d2 <__aeabi_ddiv+0x34a>
 8000db8:	4659      	mov	r1, fp
 8000dba:	0f42      	lsrs	r2, r0, #29
 8000dbc:	00c9      	lsls	r1, r1, #3
 8000dbe:	430a      	orrs	r2, r1
 8000dc0:	2180      	movs	r1, #128	@ 0x80
 8000dc2:	0409      	lsls	r1, r1, #16
 8000dc4:	4311      	orrs	r1, r2
 8000dc6:	00c2      	lsls	r2, r0, #3
 8000dc8:	4690      	mov	r8, r2
 8000dca:	4acf      	ldr	r2, [pc, #828]	@ (8001108 <__aeabi_ddiv+0x380>)
 8000dcc:	4689      	mov	r9, r1
 8000dce:	4692      	mov	sl, r2
 8000dd0:	449a      	add	sl, r3
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	2400      	movs	r4, #0
 8000dd6:	9303      	str	r3, [sp, #12]
 8000dd8:	9e00      	ldr	r6, [sp, #0]
 8000dda:	9f01      	ldr	r7, [sp, #4]
 8000ddc:	033b      	lsls	r3, r7, #12
 8000dde:	0b1b      	lsrs	r3, r3, #12
 8000de0:	469b      	mov	fp, r3
 8000de2:	007b      	lsls	r3, r7, #1
 8000de4:	0030      	movs	r0, r6
 8000de6:	0d5b      	lsrs	r3, r3, #21
 8000de8:	0ffd      	lsrs	r5, r7, #31
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d100      	bne.n	8000df0 <__aeabi_ddiv+0x68>
 8000dee:	e128      	b.n	8001042 <__aeabi_ddiv+0x2ba>
 8000df0:	4ac4      	ldr	r2, [pc, #784]	@ (8001104 <__aeabi_ddiv+0x37c>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d100      	bne.n	8000df8 <__aeabi_ddiv+0x70>
 8000df6:	e177      	b.n	80010e8 <__aeabi_ddiv+0x360>
 8000df8:	4659      	mov	r1, fp
 8000dfa:	0f72      	lsrs	r2, r6, #29
 8000dfc:	00c9      	lsls	r1, r1, #3
 8000dfe:	430a      	orrs	r2, r1
 8000e00:	2180      	movs	r1, #128	@ 0x80
 8000e02:	0409      	lsls	r1, r1, #16
 8000e04:	4311      	orrs	r1, r2
 8000e06:	468b      	mov	fp, r1
 8000e08:	49bf      	ldr	r1, [pc, #764]	@ (8001108 <__aeabi_ddiv+0x380>)
 8000e0a:	00f2      	lsls	r2, r6, #3
 8000e0c:	468c      	mov	ip, r1
 8000e0e:	4651      	mov	r1, sl
 8000e10:	4463      	add	r3, ip
 8000e12:	1acb      	subs	r3, r1, r3
 8000e14:	469a      	mov	sl, r3
 8000e16:	2300      	movs	r3, #0
 8000e18:	9e02      	ldr	r6, [sp, #8]
 8000e1a:	406e      	eors	r6, r5
 8000e1c:	2c0f      	cmp	r4, #15
 8000e1e:	d827      	bhi.n	8000e70 <__aeabi_ddiv+0xe8>
 8000e20:	49ba      	ldr	r1, [pc, #744]	@ (800110c <__aeabi_ddiv+0x384>)
 8000e22:	00a4      	lsls	r4, r4, #2
 8000e24:	5909      	ldr	r1, [r1, r4]
 8000e26:	468f      	mov	pc, r1
 8000e28:	46cb      	mov	fp, r9
 8000e2a:	4642      	mov	r2, r8
 8000e2c:	9e02      	ldr	r6, [sp, #8]
 8000e2e:	9b03      	ldr	r3, [sp, #12]
 8000e30:	2b02      	cmp	r3, #2
 8000e32:	d016      	beq.n	8000e62 <__aeabi_ddiv+0xda>
 8000e34:	2b03      	cmp	r3, #3
 8000e36:	d100      	bne.n	8000e3a <__aeabi_ddiv+0xb2>
 8000e38:	e2a6      	b.n	8001388 <__aeabi_ddiv+0x600>
 8000e3a:	2b01      	cmp	r3, #1
 8000e3c:	d000      	beq.n	8000e40 <__aeabi_ddiv+0xb8>
 8000e3e:	e0df      	b.n	8001000 <__aeabi_ddiv+0x278>
 8000e40:	2200      	movs	r2, #0
 8000e42:	2300      	movs	r3, #0
 8000e44:	2400      	movs	r4, #0
 8000e46:	4690      	mov	r8, r2
 8000e48:	051b      	lsls	r3, r3, #20
 8000e4a:	4323      	orrs	r3, r4
 8000e4c:	07f6      	lsls	r6, r6, #31
 8000e4e:	4333      	orrs	r3, r6
 8000e50:	4640      	mov	r0, r8
 8000e52:	0019      	movs	r1, r3
 8000e54:	b007      	add	sp, #28
 8000e56:	bcf0      	pop	{r4, r5, r6, r7}
 8000e58:	46bb      	mov	fp, r7
 8000e5a:	46b2      	mov	sl, r6
 8000e5c:	46a9      	mov	r9, r5
 8000e5e:	46a0      	mov	r8, r4
 8000e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e62:	2200      	movs	r2, #0
 8000e64:	2400      	movs	r4, #0
 8000e66:	4690      	mov	r8, r2
 8000e68:	4ba6      	ldr	r3, [pc, #664]	@ (8001104 <__aeabi_ddiv+0x37c>)
 8000e6a:	e7ed      	b.n	8000e48 <__aeabi_ddiv+0xc0>
 8000e6c:	002e      	movs	r6, r5
 8000e6e:	e7df      	b.n	8000e30 <__aeabi_ddiv+0xa8>
 8000e70:	45cb      	cmp	fp, r9
 8000e72:	d200      	bcs.n	8000e76 <__aeabi_ddiv+0xee>
 8000e74:	e1d4      	b.n	8001220 <__aeabi_ddiv+0x498>
 8000e76:	d100      	bne.n	8000e7a <__aeabi_ddiv+0xf2>
 8000e78:	e1cf      	b.n	800121a <__aeabi_ddiv+0x492>
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	425b      	negs	r3, r3
 8000e7e:	469c      	mov	ip, r3
 8000e80:	4644      	mov	r4, r8
 8000e82:	4648      	mov	r0, r9
 8000e84:	2700      	movs	r7, #0
 8000e86:	44e2      	add	sl, ip
 8000e88:	465b      	mov	r3, fp
 8000e8a:	0e15      	lsrs	r5, r2, #24
 8000e8c:	021b      	lsls	r3, r3, #8
 8000e8e:	431d      	orrs	r5, r3
 8000e90:	0c19      	lsrs	r1, r3, #16
 8000e92:	042b      	lsls	r3, r5, #16
 8000e94:	0212      	lsls	r2, r2, #8
 8000e96:	9500      	str	r5, [sp, #0]
 8000e98:	0c1d      	lsrs	r5, r3, #16
 8000e9a:	4691      	mov	r9, r2
 8000e9c:	9102      	str	r1, [sp, #8]
 8000e9e:	9503      	str	r5, [sp, #12]
 8000ea0:	f7ff f9b8 	bl	8000214 <__aeabi_uidivmod>
 8000ea4:	0002      	movs	r2, r0
 8000ea6:	436a      	muls	r2, r5
 8000ea8:	040b      	lsls	r3, r1, #16
 8000eaa:	0c21      	lsrs	r1, r4, #16
 8000eac:	4680      	mov	r8, r0
 8000eae:	4319      	orrs	r1, r3
 8000eb0:	428a      	cmp	r2, r1
 8000eb2:	d909      	bls.n	8000ec8 <__aeabi_ddiv+0x140>
 8000eb4:	9d00      	ldr	r5, [sp, #0]
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	46ac      	mov	ip, r5
 8000eba:	425b      	negs	r3, r3
 8000ebc:	4461      	add	r1, ip
 8000ebe:	469c      	mov	ip, r3
 8000ec0:	44e0      	add	r8, ip
 8000ec2:	428d      	cmp	r5, r1
 8000ec4:	d800      	bhi.n	8000ec8 <__aeabi_ddiv+0x140>
 8000ec6:	e1fb      	b.n	80012c0 <__aeabi_ddiv+0x538>
 8000ec8:	1a88      	subs	r0, r1, r2
 8000eca:	9902      	ldr	r1, [sp, #8]
 8000ecc:	f7ff f9a2 	bl	8000214 <__aeabi_uidivmod>
 8000ed0:	9a03      	ldr	r2, [sp, #12]
 8000ed2:	0424      	lsls	r4, r4, #16
 8000ed4:	4342      	muls	r2, r0
 8000ed6:	0409      	lsls	r1, r1, #16
 8000ed8:	0c24      	lsrs	r4, r4, #16
 8000eda:	0003      	movs	r3, r0
 8000edc:	430c      	orrs	r4, r1
 8000ede:	42a2      	cmp	r2, r4
 8000ee0:	d906      	bls.n	8000ef0 <__aeabi_ddiv+0x168>
 8000ee2:	9900      	ldr	r1, [sp, #0]
 8000ee4:	3b01      	subs	r3, #1
 8000ee6:	468c      	mov	ip, r1
 8000ee8:	4464      	add	r4, ip
 8000eea:	42a1      	cmp	r1, r4
 8000eec:	d800      	bhi.n	8000ef0 <__aeabi_ddiv+0x168>
 8000eee:	e1e1      	b.n	80012b4 <__aeabi_ddiv+0x52c>
 8000ef0:	1aa0      	subs	r0, r4, r2
 8000ef2:	4642      	mov	r2, r8
 8000ef4:	0412      	lsls	r2, r2, #16
 8000ef6:	431a      	orrs	r2, r3
 8000ef8:	4693      	mov	fp, r2
 8000efa:	464b      	mov	r3, r9
 8000efc:	4659      	mov	r1, fp
 8000efe:	0c1b      	lsrs	r3, r3, #16
 8000f00:	001d      	movs	r5, r3
 8000f02:	9304      	str	r3, [sp, #16]
 8000f04:	040b      	lsls	r3, r1, #16
 8000f06:	4649      	mov	r1, r9
 8000f08:	0409      	lsls	r1, r1, #16
 8000f0a:	0c09      	lsrs	r1, r1, #16
 8000f0c:	000c      	movs	r4, r1
 8000f0e:	0c1b      	lsrs	r3, r3, #16
 8000f10:	435c      	muls	r4, r3
 8000f12:	0c12      	lsrs	r2, r2, #16
 8000f14:	436b      	muls	r3, r5
 8000f16:	4688      	mov	r8, r1
 8000f18:	4351      	muls	r1, r2
 8000f1a:	436a      	muls	r2, r5
 8000f1c:	0c25      	lsrs	r5, r4, #16
 8000f1e:	46ac      	mov	ip, r5
 8000f20:	185b      	adds	r3, r3, r1
 8000f22:	4463      	add	r3, ip
 8000f24:	4299      	cmp	r1, r3
 8000f26:	d903      	bls.n	8000f30 <__aeabi_ddiv+0x1a8>
 8000f28:	2180      	movs	r1, #128	@ 0x80
 8000f2a:	0249      	lsls	r1, r1, #9
 8000f2c:	468c      	mov	ip, r1
 8000f2e:	4462      	add	r2, ip
 8000f30:	0c19      	lsrs	r1, r3, #16
 8000f32:	0424      	lsls	r4, r4, #16
 8000f34:	041b      	lsls	r3, r3, #16
 8000f36:	0c24      	lsrs	r4, r4, #16
 8000f38:	188a      	adds	r2, r1, r2
 8000f3a:	191c      	adds	r4, r3, r4
 8000f3c:	4290      	cmp	r0, r2
 8000f3e:	d302      	bcc.n	8000f46 <__aeabi_ddiv+0x1be>
 8000f40:	d116      	bne.n	8000f70 <__aeabi_ddiv+0x1e8>
 8000f42:	42a7      	cmp	r7, r4
 8000f44:	d214      	bcs.n	8000f70 <__aeabi_ddiv+0x1e8>
 8000f46:	465b      	mov	r3, fp
 8000f48:	9d00      	ldr	r5, [sp, #0]
 8000f4a:	3b01      	subs	r3, #1
 8000f4c:	444f      	add	r7, r9
 8000f4e:	9305      	str	r3, [sp, #20]
 8000f50:	454f      	cmp	r7, r9
 8000f52:	419b      	sbcs	r3, r3
 8000f54:	46ac      	mov	ip, r5
 8000f56:	425b      	negs	r3, r3
 8000f58:	4463      	add	r3, ip
 8000f5a:	18c0      	adds	r0, r0, r3
 8000f5c:	4285      	cmp	r5, r0
 8000f5e:	d300      	bcc.n	8000f62 <__aeabi_ddiv+0x1da>
 8000f60:	e1a1      	b.n	80012a6 <__aeabi_ddiv+0x51e>
 8000f62:	4282      	cmp	r2, r0
 8000f64:	d900      	bls.n	8000f68 <__aeabi_ddiv+0x1e0>
 8000f66:	e1f6      	b.n	8001356 <__aeabi_ddiv+0x5ce>
 8000f68:	d100      	bne.n	8000f6c <__aeabi_ddiv+0x1e4>
 8000f6a:	e1f1      	b.n	8001350 <__aeabi_ddiv+0x5c8>
 8000f6c:	9b05      	ldr	r3, [sp, #20]
 8000f6e:	469b      	mov	fp, r3
 8000f70:	1b3c      	subs	r4, r7, r4
 8000f72:	42a7      	cmp	r7, r4
 8000f74:	41bf      	sbcs	r7, r7
 8000f76:	9d00      	ldr	r5, [sp, #0]
 8000f78:	1a80      	subs	r0, r0, r2
 8000f7a:	427f      	negs	r7, r7
 8000f7c:	1bc0      	subs	r0, r0, r7
 8000f7e:	4285      	cmp	r5, r0
 8000f80:	d100      	bne.n	8000f84 <__aeabi_ddiv+0x1fc>
 8000f82:	e1d0      	b.n	8001326 <__aeabi_ddiv+0x59e>
 8000f84:	9902      	ldr	r1, [sp, #8]
 8000f86:	f7ff f945 	bl	8000214 <__aeabi_uidivmod>
 8000f8a:	9a03      	ldr	r2, [sp, #12]
 8000f8c:	040b      	lsls	r3, r1, #16
 8000f8e:	4342      	muls	r2, r0
 8000f90:	0c21      	lsrs	r1, r4, #16
 8000f92:	0007      	movs	r7, r0
 8000f94:	4319      	orrs	r1, r3
 8000f96:	428a      	cmp	r2, r1
 8000f98:	d900      	bls.n	8000f9c <__aeabi_ddiv+0x214>
 8000f9a:	e178      	b.n	800128e <__aeabi_ddiv+0x506>
 8000f9c:	1a88      	subs	r0, r1, r2
 8000f9e:	9902      	ldr	r1, [sp, #8]
 8000fa0:	f7ff f938 	bl	8000214 <__aeabi_uidivmod>
 8000fa4:	9a03      	ldr	r2, [sp, #12]
 8000fa6:	0424      	lsls	r4, r4, #16
 8000fa8:	4342      	muls	r2, r0
 8000faa:	0409      	lsls	r1, r1, #16
 8000fac:	0c24      	lsrs	r4, r4, #16
 8000fae:	0003      	movs	r3, r0
 8000fb0:	430c      	orrs	r4, r1
 8000fb2:	42a2      	cmp	r2, r4
 8000fb4:	d900      	bls.n	8000fb8 <__aeabi_ddiv+0x230>
 8000fb6:	e15d      	b.n	8001274 <__aeabi_ddiv+0x4ec>
 8000fb8:	4641      	mov	r1, r8
 8000fba:	1aa4      	subs	r4, r4, r2
 8000fbc:	043a      	lsls	r2, r7, #16
 8000fbe:	431a      	orrs	r2, r3
 8000fc0:	9d04      	ldr	r5, [sp, #16]
 8000fc2:	0413      	lsls	r3, r2, #16
 8000fc4:	0c1b      	lsrs	r3, r3, #16
 8000fc6:	4359      	muls	r1, r3
 8000fc8:	4647      	mov	r7, r8
 8000fca:	436b      	muls	r3, r5
 8000fcc:	469c      	mov	ip, r3
 8000fce:	0c10      	lsrs	r0, r2, #16
 8000fd0:	4347      	muls	r7, r0
 8000fd2:	0c0b      	lsrs	r3, r1, #16
 8000fd4:	44bc      	add	ip, r7
 8000fd6:	4463      	add	r3, ip
 8000fd8:	4368      	muls	r0, r5
 8000fda:	429f      	cmp	r7, r3
 8000fdc:	d903      	bls.n	8000fe6 <__aeabi_ddiv+0x25e>
 8000fde:	2580      	movs	r5, #128	@ 0x80
 8000fe0:	026d      	lsls	r5, r5, #9
 8000fe2:	46ac      	mov	ip, r5
 8000fe4:	4460      	add	r0, ip
 8000fe6:	0c1f      	lsrs	r7, r3, #16
 8000fe8:	0409      	lsls	r1, r1, #16
 8000fea:	041b      	lsls	r3, r3, #16
 8000fec:	0c09      	lsrs	r1, r1, #16
 8000fee:	183f      	adds	r7, r7, r0
 8000ff0:	185b      	adds	r3, r3, r1
 8000ff2:	42bc      	cmp	r4, r7
 8000ff4:	d200      	bcs.n	8000ff8 <__aeabi_ddiv+0x270>
 8000ff6:	e102      	b.n	80011fe <__aeabi_ddiv+0x476>
 8000ff8:	d100      	bne.n	8000ffc <__aeabi_ddiv+0x274>
 8000ffa:	e0fd      	b.n	80011f8 <__aeabi_ddiv+0x470>
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	431a      	orrs	r2, r3
 8001000:	4b43      	ldr	r3, [pc, #268]	@ (8001110 <__aeabi_ddiv+0x388>)
 8001002:	4453      	add	r3, sl
 8001004:	2b00      	cmp	r3, #0
 8001006:	dc00      	bgt.n	800100a <__aeabi_ddiv+0x282>
 8001008:	e0ae      	b.n	8001168 <__aeabi_ddiv+0x3e0>
 800100a:	0751      	lsls	r1, r2, #29
 800100c:	d000      	beq.n	8001010 <__aeabi_ddiv+0x288>
 800100e:	e198      	b.n	8001342 <__aeabi_ddiv+0x5ba>
 8001010:	4659      	mov	r1, fp
 8001012:	01c9      	lsls	r1, r1, #7
 8001014:	d506      	bpl.n	8001024 <__aeabi_ddiv+0x29c>
 8001016:	4659      	mov	r1, fp
 8001018:	4b3e      	ldr	r3, [pc, #248]	@ (8001114 <__aeabi_ddiv+0x38c>)
 800101a:	4019      	ands	r1, r3
 800101c:	2380      	movs	r3, #128	@ 0x80
 800101e:	468b      	mov	fp, r1
 8001020:	00db      	lsls	r3, r3, #3
 8001022:	4453      	add	r3, sl
 8001024:	493c      	ldr	r1, [pc, #240]	@ (8001118 <__aeabi_ddiv+0x390>)
 8001026:	428b      	cmp	r3, r1
 8001028:	dd00      	ble.n	800102c <__aeabi_ddiv+0x2a4>
 800102a:	e71a      	b.n	8000e62 <__aeabi_ddiv+0xda>
 800102c:	4659      	mov	r1, fp
 800102e:	08d2      	lsrs	r2, r2, #3
 8001030:	0749      	lsls	r1, r1, #29
 8001032:	4311      	orrs	r1, r2
 8001034:	465a      	mov	r2, fp
 8001036:	055b      	lsls	r3, r3, #21
 8001038:	0254      	lsls	r4, r2, #9
 800103a:	4688      	mov	r8, r1
 800103c:	0b24      	lsrs	r4, r4, #12
 800103e:	0d5b      	lsrs	r3, r3, #21
 8001040:	e702      	b.n	8000e48 <__aeabi_ddiv+0xc0>
 8001042:	465a      	mov	r2, fp
 8001044:	9b00      	ldr	r3, [sp, #0]
 8001046:	431a      	orrs	r2, r3
 8001048:	d100      	bne.n	800104c <__aeabi_ddiv+0x2c4>
 800104a:	e07e      	b.n	800114a <__aeabi_ddiv+0x3c2>
 800104c:	465b      	mov	r3, fp
 800104e:	2b00      	cmp	r3, #0
 8001050:	d100      	bne.n	8001054 <__aeabi_ddiv+0x2cc>
 8001052:	e100      	b.n	8001256 <__aeabi_ddiv+0x4ce>
 8001054:	4658      	mov	r0, fp
 8001056:	f7ff fa0b 	bl	8000470 <__clzsi2>
 800105a:	0002      	movs	r2, r0
 800105c:	0003      	movs	r3, r0
 800105e:	3a0b      	subs	r2, #11
 8001060:	271d      	movs	r7, #29
 8001062:	9e00      	ldr	r6, [sp, #0]
 8001064:	1aba      	subs	r2, r7, r2
 8001066:	0019      	movs	r1, r3
 8001068:	4658      	mov	r0, fp
 800106a:	40d6      	lsrs	r6, r2
 800106c:	3908      	subs	r1, #8
 800106e:	4088      	lsls	r0, r1
 8001070:	0032      	movs	r2, r6
 8001072:	4302      	orrs	r2, r0
 8001074:	4693      	mov	fp, r2
 8001076:	9a00      	ldr	r2, [sp, #0]
 8001078:	408a      	lsls	r2, r1
 800107a:	4928      	ldr	r1, [pc, #160]	@ (800111c <__aeabi_ddiv+0x394>)
 800107c:	4453      	add	r3, sl
 800107e:	468a      	mov	sl, r1
 8001080:	449a      	add	sl, r3
 8001082:	2300      	movs	r3, #0
 8001084:	e6c8      	b.n	8000e18 <__aeabi_ddiv+0x90>
 8001086:	465b      	mov	r3, fp
 8001088:	4303      	orrs	r3, r0
 800108a:	4699      	mov	r9, r3
 800108c:	d056      	beq.n	800113c <__aeabi_ddiv+0x3b4>
 800108e:	465b      	mov	r3, fp
 8001090:	2b00      	cmp	r3, #0
 8001092:	d100      	bne.n	8001096 <__aeabi_ddiv+0x30e>
 8001094:	e0cd      	b.n	8001232 <__aeabi_ddiv+0x4aa>
 8001096:	4658      	mov	r0, fp
 8001098:	f7ff f9ea 	bl	8000470 <__clzsi2>
 800109c:	230b      	movs	r3, #11
 800109e:	425b      	negs	r3, r3
 80010a0:	469c      	mov	ip, r3
 80010a2:	0002      	movs	r2, r0
 80010a4:	4484      	add	ip, r0
 80010a6:	4666      	mov	r6, ip
 80010a8:	231d      	movs	r3, #29
 80010aa:	1b9b      	subs	r3, r3, r6
 80010ac:	0026      	movs	r6, r4
 80010ae:	0011      	movs	r1, r2
 80010b0:	4658      	mov	r0, fp
 80010b2:	40de      	lsrs	r6, r3
 80010b4:	3908      	subs	r1, #8
 80010b6:	4088      	lsls	r0, r1
 80010b8:	0033      	movs	r3, r6
 80010ba:	4303      	orrs	r3, r0
 80010bc:	4699      	mov	r9, r3
 80010be:	0023      	movs	r3, r4
 80010c0:	408b      	lsls	r3, r1
 80010c2:	4698      	mov	r8, r3
 80010c4:	4b16      	ldr	r3, [pc, #88]	@ (8001120 <__aeabi_ddiv+0x398>)
 80010c6:	2400      	movs	r4, #0
 80010c8:	1a9b      	subs	r3, r3, r2
 80010ca:	469a      	mov	sl, r3
 80010cc:	2300      	movs	r3, #0
 80010ce:	9303      	str	r3, [sp, #12]
 80010d0:	e682      	b.n	8000dd8 <__aeabi_ddiv+0x50>
 80010d2:	465a      	mov	r2, fp
 80010d4:	4302      	orrs	r2, r0
 80010d6:	4691      	mov	r9, r2
 80010d8:	d12a      	bne.n	8001130 <__aeabi_ddiv+0x3a8>
 80010da:	2200      	movs	r2, #0
 80010dc:	469a      	mov	sl, r3
 80010de:	2302      	movs	r3, #2
 80010e0:	4690      	mov	r8, r2
 80010e2:	2408      	movs	r4, #8
 80010e4:	9303      	str	r3, [sp, #12]
 80010e6:	e677      	b.n	8000dd8 <__aeabi_ddiv+0x50>
 80010e8:	465a      	mov	r2, fp
 80010ea:	9b00      	ldr	r3, [sp, #0]
 80010ec:	431a      	orrs	r2, r3
 80010ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001124 <__aeabi_ddiv+0x39c>)
 80010f0:	469c      	mov	ip, r3
 80010f2:	44e2      	add	sl, ip
 80010f4:	2a00      	cmp	r2, #0
 80010f6:	d117      	bne.n	8001128 <__aeabi_ddiv+0x3a0>
 80010f8:	2302      	movs	r3, #2
 80010fa:	431c      	orrs	r4, r3
 80010fc:	2300      	movs	r3, #0
 80010fe:	469b      	mov	fp, r3
 8001100:	3302      	adds	r3, #2
 8001102:	e689      	b.n	8000e18 <__aeabi_ddiv+0x90>
 8001104:	000007ff 	.word	0x000007ff
 8001108:	fffffc01 	.word	0xfffffc01
 800110c:	080094e4 	.word	0x080094e4
 8001110:	000003ff 	.word	0x000003ff
 8001114:	feffffff 	.word	0xfeffffff
 8001118:	000007fe 	.word	0x000007fe
 800111c:	000003f3 	.word	0x000003f3
 8001120:	fffffc0d 	.word	0xfffffc0d
 8001124:	fffff801 	.word	0xfffff801
 8001128:	2303      	movs	r3, #3
 800112a:	0032      	movs	r2, r6
 800112c:	431c      	orrs	r4, r3
 800112e:	e673      	b.n	8000e18 <__aeabi_ddiv+0x90>
 8001130:	469a      	mov	sl, r3
 8001132:	2303      	movs	r3, #3
 8001134:	46d9      	mov	r9, fp
 8001136:	240c      	movs	r4, #12
 8001138:	9303      	str	r3, [sp, #12]
 800113a:	e64d      	b.n	8000dd8 <__aeabi_ddiv+0x50>
 800113c:	2300      	movs	r3, #0
 800113e:	4698      	mov	r8, r3
 8001140:	469a      	mov	sl, r3
 8001142:	3301      	adds	r3, #1
 8001144:	2404      	movs	r4, #4
 8001146:	9303      	str	r3, [sp, #12]
 8001148:	e646      	b.n	8000dd8 <__aeabi_ddiv+0x50>
 800114a:	2301      	movs	r3, #1
 800114c:	431c      	orrs	r4, r3
 800114e:	2300      	movs	r3, #0
 8001150:	469b      	mov	fp, r3
 8001152:	3301      	adds	r3, #1
 8001154:	e660      	b.n	8000e18 <__aeabi_ddiv+0x90>
 8001156:	2300      	movs	r3, #0
 8001158:	2480      	movs	r4, #128	@ 0x80
 800115a:	4698      	mov	r8, r3
 800115c:	2600      	movs	r6, #0
 800115e:	4b92      	ldr	r3, [pc, #584]	@ (80013a8 <__aeabi_ddiv+0x620>)
 8001160:	0324      	lsls	r4, r4, #12
 8001162:	e671      	b.n	8000e48 <__aeabi_ddiv+0xc0>
 8001164:	2201      	movs	r2, #1
 8001166:	4252      	negs	r2, r2
 8001168:	2101      	movs	r1, #1
 800116a:	1ac9      	subs	r1, r1, r3
 800116c:	2938      	cmp	r1, #56	@ 0x38
 800116e:	dd00      	ble.n	8001172 <__aeabi_ddiv+0x3ea>
 8001170:	e666      	b.n	8000e40 <__aeabi_ddiv+0xb8>
 8001172:	291f      	cmp	r1, #31
 8001174:	dc00      	bgt.n	8001178 <__aeabi_ddiv+0x3f0>
 8001176:	e0ab      	b.n	80012d0 <__aeabi_ddiv+0x548>
 8001178:	201f      	movs	r0, #31
 800117a:	4240      	negs	r0, r0
 800117c:	1ac3      	subs	r3, r0, r3
 800117e:	4658      	mov	r0, fp
 8001180:	40d8      	lsrs	r0, r3
 8001182:	0003      	movs	r3, r0
 8001184:	2920      	cmp	r1, #32
 8001186:	d004      	beq.n	8001192 <__aeabi_ddiv+0x40a>
 8001188:	4658      	mov	r0, fp
 800118a:	4988      	ldr	r1, [pc, #544]	@ (80013ac <__aeabi_ddiv+0x624>)
 800118c:	4451      	add	r1, sl
 800118e:	4088      	lsls	r0, r1
 8001190:	4302      	orrs	r2, r0
 8001192:	1e51      	subs	r1, r2, #1
 8001194:	418a      	sbcs	r2, r1
 8001196:	431a      	orrs	r2, r3
 8001198:	2307      	movs	r3, #7
 800119a:	0019      	movs	r1, r3
 800119c:	2400      	movs	r4, #0
 800119e:	4011      	ands	r1, r2
 80011a0:	4213      	tst	r3, r2
 80011a2:	d00c      	beq.n	80011be <__aeabi_ddiv+0x436>
 80011a4:	230f      	movs	r3, #15
 80011a6:	4013      	ands	r3, r2
 80011a8:	2b04      	cmp	r3, #4
 80011aa:	d100      	bne.n	80011ae <__aeabi_ddiv+0x426>
 80011ac:	e0f9      	b.n	80013a2 <__aeabi_ddiv+0x61a>
 80011ae:	1d11      	adds	r1, r2, #4
 80011b0:	4291      	cmp	r1, r2
 80011b2:	419b      	sbcs	r3, r3
 80011b4:	000a      	movs	r2, r1
 80011b6:	425b      	negs	r3, r3
 80011b8:	0759      	lsls	r1, r3, #29
 80011ba:	025b      	lsls	r3, r3, #9
 80011bc:	0b1c      	lsrs	r4, r3, #12
 80011be:	08d2      	lsrs	r2, r2, #3
 80011c0:	430a      	orrs	r2, r1
 80011c2:	4690      	mov	r8, r2
 80011c4:	2300      	movs	r3, #0
 80011c6:	e63f      	b.n	8000e48 <__aeabi_ddiv+0xc0>
 80011c8:	2480      	movs	r4, #128	@ 0x80
 80011ca:	464b      	mov	r3, r9
 80011cc:	0324      	lsls	r4, r4, #12
 80011ce:	4223      	tst	r3, r4
 80011d0:	d009      	beq.n	80011e6 <__aeabi_ddiv+0x45e>
 80011d2:	465b      	mov	r3, fp
 80011d4:	4223      	tst	r3, r4
 80011d6:	d106      	bne.n	80011e6 <__aeabi_ddiv+0x45e>
 80011d8:	431c      	orrs	r4, r3
 80011da:	0324      	lsls	r4, r4, #12
 80011dc:	002e      	movs	r6, r5
 80011de:	4690      	mov	r8, r2
 80011e0:	4b71      	ldr	r3, [pc, #452]	@ (80013a8 <__aeabi_ddiv+0x620>)
 80011e2:	0b24      	lsrs	r4, r4, #12
 80011e4:	e630      	b.n	8000e48 <__aeabi_ddiv+0xc0>
 80011e6:	2480      	movs	r4, #128	@ 0x80
 80011e8:	464b      	mov	r3, r9
 80011ea:	0324      	lsls	r4, r4, #12
 80011ec:	431c      	orrs	r4, r3
 80011ee:	0324      	lsls	r4, r4, #12
 80011f0:	9e02      	ldr	r6, [sp, #8]
 80011f2:	4b6d      	ldr	r3, [pc, #436]	@ (80013a8 <__aeabi_ddiv+0x620>)
 80011f4:	0b24      	lsrs	r4, r4, #12
 80011f6:	e627      	b.n	8000e48 <__aeabi_ddiv+0xc0>
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d100      	bne.n	80011fe <__aeabi_ddiv+0x476>
 80011fc:	e700      	b.n	8001000 <__aeabi_ddiv+0x278>
 80011fe:	9800      	ldr	r0, [sp, #0]
 8001200:	1e51      	subs	r1, r2, #1
 8001202:	4684      	mov	ip, r0
 8001204:	4464      	add	r4, ip
 8001206:	4284      	cmp	r4, r0
 8001208:	d200      	bcs.n	800120c <__aeabi_ddiv+0x484>
 800120a:	e084      	b.n	8001316 <__aeabi_ddiv+0x58e>
 800120c:	42bc      	cmp	r4, r7
 800120e:	d200      	bcs.n	8001212 <__aeabi_ddiv+0x48a>
 8001210:	e0ae      	b.n	8001370 <__aeabi_ddiv+0x5e8>
 8001212:	d100      	bne.n	8001216 <__aeabi_ddiv+0x48e>
 8001214:	e0c1      	b.n	800139a <__aeabi_ddiv+0x612>
 8001216:	000a      	movs	r2, r1
 8001218:	e6f0      	b.n	8000ffc <__aeabi_ddiv+0x274>
 800121a:	4542      	cmp	r2, r8
 800121c:	d900      	bls.n	8001220 <__aeabi_ddiv+0x498>
 800121e:	e62c      	b.n	8000e7a <__aeabi_ddiv+0xf2>
 8001220:	464b      	mov	r3, r9
 8001222:	07dc      	lsls	r4, r3, #31
 8001224:	0858      	lsrs	r0, r3, #1
 8001226:	4643      	mov	r3, r8
 8001228:	085b      	lsrs	r3, r3, #1
 800122a:	431c      	orrs	r4, r3
 800122c:	4643      	mov	r3, r8
 800122e:	07df      	lsls	r7, r3, #31
 8001230:	e62a      	b.n	8000e88 <__aeabi_ddiv+0x100>
 8001232:	f7ff f91d 	bl	8000470 <__clzsi2>
 8001236:	2315      	movs	r3, #21
 8001238:	469c      	mov	ip, r3
 800123a:	4484      	add	ip, r0
 800123c:	0002      	movs	r2, r0
 800123e:	4663      	mov	r3, ip
 8001240:	3220      	adds	r2, #32
 8001242:	2b1c      	cmp	r3, #28
 8001244:	dc00      	bgt.n	8001248 <__aeabi_ddiv+0x4c0>
 8001246:	e72e      	b.n	80010a6 <__aeabi_ddiv+0x31e>
 8001248:	0023      	movs	r3, r4
 800124a:	3808      	subs	r0, #8
 800124c:	4083      	lsls	r3, r0
 800124e:	4699      	mov	r9, r3
 8001250:	2300      	movs	r3, #0
 8001252:	4698      	mov	r8, r3
 8001254:	e736      	b.n	80010c4 <__aeabi_ddiv+0x33c>
 8001256:	f7ff f90b 	bl	8000470 <__clzsi2>
 800125a:	0002      	movs	r2, r0
 800125c:	0003      	movs	r3, r0
 800125e:	3215      	adds	r2, #21
 8001260:	3320      	adds	r3, #32
 8001262:	2a1c      	cmp	r2, #28
 8001264:	dc00      	bgt.n	8001268 <__aeabi_ddiv+0x4e0>
 8001266:	e6fb      	b.n	8001060 <__aeabi_ddiv+0x2d8>
 8001268:	9900      	ldr	r1, [sp, #0]
 800126a:	3808      	subs	r0, #8
 800126c:	4081      	lsls	r1, r0
 800126e:	2200      	movs	r2, #0
 8001270:	468b      	mov	fp, r1
 8001272:	e702      	b.n	800107a <__aeabi_ddiv+0x2f2>
 8001274:	9900      	ldr	r1, [sp, #0]
 8001276:	3b01      	subs	r3, #1
 8001278:	468c      	mov	ip, r1
 800127a:	4464      	add	r4, ip
 800127c:	42a1      	cmp	r1, r4
 800127e:	d900      	bls.n	8001282 <__aeabi_ddiv+0x4fa>
 8001280:	e69a      	b.n	8000fb8 <__aeabi_ddiv+0x230>
 8001282:	42a2      	cmp	r2, r4
 8001284:	d800      	bhi.n	8001288 <__aeabi_ddiv+0x500>
 8001286:	e697      	b.n	8000fb8 <__aeabi_ddiv+0x230>
 8001288:	1e83      	subs	r3, r0, #2
 800128a:	4464      	add	r4, ip
 800128c:	e694      	b.n	8000fb8 <__aeabi_ddiv+0x230>
 800128e:	46ac      	mov	ip, r5
 8001290:	4461      	add	r1, ip
 8001292:	3f01      	subs	r7, #1
 8001294:	428d      	cmp	r5, r1
 8001296:	d900      	bls.n	800129a <__aeabi_ddiv+0x512>
 8001298:	e680      	b.n	8000f9c <__aeabi_ddiv+0x214>
 800129a:	428a      	cmp	r2, r1
 800129c:	d800      	bhi.n	80012a0 <__aeabi_ddiv+0x518>
 800129e:	e67d      	b.n	8000f9c <__aeabi_ddiv+0x214>
 80012a0:	1e87      	subs	r7, r0, #2
 80012a2:	4461      	add	r1, ip
 80012a4:	e67a      	b.n	8000f9c <__aeabi_ddiv+0x214>
 80012a6:	4285      	cmp	r5, r0
 80012a8:	d000      	beq.n	80012ac <__aeabi_ddiv+0x524>
 80012aa:	e65f      	b.n	8000f6c <__aeabi_ddiv+0x1e4>
 80012ac:	45b9      	cmp	r9, r7
 80012ae:	d900      	bls.n	80012b2 <__aeabi_ddiv+0x52a>
 80012b0:	e65c      	b.n	8000f6c <__aeabi_ddiv+0x1e4>
 80012b2:	e656      	b.n	8000f62 <__aeabi_ddiv+0x1da>
 80012b4:	42a2      	cmp	r2, r4
 80012b6:	d800      	bhi.n	80012ba <__aeabi_ddiv+0x532>
 80012b8:	e61a      	b.n	8000ef0 <__aeabi_ddiv+0x168>
 80012ba:	1e83      	subs	r3, r0, #2
 80012bc:	4464      	add	r4, ip
 80012be:	e617      	b.n	8000ef0 <__aeabi_ddiv+0x168>
 80012c0:	428a      	cmp	r2, r1
 80012c2:	d800      	bhi.n	80012c6 <__aeabi_ddiv+0x53e>
 80012c4:	e600      	b.n	8000ec8 <__aeabi_ddiv+0x140>
 80012c6:	46ac      	mov	ip, r5
 80012c8:	1e83      	subs	r3, r0, #2
 80012ca:	4698      	mov	r8, r3
 80012cc:	4461      	add	r1, ip
 80012ce:	e5fb      	b.n	8000ec8 <__aeabi_ddiv+0x140>
 80012d0:	4837      	ldr	r0, [pc, #220]	@ (80013b0 <__aeabi_ddiv+0x628>)
 80012d2:	0014      	movs	r4, r2
 80012d4:	4450      	add	r0, sl
 80012d6:	4082      	lsls	r2, r0
 80012d8:	465b      	mov	r3, fp
 80012da:	0017      	movs	r7, r2
 80012dc:	4083      	lsls	r3, r0
 80012de:	40cc      	lsrs	r4, r1
 80012e0:	1e7a      	subs	r2, r7, #1
 80012e2:	4197      	sbcs	r7, r2
 80012e4:	4323      	orrs	r3, r4
 80012e6:	433b      	orrs	r3, r7
 80012e8:	001a      	movs	r2, r3
 80012ea:	465b      	mov	r3, fp
 80012ec:	40cb      	lsrs	r3, r1
 80012ee:	0751      	lsls	r1, r2, #29
 80012f0:	d009      	beq.n	8001306 <__aeabi_ddiv+0x57e>
 80012f2:	210f      	movs	r1, #15
 80012f4:	4011      	ands	r1, r2
 80012f6:	2904      	cmp	r1, #4
 80012f8:	d005      	beq.n	8001306 <__aeabi_ddiv+0x57e>
 80012fa:	1d11      	adds	r1, r2, #4
 80012fc:	4291      	cmp	r1, r2
 80012fe:	4192      	sbcs	r2, r2
 8001300:	4252      	negs	r2, r2
 8001302:	189b      	adds	r3, r3, r2
 8001304:	000a      	movs	r2, r1
 8001306:	0219      	lsls	r1, r3, #8
 8001308:	d400      	bmi.n	800130c <__aeabi_ddiv+0x584>
 800130a:	e755      	b.n	80011b8 <__aeabi_ddiv+0x430>
 800130c:	2200      	movs	r2, #0
 800130e:	2301      	movs	r3, #1
 8001310:	2400      	movs	r4, #0
 8001312:	4690      	mov	r8, r2
 8001314:	e598      	b.n	8000e48 <__aeabi_ddiv+0xc0>
 8001316:	000a      	movs	r2, r1
 8001318:	42bc      	cmp	r4, r7
 800131a:	d000      	beq.n	800131e <__aeabi_ddiv+0x596>
 800131c:	e66e      	b.n	8000ffc <__aeabi_ddiv+0x274>
 800131e:	454b      	cmp	r3, r9
 8001320:	d000      	beq.n	8001324 <__aeabi_ddiv+0x59c>
 8001322:	e66b      	b.n	8000ffc <__aeabi_ddiv+0x274>
 8001324:	e66c      	b.n	8001000 <__aeabi_ddiv+0x278>
 8001326:	4b23      	ldr	r3, [pc, #140]	@ (80013b4 <__aeabi_ddiv+0x62c>)
 8001328:	4a23      	ldr	r2, [pc, #140]	@ (80013b8 <__aeabi_ddiv+0x630>)
 800132a:	4453      	add	r3, sl
 800132c:	4592      	cmp	sl, r2
 800132e:	da00      	bge.n	8001332 <__aeabi_ddiv+0x5aa>
 8001330:	e718      	b.n	8001164 <__aeabi_ddiv+0x3dc>
 8001332:	2101      	movs	r1, #1
 8001334:	4249      	negs	r1, r1
 8001336:	1d0a      	adds	r2, r1, #4
 8001338:	428a      	cmp	r2, r1
 800133a:	4189      	sbcs	r1, r1
 800133c:	4249      	negs	r1, r1
 800133e:	448b      	add	fp, r1
 8001340:	e666      	b.n	8001010 <__aeabi_ddiv+0x288>
 8001342:	210f      	movs	r1, #15
 8001344:	4011      	ands	r1, r2
 8001346:	2904      	cmp	r1, #4
 8001348:	d100      	bne.n	800134c <__aeabi_ddiv+0x5c4>
 800134a:	e661      	b.n	8001010 <__aeabi_ddiv+0x288>
 800134c:	0011      	movs	r1, r2
 800134e:	e7f2      	b.n	8001336 <__aeabi_ddiv+0x5ae>
 8001350:	42bc      	cmp	r4, r7
 8001352:	d800      	bhi.n	8001356 <__aeabi_ddiv+0x5ce>
 8001354:	e60a      	b.n	8000f6c <__aeabi_ddiv+0x1e4>
 8001356:	2302      	movs	r3, #2
 8001358:	425b      	negs	r3, r3
 800135a:	469c      	mov	ip, r3
 800135c:	9900      	ldr	r1, [sp, #0]
 800135e:	444f      	add	r7, r9
 8001360:	454f      	cmp	r7, r9
 8001362:	419b      	sbcs	r3, r3
 8001364:	44e3      	add	fp, ip
 8001366:	468c      	mov	ip, r1
 8001368:	425b      	negs	r3, r3
 800136a:	4463      	add	r3, ip
 800136c:	18c0      	adds	r0, r0, r3
 800136e:	e5ff      	b.n	8000f70 <__aeabi_ddiv+0x1e8>
 8001370:	4649      	mov	r1, r9
 8001372:	9d00      	ldr	r5, [sp, #0]
 8001374:	0048      	lsls	r0, r1, #1
 8001376:	4548      	cmp	r0, r9
 8001378:	4189      	sbcs	r1, r1
 800137a:	46ac      	mov	ip, r5
 800137c:	4249      	negs	r1, r1
 800137e:	4461      	add	r1, ip
 8001380:	4681      	mov	r9, r0
 8001382:	3a02      	subs	r2, #2
 8001384:	1864      	adds	r4, r4, r1
 8001386:	e7c7      	b.n	8001318 <__aeabi_ddiv+0x590>
 8001388:	2480      	movs	r4, #128	@ 0x80
 800138a:	465b      	mov	r3, fp
 800138c:	0324      	lsls	r4, r4, #12
 800138e:	431c      	orrs	r4, r3
 8001390:	0324      	lsls	r4, r4, #12
 8001392:	4690      	mov	r8, r2
 8001394:	4b04      	ldr	r3, [pc, #16]	@ (80013a8 <__aeabi_ddiv+0x620>)
 8001396:	0b24      	lsrs	r4, r4, #12
 8001398:	e556      	b.n	8000e48 <__aeabi_ddiv+0xc0>
 800139a:	4599      	cmp	r9, r3
 800139c:	d3e8      	bcc.n	8001370 <__aeabi_ddiv+0x5e8>
 800139e:	000a      	movs	r2, r1
 80013a0:	e7bd      	b.n	800131e <__aeabi_ddiv+0x596>
 80013a2:	2300      	movs	r3, #0
 80013a4:	e708      	b.n	80011b8 <__aeabi_ddiv+0x430>
 80013a6:	46c0      	nop			@ (mov r8, r8)
 80013a8:	000007ff 	.word	0x000007ff
 80013ac:	0000043e 	.word	0x0000043e
 80013b0:	0000041e 	.word	0x0000041e
 80013b4:	000003ff 	.word	0x000003ff
 80013b8:	fffffc02 	.word	0xfffffc02

080013bc <__eqdf2>:
 80013bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013be:	4657      	mov	r7, sl
 80013c0:	46de      	mov	lr, fp
 80013c2:	464e      	mov	r6, r9
 80013c4:	4645      	mov	r5, r8
 80013c6:	b5e0      	push	{r5, r6, r7, lr}
 80013c8:	000d      	movs	r5, r1
 80013ca:	0004      	movs	r4, r0
 80013cc:	0fe8      	lsrs	r0, r5, #31
 80013ce:	4683      	mov	fp, r0
 80013d0:	0309      	lsls	r1, r1, #12
 80013d2:	0fd8      	lsrs	r0, r3, #31
 80013d4:	0b09      	lsrs	r1, r1, #12
 80013d6:	4682      	mov	sl, r0
 80013d8:	4819      	ldr	r0, [pc, #100]	@ (8001440 <__eqdf2+0x84>)
 80013da:	468c      	mov	ip, r1
 80013dc:	031f      	lsls	r7, r3, #12
 80013de:	0069      	lsls	r1, r5, #1
 80013e0:	005e      	lsls	r6, r3, #1
 80013e2:	0d49      	lsrs	r1, r1, #21
 80013e4:	0b3f      	lsrs	r7, r7, #12
 80013e6:	0d76      	lsrs	r6, r6, #21
 80013e8:	4281      	cmp	r1, r0
 80013ea:	d018      	beq.n	800141e <__eqdf2+0x62>
 80013ec:	4286      	cmp	r6, r0
 80013ee:	d00f      	beq.n	8001410 <__eqdf2+0x54>
 80013f0:	2001      	movs	r0, #1
 80013f2:	42b1      	cmp	r1, r6
 80013f4:	d10d      	bne.n	8001412 <__eqdf2+0x56>
 80013f6:	45bc      	cmp	ip, r7
 80013f8:	d10b      	bne.n	8001412 <__eqdf2+0x56>
 80013fa:	4294      	cmp	r4, r2
 80013fc:	d109      	bne.n	8001412 <__eqdf2+0x56>
 80013fe:	45d3      	cmp	fp, sl
 8001400:	d01c      	beq.n	800143c <__eqdf2+0x80>
 8001402:	2900      	cmp	r1, #0
 8001404:	d105      	bne.n	8001412 <__eqdf2+0x56>
 8001406:	4660      	mov	r0, ip
 8001408:	4320      	orrs	r0, r4
 800140a:	1e43      	subs	r3, r0, #1
 800140c:	4198      	sbcs	r0, r3
 800140e:	e000      	b.n	8001412 <__eqdf2+0x56>
 8001410:	2001      	movs	r0, #1
 8001412:	bcf0      	pop	{r4, r5, r6, r7}
 8001414:	46bb      	mov	fp, r7
 8001416:	46b2      	mov	sl, r6
 8001418:	46a9      	mov	r9, r5
 800141a:	46a0      	mov	r8, r4
 800141c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800141e:	2001      	movs	r0, #1
 8001420:	428e      	cmp	r6, r1
 8001422:	d1f6      	bne.n	8001412 <__eqdf2+0x56>
 8001424:	4661      	mov	r1, ip
 8001426:	4339      	orrs	r1, r7
 8001428:	000f      	movs	r7, r1
 800142a:	4317      	orrs	r7, r2
 800142c:	4327      	orrs	r7, r4
 800142e:	d1f0      	bne.n	8001412 <__eqdf2+0x56>
 8001430:	465b      	mov	r3, fp
 8001432:	4652      	mov	r2, sl
 8001434:	1a98      	subs	r0, r3, r2
 8001436:	1e43      	subs	r3, r0, #1
 8001438:	4198      	sbcs	r0, r3
 800143a:	e7ea      	b.n	8001412 <__eqdf2+0x56>
 800143c:	2000      	movs	r0, #0
 800143e:	e7e8      	b.n	8001412 <__eqdf2+0x56>
 8001440:	000007ff 	.word	0x000007ff

08001444 <__gedf2>:
 8001444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001446:	4657      	mov	r7, sl
 8001448:	464e      	mov	r6, r9
 800144a:	4645      	mov	r5, r8
 800144c:	46de      	mov	lr, fp
 800144e:	b5e0      	push	{r5, r6, r7, lr}
 8001450:	000d      	movs	r5, r1
 8001452:	030f      	lsls	r7, r1, #12
 8001454:	0b39      	lsrs	r1, r7, #12
 8001456:	b083      	sub	sp, #12
 8001458:	0004      	movs	r4, r0
 800145a:	4680      	mov	r8, r0
 800145c:	9101      	str	r1, [sp, #4]
 800145e:	0058      	lsls	r0, r3, #1
 8001460:	0fe9      	lsrs	r1, r5, #31
 8001462:	4f31      	ldr	r7, [pc, #196]	@ (8001528 <__gedf2+0xe4>)
 8001464:	0d40      	lsrs	r0, r0, #21
 8001466:	468c      	mov	ip, r1
 8001468:	006e      	lsls	r6, r5, #1
 800146a:	0319      	lsls	r1, r3, #12
 800146c:	4682      	mov	sl, r0
 800146e:	4691      	mov	r9, r2
 8001470:	0d76      	lsrs	r6, r6, #21
 8001472:	0b09      	lsrs	r1, r1, #12
 8001474:	0fd8      	lsrs	r0, r3, #31
 8001476:	42be      	cmp	r6, r7
 8001478:	d01f      	beq.n	80014ba <__gedf2+0x76>
 800147a:	45ba      	cmp	sl, r7
 800147c:	d00f      	beq.n	800149e <__gedf2+0x5a>
 800147e:	2e00      	cmp	r6, #0
 8001480:	d12f      	bne.n	80014e2 <__gedf2+0x9e>
 8001482:	4655      	mov	r5, sl
 8001484:	9e01      	ldr	r6, [sp, #4]
 8001486:	4334      	orrs	r4, r6
 8001488:	2d00      	cmp	r5, #0
 800148a:	d127      	bne.n	80014dc <__gedf2+0x98>
 800148c:	430a      	orrs	r2, r1
 800148e:	d03a      	beq.n	8001506 <__gedf2+0xc2>
 8001490:	2c00      	cmp	r4, #0
 8001492:	d145      	bne.n	8001520 <__gedf2+0xdc>
 8001494:	2800      	cmp	r0, #0
 8001496:	d11a      	bne.n	80014ce <__gedf2+0x8a>
 8001498:	2001      	movs	r0, #1
 800149a:	4240      	negs	r0, r0
 800149c:	e017      	b.n	80014ce <__gedf2+0x8a>
 800149e:	4311      	orrs	r1, r2
 80014a0:	d13b      	bne.n	800151a <__gedf2+0xd6>
 80014a2:	2e00      	cmp	r6, #0
 80014a4:	d102      	bne.n	80014ac <__gedf2+0x68>
 80014a6:	9f01      	ldr	r7, [sp, #4]
 80014a8:	4327      	orrs	r7, r4
 80014aa:	d0f3      	beq.n	8001494 <__gedf2+0x50>
 80014ac:	4584      	cmp	ip, r0
 80014ae:	d109      	bne.n	80014c4 <__gedf2+0x80>
 80014b0:	4663      	mov	r3, ip
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d0f0      	beq.n	8001498 <__gedf2+0x54>
 80014b6:	4660      	mov	r0, ip
 80014b8:	e009      	b.n	80014ce <__gedf2+0x8a>
 80014ba:	9f01      	ldr	r7, [sp, #4]
 80014bc:	4327      	orrs	r7, r4
 80014be:	d12c      	bne.n	800151a <__gedf2+0xd6>
 80014c0:	45b2      	cmp	sl, r6
 80014c2:	d024      	beq.n	800150e <__gedf2+0xca>
 80014c4:	4663      	mov	r3, ip
 80014c6:	2002      	movs	r0, #2
 80014c8:	3b01      	subs	r3, #1
 80014ca:	4018      	ands	r0, r3
 80014cc:	3801      	subs	r0, #1
 80014ce:	b003      	add	sp, #12
 80014d0:	bcf0      	pop	{r4, r5, r6, r7}
 80014d2:	46bb      	mov	fp, r7
 80014d4:	46b2      	mov	sl, r6
 80014d6:	46a9      	mov	r9, r5
 80014d8:	46a0      	mov	r8, r4
 80014da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014dc:	2c00      	cmp	r4, #0
 80014de:	d0d9      	beq.n	8001494 <__gedf2+0x50>
 80014e0:	e7e4      	b.n	80014ac <__gedf2+0x68>
 80014e2:	4654      	mov	r4, sl
 80014e4:	2c00      	cmp	r4, #0
 80014e6:	d0ed      	beq.n	80014c4 <__gedf2+0x80>
 80014e8:	4584      	cmp	ip, r0
 80014ea:	d1eb      	bne.n	80014c4 <__gedf2+0x80>
 80014ec:	4556      	cmp	r6, sl
 80014ee:	dce9      	bgt.n	80014c4 <__gedf2+0x80>
 80014f0:	dbde      	blt.n	80014b0 <__gedf2+0x6c>
 80014f2:	9b01      	ldr	r3, [sp, #4]
 80014f4:	428b      	cmp	r3, r1
 80014f6:	d8e5      	bhi.n	80014c4 <__gedf2+0x80>
 80014f8:	d1da      	bne.n	80014b0 <__gedf2+0x6c>
 80014fa:	45c8      	cmp	r8, r9
 80014fc:	d8e2      	bhi.n	80014c4 <__gedf2+0x80>
 80014fe:	2000      	movs	r0, #0
 8001500:	45c8      	cmp	r8, r9
 8001502:	d2e4      	bcs.n	80014ce <__gedf2+0x8a>
 8001504:	e7d4      	b.n	80014b0 <__gedf2+0x6c>
 8001506:	2000      	movs	r0, #0
 8001508:	2c00      	cmp	r4, #0
 800150a:	d0e0      	beq.n	80014ce <__gedf2+0x8a>
 800150c:	e7da      	b.n	80014c4 <__gedf2+0x80>
 800150e:	4311      	orrs	r1, r2
 8001510:	d103      	bne.n	800151a <__gedf2+0xd6>
 8001512:	4584      	cmp	ip, r0
 8001514:	d1d6      	bne.n	80014c4 <__gedf2+0x80>
 8001516:	2000      	movs	r0, #0
 8001518:	e7d9      	b.n	80014ce <__gedf2+0x8a>
 800151a:	2002      	movs	r0, #2
 800151c:	4240      	negs	r0, r0
 800151e:	e7d6      	b.n	80014ce <__gedf2+0x8a>
 8001520:	4584      	cmp	ip, r0
 8001522:	d0e6      	beq.n	80014f2 <__gedf2+0xae>
 8001524:	e7ce      	b.n	80014c4 <__gedf2+0x80>
 8001526:	46c0      	nop			@ (mov r8, r8)
 8001528:	000007ff 	.word	0x000007ff

0800152c <__ledf2>:
 800152c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800152e:	4657      	mov	r7, sl
 8001530:	464e      	mov	r6, r9
 8001532:	4645      	mov	r5, r8
 8001534:	46de      	mov	lr, fp
 8001536:	b5e0      	push	{r5, r6, r7, lr}
 8001538:	000d      	movs	r5, r1
 800153a:	030f      	lsls	r7, r1, #12
 800153c:	0004      	movs	r4, r0
 800153e:	4680      	mov	r8, r0
 8001540:	0fe8      	lsrs	r0, r5, #31
 8001542:	0b39      	lsrs	r1, r7, #12
 8001544:	4684      	mov	ip, r0
 8001546:	b083      	sub	sp, #12
 8001548:	0058      	lsls	r0, r3, #1
 800154a:	4f30      	ldr	r7, [pc, #192]	@ (800160c <__ledf2+0xe0>)
 800154c:	0d40      	lsrs	r0, r0, #21
 800154e:	9101      	str	r1, [sp, #4]
 8001550:	031e      	lsls	r6, r3, #12
 8001552:	0069      	lsls	r1, r5, #1
 8001554:	4682      	mov	sl, r0
 8001556:	4691      	mov	r9, r2
 8001558:	0d49      	lsrs	r1, r1, #21
 800155a:	0b36      	lsrs	r6, r6, #12
 800155c:	0fd8      	lsrs	r0, r3, #31
 800155e:	42b9      	cmp	r1, r7
 8001560:	d020      	beq.n	80015a4 <__ledf2+0x78>
 8001562:	45ba      	cmp	sl, r7
 8001564:	d00f      	beq.n	8001586 <__ledf2+0x5a>
 8001566:	2900      	cmp	r1, #0
 8001568:	d12b      	bne.n	80015c2 <__ledf2+0x96>
 800156a:	9901      	ldr	r1, [sp, #4]
 800156c:	430c      	orrs	r4, r1
 800156e:	4651      	mov	r1, sl
 8001570:	2900      	cmp	r1, #0
 8001572:	d137      	bne.n	80015e4 <__ledf2+0xb8>
 8001574:	4332      	orrs	r2, r6
 8001576:	d038      	beq.n	80015ea <__ledf2+0xbe>
 8001578:	2c00      	cmp	r4, #0
 800157a:	d144      	bne.n	8001606 <__ledf2+0xda>
 800157c:	2800      	cmp	r0, #0
 800157e:	d119      	bne.n	80015b4 <__ledf2+0x88>
 8001580:	2001      	movs	r0, #1
 8001582:	4240      	negs	r0, r0
 8001584:	e016      	b.n	80015b4 <__ledf2+0x88>
 8001586:	4316      	orrs	r6, r2
 8001588:	d113      	bne.n	80015b2 <__ledf2+0x86>
 800158a:	2900      	cmp	r1, #0
 800158c:	d102      	bne.n	8001594 <__ledf2+0x68>
 800158e:	9f01      	ldr	r7, [sp, #4]
 8001590:	4327      	orrs	r7, r4
 8001592:	d0f3      	beq.n	800157c <__ledf2+0x50>
 8001594:	4584      	cmp	ip, r0
 8001596:	d020      	beq.n	80015da <__ledf2+0xae>
 8001598:	4663      	mov	r3, ip
 800159a:	2002      	movs	r0, #2
 800159c:	3b01      	subs	r3, #1
 800159e:	4018      	ands	r0, r3
 80015a0:	3801      	subs	r0, #1
 80015a2:	e007      	b.n	80015b4 <__ledf2+0x88>
 80015a4:	9f01      	ldr	r7, [sp, #4]
 80015a6:	4327      	orrs	r7, r4
 80015a8:	d103      	bne.n	80015b2 <__ledf2+0x86>
 80015aa:	458a      	cmp	sl, r1
 80015ac:	d1f4      	bne.n	8001598 <__ledf2+0x6c>
 80015ae:	4316      	orrs	r6, r2
 80015b0:	d01f      	beq.n	80015f2 <__ledf2+0xc6>
 80015b2:	2002      	movs	r0, #2
 80015b4:	b003      	add	sp, #12
 80015b6:	bcf0      	pop	{r4, r5, r6, r7}
 80015b8:	46bb      	mov	fp, r7
 80015ba:	46b2      	mov	sl, r6
 80015bc:	46a9      	mov	r9, r5
 80015be:	46a0      	mov	r8, r4
 80015c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015c2:	4654      	mov	r4, sl
 80015c4:	2c00      	cmp	r4, #0
 80015c6:	d0e7      	beq.n	8001598 <__ledf2+0x6c>
 80015c8:	4584      	cmp	ip, r0
 80015ca:	d1e5      	bne.n	8001598 <__ledf2+0x6c>
 80015cc:	4551      	cmp	r1, sl
 80015ce:	dce3      	bgt.n	8001598 <__ledf2+0x6c>
 80015d0:	db03      	blt.n	80015da <__ledf2+0xae>
 80015d2:	9b01      	ldr	r3, [sp, #4]
 80015d4:	42b3      	cmp	r3, r6
 80015d6:	d8df      	bhi.n	8001598 <__ledf2+0x6c>
 80015d8:	d00f      	beq.n	80015fa <__ledf2+0xce>
 80015da:	4663      	mov	r3, ip
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d0cf      	beq.n	8001580 <__ledf2+0x54>
 80015e0:	4660      	mov	r0, ip
 80015e2:	e7e7      	b.n	80015b4 <__ledf2+0x88>
 80015e4:	2c00      	cmp	r4, #0
 80015e6:	d0c9      	beq.n	800157c <__ledf2+0x50>
 80015e8:	e7d4      	b.n	8001594 <__ledf2+0x68>
 80015ea:	2000      	movs	r0, #0
 80015ec:	2c00      	cmp	r4, #0
 80015ee:	d0e1      	beq.n	80015b4 <__ledf2+0x88>
 80015f0:	e7d2      	b.n	8001598 <__ledf2+0x6c>
 80015f2:	4584      	cmp	ip, r0
 80015f4:	d1d0      	bne.n	8001598 <__ledf2+0x6c>
 80015f6:	2000      	movs	r0, #0
 80015f8:	e7dc      	b.n	80015b4 <__ledf2+0x88>
 80015fa:	45c8      	cmp	r8, r9
 80015fc:	d8cc      	bhi.n	8001598 <__ledf2+0x6c>
 80015fe:	2000      	movs	r0, #0
 8001600:	45c8      	cmp	r8, r9
 8001602:	d2d7      	bcs.n	80015b4 <__ledf2+0x88>
 8001604:	e7e9      	b.n	80015da <__ledf2+0xae>
 8001606:	4584      	cmp	ip, r0
 8001608:	d0e3      	beq.n	80015d2 <__ledf2+0xa6>
 800160a:	e7c5      	b.n	8001598 <__ledf2+0x6c>
 800160c:	000007ff 	.word	0x000007ff

08001610 <__aeabi_dmul>:
 8001610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001612:	4657      	mov	r7, sl
 8001614:	46de      	mov	lr, fp
 8001616:	464e      	mov	r6, r9
 8001618:	4645      	mov	r5, r8
 800161a:	b5e0      	push	{r5, r6, r7, lr}
 800161c:	001f      	movs	r7, r3
 800161e:	030b      	lsls	r3, r1, #12
 8001620:	0b1b      	lsrs	r3, r3, #12
 8001622:	0016      	movs	r6, r2
 8001624:	469a      	mov	sl, r3
 8001626:	0fca      	lsrs	r2, r1, #31
 8001628:	004b      	lsls	r3, r1, #1
 800162a:	0004      	movs	r4, r0
 800162c:	4693      	mov	fp, r2
 800162e:	b087      	sub	sp, #28
 8001630:	0d5b      	lsrs	r3, r3, #21
 8001632:	d100      	bne.n	8001636 <__aeabi_dmul+0x26>
 8001634:	e0d5      	b.n	80017e2 <__aeabi_dmul+0x1d2>
 8001636:	4abb      	ldr	r2, [pc, #748]	@ (8001924 <__aeabi_dmul+0x314>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d100      	bne.n	800163e <__aeabi_dmul+0x2e>
 800163c:	e0f8      	b.n	8001830 <__aeabi_dmul+0x220>
 800163e:	4651      	mov	r1, sl
 8001640:	0f42      	lsrs	r2, r0, #29
 8001642:	00c9      	lsls	r1, r1, #3
 8001644:	430a      	orrs	r2, r1
 8001646:	2180      	movs	r1, #128	@ 0x80
 8001648:	0409      	lsls	r1, r1, #16
 800164a:	4311      	orrs	r1, r2
 800164c:	00c2      	lsls	r2, r0, #3
 800164e:	4691      	mov	r9, r2
 8001650:	4ab5      	ldr	r2, [pc, #724]	@ (8001928 <__aeabi_dmul+0x318>)
 8001652:	468a      	mov	sl, r1
 8001654:	189d      	adds	r5, r3, r2
 8001656:	2300      	movs	r3, #0
 8001658:	4698      	mov	r8, r3
 800165a:	9302      	str	r3, [sp, #8]
 800165c:	033c      	lsls	r4, r7, #12
 800165e:	007b      	lsls	r3, r7, #1
 8001660:	0ffa      	lsrs	r2, r7, #31
 8001662:	0030      	movs	r0, r6
 8001664:	0b24      	lsrs	r4, r4, #12
 8001666:	0d5b      	lsrs	r3, r3, #21
 8001668:	9200      	str	r2, [sp, #0]
 800166a:	d100      	bne.n	800166e <__aeabi_dmul+0x5e>
 800166c:	e096      	b.n	800179c <__aeabi_dmul+0x18c>
 800166e:	4aad      	ldr	r2, [pc, #692]	@ (8001924 <__aeabi_dmul+0x314>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d031      	beq.n	80016d8 <__aeabi_dmul+0xc8>
 8001674:	0f72      	lsrs	r2, r6, #29
 8001676:	00e4      	lsls	r4, r4, #3
 8001678:	4322      	orrs	r2, r4
 800167a:	2480      	movs	r4, #128	@ 0x80
 800167c:	0424      	lsls	r4, r4, #16
 800167e:	4314      	orrs	r4, r2
 8001680:	4aa9      	ldr	r2, [pc, #676]	@ (8001928 <__aeabi_dmul+0x318>)
 8001682:	00f0      	lsls	r0, r6, #3
 8001684:	4694      	mov	ip, r2
 8001686:	4463      	add	r3, ip
 8001688:	195b      	adds	r3, r3, r5
 800168a:	1c5a      	adds	r2, r3, #1
 800168c:	9201      	str	r2, [sp, #4]
 800168e:	4642      	mov	r2, r8
 8001690:	2600      	movs	r6, #0
 8001692:	2a0a      	cmp	r2, #10
 8001694:	dc42      	bgt.n	800171c <__aeabi_dmul+0x10c>
 8001696:	465a      	mov	r2, fp
 8001698:	9900      	ldr	r1, [sp, #0]
 800169a:	404a      	eors	r2, r1
 800169c:	4693      	mov	fp, r2
 800169e:	4642      	mov	r2, r8
 80016a0:	2a02      	cmp	r2, #2
 80016a2:	dc32      	bgt.n	800170a <__aeabi_dmul+0xfa>
 80016a4:	3a01      	subs	r2, #1
 80016a6:	2a01      	cmp	r2, #1
 80016a8:	d900      	bls.n	80016ac <__aeabi_dmul+0x9c>
 80016aa:	e149      	b.n	8001940 <__aeabi_dmul+0x330>
 80016ac:	2e02      	cmp	r6, #2
 80016ae:	d100      	bne.n	80016b2 <__aeabi_dmul+0xa2>
 80016b0:	e0ca      	b.n	8001848 <__aeabi_dmul+0x238>
 80016b2:	2e01      	cmp	r6, #1
 80016b4:	d13d      	bne.n	8001732 <__aeabi_dmul+0x122>
 80016b6:	2300      	movs	r3, #0
 80016b8:	2400      	movs	r4, #0
 80016ba:	2200      	movs	r2, #0
 80016bc:	0010      	movs	r0, r2
 80016be:	465a      	mov	r2, fp
 80016c0:	051b      	lsls	r3, r3, #20
 80016c2:	4323      	orrs	r3, r4
 80016c4:	07d2      	lsls	r2, r2, #31
 80016c6:	4313      	orrs	r3, r2
 80016c8:	0019      	movs	r1, r3
 80016ca:	b007      	add	sp, #28
 80016cc:	bcf0      	pop	{r4, r5, r6, r7}
 80016ce:	46bb      	mov	fp, r7
 80016d0:	46b2      	mov	sl, r6
 80016d2:	46a9      	mov	r9, r5
 80016d4:	46a0      	mov	r8, r4
 80016d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016d8:	4b92      	ldr	r3, [pc, #584]	@ (8001924 <__aeabi_dmul+0x314>)
 80016da:	4326      	orrs	r6, r4
 80016dc:	18eb      	adds	r3, r5, r3
 80016de:	2e00      	cmp	r6, #0
 80016e0:	d100      	bne.n	80016e4 <__aeabi_dmul+0xd4>
 80016e2:	e0bb      	b.n	800185c <__aeabi_dmul+0x24c>
 80016e4:	2203      	movs	r2, #3
 80016e6:	4641      	mov	r1, r8
 80016e8:	4311      	orrs	r1, r2
 80016ea:	465a      	mov	r2, fp
 80016ec:	4688      	mov	r8, r1
 80016ee:	9900      	ldr	r1, [sp, #0]
 80016f0:	404a      	eors	r2, r1
 80016f2:	2180      	movs	r1, #128	@ 0x80
 80016f4:	0109      	lsls	r1, r1, #4
 80016f6:	468c      	mov	ip, r1
 80016f8:	0029      	movs	r1, r5
 80016fa:	4461      	add	r1, ip
 80016fc:	9101      	str	r1, [sp, #4]
 80016fe:	4641      	mov	r1, r8
 8001700:	290a      	cmp	r1, #10
 8001702:	dd00      	ble.n	8001706 <__aeabi_dmul+0xf6>
 8001704:	e233      	b.n	8001b6e <__aeabi_dmul+0x55e>
 8001706:	4693      	mov	fp, r2
 8001708:	2603      	movs	r6, #3
 800170a:	4642      	mov	r2, r8
 800170c:	2701      	movs	r7, #1
 800170e:	4097      	lsls	r7, r2
 8001710:	21a6      	movs	r1, #166	@ 0xa6
 8001712:	003a      	movs	r2, r7
 8001714:	00c9      	lsls	r1, r1, #3
 8001716:	400a      	ands	r2, r1
 8001718:	420f      	tst	r7, r1
 800171a:	d031      	beq.n	8001780 <__aeabi_dmul+0x170>
 800171c:	9e02      	ldr	r6, [sp, #8]
 800171e:	2e02      	cmp	r6, #2
 8001720:	d100      	bne.n	8001724 <__aeabi_dmul+0x114>
 8001722:	e235      	b.n	8001b90 <__aeabi_dmul+0x580>
 8001724:	2e03      	cmp	r6, #3
 8001726:	d100      	bne.n	800172a <__aeabi_dmul+0x11a>
 8001728:	e1d2      	b.n	8001ad0 <__aeabi_dmul+0x4c0>
 800172a:	4654      	mov	r4, sl
 800172c:	4648      	mov	r0, r9
 800172e:	2e01      	cmp	r6, #1
 8001730:	d0c1      	beq.n	80016b6 <__aeabi_dmul+0xa6>
 8001732:	9a01      	ldr	r2, [sp, #4]
 8001734:	4b7d      	ldr	r3, [pc, #500]	@ (800192c <__aeabi_dmul+0x31c>)
 8001736:	4694      	mov	ip, r2
 8001738:	4463      	add	r3, ip
 800173a:	2b00      	cmp	r3, #0
 800173c:	dc00      	bgt.n	8001740 <__aeabi_dmul+0x130>
 800173e:	e0c0      	b.n	80018c2 <__aeabi_dmul+0x2b2>
 8001740:	0742      	lsls	r2, r0, #29
 8001742:	d009      	beq.n	8001758 <__aeabi_dmul+0x148>
 8001744:	220f      	movs	r2, #15
 8001746:	4002      	ands	r2, r0
 8001748:	2a04      	cmp	r2, #4
 800174a:	d005      	beq.n	8001758 <__aeabi_dmul+0x148>
 800174c:	1d02      	adds	r2, r0, #4
 800174e:	4282      	cmp	r2, r0
 8001750:	4180      	sbcs	r0, r0
 8001752:	4240      	negs	r0, r0
 8001754:	1824      	adds	r4, r4, r0
 8001756:	0010      	movs	r0, r2
 8001758:	01e2      	lsls	r2, r4, #7
 800175a:	d506      	bpl.n	800176a <__aeabi_dmul+0x15a>
 800175c:	4b74      	ldr	r3, [pc, #464]	@ (8001930 <__aeabi_dmul+0x320>)
 800175e:	9a01      	ldr	r2, [sp, #4]
 8001760:	401c      	ands	r4, r3
 8001762:	2380      	movs	r3, #128	@ 0x80
 8001764:	4694      	mov	ip, r2
 8001766:	00db      	lsls	r3, r3, #3
 8001768:	4463      	add	r3, ip
 800176a:	4a72      	ldr	r2, [pc, #456]	@ (8001934 <__aeabi_dmul+0x324>)
 800176c:	4293      	cmp	r3, r2
 800176e:	dc6b      	bgt.n	8001848 <__aeabi_dmul+0x238>
 8001770:	0762      	lsls	r2, r4, #29
 8001772:	08c0      	lsrs	r0, r0, #3
 8001774:	0264      	lsls	r4, r4, #9
 8001776:	055b      	lsls	r3, r3, #21
 8001778:	4302      	orrs	r2, r0
 800177a:	0b24      	lsrs	r4, r4, #12
 800177c:	0d5b      	lsrs	r3, r3, #21
 800177e:	e79d      	b.n	80016bc <__aeabi_dmul+0xac>
 8001780:	2190      	movs	r1, #144	@ 0x90
 8001782:	0089      	lsls	r1, r1, #2
 8001784:	420f      	tst	r7, r1
 8001786:	d163      	bne.n	8001850 <__aeabi_dmul+0x240>
 8001788:	2288      	movs	r2, #136	@ 0x88
 800178a:	423a      	tst	r2, r7
 800178c:	d100      	bne.n	8001790 <__aeabi_dmul+0x180>
 800178e:	e0d7      	b.n	8001940 <__aeabi_dmul+0x330>
 8001790:	9b00      	ldr	r3, [sp, #0]
 8001792:	46a2      	mov	sl, r4
 8001794:	469b      	mov	fp, r3
 8001796:	4681      	mov	r9, r0
 8001798:	9602      	str	r6, [sp, #8]
 800179a:	e7bf      	b.n	800171c <__aeabi_dmul+0x10c>
 800179c:	0023      	movs	r3, r4
 800179e:	4333      	orrs	r3, r6
 80017a0:	d100      	bne.n	80017a4 <__aeabi_dmul+0x194>
 80017a2:	e07f      	b.n	80018a4 <__aeabi_dmul+0x294>
 80017a4:	2c00      	cmp	r4, #0
 80017a6:	d100      	bne.n	80017aa <__aeabi_dmul+0x19a>
 80017a8:	e1ad      	b.n	8001b06 <__aeabi_dmul+0x4f6>
 80017aa:	0020      	movs	r0, r4
 80017ac:	f7fe fe60 	bl	8000470 <__clzsi2>
 80017b0:	0002      	movs	r2, r0
 80017b2:	0003      	movs	r3, r0
 80017b4:	3a0b      	subs	r2, #11
 80017b6:	201d      	movs	r0, #29
 80017b8:	0019      	movs	r1, r3
 80017ba:	1a82      	subs	r2, r0, r2
 80017bc:	0030      	movs	r0, r6
 80017be:	3908      	subs	r1, #8
 80017c0:	40d0      	lsrs	r0, r2
 80017c2:	408c      	lsls	r4, r1
 80017c4:	4304      	orrs	r4, r0
 80017c6:	0030      	movs	r0, r6
 80017c8:	4088      	lsls	r0, r1
 80017ca:	4a5b      	ldr	r2, [pc, #364]	@ (8001938 <__aeabi_dmul+0x328>)
 80017cc:	1aeb      	subs	r3, r5, r3
 80017ce:	4694      	mov	ip, r2
 80017d0:	4463      	add	r3, ip
 80017d2:	1c5a      	adds	r2, r3, #1
 80017d4:	9201      	str	r2, [sp, #4]
 80017d6:	4642      	mov	r2, r8
 80017d8:	2600      	movs	r6, #0
 80017da:	2a0a      	cmp	r2, #10
 80017dc:	dc00      	bgt.n	80017e0 <__aeabi_dmul+0x1d0>
 80017de:	e75a      	b.n	8001696 <__aeabi_dmul+0x86>
 80017e0:	e79c      	b.n	800171c <__aeabi_dmul+0x10c>
 80017e2:	4653      	mov	r3, sl
 80017e4:	4303      	orrs	r3, r0
 80017e6:	4699      	mov	r9, r3
 80017e8:	d054      	beq.n	8001894 <__aeabi_dmul+0x284>
 80017ea:	4653      	mov	r3, sl
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d100      	bne.n	80017f2 <__aeabi_dmul+0x1e2>
 80017f0:	e177      	b.n	8001ae2 <__aeabi_dmul+0x4d2>
 80017f2:	4650      	mov	r0, sl
 80017f4:	f7fe fe3c 	bl	8000470 <__clzsi2>
 80017f8:	230b      	movs	r3, #11
 80017fa:	425b      	negs	r3, r3
 80017fc:	469c      	mov	ip, r3
 80017fe:	0002      	movs	r2, r0
 8001800:	4484      	add	ip, r0
 8001802:	0011      	movs	r1, r2
 8001804:	4650      	mov	r0, sl
 8001806:	3908      	subs	r1, #8
 8001808:	4088      	lsls	r0, r1
 800180a:	231d      	movs	r3, #29
 800180c:	4680      	mov	r8, r0
 800180e:	4660      	mov	r0, ip
 8001810:	1a1b      	subs	r3, r3, r0
 8001812:	0020      	movs	r0, r4
 8001814:	40d8      	lsrs	r0, r3
 8001816:	0003      	movs	r3, r0
 8001818:	4640      	mov	r0, r8
 800181a:	4303      	orrs	r3, r0
 800181c:	469a      	mov	sl, r3
 800181e:	0023      	movs	r3, r4
 8001820:	408b      	lsls	r3, r1
 8001822:	4699      	mov	r9, r3
 8001824:	2300      	movs	r3, #0
 8001826:	4d44      	ldr	r5, [pc, #272]	@ (8001938 <__aeabi_dmul+0x328>)
 8001828:	4698      	mov	r8, r3
 800182a:	1aad      	subs	r5, r5, r2
 800182c:	9302      	str	r3, [sp, #8]
 800182e:	e715      	b.n	800165c <__aeabi_dmul+0x4c>
 8001830:	4652      	mov	r2, sl
 8001832:	4302      	orrs	r2, r0
 8001834:	4691      	mov	r9, r2
 8001836:	d126      	bne.n	8001886 <__aeabi_dmul+0x276>
 8001838:	2200      	movs	r2, #0
 800183a:	001d      	movs	r5, r3
 800183c:	2302      	movs	r3, #2
 800183e:	4692      	mov	sl, r2
 8001840:	3208      	adds	r2, #8
 8001842:	4690      	mov	r8, r2
 8001844:	9302      	str	r3, [sp, #8]
 8001846:	e709      	b.n	800165c <__aeabi_dmul+0x4c>
 8001848:	2400      	movs	r4, #0
 800184a:	2200      	movs	r2, #0
 800184c:	4b35      	ldr	r3, [pc, #212]	@ (8001924 <__aeabi_dmul+0x314>)
 800184e:	e735      	b.n	80016bc <__aeabi_dmul+0xac>
 8001850:	2300      	movs	r3, #0
 8001852:	2480      	movs	r4, #128	@ 0x80
 8001854:	469b      	mov	fp, r3
 8001856:	0324      	lsls	r4, r4, #12
 8001858:	4b32      	ldr	r3, [pc, #200]	@ (8001924 <__aeabi_dmul+0x314>)
 800185a:	e72f      	b.n	80016bc <__aeabi_dmul+0xac>
 800185c:	2202      	movs	r2, #2
 800185e:	4641      	mov	r1, r8
 8001860:	4311      	orrs	r1, r2
 8001862:	2280      	movs	r2, #128	@ 0x80
 8001864:	0112      	lsls	r2, r2, #4
 8001866:	4694      	mov	ip, r2
 8001868:	002a      	movs	r2, r5
 800186a:	4462      	add	r2, ip
 800186c:	4688      	mov	r8, r1
 800186e:	9201      	str	r2, [sp, #4]
 8001870:	290a      	cmp	r1, #10
 8001872:	dd00      	ble.n	8001876 <__aeabi_dmul+0x266>
 8001874:	e752      	b.n	800171c <__aeabi_dmul+0x10c>
 8001876:	465a      	mov	r2, fp
 8001878:	2000      	movs	r0, #0
 800187a:	9900      	ldr	r1, [sp, #0]
 800187c:	0004      	movs	r4, r0
 800187e:	404a      	eors	r2, r1
 8001880:	4693      	mov	fp, r2
 8001882:	2602      	movs	r6, #2
 8001884:	e70b      	b.n	800169e <__aeabi_dmul+0x8e>
 8001886:	220c      	movs	r2, #12
 8001888:	001d      	movs	r5, r3
 800188a:	2303      	movs	r3, #3
 800188c:	4681      	mov	r9, r0
 800188e:	4690      	mov	r8, r2
 8001890:	9302      	str	r3, [sp, #8]
 8001892:	e6e3      	b.n	800165c <__aeabi_dmul+0x4c>
 8001894:	2300      	movs	r3, #0
 8001896:	469a      	mov	sl, r3
 8001898:	3304      	adds	r3, #4
 800189a:	4698      	mov	r8, r3
 800189c:	3b03      	subs	r3, #3
 800189e:	2500      	movs	r5, #0
 80018a0:	9302      	str	r3, [sp, #8]
 80018a2:	e6db      	b.n	800165c <__aeabi_dmul+0x4c>
 80018a4:	4642      	mov	r2, r8
 80018a6:	3301      	adds	r3, #1
 80018a8:	431a      	orrs	r2, r3
 80018aa:	002b      	movs	r3, r5
 80018ac:	4690      	mov	r8, r2
 80018ae:	1c5a      	adds	r2, r3, #1
 80018b0:	9201      	str	r2, [sp, #4]
 80018b2:	4642      	mov	r2, r8
 80018b4:	2400      	movs	r4, #0
 80018b6:	2000      	movs	r0, #0
 80018b8:	2601      	movs	r6, #1
 80018ba:	2a0a      	cmp	r2, #10
 80018bc:	dc00      	bgt.n	80018c0 <__aeabi_dmul+0x2b0>
 80018be:	e6ea      	b.n	8001696 <__aeabi_dmul+0x86>
 80018c0:	e72c      	b.n	800171c <__aeabi_dmul+0x10c>
 80018c2:	2201      	movs	r2, #1
 80018c4:	1ad2      	subs	r2, r2, r3
 80018c6:	2a38      	cmp	r2, #56	@ 0x38
 80018c8:	dd00      	ble.n	80018cc <__aeabi_dmul+0x2bc>
 80018ca:	e6f4      	b.n	80016b6 <__aeabi_dmul+0xa6>
 80018cc:	2a1f      	cmp	r2, #31
 80018ce:	dc00      	bgt.n	80018d2 <__aeabi_dmul+0x2c2>
 80018d0:	e12a      	b.n	8001b28 <__aeabi_dmul+0x518>
 80018d2:	211f      	movs	r1, #31
 80018d4:	4249      	negs	r1, r1
 80018d6:	1acb      	subs	r3, r1, r3
 80018d8:	0021      	movs	r1, r4
 80018da:	40d9      	lsrs	r1, r3
 80018dc:	000b      	movs	r3, r1
 80018de:	2a20      	cmp	r2, #32
 80018e0:	d005      	beq.n	80018ee <__aeabi_dmul+0x2de>
 80018e2:	4a16      	ldr	r2, [pc, #88]	@ (800193c <__aeabi_dmul+0x32c>)
 80018e4:	9d01      	ldr	r5, [sp, #4]
 80018e6:	4694      	mov	ip, r2
 80018e8:	4465      	add	r5, ip
 80018ea:	40ac      	lsls	r4, r5
 80018ec:	4320      	orrs	r0, r4
 80018ee:	1e42      	subs	r2, r0, #1
 80018f0:	4190      	sbcs	r0, r2
 80018f2:	4318      	orrs	r0, r3
 80018f4:	2307      	movs	r3, #7
 80018f6:	0019      	movs	r1, r3
 80018f8:	2400      	movs	r4, #0
 80018fa:	4001      	ands	r1, r0
 80018fc:	4203      	tst	r3, r0
 80018fe:	d00c      	beq.n	800191a <__aeabi_dmul+0x30a>
 8001900:	230f      	movs	r3, #15
 8001902:	4003      	ands	r3, r0
 8001904:	2b04      	cmp	r3, #4
 8001906:	d100      	bne.n	800190a <__aeabi_dmul+0x2fa>
 8001908:	e140      	b.n	8001b8c <__aeabi_dmul+0x57c>
 800190a:	1d03      	adds	r3, r0, #4
 800190c:	4283      	cmp	r3, r0
 800190e:	41a4      	sbcs	r4, r4
 8001910:	0018      	movs	r0, r3
 8001912:	4264      	negs	r4, r4
 8001914:	0761      	lsls	r1, r4, #29
 8001916:	0264      	lsls	r4, r4, #9
 8001918:	0b24      	lsrs	r4, r4, #12
 800191a:	08c2      	lsrs	r2, r0, #3
 800191c:	2300      	movs	r3, #0
 800191e:	430a      	orrs	r2, r1
 8001920:	e6cc      	b.n	80016bc <__aeabi_dmul+0xac>
 8001922:	46c0      	nop			@ (mov r8, r8)
 8001924:	000007ff 	.word	0x000007ff
 8001928:	fffffc01 	.word	0xfffffc01
 800192c:	000003ff 	.word	0x000003ff
 8001930:	feffffff 	.word	0xfeffffff
 8001934:	000007fe 	.word	0x000007fe
 8001938:	fffffc0d 	.word	0xfffffc0d
 800193c:	0000043e 	.word	0x0000043e
 8001940:	4649      	mov	r1, r9
 8001942:	464a      	mov	r2, r9
 8001944:	0409      	lsls	r1, r1, #16
 8001946:	0c09      	lsrs	r1, r1, #16
 8001948:	000d      	movs	r5, r1
 800194a:	0c16      	lsrs	r6, r2, #16
 800194c:	0c02      	lsrs	r2, r0, #16
 800194e:	0400      	lsls	r0, r0, #16
 8001950:	0c00      	lsrs	r0, r0, #16
 8001952:	4345      	muls	r5, r0
 8001954:	46ac      	mov	ip, r5
 8001956:	0005      	movs	r5, r0
 8001958:	4375      	muls	r5, r6
 800195a:	46a8      	mov	r8, r5
 800195c:	0015      	movs	r5, r2
 800195e:	000f      	movs	r7, r1
 8001960:	4375      	muls	r5, r6
 8001962:	9200      	str	r2, [sp, #0]
 8001964:	9502      	str	r5, [sp, #8]
 8001966:	002a      	movs	r2, r5
 8001968:	9d00      	ldr	r5, [sp, #0]
 800196a:	436f      	muls	r7, r5
 800196c:	4665      	mov	r5, ip
 800196e:	0c2d      	lsrs	r5, r5, #16
 8001970:	46a9      	mov	r9, r5
 8001972:	4447      	add	r7, r8
 8001974:	444f      	add	r7, r9
 8001976:	45b8      	cmp	r8, r7
 8001978:	d905      	bls.n	8001986 <__aeabi_dmul+0x376>
 800197a:	0015      	movs	r5, r2
 800197c:	2280      	movs	r2, #128	@ 0x80
 800197e:	0252      	lsls	r2, r2, #9
 8001980:	4690      	mov	r8, r2
 8001982:	4445      	add	r5, r8
 8001984:	9502      	str	r5, [sp, #8]
 8001986:	0c3d      	lsrs	r5, r7, #16
 8001988:	9503      	str	r5, [sp, #12]
 800198a:	4665      	mov	r5, ip
 800198c:	042d      	lsls	r5, r5, #16
 800198e:	043f      	lsls	r7, r7, #16
 8001990:	0c2d      	lsrs	r5, r5, #16
 8001992:	46ac      	mov	ip, r5
 8001994:	003d      	movs	r5, r7
 8001996:	4465      	add	r5, ip
 8001998:	9504      	str	r5, [sp, #16]
 800199a:	0c25      	lsrs	r5, r4, #16
 800199c:	0424      	lsls	r4, r4, #16
 800199e:	0c24      	lsrs	r4, r4, #16
 80019a0:	46ac      	mov	ip, r5
 80019a2:	0025      	movs	r5, r4
 80019a4:	4375      	muls	r5, r6
 80019a6:	46a8      	mov	r8, r5
 80019a8:	4665      	mov	r5, ip
 80019aa:	000f      	movs	r7, r1
 80019ac:	4369      	muls	r1, r5
 80019ae:	4441      	add	r1, r8
 80019b0:	4689      	mov	r9, r1
 80019b2:	4367      	muls	r7, r4
 80019b4:	0c39      	lsrs	r1, r7, #16
 80019b6:	4449      	add	r1, r9
 80019b8:	436e      	muls	r6, r5
 80019ba:	4588      	cmp	r8, r1
 80019bc:	d903      	bls.n	80019c6 <__aeabi_dmul+0x3b6>
 80019be:	2280      	movs	r2, #128	@ 0x80
 80019c0:	0252      	lsls	r2, r2, #9
 80019c2:	4690      	mov	r8, r2
 80019c4:	4446      	add	r6, r8
 80019c6:	0c0d      	lsrs	r5, r1, #16
 80019c8:	46a8      	mov	r8, r5
 80019ca:	0035      	movs	r5, r6
 80019cc:	4445      	add	r5, r8
 80019ce:	9505      	str	r5, [sp, #20]
 80019d0:	9d03      	ldr	r5, [sp, #12]
 80019d2:	043f      	lsls	r7, r7, #16
 80019d4:	46a8      	mov	r8, r5
 80019d6:	0c3f      	lsrs	r7, r7, #16
 80019d8:	0409      	lsls	r1, r1, #16
 80019da:	19c9      	adds	r1, r1, r7
 80019dc:	4488      	add	r8, r1
 80019de:	4645      	mov	r5, r8
 80019e0:	9503      	str	r5, [sp, #12]
 80019e2:	4655      	mov	r5, sl
 80019e4:	042e      	lsls	r6, r5, #16
 80019e6:	0c36      	lsrs	r6, r6, #16
 80019e8:	0c2f      	lsrs	r7, r5, #16
 80019ea:	0035      	movs	r5, r6
 80019ec:	4345      	muls	r5, r0
 80019ee:	4378      	muls	r0, r7
 80019f0:	4681      	mov	r9, r0
 80019f2:	0038      	movs	r0, r7
 80019f4:	46a8      	mov	r8, r5
 80019f6:	0c2d      	lsrs	r5, r5, #16
 80019f8:	46aa      	mov	sl, r5
 80019fa:	9a00      	ldr	r2, [sp, #0]
 80019fc:	4350      	muls	r0, r2
 80019fe:	4372      	muls	r2, r6
 8001a00:	444a      	add	r2, r9
 8001a02:	4452      	add	r2, sl
 8001a04:	4591      	cmp	r9, r2
 8001a06:	d903      	bls.n	8001a10 <__aeabi_dmul+0x400>
 8001a08:	2580      	movs	r5, #128	@ 0x80
 8001a0a:	026d      	lsls	r5, r5, #9
 8001a0c:	46a9      	mov	r9, r5
 8001a0e:	4448      	add	r0, r9
 8001a10:	0c15      	lsrs	r5, r2, #16
 8001a12:	46a9      	mov	r9, r5
 8001a14:	4645      	mov	r5, r8
 8001a16:	042d      	lsls	r5, r5, #16
 8001a18:	0c2d      	lsrs	r5, r5, #16
 8001a1a:	46a8      	mov	r8, r5
 8001a1c:	4665      	mov	r5, ip
 8001a1e:	437d      	muls	r5, r7
 8001a20:	0412      	lsls	r2, r2, #16
 8001a22:	4448      	add	r0, r9
 8001a24:	4490      	add	r8, r2
 8001a26:	46a9      	mov	r9, r5
 8001a28:	0032      	movs	r2, r6
 8001a2a:	4665      	mov	r5, ip
 8001a2c:	4362      	muls	r2, r4
 8001a2e:	436e      	muls	r6, r5
 8001a30:	437c      	muls	r4, r7
 8001a32:	0c17      	lsrs	r7, r2, #16
 8001a34:	1936      	adds	r6, r6, r4
 8001a36:	19bf      	adds	r7, r7, r6
 8001a38:	42bc      	cmp	r4, r7
 8001a3a:	d903      	bls.n	8001a44 <__aeabi_dmul+0x434>
 8001a3c:	2480      	movs	r4, #128	@ 0x80
 8001a3e:	0264      	lsls	r4, r4, #9
 8001a40:	46a4      	mov	ip, r4
 8001a42:	44e1      	add	r9, ip
 8001a44:	9c02      	ldr	r4, [sp, #8]
 8001a46:	9e03      	ldr	r6, [sp, #12]
 8001a48:	46a4      	mov	ip, r4
 8001a4a:	9d05      	ldr	r5, [sp, #20]
 8001a4c:	4466      	add	r6, ip
 8001a4e:	428e      	cmp	r6, r1
 8001a50:	4189      	sbcs	r1, r1
 8001a52:	46ac      	mov	ip, r5
 8001a54:	0412      	lsls	r2, r2, #16
 8001a56:	043c      	lsls	r4, r7, #16
 8001a58:	0c12      	lsrs	r2, r2, #16
 8001a5a:	18a2      	adds	r2, r4, r2
 8001a5c:	4462      	add	r2, ip
 8001a5e:	4249      	negs	r1, r1
 8001a60:	1854      	adds	r4, r2, r1
 8001a62:	4446      	add	r6, r8
 8001a64:	46a4      	mov	ip, r4
 8001a66:	4546      	cmp	r6, r8
 8001a68:	41a4      	sbcs	r4, r4
 8001a6a:	4682      	mov	sl, r0
 8001a6c:	4264      	negs	r4, r4
 8001a6e:	46a0      	mov	r8, r4
 8001a70:	42aa      	cmp	r2, r5
 8001a72:	4192      	sbcs	r2, r2
 8001a74:	458c      	cmp	ip, r1
 8001a76:	4189      	sbcs	r1, r1
 8001a78:	44e2      	add	sl, ip
 8001a7a:	44d0      	add	r8, sl
 8001a7c:	4249      	negs	r1, r1
 8001a7e:	4252      	negs	r2, r2
 8001a80:	430a      	orrs	r2, r1
 8001a82:	45a0      	cmp	r8, r4
 8001a84:	41a4      	sbcs	r4, r4
 8001a86:	4582      	cmp	sl, r0
 8001a88:	4189      	sbcs	r1, r1
 8001a8a:	4264      	negs	r4, r4
 8001a8c:	4249      	negs	r1, r1
 8001a8e:	430c      	orrs	r4, r1
 8001a90:	4641      	mov	r1, r8
 8001a92:	0c3f      	lsrs	r7, r7, #16
 8001a94:	19d2      	adds	r2, r2, r7
 8001a96:	1912      	adds	r2, r2, r4
 8001a98:	0dcc      	lsrs	r4, r1, #23
 8001a9a:	9904      	ldr	r1, [sp, #16]
 8001a9c:	0270      	lsls	r0, r6, #9
 8001a9e:	4308      	orrs	r0, r1
 8001aa0:	1e41      	subs	r1, r0, #1
 8001aa2:	4188      	sbcs	r0, r1
 8001aa4:	4641      	mov	r1, r8
 8001aa6:	444a      	add	r2, r9
 8001aa8:	0df6      	lsrs	r6, r6, #23
 8001aaa:	0252      	lsls	r2, r2, #9
 8001aac:	4330      	orrs	r0, r6
 8001aae:	0249      	lsls	r1, r1, #9
 8001ab0:	4314      	orrs	r4, r2
 8001ab2:	4308      	orrs	r0, r1
 8001ab4:	01d2      	lsls	r2, r2, #7
 8001ab6:	d535      	bpl.n	8001b24 <__aeabi_dmul+0x514>
 8001ab8:	2201      	movs	r2, #1
 8001aba:	0843      	lsrs	r3, r0, #1
 8001abc:	4002      	ands	r2, r0
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	07e0      	lsls	r0, r4, #31
 8001ac2:	4318      	orrs	r0, r3
 8001ac4:	0864      	lsrs	r4, r4, #1
 8001ac6:	e634      	b.n	8001732 <__aeabi_dmul+0x122>
 8001ac8:	9b00      	ldr	r3, [sp, #0]
 8001aca:	46a2      	mov	sl, r4
 8001acc:	469b      	mov	fp, r3
 8001ace:	4681      	mov	r9, r0
 8001ad0:	2480      	movs	r4, #128	@ 0x80
 8001ad2:	4653      	mov	r3, sl
 8001ad4:	0324      	lsls	r4, r4, #12
 8001ad6:	431c      	orrs	r4, r3
 8001ad8:	0324      	lsls	r4, r4, #12
 8001ada:	464a      	mov	r2, r9
 8001adc:	4b2e      	ldr	r3, [pc, #184]	@ (8001b98 <__aeabi_dmul+0x588>)
 8001ade:	0b24      	lsrs	r4, r4, #12
 8001ae0:	e5ec      	b.n	80016bc <__aeabi_dmul+0xac>
 8001ae2:	f7fe fcc5 	bl	8000470 <__clzsi2>
 8001ae6:	2315      	movs	r3, #21
 8001ae8:	469c      	mov	ip, r3
 8001aea:	4484      	add	ip, r0
 8001aec:	0002      	movs	r2, r0
 8001aee:	4663      	mov	r3, ip
 8001af0:	3220      	adds	r2, #32
 8001af2:	2b1c      	cmp	r3, #28
 8001af4:	dc00      	bgt.n	8001af8 <__aeabi_dmul+0x4e8>
 8001af6:	e684      	b.n	8001802 <__aeabi_dmul+0x1f2>
 8001af8:	2300      	movs	r3, #0
 8001afa:	4699      	mov	r9, r3
 8001afc:	0023      	movs	r3, r4
 8001afe:	3808      	subs	r0, #8
 8001b00:	4083      	lsls	r3, r0
 8001b02:	469a      	mov	sl, r3
 8001b04:	e68e      	b.n	8001824 <__aeabi_dmul+0x214>
 8001b06:	f7fe fcb3 	bl	8000470 <__clzsi2>
 8001b0a:	0002      	movs	r2, r0
 8001b0c:	0003      	movs	r3, r0
 8001b0e:	3215      	adds	r2, #21
 8001b10:	3320      	adds	r3, #32
 8001b12:	2a1c      	cmp	r2, #28
 8001b14:	dc00      	bgt.n	8001b18 <__aeabi_dmul+0x508>
 8001b16:	e64e      	b.n	80017b6 <__aeabi_dmul+0x1a6>
 8001b18:	0002      	movs	r2, r0
 8001b1a:	0034      	movs	r4, r6
 8001b1c:	3a08      	subs	r2, #8
 8001b1e:	2000      	movs	r0, #0
 8001b20:	4094      	lsls	r4, r2
 8001b22:	e652      	b.n	80017ca <__aeabi_dmul+0x1ba>
 8001b24:	9301      	str	r3, [sp, #4]
 8001b26:	e604      	b.n	8001732 <__aeabi_dmul+0x122>
 8001b28:	4b1c      	ldr	r3, [pc, #112]	@ (8001b9c <__aeabi_dmul+0x58c>)
 8001b2a:	0021      	movs	r1, r4
 8001b2c:	469c      	mov	ip, r3
 8001b2e:	0003      	movs	r3, r0
 8001b30:	9d01      	ldr	r5, [sp, #4]
 8001b32:	40d3      	lsrs	r3, r2
 8001b34:	4465      	add	r5, ip
 8001b36:	40a9      	lsls	r1, r5
 8001b38:	4319      	orrs	r1, r3
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	40ab      	lsls	r3, r5
 8001b3e:	1e58      	subs	r0, r3, #1
 8001b40:	4183      	sbcs	r3, r0
 8001b42:	4319      	orrs	r1, r3
 8001b44:	0008      	movs	r0, r1
 8001b46:	40d4      	lsrs	r4, r2
 8001b48:	074b      	lsls	r3, r1, #29
 8001b4a:	d009      	beq.n	8001b60 <__aeabi_dmul+0x550>
 8001b4c:	230f      	movs	r3, #15
 8001b4e:	400b      	ands	r3, r1
 8001b50:	2b04      	cmp	r3, #4
 8001b52:	d005      	beq.n	8001b60 <__aeabi_dmul+0x550>
 8001b54:	1d0b      	adds	r3, r1, #4
 8001b56:	428b      	cmp	r3, r1
 8001b58:	4180      	sbcs	r0, r0
 8001b5a:	4240      	negs	r0, r0
 8001b5c:	1824      	adds	r4, r4, r0
 8001b5e:	0018      	movs	r0, r3
 8001b60:	0223      	lsls	r3, r4, #8
 8001b62:	d400      	bmi.n	8001b66 <__aeabi_dmul+0x556>
 8001b64:	e6d6      	b.n	8001914 <__aeabi_dmul+0x304>
 8001b66:	2301      	movs	r3, #1
 8001b68:	2400      	movs	r4, #0
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	e5a6      	b.n	80016bc <__aeabi_dmul+0xac>
 8001b6e:	290f      	cmp	r1, #15
 8001b70:	d1aa      	bne.n	8001ac8 <__aeabi_dmul+0x4b8>
 8001b72:	2380      	movs	r3, #128	@ 0x80
 8001b74:	4652      	mov	r2, sl
 8001b76:	031b      	lsls	r3, r3, #12
 8001b78:	421a      	tst	r2, r3
 8001b7a:	d0a9      	beq.n	8001ad0 <__aeabi_dmul+0x4c0>
 8001b7c:	421c      	tst	r4, r3
 8001b7e:	d1a7      	bne.n	8001ad0 <__aeabi_dmul+0x4c0>
 8001b80:	431c      	orrs	r4, r3
 8001b82:	9b00      	ldr	r3, [sp, #0]
 8001b84:	0002      	movs	r2, r0
 8001b86:	469b      	mov	fp, r3
 8001b88:	4b03      	ldr	r3, [pc, #12]	@ (8001b98 <__aeabi_dmul+0x588>)
 8001b8a:	e597      	b.n	80016bc <__aeabi_dmul+0xac>
 8001b8c:	2400      	movs	r4, #0
 8001b8e:	e6c1      	b.n	8001914 <__aeabi_dmul+0x304>
 8001b90:	2400      	movs	r4, #0
 8001b92:	4b01      	ldr	r3, [pc, #4]	@ (8001b98 <__aeabi_dmul+0x588>)
 8001b94:	0022      	movs	r2, r4
 8001b96:	e591      	b.n	80016bc <__aeabi_dmul+0xac>
 8001b98:	000007ff 	.word	0x000007ff
 8001b9c:	0000041e 	.word	0x0000041e

08001ba0 <__aeabi_dsub>:
 8001ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ba2:	464e      	mov	r6, r9
 8001ba4:	4645      	mov	r5, r8
 8001ba6:	46de      	mov	lr, fp
 8001ba8:	4657      	mov	r7, sl
 8001baa:	b5e0      	push	{r5, r6, r7, lr}
 8001bac:	b085      	sub	sp, #20
 8001bae:	9000      	str	r0, [sp, #0]
 8001bb0:	9101      	str	r1, [sp, #4]
 8001bb2:	030c      	lsls	r4, r1, #12
 8001bb4:	004f      	lsls	r7, r1, #1
 8001bb6:	0fce      	lsrs	r6, r1, #31
 8001bb8:	0a61      	lsrs	r1, r4, #9
 8001bba:	9c00      	ldr	r4, [sp, #0]
 8001bbc:	46b0      	mov	r8, r6
 8001bbe:	0f64      	lsrs	r4, r4, #29
 8001bc0:	430c      	orrs	r4, r1
 8001bc2:	9900      	ldr	r1, [sp, #0]
 8001bc4:	0d7f      	lsrs	r7, r7, #21
 8001bc6:	00c8      	lsls	r0, r1, #3
 8001bc8:	0011      	movs	r1, r2
 8001bca:	001a      	movs	r2, r3
 8001bcc:	031b      	lsls	r3, r3, #12
 8001bce:	469c      	mov	ip, r3
 8001bd0:	9100      	str	r1, [sp, #0]
 8001bd2:	9201      	str	r2, [sp, #4]
 8001bd4:	0051      	lsls	r1, r2, #1
 8001bd6:	0d4b      	lsrs	r3, r1, #21
 8001bd8:	4699      	mov	r9, r3
 8001bda:	9b01      	ldr	r3, [sp, #4]
 8001bdc:	9d00      	ldr	r5, [sp, #0]
 8001bde:	0fd9      	lsrs	r1, r3, #31
 8001be0:	4663      	mov	r3, ip
 8001be2:	0f6a      	lsrs	r2, r5, #29
 8001be4:	0a5b      	lsrs	r3, r3, #9
 8001be6:	4313      	orrs	r3, r2
 8001be8:	00ea      	lsls	r2, r5, #3
 8001bea:	4694      	mov	ip, r2
 8001bec:	4693      	mov	fp, r2
 8001bee:	4ac1      	ldr	r2, [pc, #772]	@ (8001ef4 <__aeabi_dsub+0x354>)
 8001bf0:	9003      	str	r0, [sp, #12]
 8001bf2:	9302      	str	r3, [sp, #8]
 8001bf4:	4591      	cmp	r9, r2
 8001bf6:	d100      	bne.n	8001bfa <__aeabi_dsub+0x5a>
 8001bf8:	e0cd      	b.n	8001d96 <__aeabi_dsub+0x1f6>
 8001bfa:	2501      	movs	r5, #1
 8001bfc:	4069      	eors	r1, r5
 8001bfe:	464d      	mov	r5, r9
 8001c00:	1b7d      	subs	r5, r7, r5
 8001c02:	46aa      	mov	sl, r5
 8001c04:	428e      	cmp	r6, r1
 8001c06:	d100      	bne.n	8001c0a <__aeabi_dsub+0x6a>
 8001c08:	e080      	b.n	8001d0c <__aeabi_dsub+0x16c>
 8001c0a:	2d00      	cmp	r5, #0
 8001c0c:	dc00      	bgt.n	8001c10 <__aeabi_dsub+0x70>
 8001c0e:	e335      	b.n	800227c <__aeabi_dsub+0x6dc>
 8001c10:	4649      	mov	r1, r9
 8001c12:	2900      	cmp	r1, #0
 8001c14:	d100      	bne.n	8001c18 <__aeabi_dsub+0x78>
 8001c16:	e0df      	b.n	8001dd8 <__aeabi_dsub+0x238>
 8001c18:	4297      	cmp	r7, r2
 8001c1a:	d100      	bne.n	8001c1e <__aeabi_dsub+0x7e>
 8001c1c:	e194      	b.n	8001f48 <__aeabi_dsub+0x3a8>
 8001c1e:	4652      	mov	r2, sl
 8001c20:	2501      	movs	r5, #1
 8001c22:	2a38      	cmp	r2, #56	@ 0x38
 8001c24:	dc19      	bgt.n	8001c5a <__aeabi_dsub+0xba>
 8001c26:	2280      	movs	r2, #128	@ 0x80
 8001c28:	9b02      	ldr	r3, [sp, #8]
 8001c2a:	0412      	lsls	r2, r2, #16
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	9302      	str	r3, [sp, #8]
 8001c30:	4652      	mov	r2, sl
 8001c32:	2a1f      	cmp	r2, #31
 8001c34:	dd00      	ble.n	8001c38 <__aeabi_dsub+0x98>
 8001c36:	e1e3      	b.n	8002000 <__aeabi_dsub+0x460>
 8001c38:	4653      	mov	r3, sl
 8001c3a:	2220      	movs	r2, #32
 8001c3c:	4661      	mov	r1, ip
 8001c3e:	9d02      	ldr	r5, [sp, #8]
 8001c40:	1ad2      	subs	r2, r2, r3
 8001c42:	4095      	lsls	r5, r2
 8001c44:	40d9      	lsrs	r1, r3
 8001c46:	430d      	orrs	r5, r1
 8001c48:	4661      	mov	r1, ip
 8001c4a:	4091      	lsls	r1, r2
 8001c4c:	000a      	movs	r2, r1
 8001c4e:	1e51      	subs	r1, r2, #1
 8001c50:	418a      	sbcs	r2, r1
 8001c52:	4315      	orrs	r5, r2
 8001c54:	9a02      	ldr	r2, [sp, #8]
 8001c56:	40da      	lsrs	r2, r3
 8001c58:	1aa4      	subs	r4, r4, r2
 8001c5a:	1b45      	subs	r5, r0, r5
 8001c5c:	42a8      	cmp	r0, r5
 8001c5e:	4180      	sbcs	r0, r0
 8001c60:	4240      	negs	r0, r0
 8001c62:	1a24      	subs	r4, r4, r0
 8001c64:	0223      	lsls	r3, r4, #8
 8001c66:	d400      	bmi.n	8001c6a <__aeabi_dsub+0xca>
 8001c68:	e13d      	b.n	8001ee6 <__aeabi_dsub+0x346>
 8001c6a:	0264      	lsls	r4, r4, #9
 8001c6c:	0a64      	lsrs	r4, r4, #9
 8001c6e:	2c00      	cmp	r4, #0
 8001c70:	d100      	bne.n	8001c74 <__aeabi_dsub+0xd4>
 8001c72:	e147      	b.n	8001f04 <__aeabi_dsub+0x364>
 8001c74:	0020      	movs	r0, r4
 8001c76:	f7fe fbfb 	bl	8000470 <__clzsi2>
 8001c7a:	0003      	movs	r3, r0
 8001c7c:	3b08      	subs	r3, #8
 8001c7e:	2120      	movs	r1, #32
 8001c80:	0028      	movs	r0, r5
 8001c82:	1aca      	subs	r2, r1, r3
 8001c84:	40d0      	lsrs	r0, r2
 8001c86:	409c      	lsls	r4, r3
 8001c88:	0002      	movs	r2, r0
 8001c8a:	409d      	lsls	r5, r3
 8001c8c:	4322      	orrs	r2, r4
 8001c8e:	429f      	cmp	r7, r3
 8001c90:	dd00      	ble.n	8001c94 <__aeabi_dsub+0xf4>
 8001c92:	e177      	b.n	8001f84 <__aeabi_dsub+0x3e4>
 8001c94:	1bd8      	subs	r0, r3, r7
 8001c96:	3001      	adds	r0, #1
 8001c98:	1a09      	subs	r1, r1, r0
 8001c9a:	002c      	movs	r4, r5
 8001c9c:	408d      	lsls	r5, r1
 8001c9e:	40c4      	lsrs	r4, r0
 8001ca0:	1e6b      	subs	r3, r5, #1
 8001ca2:	419d      	sbcs	r5, r3
 8001ca4:	0013      	movs	r3, r2
 8001ca6:	40c2      	lsrs	r2, r0
 8001ca8:	408b      	lsls	r3, r1
 8001caa:	4325      	orrs	r5, r4
 8001cac:	2700      	movs	r7, #0
 8001cae:	0014      	movs	r4, r2
 8001cb0:	431d      	orrs	r5, r3
 8001cb2:	076b      	lsls	r3, r5, #29
 8001cb4:	d009      	beq.n	8001cca <__aeabi_dsub+0x12a>
 8001cb6:	230f      	movs	r3, #15
 8001cb8:	402b      	ands	r3, r5
 8001cba:	2b04      	cmp	r3, #4
 8001cbc:	d005      	beq.n	8001cca <__aeabi_dsub+0x12a>
 8001cbe:	1d2b      	adds	r3, r5, #4
 8001cc0:	42ab      	cmp	r3, r5
 8001cc2:	41ad      	sbcs	r5, r5
 8001cc4:	426d      	negs	r5, r5
 8001cc6:	1964      	adds	r4, r4, r5
 8001cc8:	001d      	movs	r5, r3
 8001cca:	0223      	lsls	r3, r4, #8
 8001ccc:	d400      	bmi.n	8001cd0 <__aeabi_dsub+0x130>
 8001cce:	e140      	b.n	8001f52 <__aeabi_dsub+0x3b2>
 8001cd0:	4a88      	ldr	r2, [pc, #544]	@ (8001ef4 <__aeabi_dsub+0x354>)
 8001cd2:	3701      	adds	r7, #1
 8001cd4:	4297      	cmp	r7, r2
 8001cd6:	d100      	bne.n	8001cda <__aeabi_dsub+0x13a>
 8001cd8:	e101      	b.n	8001ede <__aeabi_dsub+0x33e>
 8001cda:	2601      	movs	r6, #1
 8001cdc:	4643      	mov	r3, r8
 8001cde:	4986      	ldr	r1, [pc, #536]	@ (8001ef8 <__aeabi_dsub+0x358>)
 8001ce0:	08ed      	lsrs	r5, r5, #3
 8001ce2:	4021      	ands	r1, r4
 8001ce4:	074a      	lsls	r2, r1, #29
 8001ce6:	432a      	orrs	r2, r5
 8001ce8:	057c      	lsls	r4, r7, #21
 8001cea:	024d      	lsls	r5, r1, #9
 8001cec:	0b2d      	lsrs	r5, r5, #12
 8001cee:	0d64      	lsrs	r4, r4, #21
 8001cf0:	401e      	ands	r6, r3
 8001cf2:	0524      	lsls	r4, r4, #20
 8001cf4:	432c      	orrs	r4, r5
 8001cf6:	07f6      	lsls	r6, r6, #31
 8001cf8:	4334      	orrs	r4, r6
 8001cfa:	0010      	movs	r0, r2
 8001cfc:	0021      	movs	r1, r4
 8001cfe:	b005      	add	sp, #20
 8001d00:	bcf0      	pop	{r4, r5, r6, r7}
 8001d02:	46bb      	mov	fp, r7
 8001d04:	46b2      	mov	sl, r6
 8001d06:	46a9      	mov	r9, r5
 8001d08:	46a0      	mov	r8, r4
 8001d0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d0c:	2d00      	cmp	r5, #0
 8001d0e:	dc00      	bgt.n	8001d12 <__aeabi_dsub+0x172>
 8001d10:	e2d0      	b.n	80022b4 <__aeabi_dsub+0x714>
 8001d12:	4649      	mov	r1, r9
 8001d14:	2900      	cmp	r1, #0
 8001d16:	d000      	beq.n	8001d1a <__aeabi_dsub+0x17a>
 8001d18:	e0d4      	b.n	8001ec4 <__aeabi_dsub+0x324>
 8001d1a:	4661      	mov	r1, ip
 8001d1c:	9b02      	ldr	r3, [sp, #8]
 8001d1e:	4319      	orrs	r1, r3
 8001d20:	d100      	bne.n	8001d24 <__aeabi_dsub+0x184>
 8001d22:	e12b      	b.n	8001f7c <__aeabi_dsub+0x3dc>
 8001d24:	1e69      	subs	r1, r5, #1
 8001d26:	2d01      	cmp	r5, #1
 8001d28:	d100      	bne.n	8001d2c <__aeabi_dsub+0x18c>
 8001d2a:	e1d9      	b.n	80020e0 <__aeabi_dsub+0x540>
 8001d2c:	4295      	cmp	r5, r2
 8001d2e:	d100      	bne.n	8001d32 <__aeabi_dsub+0x192>
 8001d30:	e10a      	b.n	8001f48 <__aeabi_dsub+0x3a8>
 8001d32:	2501      	movs	r5, #1
 8001d34:	2938      	cmp	r1, #56	@ 0x38
 8001d36:	dc17      	bgt.n	8001d68 <__aeabi_dsub+0x1c8>
 8001d38:	468a      	mov	sl, r1
 8001d3a:	4653      	mov	r3, sl
 8001d3c:	2b1f      	cmp	r3, #31
 8001d3e:	dd00      	ble.n	8001d42 <__aeabi_dsub+0x1a2>
 8001d40:	e1e7      	b.n	8002112 <__aeabi_dsub+0x572>
 8001d42:	2220      	movs	r2, #32
 8001d44:	1ad2      	subs	r2, r2, r3
 8001d46:	9b02      	ldr	r3, [sp, #8]
 8001d48:	4661      	mov	r1, ip
 8001d4a:	4093      	lsls	r3, r2
 8001d4c:	001d      	movs	r5, r3
 8001d4e:	4653      	mov	r3, sl
 8001d50:	40d9      	lsrs	r1, r3
 8001d52:	4663      	mov	r3, ip
 8001d54:	4093      	lsls	r3, r2
 8001d56:	001a      	movs	r2, r3
 8001d58:	430d      	orrs	r5, r1
 8001d5a:	1e51      	subs	r1, r2, #1
 8001d5c:	418a      	sbcs	r2, r1
 8001d5e:	4653      	mov	r3, sl
 8001d60:	4315      	orrs	r5, r2
 8001d62:	9a02      	ldr	r2, [sp, #8]
 8001d64:	40da      	lsrs	r2, r3
 8001d66:	18a4      	adds	r4, r4, r2
 8001d68:	182d      	adds	r5, r5, r0
 8001d6a:	4285      	cmp	r5, r0
 8001d6c:	4180      	sbcs	r0, r0
 8001d6e:	4240      	negs	r0, r0
 8001d70:	1824      	adds	r4, r4, r0
 8001d72:	0223      	lsls	r3, r4, #8
 8001d74:	d400      	bmi.n	8001d78 <__aeabi_dsub+0x1d8>
 8001d76:	e0b6      	b.n	8001ee6 <__aeabi_dsub+0x346>
 8001d78:	4b5e      	ldr	r3, [pc, #376]	@ (8001ef4 <__aeabi_dsub+0x354>)
 8001d7a:	3701      	adds	r7, #1
 8001d7c:	429f      	cmp	r7, r3
 8001d7e:	d100      	bne.n	8001d82 <__aeabi_dsub+0x1e2>
 8001d80:	e0ad      	b.n	8001ede <__aeabi_dsub+0x33e>
 8001d82:	2101      	movs	r1, #1
 8001d84:	4b5c      	ldr	r3, [pc, #368]	@ (8001ef8 <__aeabi_dsub+0x358>)
 8001d86:	086a      	lsrs	r2, r5, #1
 8001d88:	401c      	ands	r4, r3
 8001d8a:	4029      	ands	r1, r5
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	07e5      	lsls	r5, r4, #31
 8001d90:	4315      	orrs	r5, r2
 8001d92:	0864      	lsrs	r4, r4, #1
 8001d94:	e78d      	b.n	8001cb2 <__aeabi_dsub+0x112>
 8001d96:	4a59      	ldr	r2, [pc, #356]	@ (8001efc <__aeabi_dsub+0x35c>)
 8001d98:	9b02      	ldr	r3, [sp, #8]
 8001d9a:	4692      	mov	sl, r2
 8001d9c:	4662      	mov	r2, ip
 8001d9e:	44ba      	add	sl, r7
 8001da0:	431a      	orrs	r2, r3
 8001da2:	d02c      	beq.n	8001dfe <__aeabi_dsub+0x25e>
 8001da4:	428e      	cmp	r6, r1
 8001da6:	d02e      	beq.n	8001e06 <__aeabi_dsub+0x266>
 8001da8:	4652      	mov	r2, sl
 8001daa:	2a00      	cmp	r2, #0
 8001dac:	d060      	beq.n	8001e70 <__aeabi_dsub+0x2d0>
 8001dae:	2f00      	cmp	r7, #0
 8001db0:	d100      	bne.n	8001db4 <__aeabi_dsub+0x214>
 8001db2:	e0db      	b.n	8001f6c <__aeabi_dsub+0x3cc>
 8001db4:	4663      	mov	r3, ip
 8001db6:	000e      	movs	r6, r1
 8001db8:	9c02      	ldr	r4, [sp, #8]
 8001dba:	08d8      	lsrs	r0, r3, #3
 8001dbc:	0762      	lsls	r2, r4, #29
 8001dbe:	4302      	orrs	r2, r0
 8001dc0:	08e4      	lsrs	r4, r4, #3
 8001dc2:	0013      	movs	r3, r2
 8001dc4:	4323      	orrs	r3, r4
 8001dc6:	d100      	bne.n	8001dca <__aeabi_dsub+0x22a>
 8001dc8:	e254      	b.n	8002274 <__aeabi_dsub+0x6d4>
 8001dca:	2580      	movs	r5, #128	@ 0x80
 8001dcc:	032d      	lsls	r5, r5, #12
 8001dce:	4325      	orrs	r5, r4
 8001dd0:	032d      	lsls	r5, r5, #12
 8001dd2:	4c48      	ldr	r4, [pc, #288]	@ (8001ef4 <__aeabi_dsub+0x354>)
 8001dd4:	0b2d      	lsrs	r5, r5, #12
 8001dd6:	e78c      	b.n	8001cf2 <__aeabi_dsub+0x152>
 8001dd8:	4661      	mov	r1, ip
 8001dda:	9b02      	ldr	r3, [sp, #8]
 8001ddc:	4319      	orrs	r1, r3
 8001dde:	d100      	bne.n	8001de2 <__aeabi_dsub+0x242>
 8001de0:	e0cc      	b.n	8001f7c <__aeabi_dsub+0x3dc>
 8001de2:	0029      	movs	r1, r5
 8001de4:	3901      	subs	r1, #1
 8001de6:	2d01      	cmp	r5, #1
 8001de8:	d100      	bne.n	8001dec <__aeabi_dsub+0x24c>
 8001dea:	e188      	b.n	80020fe <__aeabi_dsub+0x55e>
 8001dec:	4295      	cmp	r5, r2
 8001dee:	d100      	bne.n	8001df2 <__aeabi_dsub+0x252>
 8001df0:	e0aa      	b.n	8001f48 <__aeabi_dsub+0x3a8>
 8001df2:	2501      	movs	r5, #1
 8001df4:	2938      	cmp	r1, #56	@ 0x38
 8001df6:	dd00      	ble.n	8001dfa <__aeabi_dsub+0x25a>
 8001df8:	e72f      	b.n	8001c5a <__aeabi_dsub+0xba>
 8001dfa:	468a      	mov	sl, r1
 8001dfc:	e718      	b.n	8001c30 <__aeabi_dsub+0x90>
 8001dfe:	2201      	movs	r2, #1
 8001e00:	4051      	eors	r1, r2
 8001e02:	428e      	cmp	r6, r1
 8001e04:	d1d0      	bne.n	8001da8 <__aeabi_dsub+0x208>
 8001e06:	4653      	mov	r3, sl
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d100      	bne.n	8001e0e <__aeabi_dsub+0x26e>
 8001e0c:	e0be      	b.n	8001f8c <__aeabi_dsub+0x3ec>
 8001e0e:	2f00      	cmp	r7, #0
 8001e10:	d000      	beq.n	8001e14 <__aeabi_dsub+0x274>
 8001e12:	e138      	b.n	8002086 <__aeabi_dsub+0x4e6>
 8001e14:	46ca      	mov	sl, r9
 8001e16:	0022      	movs	r2, r4
 8001e18:	4302      	orrs	r2, r0
 8001e1a:	d100      	bne.n	8001e1e <__aeabi_dsub+0x27e>
 8001e1c:	e1e2      	b.n	80021e4 <__aeabi_dsub+0x644>
 8001e1e:	4653      	mov	r3, sl
 8001e20:	1e59      	subs	r1, r3, #1
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d100      	bne.n	8001e28 <__aeabi_dsub+0x288>
 8001e26:	e20d      	b.n	8002244 <__aeabi_dsub+0x6a4>
 8001e28:	4a32      	ldr	r2, [pc, #200]	@ (8001ef4 <__aeabi_dsub+0x354>)
 8001e2a:	4592      	cmp	sl, r2
 8001e2c:	d100      	bne.n	8001e30 <__aeabi_dsub+0x290>
 8001e2e:	e1d2      	b.n	80021d6 <__aeabi_dsub+0x636>
 8001e30:	2701      	movs	r7, #1
 8001e32:	2938      	cmp	r1, #56	@ 0x38
 8001e34:	dc13      	bgt.n	8001e5e <__aeabi_dsub+0x2be>
 8001e36:	291f      	cmp	r1, #31
 8001e38:	dd00      	ble.n	8001e3c <__aeabi_dsub+0x29c>
 8001e3a:	e1ee      	b.n	800221a <__aeabi_dsub+0x67a>
 8001e3c:	2220      	movs	r2, #32
 8001e3e:	9b02      	ldr	r3, [sp, #8]
 8001e40:	1a52      	subs	r2, r2, r1
 8001e42:	0025      	movs	r5, r4
 8001e44:	0007      	movs	r7, r0
 8001e46:	469a      	mov	sl, r3
 8001e48:	40cc      	lsrs	r4, r1
 8001e4a:	4090      	lsls	r0, r2
 8001e4c:	4095      	lsls	r5, r2
 8001e4e:	40cf      	lsrs	r7, r1
 8001e50:	44a2      	add	sl, r4
 8001e52:	1e42      	subs	r2, r0, #1
 8001e54:	4190      	sbcs	r0, r2
 8001e56:	4653      	mov	r3, sl
 8001e58:	432f      	orrs	r7, r5
 8001e5a:	4307      	orrs	r7, r0
 8001e5c:	9302      	str	r3, [sp, #8]
 8001e5e:	003d      	movs	r5, r7
 8001e60:	4465      	add	r5, ip
 8001e62:	4565      	cmp	r5, ip
 8001e64:	4192      	sbcs	r2, r2
 8001e66:	9b02      	ldr	r3, [sp, #8]
 8001e68:	4252      	negs	r2, r2
 8001e6a:	464f      	mov	r7, r9
 8001e6c:	18d4      	adds	r4, r2, r3
 8001e6e:	e780      	b.n	8001d72 <__aeabi_dsub+0x1d2>
 8001e70:	4a23      	ldr	r2, [pc, #140]	@ (8001f00 <__aeabi_dsub+0x360>)
 8001e72:	1c7d      	adds	r5, r7, #1
 8001e74:	4215      	tst	r5, r2
 8001e76:	d000      	beq.n	8001e7a <__aeabi_dsub+0x2da>
 8001e78:	e0aa      	b.n	8001fd0 <__aeabi_dsub+0x430>
 8001e7a:	4662      	mov	r2, ip
 8001e7c:	0025      	movs	r5, r4
 8001e7e:	9b02      	ldr	r3, [sp, #8]
 8001e80:	4305      	orrs	r5, r0
 8001e82:	431a      	orrs	r2, r3
 8001e84:	2f00      	cmp	r7, #0
 8001e86:	d000      	beq.n	8001e8a <__aeabi_dsub+0x2ea>
 8001e88:	e0f5      	b.n	8002076 <__aeabi_dsub+0x4d6>
 8001e8a:	2d00      	cmp	r5, #0
 8001e8c:	d100      	bne.n	8001e90 <__aeabi_dsub+0x2f0>
 8001e8e:	e16b      	b.n	8002168 <__aeabi_dsub+0x5c8>
 8001e90:	2a00      	cmp	r2, #0
 8001e92:	d100      	bne.n	8001e96 <__aeabi_dsub+0x2f6>
 8001e94:	e152      	b.n	800213c <__aeabi_dsub+0x59c>
 8001e96:	4663      	mov	r3, ip
 8001e98:	1ac5      	subs	r5, r0, r3
 8001e9a:	9b02      	ldr	r3, [sp, #8]
 8001e9c:	1ae2      	subs	r2, r4, r3
 8001e9e:	42a8      	cmp	r0, r5
 8001ea0:	419b      	sbcs	r3, r3
 8001ea2:	425b      	negs	r3, r3
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	021a      	lsls	r2, r3, #8
 8001ea8:	d400      	bmi.n	8001eac <__aeabi_dsub+0x30c>
 8001eaa:	e1d5      	b.n	8002258 <__aeabi_dsub+0x6b8>
 8001eac:	4663      	mov	r3, ip
 8001eae:	1a1d      	subs	r5, r3, r0
 8001eb0:	45ac      	cmp	ip, r5
 8001eb2:	4192      	sbcs	r2, r2
 8001eb4:	2601      	movs	r6, #1
 8001eb6:	9b02      	ldr	r3, [sp, #8]
 8001eb8:	4252      	negs	r2, r2
 8001eba:	1b1c      	subs	r4, r3, r4
 8001ebc:	4688      	mov	r8, r1
 8001ebe:	1aa4      	subs	r4, r4, r2
 8001ec0:	400e      	ands	r6, r1
 8001ec2:	e6f6      	b.n	8001cb2 <__aeabi_dsub+0x112>
 8001ec4:	4297      	cmp	r7, r2
 8001ec6:	d03f      	beq.n	8001f48 <__aeabi_dsub+0x3a8>
 8001ec8:	4652      	mov	r2, sl
 8001eca:	2501      	movs	r5, #1
 8001ecc:	2a38      	cmp	r2, #56	@ 0x38
 8001ece:	dd00      	ble.n	8001ed2 <__aeabi_dsub+0x332>
 8001ed0:	e74a      	b.n	8001d68 <__aeabi_dsub+0x1c8>
 8001ed2:	2280      	movs	r2, #128	@ 0x80
 8001ed4:	9b02      	ldr	r3, [sp, #8]
 8001ed6:	0412      	lsls	r2, r2, #16
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	9302      	str	r3, [sp, #8]
 8001edc:	e72d      	b.n	8001d3a <__aeabi_dsub+0x19a>
 8001ede:	003c      	movs	r4, r7
 8001ee0:	2500      	movs	r5, #0
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	e705      	b.n	8001cf2 <__aeabi_dsub+0x152>
 8001ee6:	2307      	movs	r3, #7
 8001ee8:	402b      	ands	r3, r5
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d000      	beq.n	8001ef0 <__aeabi_dsub+0x350>
 8001eee:	e6e2      	b.n	8001cb6 <__aeabi_dsub+0x116>
 8001ef0:	e06b      	b.n	8001fca <__aeabi_dsub+0x42a>
 8001ef2:	46c0      	nop			@ (mov r8, r8)
 8001ef4:	000007ff 	.word	0x000007ff
 8001ef8:	ff7fffff 	.word	0xff7fffff
 8001efc:	fffff801 	.word	0xfffff801
 8001f00:	000007fe 	.word	0x000007fe
 8001f04:	0028      	movs	r0, r5
 8001f06:	f7fe fab3 	bl	8000470 <__clzsi2>
 8001f0a:	0003      	movs	r3, r0
 8001f0c:	3318      	adds	r3, #24
 8001f0e:	2b1f      	cmp	r3, #31
 8001f10:	dc00      	bgt.n	8001f14 <__aeabi_dsub+0x374>
 8001f12:	e6b4      	b.n	8001c7e <__aeabi_dsub+0xde>
 8001f14:	002a      	movs	r2, r5
 8001f16:	3808      	subs	r0, #8
 8001f18:	4082      	lsls	r2, r0
 8001f1a:	429f      	cmp	r7, r3
 8001f1c:	dd00      	ble.n	8001f20 <__aeabi_dsub+0x380>
 8001f1e:	e0b9      	b.n	8002094 <__aeabi_dsub+0x4f4>
 8001f20:	1bdb      	subs	r3, r3, r7
 8001f22:	1c58      	adds	r0, r3, #1
 8001f24:	281f      	cmp	r0, #31
 8001f26:	dc00      	bgt.n	8001f2a <__aeabi_dsub+0x38a>
 8001f28:	e1a0      	b.n	800226c <__aeabi_dsub+0x6cc>
 8001f2a:	0015      	movs	r5, r2
 8001f2c:	3b1f      	subs	r3, #31
 8001f2e:	40dd      	lsrs	r5, r3
 8001f30:	2820      	cmp	r0, #32
 8001f32:	d005      	beq.n	8001f40 <__aeabi_dsub+0x3a0>
 8001f34:	2340      	movs	r3, #64	@ 0x40
 8001f36:	1a1b      	subs	r3, r3, r0
 8001f38:	409a      	lsls	r2, r3
 8001f3a:	1e53      	subs	r3, r2, #1
 8001f3c:	419a      	sbcs	r2, r3
 8001f3e:	4315      	orrs	r5, r2
 8001f40:	2307      	movs	r3, #7
 8001f42:	2700      	movs	r7, #0
 8001f44:	402b      	ands	r3, r5
 8001f46:	e7d0      	b.n	8001eea <__aeabi_dsub+0x34a>
 8001f48:	08c0      	lsrs	r0, r0, #3
 8001f4a:	0762      	lsls	r2, r4, #29
 8001f4c:	4302      	orrs	r2, r0
 8001f4e:	08e4      	lsrs	r4, r4, #3
 8001f50:	e737      	b.n	8001dc2 <__aeabi_dsub+0x222>
 8001f52:	08ea      	lsrs	r2, r5, #3
 8001f54:	0763      	lsls	r3, r4, #29
 8001f56:	431a      	orrs	r2, r3
 8001f58:	4bd3      	ldr	r3, [pc, #844]	@ (80022a8 <__aeabi_dsub+0x708>)
 8001f5a:	08e4      	lsrs	r4, r4, #3
 8001f5c:	429f      	cmp	r7, r3
 8001f5e:	d100      	bne.n	8001f62 <__aeabi_dsub+0x3c2>
 8001f60:	e72f      	b.n	8001dc2 <__aeabi_dsub+0x222>
 8001f62:	0324      	lsls	r4, r4, #12
 8001f64:	0b25      	lsrs	r5, r4, #12
 8001f66:	057c      	lsls	r4, r7, #21
 8001f68:	0d64      	lsrs	r4, r4, #21
 8001f6a:	e6c2      	b.n	8001cf2 <__aeabi_dsub+0x152>
 8001f6c:	46ca      	mov	sl, r9
 8001f6e:	0022      	movs	r2, r4
 8001f70:	4302      	orrs	r2, r0
 8001f72:	d158      	bne.n	8002026 <__aeabi_dsub+0x486>
 8001f74:	4663      	mov	r3, ip
 8001f76:	000e      	movs	r6, r1
 8001f78:	9c02      	ldr	r4, [sp, #8]
 8001f7a:	9303      	str	r3, [sp, #12]
 8001f7c:	9b03      	ldr	r3, [sp, #12]
 8001f7e:	4657      	mov	r7, sl
 8001f80:	08da      	lsrs	r2, r3, #3
 8001f82:	e7e7      	b.n	8001f54 <__aeabi_dsub+0x3b4>
 8001f84:	4cc9      	ldr	r4, [pc, #804]	@ (80022ac <__aeabi_dsub+0x70c>)
 8001f86:	1aff      	subs	r7, r7, r3
 8001f88:	4014      	ands	r4, r2
 8001f8a:	e692      	b.n	8001cb2 <__aeabi_dsub+0x112>
 8001f8c:	4dc8      	ldr	r5, [pc, #800]	@ (80022b0 <__aeabi_dsub+0x710>)
 8001f8e:	1c7a      	adds	r2, r7, #1
 8001f90:	422a      	tst	r2, r5
 8001f92:	d000      	beq.n	8001f96 <__aeabi_dsub+0x3f6>
 8001f94:	e084      	b.n	80020a0 <__aeabi_dsub+0x500>
 8001f96:	0022      	movs	r2, r4
 8001f98:	4302      	orrs	r2, r0
 8001f9a:	2f00      	cmp	r7, #0
 8001f9c:	d000      	beq.n	8001fa0 <__aeabi_dsub+0x400>
 8001f9e:	e0ef      	b.n	8002180 <__aeabi_dsub+0x5e0>
 8001fa0:	2a00      	cmp	r2, #0
 8001fa2:	d100      	bne.n	8001fa6 <__aeabi_dsub+0x406>
 8001fa4:	e0e5      	b.n	8002172 <__aeabi_dsub+0x5d2>
 8001fa6:	4662      	mov	r2, ip
 8001fa8:	9902      	ldr	r1, [sp, #8]
 8001faa:	430a      	orrs	r2, r1
 8001fac:	d100      	bne.n	8001fb0 <__aeabi_dsub+0x410>
 8001fae:	e0c5      	b.n	800213c <__aeabi_dsub+0x59c>
 8001fb0:	4663      	mov	r3, ip
 8001fb2:	18c5      	adds	r5, r0, r3
 8001fb4:	468c      	mov	ip, r1
 8001fb6:	4285      	cmp	r5, r0
 8001fb8:	4180      	sbcs	r0, r0
 8001fba:	4464      	add	r4, ip
 8001fbc:	4240      	negs	r0, r0
 8001fbe:	1824      	adds	r4, r4, r0
 8001fc0:	0223      	lsls	r3, r4, #8
 8001fc2:	d502      	bpl.n	8001fca <__aeabi_dsub+0x42a>
 8001fc4:	4bb9      	ldr	r3, [pc, #740]	@ (80022ac <__aeabi_dsub+0x70c>)
 8001fc6:	3701      	adds	r7, #1
 8001fc8:	401c      	ands	r4, r3
 8001fca:	46ba      	mov	sl, r7
 8001fcc:	9503      	str	r5, [sp, #12]
 8001fce:	e7d5      	b.n	8001f7c <__aeabi_dsub+0x3dc>
 8001fd0:	4662      	mov	r2, ip
 8001fd2:	1a85      	subs	r5, r0, r2
 8001fd4:	42a8      	cmp	r0, r5
 8001fd6:	4192      	sbcs	r2, r2
 8001fd8:	4252      	negs	r2, r2
 8001fda:	4691      	mov	r9, r2
 8001fdc:	9b02      	ldr	r3, [sp, #8]
 8001fde:	1ae3      	subs	r3, r4, r3
 8001fe0:	001a      	movs	r2, r3
 8001fe2:	464b      	mov	r3, r9
 8001fe4:	1ad2      	subs	r2, r2, r3
 8001fe6:	0013      	movs	r3, r2
 8001fe8:	4691      	mov	r9, r2
 8001fea:	021a      	lsls	r2, r3, #8
 8001fec:	d46c      	bmi.n	80020c8 <__aeabi_dsub+0x528>
 8001fee:	464a      	mov	r2, r9
 8001ff0:	464c      	mov	r4, r9
 8001ff2:	432a      	orrs	r2, r5
 8001ff4:	d000      	beq.n	8001ff8 <__aeabi_dsub+0x458>
 8001ff6:	e63a      	b.n	8001c6e <__aeabi_dsub+0xce>
 8001ff8:	2600      	movs	r6, #0
 8001ffa:	2400      	movs	r4, #0
 8001ffc:	2500      	movs	r5, #0
 8001ffe:	e678      	b.n	8001cf2 <__aeabi_dsub+0x152>
 8002000:	9902      	ldr	r1, [sp, #8]
 8002002:	4653      	mov	r3, sl
 8002004:	000d      	movs	r5, r1
 8002006:	3a20      	subs	r2, #32
 8002008:	40d5      	lsrs	r5, r2
 800200a:	2b20      	cmp	r3, #32
 800200c:	d006      	beq.n	800201c <__aeabi_dsub+0x47c>
 800200e:	2240      	movs	r2, #64	@ 0x40
 8002010:	1ad2      	subs	r2, r2, r3
 8002012:	000b      	movs	r3, r1
 8002014:	4093      	lsls	r3, r2
 8002016:	4662      	mov	r2, ip
 8002018:	431a      	orrs	r2, r3
 800201a:	4693      	mov	fp, r2
 800201c:	465b      	mov	r3, fp
 800201e:	1e5a      	subs	r2, r3, #1
 8002020:	4193      	sbcs	r3, r2
 8002022:	431d      	orrs	r5, r3
 8002024:	e619      	b.n	8001c5a <__aeabi_dsub+0xba>
 8002026:	4653      	mov	r3, sl
 8002028:	1e5a      	subs	r2, r3, #1
 800202a:	2b01      	cmp	r3, #1
 800202c:	d100      	bne.n	8002030 <__aeabi_dsub+0x490>
 800202e:	e0c6      	b.n	80021be <__aeabi_dsub+0x61e>
 8002030:	4e9d      	ldr	r6, [pc, #628]	@ (80022a8 <__aeabi_dsub+0x708>)
 8002032:	45b2      	cmp	sl, r6
 8002034:	d100      	bne.n	8002038 <__aeabi_dsub+0x498>
 8002036:	e6bd      	b.n	8001db4 <__aeabi_dsub+0x214>
 8002038:	4688      	mov	r8, r1
 800203a:	000e      	movs	r6, r1
 800203c:	2501      	movs	r5, #1
 800203e:	2a38      	cmp	r2, #56	@ 0x38
 8002040:	dc10      	bgt.n	8002064 <__aeabi_dsub+0x4c4>
 8002042:	2a1f      	cmp	r2, #31
 8002044:	dc7f      	bgt.n	8002146 <__aeabi_dsub+0x5a6>
 8002046:	2120      	movs	r1, #32
 8002048:	0025      	movs	r5, r4
 800204a:	1a89      	subs	r1, r1, r2
 800204c:	0007      	movs	r7, r0
 800204e:	4088      	lsls	r0, r1
 8002050:	408d      	lsls	r5, r1
 8002052:	40d7      	lsrs	r7, r2
 8002054:	40d4      	lsrs	r4, r2
 8002056:	1e41      	subs	r1, r0, #1
 8002058:	4188      	sbcs	r0, r1
 800205a:	9b02      	ldr	r3, [sp, #8]
 800205c:	433d      	orrs	r5, r7
 800205e:	1b1b      	subs	r3, r3, r4
 8002060:	4305      	orrs	r5, r0
 8002062:	9302      	str	r3, [sp, #8]
 8002064:	4662      	mov	r2, ip
 8002066:	1b55      	subs	r5, r2, r5
 8002068:	45ac      	cmp	ip, r5
 800206a:	4192      	sbcs	r2, r2
 800206c:	9b02      	ldr	r3, [sp, #8]
 800206e:	4252      	negs	r2, r2
 8002070:	464f      	mov	r7, r9
 8002072:	1a9c      	subs	r4, r3, r2
 8002074:	e5f6      	b.n	8001c64 <__aeabi_dsub+0xc4>
 8002076:	2d00      	cmp	r5, #0
 8002078:	d000      	beq.n	800207c <__aeabi_dsub+0x4dc>
 800207a:	e0b7      	b.n	80021ec <__aeabi_dsub+0x64c>
 800207c:	2a00      	cmp	r2, #0
 800207e:	d100      	bne.n	8002082 <__aeabi_dsub+0x4e2>
 8002080:	e0f0      	b.n	8002264 <__aeabi_dsub+0x6c4>
 8002082:	2601      	movs	r6, #1
 8002084:	400e      	ands	r6, r1
 8002086:	4663      	mov	r3, ip
 8002088:	9802      	ldr	r0, [sp, #8]
 800208a:	08d9      	lsrs	r1, r3, #3
 800208c:	0742      	lsls	r2, r0, #29
 800208e:	430a      	orrs	r2, r1
 8002090:	08c4      	lsrs	r4, r0, #3
 8002092:	e696      	b.n	8001dc2 <__aeabi_dsub+0x222>
 8002094:	4c85      	ldr	r4, [pc, #532]	@ (80022ac <__aeabi_dsub+0x70c>)
 8002096:	1aff      	subs	r7, r7, r3
 8002098:	4014      	ands	r4, r2
 800209a:	0762      	lsls	r2, r4, #29
 800209c:	08e4      	lsrs	r4, r4, #3
 800209e:	e760      	b.n	8001f62 <__aeabi_dsub+0x3c2>
 80020a0:	4981      	ldr	r1, [pc, #516]	@ (80022a8 <__aeabi_dsub+0x708>)
 80020a2:	428a      	cmp	r2, r1
 80020a4:	d100      	bne.n	80020a8 <__aeabi_dsub+0x508>
 80020a6:	e0c9      	b.n	800223c <__aeabi_dsub+0x69c>
 80020a8:	4663      	mov	r3, ip
 80020aa:	18c1      	adds	r1, r0, r3
 80020ac:	4281      	cmp	r1, r0
 80020ae:	4180      	sbcs	r0, r0
 80020b0:	9b02      	ldr	r3, [sp, #8]
 80020b2:	4240      	negs	r0, r0
 80020b4:	18e3      	adds	r3, r4, r3
 80020b6:	181b      	adds	r3, r3, r0
 80020b8:	07dd      	lsls	r5, r3, #31
 80020ba:	085c      	lsrs	r4, r3, #1
 80020bc:	2307      	movs	r3, #7
 80020be:	0849      	lsrs	r1, r1, #1
 80020c0:	430d      	orrs	r5, r1
 80020c2:	0017      	movs	r7, r2
 80020c4:	402b      	ands	r3, r5
 80020c6:	e710      	b.n	8001eea <__aeabi_dsub+0x34a>
 80020c8:	4663      	mov	r3, ip
 80020ca:	1a1d      	subs	r5, r3, r0
 80020cc:	45ac      	cmp	ip, r5
 80020ce:	4192      	sbcs	r2, r2
 80020d0:	2601      	movs	r6, #1
 80020d2:	9b02      	ldr	r3, [sp, #8]
 80020d4:	4252      	negs	r2, r2
 80020d6:	1b1c      	subs	r4, r3, r4
 80020d8:	4688      	mov	r8, r1
 80020da:	1aa4      	subs	r4, r4, r2
 80020dc:	400e      	ands	r6, r1
 80020de:	e5c6      	b.n	8001c6e <__aeabi_dsub+0xce>
 80020e0:	4663      	mov	r3, ip
 80020e2:	18c5      	adds	r5, r0, r3
 80020e4:	9b02      	ldr	r3, [sp, #8]
 80020e6:	4285      	cmp	r5, r0
 80020e8:	4180      	sbcs	r0, r0
 80020ea:	469c      	mov	ip, r3
 80020ec:	4240      	negs	r0, r0
 80020ee:	4464      	add	r4, ip
 80020f0:	1824      	adds	r4, r4, r0
 80020f2:	2701      	movs	r7, #1
 80020f4:	0223      	lsls	r3, r4, #8
 80020f6:	d400      	bmi.n	80020fa <__aeabi_dsub+0x55a>
 80020f8:	e6f5      	b.n	8001ee6 <__aeabi_dsub+0x346>
 80020fa:	2702      	movs	r7, #2
 80020fc:	e641      	b.n	8001d82 <__aeabi_dsub+0x1e2>
 80020fe:	4663      	mov	r3, ip
 8002100:	1ac5      	subs	r5, r0, r3
 8002102:	42a8      	cmp	r0, r5
 8002104:	4180      	sbcs	r0, r0
 8002106:	9b02      	ldr	r3, [sp, #8]
 8002108:	4240      	negs	r0, r0
 800210a:	1ae4      	subs	r4, r4, r3
 800210c:	2701      	movs	r7, #1
 800210e:	1a24      	subs	r4, r4, r0
 8002110:	e5a8      	b.n	8001c64 <__aeabi_dsub+0xc4>
 8002112:	9d02      	ldr	r5, [sp, #8]
 8002114:	4652      	mov	r2, sl
 8002116:	002b      	movs	r3, r5
 8002118:	3a20      	subs	r2, #32
 800211a:	40d3      	lsrs	r3, r2
 800211c:	0019      	movs	r1, r3
 800211e:	4653      	mov	r3, sl
 8002120:	2b20      	cmp	r3, #32
 8002122:	d006      	beq.n	8002132 <__aeabi_dsub+0x592>
 8002124:	2240      	movs	r2, #64	@ 0x40
 8002126:	1ad2      	subs	r2, r2, r3
 8002128:	002b      	movs	r3, r5
 800212a:	4093      	lsls	r3, r2
 800212c:	4662      	mov	r2, ip
 800212e:	431a      	orrs	r2, r3
 8002130:	4693      	mov	fp, r2
 8002132:	465d      	mov	r5, fp
 8002134:	1e6b      	subs	r3, r5, #1
 8002136:	419d      	sbcs	r5, r3
 8002138:	430d      	orrs	r5, r1
 800213a:	e615      	b.n	8001d68 <__aeabi_dsub+0x1c8>
 800213c:	0762      	lsls	r2, r4, #29
 800213e:	08c0      	lsrs	r0, r0, #3
 8002140:	4302      	orrs	r2, r0
 8002142:	08e4      	lsrs	r4, r4, #3
 8002144:	e70d      	b.n	8001f62 <__aeabi_dsub+0x3c2>
 8002146:	0011      	movs	r1, r2
 8002148:	0027      	movs	r7, r4
 800214a:	3920      	subs	r1, #32
 800214c:	40cf      	lsrs	r7, r1
 800214e:	2a20      	cmp	r2, #32
 8002150:	d005      	beq.n	800215e <__aeabi_dsub+0x5be>
 8002152:	2140      	movs	r1, #64	@ 0x40
 8002154:	1a8a      	subs	r2, r1, r2
 8002156:	4094      	lsls	r4, r2
 8002158:	0025      	movs	r5, r4
 800215a:	4305      	orrs	r5, r0
 800215c:	9503      	str	r5, [sp, #12]
 800215e:	9d03      	ldr	r5, [sp, #12]
 8002160:	1e6a      	subs	r2, r5, #1
 8002162:	4195      	sbcs	r5, r2
 8002164:	433d      	orrs	r5, r7
 8002166:	e77d      	b.n	8002064 <__aeabi_dsub+0x4c4>
 8002168:	2a00      	cmp	r2, #0
 800216a:	d100      	bne.n	800216e <__aeabi_dsub+0x5ce>
 800216c:	e744      	b.n	8001ff8 <__aeabi_dsub+0x458>
 800216e:	2601      	movs	r6, #1
 8002170:	400e      	ands	r6, r1
 8002172:	4663      	mov	r3, ip
 8002174:	08d9      	lsrs	r1, r3, #3
 8002176:	9b02      	ldr	r3, [sp, #8]
 8002178:	075a      	lsls	r2, r3, #29
 800217a:	430a      	orrs	r2, r1
 800217c:	08dc      	lsrs	r4, r3, #3
 800217e:	e6f0      	b.n	8001f62 <__aeabi_dsub+0x3c2>
 8002180:	2a00      	cmp	r2, #0
 8002182:	d028      	beq.n	80021d6 <__aeabi_dsub+0x636>
 8002184:	4662      	mov	r2, ip
 8002186:	9f02      	ldr	r7, [sp, #8]
 8002188:	08c0      	lsrs	r0, r0, #3
 800218a:	433a      	orrs	r2, r7
 800218c:	d100      	bne.n	8002190 <__aeabi_dsub+0x5f0>
 800218e:	e6dc      	b.n	8001f4a <__aeabi_dsub+0x3aa>
 8002190:	0762      	lsls	r2, r4, #29
 8002192:	4310      	orrs	r0, r2
 8002194:	2280      	movs	r2, #128	@ 0x80
 8002196:	08e4      	lsrs	r4, r4, #3
 8002198:	0312      	lsls	r2, r2, #12
 800219a:	4214      	tst	r4, r2
 800219c:	d009      	beq.n	80021b2 <__aeabi_dsub+0x612>
 800219e:	08fd      	lsrs	r5, r7, #3
 80021a0:	4215      	tst	r5, r2
 80021a2:	d106      	bne.n	80021b2 <__aeabi_dsub+0x612>
 80021a4:	4663      	mov	r3, ip
 80021a6:	2601      	movs	r6, #1
 80021a8:	002c      	movs	r4, r5
 80021aa:	08d8      	lsrs	r0, r3, #3
 80021ac:	077b      	lsls	r3, r7, #29
 80021ae:	4318      	orrs	r0, r3
 80021b0:	400e      	ands	r6, r1
 80021b2:	0f42      	lsrs	r2, r0, #29
 80021b4:	00c0      	lsls	r0, r0, #3
 80021b6:	08c0      	lsrs	r0, r0, #3
 80021b8:	0752      	lsls	r2, r2, #29
 80021ba:	4302      	orrs	r2, r0
 80021bc:	e601      	b.n	8001dc2 <__aeabi_dsub+0x222>
 80021be:	4663      	mov	r3, ip
 80021c0:	1a1d      	subs	r5, r3, r0
 80021c2:	45ac      	cmp	ip, r5
 80021c4:	4192      	sbcs	r2, r2
 80021c6:	9b02      	ldr	r3, [sp, #8]
 80021c8:	4252      	negs	r2, r2
 80021ca:	1b1c      	subs	r4, r3, r4
 80021cc:	000e      	movs	r6, r1
 80021ce:	4688      	mov	r8, r1
 80021d0:	2701      	movs	r7, #1
 80021d2:	1aa4      	subs	r4, r4, r2
 80021d4:	e546      	b.n	8001c64 <__aeabi_dsub+0xc4>
 80021d6:	4663      	mov	r3, ip
 80021d8:	08d9      	lsrs	r1, r3, #3
 80021da:	9b02      	ldr	r3, [sp, #8]
 80021dc:	075a      	lsls	r2, r3, #29
 80021de:	430a      	orrs	r2, r1
 80021e0:	08dc      	lsrs	r4, r3, #3
 80021e2:	e5ee      	b.n	8001dc2 <__aeabi_dsub+0x222>
 80021e4:	4663      	mov	r3, ip
 80021e6:	9c02      	ldr	r4, [sp, #8]
 80021e8:	9303      	str	r3, [sp, #12]
 80021ea:	e6c7      	b.n	8001f7c <__aeabi_dsub+0x3dc>
 80021ec:	08c0      	lsrs	r0, r0, #3
 80021ee:	2a00      	cmp	r2, #0
 80021f0:	d100      	bne.n	80021f4 <__aeabi_dsub+0x654>
 80021f2:	e6aa      	b.n	8001f4a <__aeabi_dsub+0x3aa>
 80021f4:	0762      	lsls	r2, r4, #29
 80021f6:	4310      	orrs	r0, r2
 80021f8:	2280      	movs	r2, #128	@ 0x80
 80021fa:	08e4      	lsrs	r4, r4, #3
 80021fc:	0312      	lsls	r2, r2, #12
 80021fe:	4214      	tst	r4, r2
 8002200:	d0d7      	beq.n	80021b2 <__aeabi_dsub+0x612>
 8002202:	9f02      	ldr	r7, [sp, #8]
 8002204:	08fd      	lsrs	r5, r7, #3
 8002206:	4215      	tst	r5, r2
 8002208:	d1d3      	bne.n	80021b2 <__aeabi_dsub+0x612>
 800220a:	4663      	mov	r3, ip
 800220c:	2601      	movs	r6, #1
 800220e:	08d8      	lsrs	r0, r3, #3
 8002210:	077b      	lsls	r3, r7, #29
 8002212:	002c      	movs	r4, r5
 8002214:	4318      	orrs	r0, r3
 8002216:	400e      	ands	r6, r1
 8002218:	e7cb      	b.n	80021b2 <__aeabi_dsub+0x612>
 800221a:	000a      	movs	r2, r1
 800221c:	0027      	movs	r7, r4
 800221e:	3a20      	subs	r2, #32
 8002220:	40d7      	lsrs	r7, r2
 8002222:	2920      	cmp	r1, #32
 8002224:	d005      	beq.n	8002232 <__aeabi_dsub+0x692>
 8002226:	2240      	movs	r2, #64	@ 0x40
 8002228:	1a52      	subs	r2, r2, r1
 800222a:	4094      	lsls	r4, r2
 800222c:	0025      	movs	r5, r4
 800222e:	4305      	orrs	r5, r0
 8002230:	9503      	str	r5, [sp, #12]
 8002232:	9d03      	ldr	r5, [sp, #12]
 8002234:	1e6a      	subs	r2, r5, #1
 8002236:	4195      	sbcs	r5, r2
 8002238:	432f      	orrs	r7, r5
 800223a:	e610      	b.n	8001e5e <__aeabi_dsub+0x2be>
 800223c:	0014      	movs	r4, r2
 800223e:	2500      	movs	r5, #0
 8002240:	2200      	movs	r2, #0
 8002242:	e556      	b.n	8001cf2 <__aeabi_dsub+0x152>
 8002244:	9b02      	ldr	r3, [sp, #8]
 8002246:	4460      	add	r0, ip
 8002248:	4699      	mov	r9, r3
 800224a:	4560      	cmp	r0, ip
 800224c:	4192      	sbcs	r2, r2
 800224e:	444c      	add	r4, r9
 8002250:	4252      	negs	r2, r2
 8002252:	0005      	movs	r5, r0
 8002254:	18a4      	adds	r4, r4, r2
 8002256:	e74c      	b.n	80020f2 <__aeabi_dsub+0x552>
 8002258:	001a      	movs	r2, r3
 800225a:	001c      	movs	r4, r3
 800225c:	432a      	orrs	r2, r5
 800225e:	d000      	beq.n	8002262 <__aeabi_dsub+0x6c2>
 8002260:	e6b3      	b.n	8001fca <__aeabi_dsub+0x42a>
 8002262:	e6c9      	b.n	8001ff8 <__aeabi_dsub+0x458>
 8002264:	2480      	movs	r4, #128	@ 0x80
 8002266:	2600      	movs	r6, #0
 8002268:	0324      	lsls	r4, r4, #12
 800226a:	e5ae      	b.n	8001dca <__aeabi_dsub+0x22a>
 800226c:	2120      	movs	r1, #32
 800226e:	2500      	movs	r5, #0
 8002270:	1a09      	subs	r1, r1, r0
 8002272:	e517      	b.n	8001ca4 <__aeabi_dsub+0x104>
 8002274:	2200      	movs	r2, #0
 8002276:	2500      	movs	r5, #0
 8002278:	4c0b      	ldr	r4, [pc, #44]	@ (80022a8 <__aeabi_dsub+0x708>)
 800227a:	e53a      	b.n	8001cf2 <__aeabi_dsub+0x152>
 800227c:	2d00      	cmp	r5, #0
 800227e:	d100      	bne.n	8002282 <__aeabi_dsub+0x6e2>
 8002280:	e5f6      	b.n	8001e70 <__aeabi_dsub+0x2d0>
 8002282:	464b      	mov	r3, r9
 8002284:	1bda      	subs	r2, r3, r7
 8002286:	4692      	mov	sl, r2
 8002288:	2f00      	cmp	r7, #0
 800228a:	d100      	bne.n	800228e <__aeabi_dsub+0x6ee>
 800228c:	e66f      	b.n	8001f6e <__aeabi_dsub+0x3ce>
 800228e:	2a38      	cmp	r2, #56	@ 0x38
 8002290:	dc05      	bgt.n	800229e <__aeabi_dsub+0x6fe>
 8002292:	2680      	movs	r6, #128	@ 0x80
 8002294:	0436      	lsls	r6, r6, #16
 8002296:	4334      	orrs	r4, r6
 8002298:	4688      	mov	r8, r1
 800229a:	000e      	movs	r6, r1
 800229c:	e6d1      	b.n	8002042 <__aeabi_dsub+0x4a2>
 800229e:	4688      	mov	r8, r1
 80022a0:	000e      	movs	r6, r1
 80022a2:	2501      	movs	r5, #1
 80022a4:	e6de      	b.n	8002064 <__aeabi_dsub+0x4c4>
 80022a6:	46c0      	nop			@ (mov r8, r8)
 80022a8:	000007ff 	.word	0x000007ff
 80022ac:	ff7fffff 	.word	0xff7fffff
 80022b0:	000007fe 	.word	0x000007fe
 80022b4:	2d00      	cmp	r5, #0
 80022b6:	d100      	bne.n	80022ba <__aeabi_dsub+0x71a>
 80022b8:	e668      	b.n	8001f8c <__aeabi_dsub+0x3ec>
 80022ba:	464b      	mov	r3, r9
 80022bc:	1bd9      	subs	r1, r3, r7
 80022be:	2f00      	cmp	r7, #0
 80022c0:	d101      	bne.n	80022c6 <__aeabi_dsub+0x726>
 80022c2:	468a      	mov	sl, r1
 80022c4:	e5a7      	b.n	8001e16 <__aeabi_dsub+0x276>
 80022c6:	2701      	movs	r7, #1
 80022c8:	2938      	cmp	r1, #56	@ 0x38
 80022ca:	dd00      	ble.n	80022ce <__aeabi_dsub+0x72e>
 80022cc:	e5c7      	b.n	8001e5e <__aeabi_dsub+0x2be>
 80022ce:	2280      	movs	r2, #128	@ 0x80
 80022d0:	0412      	lsls	r2, r2, #16
 80022d2:	4314      	orrs	r4, r2
 80022d4:	e5af      	b.n	8001e36 <__aeabi_dsub+0x296>
 80022d6:	46c0      	nop			@ (mov r8, r8)

080022d8 <__aeabi_d2iz>:
 80022d8:	000b      	movs	r3, r1
 80022da:	0002      	movs	r2, r0
 80022dc:	b570      	push	{r4, r5, r6, lr}
 80022de:	4d16      	ldr	r5, [pc, #88]	@ (8002338 <__aeabi_d2iz+0x60>)
 80022e0:	030c      	lsls	r4, r1, #12
 80022e2:	b082      	sub	sp, #8
 80022e4:	0049      	lsls	r1, r1, #1
 80022e6:	2000      	movs	r0, #0
 80022e8:	9200      	str	r2, [sp, #0]
 80022ea:	9301      	str	r3, [sp, #4]
 80022ec:	0b24      	lsrs	r4, r4, #12
 80022ee:	0d49      	lsrs	r1, r1, #21
 80022f0:	0fde      	lsrs	r6, r3, #31
 80022f2:	42a9      	cmp	r1, r5
 80022f4:	dd04      	ble.n	8002300 <__aeabi_d2iz+0x28>
 80022f6:	4811      	ldr	r0, [pc, #68]	@ (800233c <__aeabi_d2iz+0x64>)
 80022f8:	4281      	cmp	r1, r0
 80022fa:	dd03      	ble.n	8002304 <__aeabi_d2iz+0x2c>
 80022fc:	4b10      	ldr	r3, [pc, #64]	@ (8002340 <__aeabi_d2iz+0x68>)
 80022fe:	18f0      	adds	r0, r6, r3
 8002300:	b002      	add	sp, #8
 8002302:	bd70      	pop	{r4, r5, r6, pc}
 8002304:	2080      	movs	r0, #128	@ 0x80
 8002306:	0340      	lsls	r0, r0, #13
 8002308:	4320      	orrs	r0, r4
 800230a:	4c0e      	ldr	r4, [pc, #56]	@ (8002344 <__aeabi_d2iz+0x6c>)
 800230c:	1a64      	subs	r4, r4, r1
 800230e:	2c1f      	cmp	r4, #31
 8002310:	dd08      	ble.n	8002324 <__aeabi_d2iz+0x4c>
 8002312:	4b0d      	ldr	r3, [pc, #52]	@ (8002348 <__aeabi_d2iz+0x70>)
 8002314:	1a5b      	subs	r3, r3, r1
 8002316:	40d8      	lsrs	r0, r3
 8002318:	0003      	movs	r3, r0
 800231a:	4258      	negs	r0, r3
 800231c:	2e00      	cmp	r6, #0
 800231e:	d1ef      	bne.n	8002300 <__aeabi_d2iz+0x28>
 8002320:	0018      	movs	r0, r3
 8002322:	e7ed      	b.n	8002300 <__aeabi_d2iz+0x28>
 8002324:	4b09      	ldr	r3, [pc, #36]	@ (800234c <__aeabi_d2iz+0x74>)
 8002326:	9a00      	ldr	r2, [sp, #0]
 8002328:	469c      	mov	ip, r3
 800232a:	0003      	movs	r3, r0
 800232c:	4461      	add	r1, ip
 800232e:	408b      	lsls	r3, r1
 8002330:	40e2      	lsrs	r2, r4
 8002332:	4313      	orrs	r3, r2
 8002334:	e7f1      	b.n	800231a <__aeabi_d2iz+0x42>
 8002336:	46c0      	nop			@ (mov r8, r8)
 8002338:	000003fe 	.word	0x000003fe
 800233c:	0000041d 	.word	0x0000041d
 8002340:	7fffffff 	.word	0x7fffffff
 8002344:	00000433 	.word	0x00000433
 8002348:	00000413 	.word	0x00000413
 800234c:	fffffbed 	.word	0xfffffbed

08002350 <__aeabi_i2d>:
 8002350:	b570      	push	{r4, r5, r6, lr}
 8002352:	2800      	cmp	r0, #0
 8002354:	d016      	beq.n	8002384 <__aeabi_i2d+0x34>
 8002356:	17c3      	asrs	r3, r0, #31
 8002358:	18c5      	adds	r5, r0, r3
 800235a:	405d      	eors	r5, r3
 800235c:	0fc4      	lsrs	r4, r0, #31
 800235e:	0028      	movs	r0, r5
 8002360:	f7fe f886 	bl	8000470 <__clzsi2>
 8002364:	4b10      	ldr	r3, [pc, #64]	@ (80023a8 <__aeabi_i2d+0x58>)
 8002366:	1a1b      	subs	r3, r3, r0
 8002368:	055b      	lsls	r3, r3, #21
 800236a:	0d5b      	lsrs	r3, r3, #21
 800236c:	280a      	cmp	r0, #10
 800236e:	dc14      	bgt.n	800239a <__aeabi_i2d+0x4a>
 8002370:	0002      	movs	r2, r0
 8002372:	002e      	movs	r6, r5
 8002374:	3215      	adds	r2, #21
 8002376:	4096      	lsls	r6, r2
 8002378:	220b      	movs	r2, #11
 800237a:	1a12      	subs	r2, r2, r0
 800237c:	40d5      	lsrs	r5, r2
 800237e:	032d      	lsls	r5, r5, #12
 8002380:	0b2d      	lsrs	r5, r5, #12
 8002382:	e003      	b.n	800238c <__aeabi_i2d+0x3c>
 8002384:	2400      	movs	r4, #0
 8002386:	2300      	movs	r3, #0
 8002388:	2500      	movs	r5, #0
 800238a:	2600      	movs	r6, #0
 800238c:	051b      	lsls	r3, r3, #20
 800238e:	432b      	orrs	r3, r5
 8002390:	07e4      	lsls	r4, r4, #31
 8002392:	4323      	orrs	r3, r4
 8002394:	0030      	movs	r0, r6
 8002396:	0019      	movs	r1, r3
 8002398:	bd70      	pop	{r4, r5, r6, pc}
 800239a:	380b      	subs	r0, #11
 800239c:	4085      	lsls	r5, r0
 800239e:	032d      	lsls	r5, r5, #12
 80023a0:	2600      	movs	r6, #0
 80023a2:	0b2d      	lsrs	r5, r5, #12
 80023a4:	e7f2      	b.n	800238c <__aeabi_i2d+0x3c>
 80023a6:	46c0      	nop			@ (mov r8, r8)
 80023a8:	0000041e 	.word	0x0000041e

080023ac <__aeabi_ui2d>:
 80023ac:	b510      	push	{r4, lr}
 80023ae:	1e04      	subs	r4, r0, #0
 80023b0:	d010      	beq.n	80023d4 <__aeabi_ui2d+0x28>
 80023b2:	f7fe f85d 	bl	8000470 <__clzsi2>
 80023b6:	4b0e      	ldr	r3, [pc, #56]	@ (80023f0 <__aeabi_ui2d+0x44>)
 80023b8:	1a1b      	subs	r3, r3, r0
 80023ba:	055b      	lsls	r3, r3, #21
 80023bc:	0d5b      	lsrs	r3, r3, #21
 80023be:	280a      	cmp	r0, #10
 80023c0:	dc0f      	bgt.n	80023e2 <__aeabi_ui2d+0x36>
 80023c2:	220b      	movs	r2, #11
 80023c4:	0021      	movs	r1, r4
 80023c6:	1a12      	subs	r2, r2, r0
 80023c8:	40d1      	lsrs	r1, r2
 80023ca:	3015      	adds	r0, #21
 80023cc:	030a      	lsls	r2, r1, #12
 80023ce:	4084      	lsls	r4, r0
 80023d0:	0b12      	lsrs	r2, r2, #12
 80023d2:	e001      	b.n	80023d8 <__aeabi_ui2d+0x2c>
 80023d4:	2300      	movs	r3, #0
 80023d6:	2200      	movs	r2, #0
 80023d8:	051b      	lsls	r3, r3, #20
 80023da:	4313      	orrs	r3, r2
 80023dc:	0020      	movs	r0, r4
 80023de:	0019      	movs	r1, r3
 80023e0:	bd10      	pop	{r4, pc}
 80023e2:	0022      	movs	r2, r4
 80023e4:	380b      	subs	r0, #11
 80023e6:	4082      	lsls	r2, r0
 80023e8:	0312      	lsls	r2, r2, #12
 80023ea:	2400      	movs	r4, #0
 80023ec:	0b12      	lsrs	r2, r2, #12
 80023ee:	e7f3      	b.n	80023d8 <__aeabi_ui2d+0x2c>
 80023f0:	0000041e 	.word	0x0000041e

080023f4 <__clzdi2>:
 80023f4:	b510      	push	{r4, lr}
 80023f6:	2900      	cmp	r1, #0
 80023f8:	d103      	bne.n	8002402 <__clzdi2+0xe>
 80023fa:	f7fe f839 	bl	8000470 <__clzsi2>
 80023fe:	3020      	adds	r0, #32
 8002400:	e002      	b.n	8002408 <__clzdi2+0x14>
 8002402:	0008      	movs	r0, r1
 8002404:	f7fe f834 	bl	8000470 <__clzsi2>
 8002408:	bd10      	pop	{r4, pc}
 800240a:	46c0      	nop			@ (mov r8, r8)

0800240c <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	2201      	movs	r2, #1
 800241a:	4013      	ands	r3, r2
 800241c:	2b01      	cmp	r3, #1
 800241e:	d101      	bne.n	8002424 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8002420:	2301      	movs	r3, #1
 8002422:	e000      	b.n	8002426 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8002424:	2300      	movs	r3, #0
}
 8002426:	0018      	movs	r0, r3
 8002428:	46bd      	mov	sp, r7
 800242a:	b002      	add	sp, #8
 800242c:	bd80      	pop	{r7, pc}

0800242e <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	b082      	sub	sp, #8
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	2202      	movs	r2, #2
 800243c:	4013      	ands	r3, r2
 800243e:	2b02      	cmp	r3, #2
 8002440:	d101      	bne.n	8002446 <LL_SPI_IsActiveFlag_TXE+0x18>
 8002442:	2301      	movs	r3, #1
 8002444:	e000      	b.n	8002448 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8002446:	2300      	movs	r3, #0
}
 8002448:	0018      	movs	r0, r3
 800244a:	46bd      	mov	sp, r7
 800244c:	b002      	add	sp, #8
 800244e:	bd80      	pop	{r7, pc}

08002450 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	330c      	adds	r3, #12
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	b2db      	uxtb	r3, r3
}
 8002460:	0018      	movs	r0, r3
 8002462:	46bd      	mov	sp, r7
 8002464:	b002      	add	sp, #8
 8002466:	bd80      	pop	{r7, pc}

08002468 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	000a      	movs	r2, r1
 8002472:	1cfb      	adds	r3, r7, #3
 8002474:	701a      	strb	r2, [r3, #0]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	330c      	adds	r3, #12
 800247a:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	1cfa      	adds	r2, r7, #3
 8002480:	7812      	ldrb	r2, [r2, #0]
 8002482:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8002484:	46c0      	nop			@ (mov r8, r8)
 8002486:	46bd      	mov	sp, r7
 8002488:	b004      	add	sp, #16
 800248a:	bd80      	pop	{r7, pc}

0800248c <spi_select_slave>:
 * @brief True if we've set the RTC from the cloud time
 */
// bool timeSet = false;

static inline void spi_select_slave(bool select)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	0002      	movs	r2, r0
 8002494:	1dfb      	adds	r3, r7, #7
 8002496:	701a      	strb	r2, [r3, #0]
    if (select)
 8002498:	1dfb      	adds	r3, r7, #7
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d004      	beq.n	80024aa <spi_select_slave+0x1e>
    {
        RTC_H();
 80024a0:	4b06      	ldr	r3, [pc, #24]	@ (80024bc <spi_select_slave+0x30>)
 80024a2:	2280      	movs	r2, #128	@ 0x80
 80024a4:	01d2      	lsls	r2, r2, #7
 80024a6:	619a      	str	r2, [r3, #24]
    }
    else
    {
        RTC_L();
    }
}
 80024a8:	e003      	b.n	80024b2 <spi_select_slave+0x26>
        RTC_L();
 80024aa:	4b04      	ldr	r3, [pc, #16]	@ (80024bc <spi_select_slave+0x30>)
 80024ac:	2280      	movs	r2, #128	@ 0x80
 80024ae:	05d2      	lsls	r2, r2, #23
 80024b0:	619a      	str	r2, [r3, #24]
}
 80024b2:	46c0      	nop			@ (mov r8, r8)
 80024b4:	46bd      	mov	sp, r7
 80024b6:	b002      	add	sp, #8
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	46c0      	nop			@ (mov r8, r8)
 80024bc:	50000400 	.word	0x50000400

080024c0 <resetConfig>:

    return (value & REG_OSC_STATUS_OMODE) != 0;
}

bool resetConfig(uint32_t flags)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
    printf("resetConfig(0x%08lx)\n", flags);
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	4b3f      	ldr	r3, [pc, #252]	@ (80025c8 <resetConfig+0x108>)
 80024cc:	0011      	movs	r1, r2
 80024ce:	0018      	movs	r0, r3
 80024d0:	f002 fd4c 	bl	8004f6c <printf_>

    // Reset configuration registers to default values
    write_rtc_register(REG_STATUS, REG_STATUS_DEFAULT);
 80024d4:	230f      	movs	r3, #15
 80024d6:	2200      	movs	r2, #0
 80024d8:	0011      	movs	r1, r2
 80024da:	0018      	movs	r0, r3
 80024dc:	f000 fb6a 	bl	8002bb4 <write_rtc_register>
    write_rtc_register(REG_CTRL_1, REG_CTRL_1_DEFAULT);
 80024e0:	2310      	movs	r3, #16
 80024e2:	2212      	movs	r2, #18
 80024e4:	0011      	movs	r1, r2
 80024e6:	0018      	movs	r0, r3
 80024e8:	f000 fb64 	bl	8002bb4 <write_rtc_register>
    write_rtc_register(REG_CTRL_2, REG_CTRL_2_DEFAULT);
 80024ec:	2311      	movs	r3, #17
 80024ee:	223c      	movs	r2, #60	@ 0x3c
 80024f0:	0011      	movs	r1, r2
 80024f2:	0018      	movs	r0, r3
 80024f4:	f000 fb5e 	bl	8002bb4 <write_rtc_register>
    write_rtc_register(REG_INT_MASK, REG_INT_MASK_DEFAULT);
 80024f8:	2312      	movs	r3, #18
 80024fa:	22e0      	movs	r2, #224	@ 0xe0
 80024fc:	0011      	movs	r1, r2
 80024fe:	0018      	movs	r0, r3
 8002500:	f000 fb58 	bl	8002bb4 <write_rtc_register>
    write_rtc_register(REG_SQW, REG_SQW_DEFAULT);
 8002504:	2313      	movs	r3, #19
 8002506:	2226      	movs	r2, #38	@ 0x26
 8002508:	0011      	movs	r1, r2
 800250a:	0018      	movs	r0, r3
 800250c:	f000 fb52 	bl	8002bb4 <write_rtc_register>
    write_rtc_register(REG_SLEEP_CTRL, REG_SLEEP_CTRL_DEFAULT);
 8002510:	2317      	movs	r3, #23
 8002512:	2200      	movs	r2, #0
 8002514:	0011      	movs	r1, r2
 8002516:	0018      	movs	r0, r3
 8002518:	f000 fb4c 	bl	8002bb4 <write_rtc_register>

    if ((flags & RESET_PRESERVE_REPEATING_TIMER) != 0)
 800251c:	2201      	movs	r2, #1
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4013      	ands	r3, r2
 8002522:	d010      	beq.n	8002546 <resetConfig+0x86>
    {
        maskRegister(REG_TIMER_CTRL, ~REG_TIMER_CTRL_RPT_MASK, REG_TIMER_CTRL_DEFAULT & ~REG_TIMER_CTRL_RPT_MASK, false);
 8002524:	2018      	movs	r0, #24
 8002526:	231c      	movs	r3, #28
 8002528:	43db      	mvns	r3, r3
 800252a:	b2d9      	uxtb	r1, r3
 800252c:	231c      	movs	r3, #28
 800252e:	b25b      	sxtb	r3, r3
 8002530:	43db      	mvns	r3, r3
 8002532:	b25b      	sxtb	r3, r3
 8002534:	2223      	movs	r2, #35	@ 0x23
 8002536:	b252      	sxtb	r2, r2
 8002538:	4013      	ands	r3, r2
 800253a:	b25b      	sxtb	r3, r3
 800253c:	b2da      	uxtb	r2, r3
 800253e:	2300      	movs	r3, #0
 8002540:	f000 fa56 	bl	80029f0 <maskRegister>
 8002544:	e005      	b.n	8002552 <resetConfig+0x92>
    }
    else
    {
        write_rtc_register(REG_TIMER_CTRL, REG_TIMER_CTRL_DEFAULT);
 8002546:	2318      	movs	r3, #24
 8002548:	2223      	movs	r2, #35	@ 0x23
 800254a:	0011      	movs	r1, r2
 800254c:	0018      	movs	r0, r3
 800254e:	f000 fb31 	bl	8002bb4 <write_rtc_register>
    }

    write_rtc_register(REG_TIMER, REG_TIMER_DEFAULT);
 8002552:	2319      	movs	r3, #25
 8002554:	2200      	movs	r2, #0
 8002556:	0011      	movs	r1, r2
 8002558:	0018      	movs	r0, r3
 800255a:	f000 fb2b 	bl	8002bb4 <write_rtc_register>
    write_rtc_register(REG_TIMER_INITIAL, REG_TIMER_INITIAL_DEFAULT);
 800255e:	231a      	movs	r3, #26
 8002560:	2200      	movs	r2, #0
 8002562:	0011      	movs	r1, r2
 8002564:	0018      	movs	r0, r3
 8002566:	f000 fb25 	bl	8002bb4 <write_rtc_register>
    write_rtc_register(REG_WDT, REG_WDT_DEFAULT);
 800256a:	231b      	movs	r3, #27
 800256c:	2200      	movs	r2, #0
 800256e:	0011      	movs	r1, r2
 8002570:	0018      	movs	r0, r3
 8002572:	f000 fb1f 	bl	8002bb4 <write_rtc_register>

    uint8_t oscCtrl = REG_OSC_CTRL_DEFAULT;
 8002576:	200f      	movs	r0, #15
 8002578:	183b      	adds	r3, r7, r0
 800257a:	2200      	movs	r2, #0
 800257c:	701a      	strb	r2, [r3, #0]
    if ((flags & RESET_DISABLE_XT) != 0)
 800257e:	2202      	movs	r2, #2
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	4013      	ands	r3, r2
 8002584:	d008      	beq.n	8002598 <resetConfig+0xd8>
    {
        // If disabling XT oscillator, set OSEL to 1 (RC oscillator)
        // Also enable FOS so if the XT oscillator fails, it will switch to RC (just in case)
        // and ACAL to 0 (however REG_OSC_CTRL_DEFAULT already sets ACAL to 0)
        oscCtrl |= REG_OSC_CTRL_OSEL | REG_OSC_CTRL_FOS;
 8002586:	2280      	movs	r2, #128	@ 0x80
 8002588:	2308      	movs	r3, #8
 800258a:	4313      	orrs	r3, r2
 800258c:	b2d9      	uxtb	r1, r3
 800258e:	183b      	adds	r3, r7, r0
 8002590:	183a      	adds	r2, r7, r0
 8002592:	7812      	ldrb	r2, [r2, #0]
 8002594:	430a      	orrs	r2, r1
 8002596:	701a      	strb	r2, [r3, #0]
    }
    // write_rtc_register(REG_OSC_CTRL, oscCtrl);
    // write_rtc_register(REG_TRICKLE, REG_TRICKLE_DEFAULT);
    write_rtc_register(REG_BREF_CTRL, REG_BREF_CTRL_DEFAULT);
 8002598:	2321      	movs	r3, #33	@ 0x21
 800259a:	22f0      	movs	r2, #240	@ 0xf0
 800259c:	0011      	movs	r1, r2
 800259e:	0018      	movs	r0, r3
 80025a0:	f000 fb08 	bl	8002bb4 <write_rtc_register>
    write_rtc_register(REG_AFCTRL, REG_AFCTRL_DEFAULT);
 80025a4:	2326      	movs	r3, #38	@ 0x26
 80025a6:	2200      	movs	r2, #0
 80025a8:	0011      	movs	r1, r2
 80025aa:	0018      	movs	r0, r3
 80025ac:	f000 fb02 	bl	8002bb4 <write_rtc_register>
    // write_rtc_register(REG_BATMODE_IO, REG_BATMODE_IO_DEFAULT);
    write_rtc_register(REG_OCTRL, REG_OCTRL_DEFAULT);
 80025b0:	2330      	movs	r3, #48	@ 0x30
 80025b2:	2200      	movs	r2, #0
 80025b4:	0011      	movs	r1, r2
 80025b6:	0018      	movs	r0, r3
 80025b8:	f000 fafc 	bl	8002bb4 <write_rtc_register>

    return true;
 80025bc:	2301      	movs	r3, #1
}
 80025be:	0018      	movs	r0, r3
 80025c0:	46bd      	mov	sp, r7
 80025c2:	b004      	add	sp, #16
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	46c0      	nop			@ (mov r8, r8)
 80025c8:	08009264 	.word	0x08009264

080025cc <setWDT>:

    return true;
}

bool setWDT(int seconds)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
    bool bResult = false;
 80025d4:	230f      	movs	r3, #15
 80025d6:	18fb      	adds	r3, r7, r3
 80025d8:	2200      	movs	r2, #0
 80025da:	701a      	strb	r2, [r3, #0]
    // printf("setWDT %d\n", seconds);

    if (seconds < 0)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	da02      	bge.n	80025e8 <setWDT+0x1c>
    {
        seconds = watchdogSecs;
 80025e2:	4b2d      	ldr	r3, [pc, #180]	@ (8002698 <setWDT+0xcc>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	607b      	str	r3, [r7, #4]
    }

    if (seconds == 0)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d112      	bne.n	8002614 <setWDT+0x48>
    {
        // Disable WDT
        bResult = write_rtc_register(REG_WDT, 0x00);
 80025ee:	231b      	movs	r3, #27
 80025f0:	2100      	movs	r1, #0
 80025f2:	0018      	movs	r0, r3
 80025f4:	f000 fade 	bl	8002bb4 <write_rtc_register>
 80025f8:	0003      	movs	r3, r0
 80025fa:	001a      	movs	r2, r3
 80025fc:	230f      	movs	r3, #15
 80025fe:	18fb      	adds	r3, r7, r3
 8002600:	1e51      	subs	r1, r2, #1
 8002602:	418a      	sbcs	r2, r1
 8002604:	701a      	strb	r2, [r3, #0]

        watchdogSecs = 0;
 8002606:	4b24      	ldr	r3, [pc, #144]	@ (8002698 <setWDT+0xcc>)
 8002608:	2200      	movs	r2, #0
 800260a:	601a      	str	r2, [r3, #0]
        watchdogUpdatePeriod = 0;
 800260c:	4b23      	ldr	r3, [pc, #140]	@ (800269c <setWDT+0xd0>)
 800260e:	2200      	movs	r2, #0
 8002610:	601a      	str	r2, [r3, #0]
 8002612:	e03a      	b.n	800268a <setWDT+0xbe>
    }
    else
    {
        // Use 1/4 Hz clock
        int fourSecs = seconds / 4;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2b00      	cmp	r3, #0
 8002618:	da00      	bge.n	800261c <setWDT+0x50>
 800261a:	3303      	adds	r3, #3
 800261c:	109b      	asrs	r3, r3, #2
 800261e:	60bb      	str	r3, [r7, #8]
        if (fourSecs < 1)
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	2b00      	cmp	r3, #0
 8002624:	dc01      	bgt.n	800262a <setWDT+0x5e>
        {
            fourSecs = 1;
 8002626:	2301      	movs	r3, #1
 8002628:	60bb      	str	r3, [r7, #8]
        }
        if (fourSecs > 31)
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	2b1f      	cmp	r3, #31
 800262e:	dd01      	ble.n	8002634 <setWDT+0x68>
        {
            fourSecs = 31;
 8002630:	231f      	movs	r3, #31
 8002632:	60bb      	str	r3, [r7, #8]
        }
        bResult = write_rtc_register(REG_WDT, REG_WDT_RESET | (fourSecs << 2) | REG_WDT_WRB_1_4_HZ);
 8002634:	201b      	movs	r0, #27
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	b25a      	sxtb	r2, r3
 800263c:	2380      	movs	r3, #128	@ 0x80
 800263e:	b25b      	sxtb	r3, r3
 8002640:	4313      	orrs	r3, r2
 8002642:	b25a      	sxtb	r2, r3
 8002644:	2303      	movs	r3, #3
 8002646:	b25b      	sxtb	r3, r3
 8002648:	4313      	orrs	r3, r2
 800264a:	b25b      	sxtb	r3, r3
 800264c:	b2db      	uxtb	r3, r3
 800264e:	0019      	movs	r1, r3
 8002650:	f000 fab0 	bl	8002bb4 <write_rtc_register>
 8002654:	0003      	movs	r3, r0
 8002656:	001a      	movs	r2, r3
 8002658:	200f      	movs	r0, #15
 800265a:	183b      	adds	r3, r7, r0
 800265c:	1e51      	subs	r1, r2, #1
 800265e:	418a      	sbcs	r2, r1
 8002660:	701a      	strb	r2, [r3, #0]

        printf("watchdog set fourSecs=%d bResult=%d\n", fourSecs, bResult);
 8002662:	183b      	adds	r3, r7, r0
 8002664:	781a      	ldrb	r2, [r3, #0]
 8002666:	68b9      	ldr	r1, [r7, #8]
 8002668:	4b0d      	ldr	r3, [pc, #52]	@ (80026a0 <setWDT+0xd4>)
 800266a:	0018      	movs	r0, r3
 800266c:	f002 fc7e 	bl	8004f6c <printf_>

        watchdogSecs = seconds;
 8002670:	4b09      	ldr	r3, [pc, #36]	@ (8002698 <setWDT+0xcc>)
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	601a      	str	r2, [r3, #0]

        // Update watchdog half way through period
        watchdogUpdatePeriod = (fourSecs * 2000);
 8002676:	68ba      	ldr	r2, [r7, #8]
 8002678:	0013      	movs	r3, r2
 800267a:	015b      	lsls	r3, r3, #5
 800267c:	1a9b      	subs	r3, r3, r2
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	189b      	adds	r3, r3, r2
 8002682:	011b      	lsls	r3, r3, #4
 8002684:	001a      	movs	r2, r3
 8002686:	4b05      	ldr	r3, [pc, #20]	@ (800269c <setWDT+0xd0>)
 8002688:	601a      	str	r2, [r3, #0]
    }

    return bResult;
 800268a:	230f      	movs	r3, #15
 800268c:	18fb      	adds	r3, r7, r3
 800268e:	781b      	ldrb	r3, [r3, #0]
}
 8002690:	0018      	movs	r0, r3
 8002692:	46bd      	mov	sp, r7
 8002694:	b004      	add	sp, #16
 8002696:	bd80      	pop	{r7, pc}
 8002698:	2000002c 	.word	0x2000002c
 800269c:	20000030 	.word	0x20000030
 80026a0:	080092c4 	.word	0x080092c4

080026a4 <deepPowerDown>:

    return true;
}

bool deepPowerDown(int seconds)
{
 80026a4:	b5b0      	push	{r4, r5, r7, lr}
 80026a6:	b086      	sub	sp, #24
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
    const char *errorMsg = "failure in deepPowerDown %d\n";
 80026ac:	4b6f      	ldr	r3, [pc, #444]	@ (800286c <deepPowerDown+0x1c8>)
 80026ae:	617b      	str	r3, [r7, #20]
    bool bResult;

    printf("deepPowerDown %d\n", seconds);
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	4b6f      	ldr	r3, [pc, #444]	@ (8002870 <deepPowerDown+0x1cc>)
 80026b4:	0011      	movs	r1, r2
 80026b6:	0018      	movs	r0, r3
 80026b8:	f002 fc58 	bl	8004f6c <printf_>

    // Disable watchdog
    bResult = setWDT(0);
 80026bc:	2513      	movs	r5, #19
 80026be:	197c      	adds	r4, r7, r5
 80026c0:	2000      	movs	r0, #0
 80026c2:	f7ff ff83 	bl	80025cc <setWDT>
 80026c6:	0003      	movs	r3, r0
 80026c8:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 80026ca:	197b      	adds	r3, r7, r5
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	2201      	movs	r2, #1
 80026d0:	4053      	eors	r3, r2
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d009      	beq.n	80026ec <deepPowerDown+0x48>
    {
        printf(errorMsg, __LINE__);
 80026d8:	2346      	movs	r3, #70	@ 0x46
 80026da:	33ff      	adds	r3, #255	@ 0xff
 80026dc:	001a      	movs	r2, r3
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	0011      	movs	r1, r2
 80026e2:	0018      	movs	r0, r3
 80026e4:	f002 fc42 	bl	8004f6c <printf_>
        return false;
 80026e8:	2300      	movs	r3, #0
 80026ea:	e0ba      	b.n	8002862 <deepPowerDown+0x1be>
    }

    bResult = setCountdownTimer(seconds, false);
 80026ec:	2513      	movs	r5, #19
 80026ee:	197c      	adds	r4, r7, r5
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2100      	movs	r1, #0
 80026f4:	0018      	movs	r0, r3
 80026f6:	f000 f8c1 	bl	800287c <setCountdownTimer>
 80026fa:	0003      	movs	r3, r0
 80026fc:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 80026fe:	197b      	adds	r3, r7, r5
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	2201      	movs	r2, #1
 8002704:	4053      	eors	r3, r2
 8002706:	b2db      	uxtb	r3, r3
 8002708:	2b00      	cmp	r3, #0
 800270a:	d008      	beq.n	800271e <deepPowerDown+0x7a>
    {
        printf(errorMsg, __LINE__);
 800270c:	23a6      	movs	r3, #166	@ 0xa6
 800270e:	005a      	lsls	r2, r3, #1
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	0011      	movs	r1, r2
 8002714:	0018      	movs	r0, r3
 8002716:	f002 fc29 	bl	8004f6c <printf_>
        return false;
 800271a:	2300      	movs	r3, #0
 800271c:	e0a1      	b.n	8002862 <deepPowerDown+0x1be>
    }

    // Make sure STOP (stop clocking system is 0, otherwise sleep mode cannot be entered)
    // PWR2 = 1 (low resistance power switch)
    // (also would probably work with PWR2 = 0, as nIRQ2 should be high-true for sleep mode)
    bResult = maskRegister(REG_CTRL_1, (uint8_t) ~(REG_CTRL_1_STOP | REG_CTRL_1_RSP), REG_CTRL_1_PWR2, 0);
 800271e:	2010      	movs	r0, #16
 8002720:	2280      	movs	r2, #128	@ 0x80
 8002722:	2308      	movs	r3, #8
 8002724:	4313      	orrs	r3, r2
 8002726:	b2db      	uxtb	r3, r3
 8002728:	43db      	mvns	r3, r3
 800272a:	b2d9      	uxtb	r1, r3
 800272c:	2202      	movs	r2, #2
 800272e:	2513      	movs	r5, #19
 8002730:	197c      	adds	r4, r7, r5
 8002732:	2300      	movs	r3, #0
 8002734:	f000 f95c 	bl	80029f0 <maskRegister>
 8002738:	0003      	movs	r3, r0
 800273a:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 800273c:	197b      	adds	r3, r7, r5
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	2201      	movs	r2, #1
 8002742:	4053      	eors	r3, r2
 8002744:	b2db      	uxtb	r3, r3
 8002746:	2b00      	cmp	r3, #0
 8002748:	d008      	beq.n	800275c <deepPowerDown+0xb8>
    {
        printf(errorMsg, __LINE__);
 800274a:	23ab      	movs	r3, #171	@ 0xab
 800274c:	005a      	lsls	r2, r3, #1
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	0011      	movs	r1, r2
 8002752:	0018      	movs	r0, r3
 8002754:	f002 fc0a 	bl	8004f6c <printf_>
        return false;
 8002758:	2300      	movs	r3, #0
 800275a:	e082      	b.n	8002862 <deepPowerDown+0x1be>
    }

    // Disable the I/O interface in sleep
    bResult = setRegisterBit(REG_OSC_CTRL, REG_OSC_CTRL_PWGT, 0);
 800275c:	231c      	movs	r3, #28
 800275e:	2104      	movs	r1, #4
 8002760:	2513      	movs	r5, #19
 8002762:	197c      	adds	r4, r7, r5
 8002764:	2200      	movs	r2, #0
 8002766:	0018      	movs	r0, r3
 8002768:	f000 f982 	bl	8002a70 <setRegisterBit>
 800276c:	0003      	movs	r3, r0
 800276e:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 8002770:	197b      	adds	r3, r7, r5
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	2201      	movs	r2, #1
 8002776:	4053      	eors	r3, r2
 8002778:	b2db      	uxtb	r3, r3
 800277a:	2b00      	cmp	r3, #0
 800277c:	d008      	beq.n	8002790 <deepPowerDown+0xec>
    {
        printf(errorMsg, __LINE__);
 800277e:	23af      	movs	r3, #175	@ 0xaf
 8002780:	005a      	lsls	r2, r3, #1
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	0011      	movs	r1, r2
 8002786:	0018      	movs	r0, r3
 8002788:	f002 fbf0 	bl	8004f6c <printf_>
        return false;
 800278c:	2300      	movs	r3, #0
 800278e:	e068      	b.n	8002862 <deepPowerDown+0x1be>
    }

    // OUT2S = 6 to enable sleep mode
    bResult = maskRegister(REG_CTRL_2, (uint8_t)~REG_CTRL_2_OUT2S_MASK, REG_CTRL_2_OUT2S_SLEEP, 0);
 8002790:	2011      	movs	r0, #17
 8002792:	231c      	movs	r3, #28
 8002794:	43db      	mvns	r3, r3
 8002796:	b2d9      	uxtb	r1, r3
 8002798:	2218      	movs	r2, #24
 800279a:	2513      	movs	r5, #19
 800279c:	197c      	adds	r4, r7, r5
 800279e:	2300      	movs	r3, #0
 80027a0:	f000 f926 	bl	80029f0 <maskRegister>
 80027a4:	0003      	movs	r3, r0
 80027a6:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 80027a8:	197b      	adds	r3, r7, r5
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	2201      	movs	r2, #1
 80027ae:	4053      	eors	r3, r2
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d008      	beq.n	80027c8 <deepPowerDown+0x124>
    {
        printf(errorMsg, __LINE__);
 80027b6:	23b3      	movs	r3, #179	@ 0xb3
 80027b8:	005a      	lsls	r2, r3, #1
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	0011      	movs	r1, r2
 80027be:	0018      	movs	r0, r3
 80027c0:	f002 fbd4 	bl	8004f6c <printf_>
        return false;
 80027c4:	2300      	movs	r3, #0
 80027c6:	e04c      	b.n	8002862 <deepPowerDown+0x1be>
    }
    hex_dump();
 80027c8:	f000 fa30 	bl	8002c2c <hex_dump>
    HAL_Delay(1);
 80027cc:	2001      	movs	r0, #1
 80027ce:	f002 febd 	bl	800554c <HAL_Delay>
    // Enter sleep mode
    bResult = write_rtc_register(REG_SLEEP_CTRL, REG_SLEEP_CTRL_SLP | REG_SLEEP_CTRL_SLRES); // REG_SLEEP_CTRL_SLP | 0x01
 80027d2:	2017      	movs	r0, #23
 80027d4:	2280      	movs	r2, #128	@ 0x80
 80027d6:	2340      	movs	r3, #64	@ 0x40
 80027d8:	4313      	orrs	r3, r2
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	0019      	movs	r1, r3
 80027de:	f000 f9e9 	bl	8002bb4 <write_rtc_register>
 80027e2:	0003      	movs	r3, r0
 80027e4:	001a      	movs	r2, r3
 80027e6:	2013      	movs	r0, #19
 80027e8:	183b      	adds	r3, r7, r0
 80027ea:	1e51      	subs	r1, r2, #1
 80027ec:	418a      	sbcs	r2, r1
 80027ee:	701a      	strb	r2, [r3, #0]
    if (!bResult)
 80027f0:	183b      	adds	r3, r7, r0
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	2201      	movs	r2, #1
 80027f6:	4053      	eors	r3, r2
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d009      	beq.n	8002812 <deepPowerDown+0x16e>
    {
        printf(errorMsg, __LINE__);
 80027fe:	2370      	movs	r3, #112	@ 0x70
 8002800:	33ff      	adds	r3, #255	@ 0xff
 8002802:	001a      	movs	r2, r3
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	0011      	movs	r1, r2
 8002808:	0018      	movs	r0, r3
 800280a:	f002 fbaf 	bl	8004f6c <printf_>
        return false;
 800280e:	2300      	movs	r3, #0
 8002810:	e027      	b.n	8002862 <deepPowerDown+0x1be>
    }
    // bResult = write_rtc_register(REG_TIMER_CTRL, 0xc2); // enable
    // _log.trace("delay in case we didn't power down");
    uint32_t start = HAL_GetTick();
 8002812:	f002 fe91 	bl	8005538 <HAL_GetTick>
 8002816:	0003      	movs	r3, r0
 8002818:	60fb      	str	r3, [r7, #12]
    while ((HAL_GetTick() - start) < (uint32_t)(seconds * 1000))
 800281a:	e00f      	b.n	800283c <deepPowerDown+0x198>
    {
        printf("REG_SLEEP_CTRL=0x%2x\n", read_rtc_register(REG_SLEEP_CTRL));
 800281c:	2317      	movs	r3, #23
 800281e:	0018      	movs	r0, r3
 8002820:	f000 f996 	bl	8002b50 <read_rtc_register>
 8002824:	0003      	movs	r3, r0
 8002826:	001a      	movs	r2, r3
 8002828:	4b12      	ldr	r3, [pc, #72]	@ (8002874 <deepPowerDown+0x1d0>)
 800282a:	0011      	movs	r1, r2
 800282c:	0018      	movs	r0, r3
 800282e:	f002 fb9d 	bl	8004f6c <printf_>
        HAL_Delay(1000);
 8002832:	23fa      	movs	r3, #250	@ 0xfa
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	0018      	movs	r0, r3
 8002838:	f002 fe88 	bl	800554c <HAL_Delay>
    while ((HAL_GetTick() - start) < (uint32_t)(seconds * 1000))
 800283c:	f002 fe7c 	bl	8005538 <HAL_GetTick>
 8002840:	0002      	movs	r2, r0
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	1ad1      	subs	r1, r2, r3
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	0013      	movs	r3, r2
 800284a:	015b      	lsls	r3, r3, #5
 800284c:	1a9b      	subs	r3, r3, r2
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	189b      	adds	r3, r3, r2
 8002852:	00db      	lsls	r3, r3, #3
 8002854:	4299      	cmp	r1, r3
 8002856:	d3e1      	bcc.n	800281c <deepPowerDown+0x178>
    }

    printf("didn't power down\n");
 8002858:	4b07      	ldr	r3, [pc, #28]	@ (8002878 <deepPowerDown+0x1d4>)
 800285a:	0018      	movs	r0, r3
 800285c:	f002 fb86 	bl	8004f6c <printf_>

    return true;
 8002860:	2301      	movs	r3, #1
}
 8002862:	0018      	movs	r0, r3
 8002864:	46bd      	mov	sp, r7
 8002866:	b006      	add	sp, #24
 8002868:	bdb0      	pop	{r4, r5, r7, pc}
 800286a:	46c0      	nop			@ (mov r8, r8)
 800286c:	0800933c 	.word	0x0800933c
 8002870:	0800935c 	.word	0x0800935c
 8002874:	08009370 	.word	0x08009370
 8002878:	08009388 	.word	0x08009388

0800287c <setCountdownTimer>:

bool setCountdownTimer(int value, bool minutes)
{
 800287c:	b5b0      	push	{r4, r5, r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	000a      	movs	r2, r1
 8002886:	1cfb      	adds	r3, r7, #3
 8002888:	701a      	strb	r2, [r3, #0]
    const char *errorMsg = "failure in setCountdownTimer %d\n";
 800288a:	4b58      	ldr	r3, [pc, #352]	@ (80029ec <setCountdownTimer+0x170>)
 800288c:	60fb      	str	r3, [r7, #12]
    bool bResult;

    // Clear any pending interrupts
    bResult = write_rtc_register(REG_STATUS, REG_STATUS_DEFAULT);
 800288e:	230f      	movs	r3, #15
 8002890:	2200      	movs	r2, #0
 8002892:	0011      	movs	r1, r2
 8002894:	0018      	movs	r0, r3
 8002896:	f000 f98d 	bl	8002bb4 <write_rtc_register>
 800289a:	0003      	movs	r3, r0
 800289c:	001a      	movs	r2, r3
 800289e:	200b      	movs	r0, #11
 80028a0:	183b      	adds	r3, r7, r0
 80028a2:	1e51      	subs	r1, r2, #1
 80028a4:	418a      	sbcs	r2, r1
 80028a6:	701a      	strb	r2, [r3, #0]
    if (!bResult)
 80028a8:	183b      	adds	r3, r7, r0
 80028aa:	781b      	ldrb	r3, [r3, #0]
 80028ac:	2201      	movs	r2, #1
 80028ae:	4053      	eors	r3, r2
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d009      	beq.n	80028ca <setCountdownTimer+0x4e>
    {
        printf(errorMsg, __LINE__);
 80028b6:	238a      	movs	r3, #138	@ 0x8a
 80028b8:	33ff      	adds	r3, #255	@ 0xff
 80028ba:	001a      	movs	r2, r3
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	0011      	movs	r1, r2
 80028c0:	0018      	movs	r0, r3
 80028c2:	f002 fb53 	bl	8004f6c <printf_>
        return false;
 80028c6:	2300      	movs	r3, #0
 80028c8:	e08c      	b.n	80029e4 <setCountdownTimer+0x168>
    }

    // Stop countdown timer if already running since it can't be set while running
    bResult = write_rtc_register(REG_TIMER_CTRL, REG_TIMER_CTRL_DEFAULT);
 80028ca:	2318      	movs	r3, #24
 80028cc:	2223      	movs	r2, #35	@ 0x23
 80028ce:	0011      	movs	r1, r2
 80028d0:	0018      	movs	r0, r3
 80028d2:	f000 f96f 	bl	8002bb4 <write_rtc_register>
 80028d6:	0003      	movs	r3, r0
 80028d8:	001a      	movs	r2, r3
 80028da:	200b      	movs	r0, #11
 80028dc:	183b      	adds	r3, r7, r0
 80028de:	1e51      	subs	r1, r2, #1
 80028e0:	418a      	sbcs	r2, r1
 80028e2:	701a      	strb	r2, [r3, #0]
    if (!bResult)
 80028e4:	183b      	adds	r3, r7, r0
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	2201      	movs	r2, #1
 80028ea:	4053      	eors	r3, r2
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d009      	beq.n	8002906 <setCountdownTimer+0x8a>
    {
        printf(errorMsg, __LINE__);
 80028f2:	2392      	movs	r3, #146	@ 0x92
 80028f4:	33ff      	adds	r3, #255	@ 0xff
 80028f6:	001a      	movs	r2, r3
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	0011      	movs	r1, r2
 80028fc:	0018      	movs	r0, r3
 80028fe:	f002 fb35 	bl	8004f6c <printf_>
        return false;
 8002902:	2300      	movs	r3, #0
 8002904:	e06e      	b.n	80029e4 <setCountdownTimer+0x168>
    }

    // Set countdown timer duration
    if (value < 1)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2b00      	cmp	r3, #0
 800290a:	dc01      	bgt.n	8002910 <setCountdownTimer+0x94>
    {
        value = 1;
 800290c:	2301      	movs	r3, #1
 800290e:	607b      	str	r3, [r7, #4]
    }
    if (value > 255)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2bff      	cmp	r3, #255	@ 0xff
 8002914:	dd01      	ble.n	800291a <setCountdownTimer+0x9e>
    {
        value = 255;
 8002916:	23ff      	movs	r3, #255	@ 0xff
 8002918:	607b      	str	r3, [r7, #4]
    }
    bResult = write_rtc_register(REG_TIMER, (uint8_t)value);
 800291a:	2219      	movs	r2, #25
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	b2db      	uxtb	r3, r3
 8002920:	0019      	movs	r1, r3
 8002922:	0010      	movs	r0, r2
 8002924:	f000 f946 	bl	8002bb4 <write_rtc_register>
 8002928:	0003      	movs	r3, r0
 800292a:	001a      	movs	r2, r3
 800292c:	200b      	movs	r0, #11
 800292e:	183b      	adds	r3, r7, r0
 8002930:	1e51      	subs	r1, r2, #1
 8002932:	418a      	sbcs	r2, r1
 8002934:	701a      	strb	r2, [r3, #0]
    if (!bResult)
 8002936:	183b      	adds	r3, r7, r0
 8002938:	781b      	ldrb	r3, [r3, #0]
 800293a:	2201      	movs	r2, #1
 800293c:	4053      	eors	r3, r2
 800293e:	b2db      	uxtb	r3, r3
 8002940:	2b00      	cmp	r3, #0
 8002942:	d009      	beq.n	8002958 <setCountdownTimer+0xdc>
    {
        printf(errorMsg, __LINE__);
 8002944:	23a2      	movs	r3, #162	@ 0xa2
 8002946:	33ff      	adds	r3, #255	@ 0xff
 8002948:	001a      	movs	r2, r3
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	0011      	movs	r1, r2
 800294e:	0018      	movs	r0, r3
 8002950:	f002 fb0c 	bl	8004f6c <printf_>
        return false;
 8002954:	2300      	movs	r3, #0
 8002956:	e045      	b.n	80029e4 <setCountdownTimer+0x168>
    }

    // Enable countdown timer interrupt (TIE = 1) in IntMask
    bResult = setRegisterBit(REG_INT_MASK, REG_INT_MASK_TIE, 0);
 8002958:	2312      	movs	r3, #18
 800295a:	2108      	movs	r1, #8
 800295c:	250b      	movs	r5, #11
 800295e:	197c      	adds	r4, r7, r5
 8002960:	2200      	movs	r2, #0
 8002962:	0018      	movs	r0, r3
 8002964:	f000 f884 	bl	8002a70 <setRegisterBit>
 8002968:	0003      	movs	r3, r0
 800296a:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 800296c:	197b      	adds	r3, r7, r5
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	2201      	movs	r2, #1
 8002972:	4053      	eors	r3, r2
 8002974:	b2db      	uxtb	r3, r3
 8002976:	2b00      	cmp	r3, #0
 8002978:	d009      	beq.n	800298e <setCountdownTimer+0x112>
    {
        printf(errorMsg, __LINE__);
 800297a:	23aa      	movs	r3, #170	@ 0xaa
 800297c:	33ff      	adds	r3, #255	@ 0xff
 800297e:	001a      	movs	r2, r3
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	0011      	movs	r1, r2
 8002984:	0018      	movs	r0, r3
 8002986:	f002 faf1 	bl	8004f6c <printf_>
        return false;
 800298a:	2300      	movs	r3, #0
 800298c:	e02a      	b.n	80029e4 <setCountdownTimer+0x168>
    }

    // Set the TFS frequency to 1/60 Hz for minutes or 1 Hz for seconds
    uint8_t tfs = (minutes ? REG_TIMER_CTRL_TFS_1_60 : REG_TIMER_CTRL_TFS_1);
 800298e:	1cfb      	adds	r3, r7, #3
 8002990:	781b      	ldrb	r3, [r3, #0]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d001      	beq.n	800299a <setCountdownTimer+0x11e>
 8002996:	2203      	movs	r2, #3
 8002998:	e000      	b.n	800299c <setCountdownTimer+0x120>
 800299a:	2202      	movs	r2, #2
 800299c:	210a      	movs	r1, #10
 800299e:	187b      	adds	r3, r7, r1
 80029a0:	701a      	strb	r2, [r3, #0]

    // Enable countdown timer (TE = 1) in countdown timer control register
    bResult = write_rtc_register(REG_TIMER_CTRL, REG_TIMER_CTRL_TE | tfs);
 80029a2:	2018      	movs	r0, #24
 80029a4:	2280      	movs	r2, #128	@ 0x80
 80029a6:	187b      	adds	r3, r7, r1
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	4313      	orrs	r3, r2
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	0019      	movs	r1, r3
 80029b0:	f000 f900 	bl	8002bb4 <write_rtc_register>
 80029b4:	0003      	movs	r3, r0
 80029b6:	001a      	movs	r2, r3
 80029b8:	200b      	movs	r0, #11
 80029ba:	183b      	adds	r3, r7, r0
 80029bc:	1e51      	subs	r1, r2, #1
 80029be:	418a      	sbcs	r2, r1
 80029c0:	701a      	strb	r2, [r3, #0]
    // bResult = write_rtc_register(REG_TIMER_CTRL, 0x42); // 0xc2

    if (!bResult)
 80029c2:	183b      	adds	r3, r7, r0
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	2201      	movs	r2, #1
 80029c8:	4053      	eors	r3, r2
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d008      	beq.n	80029e2 <setCountdownTimer+0x166>
    {
        printf(errorMsg, __LINE__);
 80029d0:	23db      	movs	r3, #219	@ 0xdb
 80029d2:	005a      	lsls	r2, r3, #1
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	0011      	movs	r1, r2
 80029d8:	0018      	movs	r0, r3
 80029da:	f002 fac7 	bl	8004f6c <printf_>
        return false;
 80029de:	2300      	movs	r3, #0
 80029e0:	e000      	b.n	80029e4 <setCountdownTimer+0x168>
    }

    return true;
 80029e2:	2301      	movs	r3, #1
}
 80029e4:	0018      	movs	r0, r3
 80029e6:	46bd      	mov	sp, r7
 80029e8:	b004      	add	sp, #16
 80029ea:	bdb0      	pop	{r4, r5, r7, pc}
 80029ec:	0800939c 	.word	0x0800939c

080029f0 <maskRegister>:

bool maskRegister(uint8_t regAddr, uint8_t andValue, uint8_t orValue, bool lock)
{
 80029f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029f2:	b085      	sub	sp, #20
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	0005      	movs	r5, r0
 80029f8:	000c      	movs	r4, r1
 80029fa:	0010      	movs	r0, r2
 80029fc:	0019      	movs	r1, r3
 80029fe:	1dfb      	adds	r3, r7, #7
 8002a00:	1c2a      	adds	r2, r5, #0
 8002a02:	701a      	strb	r2, [r3, #0]
 8002a04:	1dbb      	adds	r3, r7, #6
 8002a06:	1c22      	adds	r2, r4, #0
 8002a08:	701a      	strb	r2, [r3, #0]
 8002a0a:	1d7b      	adds	r3, r7, #5
 8002a0c:	1c02      	adds	r2, r0, #0
 8002a0e:	701a      	strb	r2, [r3, #0]
 8002a10:	1d3b      	adds	r3, r7, #4
 8002a12:	1c0a      	adds	r2, r1, #0
 8002a14:	701a      	strb	r2, [r3, #0]
    bool bResult = false;
 8002a16:	250f      	movs	r5, #15
 8002a18:	197b      	adds	r3, r7, r5
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	701a      	strb	r2, [r3, #0]

    uint8_t value;

    value = read_rtc_register(regAddr);
 8002a1e:	260e      	movs	r6, #14
 8002a20:	19bc      	adds	r4, r7, r6
 8002a22:	1dfb      	adds	r3, r7, #7
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	0018      	movs	r0, r3
 8002a28:	f000 f892 	bl	8002b50 <read_rtc_register>
 8002a2c:	0003      	movs	r3, r0
 8002a2e:	7023      	strb	r3, [r4, #0]

    uint8_t newValue = (value & andValue) | orValue;
 8002a30:	19bb      	adds	r3, r7, r6
 8002a32:	1dba      	adds	r2, r7, #6
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	7812      	ldrb	r2, [r2, #0]
 8002a38:	4013      	ands	r3, r2
 8002a3a:	b2d9      	uxtb	r1, r3
 8002a3c:	200d      	movs	r0, #13
 8002a3e:	183b      	adds	r3, r7, r0
 8002a40:	1d7a      	adds	r2, r7, #5
 8002a42:	7812      	ldrb	r2, [r2, #0]
 8002a44:	430a      	orrs	r2, r1
 8002a46:	701a      	strb	r2, [r3, #0]

    bResult = write_rtc_register(regAddr, newValue);
 8002a48:	183b      	adds	r3, r7, r0
 8002a4a:	781a      	ldrb	r2, [r3, #0]
 8002a4c:	1dfb      	adds	r3, r7, #7
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	0011      	movs	r1, r2
 8002a52:	0018      	movs	r0, r3
 8002a54:	f000 f8ae 	bl	8002bb4 <write_rtc_register>
 8002a58:	0003      	movs	r3, r0
 8002a5a:	001a      	movs	r2, r3
 8002a5c:	197b      	adds	r3, r7, r5
 8002a5e:	1e51      	subs	r1, r2, #1
 8002a60:	418a      	sbcs	r2, r1
 8002a62:	701a      	strb	r2, [r3, #0]

    return bResult;
 8002a64:	197b      	adds	r3, r7, r5
 8002a66:	781b      	ldrb	r3, [r3, #0]
}
 8002a68:	0018      	movs	r0, r3
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	b005      	add	sp, #20
 8002a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002a70 <setRegisterBit>:
{
    return maskRegister(regAddr, ~bitMask, 0x00, lock);
}

bool setRegisterBit(uint8_t regAddr, uint8_t bitMask, bool lock)
{
 8002a70:	b590      	push	{r4, r7, lr}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	0004      	movs	r4, r0
 8002a78:	0008      	movs	r0, r1
 8002a7a:	0011      	movs	r1, r2
 8002a7c:	1dfb      	adds	r3, r7, #7
 8002a7e:	1c22      	adds	r2, r4, #0
 8002a80:	701a      	strb	r2, [r3, #0]
 8002a82:	1dbb      	adds	r3, r7, #6
 8002a84:	1c02      	adds	r2, r0, #0
 8002a86:	701a      	strb	r2, [r3, #0]
 8002a88:	1d7b      	adds	r3, r7, #5
 8002a8a:	1c0a      	adds	r2, r1, #0
 8002a8c:	701a      	strb	r2, [r3, #0]
    return maskRegister(regAddr, 0xff, bitMask, lock);
 8002a8e:	1d7b      	adds	r3, r7, #5
 8002a90:	7819      	ldrb	r1, [r3, #0]
 8002a92:	1dbb      	adds	r3, r7, #6
 8002a94:	781a      	ldrb	r2, [r3, #0]
 8002a96:	1dfb      	adds	r3, r7, #7
 8002a98:	7818      	ldrb	r0, [r3, #0]
 8002a9a:	000b      	movs	r3, r1
 8002a9c:	21ff      	movs	r1, #255	@ 0xff
 8002a9e:	f7ff ffa7 	bl	80029f0 <maskRegister>
 8002aa2:	0003      	movs	r3, r0
}
 8002aa4:	0018      	movs	r0, r3
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	b003      	add	sp, #12
 8002aaa:	bd90      	pop	{r4, r7, pc}

08002aac <SPI1_SendByte>:
{
    return wakeReason;
};

inline static uint8_t SPI1_SendByte(uint8_t data)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	0002      	movs	r2, r0
 8002ab4:	1dfb      	adds	r3, r7, #7
 8002ab6:	701a      	strb	r2, [r3, #0]
    uint32_t start_time = HAL_GetTick();
 8002ab8:	f002 fd3e 	bl	8005538 <HAL_GetTick>
 8002abc:	0003      	movs	r3, r0
 8002abe:	60fb      	str	r3, [r7, #12]
    while (LL_SPI_IsActiveFlag_TXE(SPI1) == RESET)
 8002ac0:	e00e      	b.n	8002ae0 <SPI1_SendByte+0x34>
    {
        if ((HAL_GetTick() - start_time) > 1000)
 8002ac2:	f002 fd39 	bl	8005538 <HAL_GetTick>
 8002ac6:	0002      	movs	r2, r0
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	1ad2      	subs	r2, r2, r3
 8002acc:	23fa      	movs	r3, #250	@ 0xfa
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d905      	bls.n	8002ae0 <SPI1_SendByte+0x34>
        {
            print_error(__func__, __LINE__);
 8002ad4:	4a1a      	ldr	r2, [pc, #104]	@ (8002b40 <SPI1_SendByte+0x94>)
 8002ad6:	4b1b      	ldr	r3, [pc, #108]	@ (8002b44 <SPI1_SendByte+0x98>)
 8002ad8:	0011      	movs	r1, r2
 8002ada:	0018      	movs	r0, r3
 8002adc:	f000 fe2e 	bl	800373c <print_error>
    while (LL_SPI_IsActiveFlag_TXE(SPI1) == RESET)
 8002ae0:	4b19      	ldr	r3, [pc, #100]	@ (8002b48 <SPI1_SendByte+0x9c>)
 8002ae2:	0018      	movs	r0, r3
 8002ae4:	f7ff fca3 	bl	800242e <LL_SPI_IsActiveFlag_TXE>
 8002ae8:	1e03      	subs	r3, r0, #0
 8002aea:	d0ea      	beq.n	8002ac2 <SPI1_SendByte+0x16>
        }
    }

    LL_SPI_TransmitData8(SPI1, data);
 8002aec:	1dfb      	adds	r3, r7, #7
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	4a15      	ldr	r2, [pc, #84]	@ (8002b48 <SPI1_SendByte+0x9c>)
 8002af2:	0019      	movs	r1, r3
 8002af4:	0010      	movs	r0, r2
 8002af6:	f7ff fcb7 	bl	8002468 <LL_SPI_TransmitData8>

    start_time = HAL_GetTick();
 8002afa:	f002 fd1d 	bl	8005538 <HAL_GetTick>
 8002afe:	0003      	movs	r3, r0
 8002b00:	60fb      	str	r3, [r7, #12]
    while (LL_SPI_IsActiveFlag_RXNE(SPI1) == RESET)
 8002b02:	e00e      	b.n	8002b22 <SPI1_SendByte+0x76>
    {
        if ((HAL_GetTick() - start_time) > 1000)
 8002b04:	f002 fd18 	bl	8005538 <HAL_GetTick>
 8002b08:	0002      	movs	r2, r0
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	1ad2      	subs	r2, r2, r3
 8002b0e:	23fa      	movs	r3, #250	@ 0xfa
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d905      	bls.n	8002b22 <SPI1_SendByte+0x76>
        {
            print_error(__func__, __LINE__);
 8002b16:	4a0d      	ldr	r2, [pc, #52]	@ (8002b4c <SPI1_SendByte+0xa0>)
 8002b18:	4b0a      	ldr	r3, [pc, #40]	@ (8002b44 <SPI1_SendByte+0x98>)
 8002b1a:	0011      	movs	r1, r2
 8002b1c:	0018      	movs	r0, r3
 8002b1e:	f000 fe0d 	bl	800373c <print_error>
    while (LL_SPI_IsActiveFlag_RXNE(SPI1) == RESET)
 8002b22:	4b09      	ldr	r3, [pc, #36]	@ (8002b48 <SPI1_SendByte+0x9c>)
 8002b24:	0018      	movs	r0, r3
 8002b26:	f7ff fc71 	bl	800240c <LL_SPI_IsActiveFlag_RXNE>
 8002b2a:	1e03      	subs	r3, r0, #0
 8002b2c:	d0ea      	beq.n	8002b04 <SPI1_SendByte+0x58>
        }
    }

    return LL_SPI_ReceiveData8(SPI1);
 8002b2e:	4b06      	ldr	r3, [pc, #24]	@ (8002b48 <SPI1_SendByte+0x9c>)
 8002b30:	0018      	movs	r0, r3
 8002b32:	f7ff fc8d 	bl	8002450 <LL_SPI_ReceiveData8>
 8002b36:	0003      	movs	r3, r0
}
 8002b38:	0018      	movs	r0, r3
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	b004      	add	sp, #16
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	0000027a 	.word	0x0000027a
 8002b44:	08009528 	.word	0x08009528
 8002b48:	40013000 	.word	0x40013000
 8002b4c:	00000285 	.word	0x00000285

08002b50 <read_rtc_register>:

inline static uint8_t read_rtc_register(uint8_t reg_addr)
{
 8002b50:	b5b0      	push	{r4, r5, r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	0002      	movs	r2, r0
 8002b58:	1dfb      	adds	r3, r7, #7
 8002b5a:	701a      	strb	r2, [r3, #0]
    uint8_t val;
    uint32_t primask_bit = utils_enter_critical_section();
 8002b5c:	f000 f8d0 	bl	8002d00 <utils_enter_critical_section>
 8002b60:	0003      	movs	r3, r0
 8002b62:	60fb      	str	r3, [r7, #12]

    // #define AB1815_SPI_READ(offset) (127 & offset)		127 - 0x7F
    // #define AB1815_SPI_WRITE(offset) (128 | offset)  	128 - 0x80
    uint8_t addr = AB1815_SPI_READ(reg_addr);
 8002b64:	200b      	movs	r0, #11
 8002b66:	183b      	adds	r3, r7, r0
 8002b68:	1dfa      	adds	r2, r7, #7
 8002b6a:	7812      	ldrb	r2, [r2, #0]
 8002b6c:	217f      	movs	r1, #127	@ 0x7f
 8002b6e:	400a      	ands	r2, r1
 8002b70:	701a      	strb	r2, [r3, #0]
    RTC_L();
 8002b72:	4b0f      	ldr	r3, [pc, #60]	@ (8002bb0 <read_rtc_register+0x60>)
 8002b74:	2280      	movs	r2, #128	@ 0x80
 8002b76:	05d2      	lsls	r2, r2, #23
 8002b78:	619a      	str	r2, [r3, #24]
    SPI1_SendByte(addr);
 8002b7a:	183b      	adds	r3, r7, r0
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	0018      	movs	r0, r3
 8002b80:	f7ff ff94 	bl	8002aac <SPI1_SendByte>
    val = SPI1_SendByte(0x00); // Send DUMMY to read data
 8002b84:	250a      	movs	r5, #10
 8002b86:	197c      	adds	r4, r7, r5
 8002b88:	2000      	movs	r0, #0
 8002b8a:	f7ff ff8f 	bl	8002aac <SPI1_SendByte>
 8002b8e:	0003      	movs	r3, r0
 8002b90:	7023      	strb	r3, [r4, #0]
    RTC_H();
 8002b92:	4b07      	ldr	r3, [pc, #28]	@ (8002bb0 <read_rtc_register+0x60>)
 8002b94:	2280      	movs	r2, #128	@ 0x80
 8002b96:	01d2      	lsls	r2, r2, #7
 8002b98:	619a      	str	r2, [r3, #24]
    utils_exit_critical_section(primask_bit);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	0018      	movs	r0, r3
 8002b9e:	f000 f8be 	bl	8002d1e <utils_exit_critical_section>

    return val;
 8002ba2:	197b      	adds	r3, r7, r5
 8002ba4:	781b      	ldrb	r3, [r3, #0]
}
 8002ba6:	0018      	movs	r0, r3
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	b004      	add	sp, #16
 8002bac:	bdb0      	pop	{r4, r5, r7, pc}
 8002bae:	46c0      	nop			@ (mov r8, r8)
 8002bb0:	50000400 	.word	0x50000400

08002bb4 <write_rtc_register>:

inline static uint8_t write_rtc_register(uint8_t offset, uint8_t buf)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	0002      	movs	r2, r0
 8002bbc:	1dfb      	adds	r3, r7, #7
 8002bbe:	701a      	strb	r2, [r3, #0]
 8002bc0:	1dbb      	adds	r3, r7, #6
 8002bc2:	1c0a      	adds	r2, r1, #0
 8002bc4:	701a      	strb	r2, [r3, #0]
    // uint8_t address = AB1815_SPI_WRITE(offset);
    uint8_t address = offset | 0x80;
 8002bc6:	230f      	movs	r3, #15
 8002bc8:	18fb      	adds	r3, r7, r3
 8002bca:	1dfa      	adds	r2, r7, #7
 8002bcc:	7812      	ldrb	r2, [r2, #0]
 8002bce:	2180      	movs	r1, #128	@ 0x80
 8002bd0:	4249      	negs	r1, r1
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	701a      	strb	r2, [r3, #0]
    uint32_t primask_bit = utils_enter_critical_section();
 8002bd6:	f000 f893 	bl	8002d00 <utils_enter_critical_section>
 8002bda:	0003      	movs	r3, r0
 8002bdc:	60bb      	str	r3, [r7, #8]

    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8002bde:	4b12      	ldr	r3, [pc, #72]	@ (8002c28 <write_rtc_register+0x74>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2240      	movs	r2, #64	@ 0x40
 8002be4:	4013      	ands	r3, r2
 8002be6:	d105      	bne.n	8002bf4 <write_rtc_register+0x40>
    {
        SPI1->CR1 |= SPI_CR1_SPE;
 8002be8:	4b0f      	ldr	r3, [pc, #60]	@ (8002c28 <write_rtc_register+0x74>)
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	4b0e      	ldr	r3, [pc, #56]	@ (8002c28 <write_rtc_register+0x74>)
 8002bee:	2140      	movs	r1, #64	@ 0x40
 8002bf0:	430a      	orrs	r2, r1
 8002bf2:	601a      	str	r2, [r3, #0]
    }
    spi_select_slave(0);
 8002bf4:	2000      	movs	r0, #0
 8002bf6:	f7ff fc49 	bl	800248c <spi_select_slave>
    SPI1_SendByte(address);
 8002bfa:	230f      	movs	r3, #15
 8002bfc:	18fb      	adds	r3, r7, r3
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	0018      	movs	r0, r3
 8002c02:	f7ff ff53 	bl	8002aac <SPI1_SendByte>
    SPI1_SendByte(buf); // Send Data to write
 8002c06:	1dbb      	adds	r3, r7, #6
 8002c08:	781b      	ldrb	r3, [r3, #0]
 8002c0a:	0018      	movs	r0, r3
 8002c0c:	f7ff ff4e 	bl	8002aac <SPI1_SendByte>

    spi_select_slave(1);
 8002c10:	2001      	movs	r0, #1
 8002c12:	f7ff fc3b 	bl	800248c <spi_select_slave>
    utils_exit_critical_section(primask_bit);
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	0018      	movs	r0, r3
 8002c1a:	f000 f880 	bl	8002d1e <utils_exit_critical_section>
    return 1;
 8002c1e:	2301      	movs	r3, #1
};
 8002c20:	0018      	movs	r0, r3
 8002c22:	46bd      	mov	sp, r7
 8002c24:	b004      	add	sp, #16
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	40013000 	.word	0x40013000

08002c2c <hex_dump>:

void hex_dump(void)
{
 8002c2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c2e:	46ce      	mov	lr, r9
 8002c30:	4647      	mov	r7, r8
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b08b      	sub	sp, #44	@ 0x2c
 8002c36:	af06      	add	r7, sp, #24
    uint8_t buffer[9];
    for (uint8_t pos = 0; pos < 0x3F; pos += 8) // 0x7f
 8002c38:	230f      	movs	r3, #15
 8002c3a:	18fb      	adds	r3, r7, r3
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	701a      	strb	r2, [r3, #0]
 8002c40:	e04e      	b.n	8002ce0 <hex_dump+0xb4>
    {

        uint8_t ii = 0;
 8002c42:	210e      	movs	r1, #14
 8002c44:	187b      	adds	r3, r7, r1
 8002c46:	2200      	movs	r2, #0
 8002c48:	701a      	strb	r2, [r3, #0]
        for (ii = 0; ii < 7; ii++)
 8002c4a:	187b      	adds	r3, r7, r1
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	701a      	strb	r2, [r3, #0]
 8002c50:	e015      	b.n	8002c7e <hex_dump+0x52>
        {
            buffer[ii] = read_rtc_register(pos + ii);
 8002c52:	230f      	movs	r3, #15
 8002c54:	18fa      	adds	r2, r7, r3
 8002c56:	250e      	movs	r5, #14
 8002c58:	197b      	adds	r3, r7, r5
 8002c5a:	7812      	ldrb	r2, [r2, #0]
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	18d3      	adds	r3, r2, r3
 8002c60:	b2da      	uxtb	r2, r3
 8002c62:	197b      	adds	r3, r7, r5
 8002c64:	781c      	ldrb	r4, [r3, #0]
 8002c66:	0010      	movs	r0, r2
 8002c68:	f7ff ff72 	bl	8002b50 <read_rtc_register>
 8002c6c:	0003      	movs	r3, r0
 8002c6e:	001a      	movs	r2, r3
 8002c70:	1d3b      	adds	r3, r7, #4
 8002c72:	551a      	strb	r2, [r3, r4]
        for (ii = 0; ii < 7; ii++)
 8002c74:	197b      	adds	r3, r7, r5
 8002c76:	781a      	ldrb	r2, [r3, #0]
 8002c78:	197b      	adds	r3, r7, r5
 8002c7a:	3201      	adds	r2, #1
 8002c7c:	701a      	strb	r2, [r3, #0]
 8002c7e:	230e      	movs	r3, #14
 8002c80:	18fb      	adds	r3, r7, r3
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	2b06      	cmp	r3, #6
 8002c86:	d9e4      	bls.n	8002c52 <hex_dump+0x26>
        }
        printf("# 0x%02x: 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x\r\n", pos, buffer[0], buffer[1], buffer[2], buffer[3], buffer[4], buffer[5], buffer[6], buffer[7]);
 8002c88:	220f      	movs	r2, #15
 8002c8a:	18bb      	adds	r3, r7, r2
 8002c8c:	7819      	ldrb	r1, [r3, #0]
 8002c8e:	1d3b      	adds	r3, r7, #4
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	4698      	mov	r8, r3
 8002c94:	1d3b      	adds	r3, r7, #4
 8002c96:	785b      	ldrb	r3, [r3, #1]
 8002c98:	4699      	mov	r9, r3
 8002c9a:	1d3b      	adds	r3, r7, #4
 8002c9c:	789b      	ldrb	r3, [r3, #2]
 8002c9e:	001a      	movs	r2, r3
 8002ca0:	1d3b      	adds	r3, r7, #4
 8002ca2:	78db      	ldrb	r3, [r3, #3]
 8002ca4:	001c      	movs	r4, r3
 8002ca6:	1d3b      	adds	r3, r7, #4
 8002ca8:	791b      	ldrb	r3, [r3, #4]
 8002caa:	001d      	movs	r5, r3
 8002cac:	1d3b      	adds	r3, r7, #4
 8002cae:	795b      	ldrb	r3, [r3, #5]
 8002cb0:	001e      	movs	r6, r3
 8002cb2:	1d3b      	adds	r3, r7, #4
 8002cb4:	799b      	ldrb	r3, [r3, #6]
 8002cb6:	469c      	mov	ip, r3
 8002cb8:	1d3b      	adds	r3, r7, #4
 8002cba:	79db      	ldrb	r3, [r3, #7]
 8002cbc:	480f      	ldr	r0, [pc, #60]	@ (8002cfc <hex_dump+0xd0>)
 8002cbe:	9305      	str	r3, [sp, #20]
 8002cc0:	4663      	mov	r3, ip
 8002cc2:	9304      	str	r3, [sp, #16]
 8002cc4:	9603      	str	r6, [sp, #12]
 8002cc6:	9502      	str	r5, [sp, #8]
 8002cc8:	9401      	str	r4, [sp, #4]
 8002cca:	9200      	str	r2, [sp, #0]
 8002ccc:	464b      	mov	r3, r9
 8002cce:	4642      	mov	r2, r8
 8002cd0:	f002 f94c 	bl	8004f6c <printf_>
    for (uint8_t pos = 0; pos < 0x3F; pos += 8) // 0x7f
 8002cd4:	220f      	movs	r2, #15
 8002cd6:	18bb      	adds	r3, r7, r2
 8002cd8:	18ba      	adds	r2, r7, r2
 8002cda:	7812      	ldrb	r2, [r2, #0]
 8002cdc:	3208      	adds	r2, #8
 8002cde:	701a      	strb	r2, [r3, #0]
 8002ce0:	230f      	movs	r3, #15
 8002ce2:	18fb      	adds	r3, r7, r3
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	2b3e      	cmp	r3, #62	@ 0x3e
 8002ce8:	d9ab      	bls.n	8002c42 <hex_dump+0x16>
    }
}
 8002cea:	46c0      	nop			@ (mov r8, r8)
 8002cec:	46c0      	nop			@ (mov r8, r8)
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	b005      	add	sp, #20
 8002cf2:	bcc0      	pop	{r6, r7}
 8002cf4:	46b9      	mov	r9, r7
 8002cf6:	46b0      	mov	r8, r6
 8002cf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cfa:	46c0      	nop			@ (mov r8, r8)
 8002cfc:	080093d8 	.word	0x080093d8

08002d00 <utils_enter_critical_section>:

static inline uint32_t utils_enter_critical_section(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002d06:	f3ef 8310 	mrs	r3, PRIMASK
 8002d0a:	603b      	str	r3, [r7, #0]
  return(result);
 8002d0c:	683b      	ldr	r3, [r7, #0]
    uint32_t primask_bit = __get_PRIMASK();
 8002d0e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8002d10:	b672      	cpsid	i
}
 8002d12:	46c0      	nop			@ (mov r8, r8)
    __disable_irq();
    return primask_bit;
 8002d14:	687b      	ldr	r3, [r7, #4]
}
 8002d16:	0018      	movs	r0, r3
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	b002      	add	sp, #8
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <utils_exit_critical_section>:

static inline void utils_exit_critical_section(uint32_t primask_bit)
{
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b084      	sub	sp, #16
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	f383 8810 	msr	PRIMASK, r3
}
 8002d30:	46c0      	nop			@ (mov r8, r8)
    __set_PRIMASK(primask_bit);
}
 8002d32:	46c0      	nop			@ (mov r8, r8)
 8002d34:	46bd      	mov	sp, r7
 8002d36:	b004      	add	sp, #16
 8002d38:	bd80      	pop	{r7, pc}

08002d3a <read>:
{
    return setWDT(-1);
}

uint8_t read(uint8_t reg)
{
 8002d3a:	b580      	push	{r7, lr}
 8002d3c:	b082      	sub	sp, #8
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	0002      	movs	r2, r0
 8002d42:	1dfb      	adds	r3, r7, #7
 8002d44:	701a      	strb	r2, [r3, #0]
    return read_rtc_register(reg);
 8002d46:	1dfb      	adds	r3, r7, #7
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	0018      	movs	r0, r3
 8002d4c:	f7ff ff00 	bl	8002b50 <read_rtc_register>
 8002d50:	0003      	movs	r3, r0
}
 8002d52:	0018      	movs	r0, r3
 8002d54:	46bd      	mov	sp, r7
 8002d56:	b002      	add	sp, #8
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <write>:

uint8_t write(uint8_t reg, uint8_t value)
{
 8002d5a:	b580      	push	{r7, lr}
 8002d5c:	b082      	sub	sp, #8
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	0002      	movs	r2, r0
 8002d62:	1dfb      	adds	r3, r7, #7
 8002d64:	701a      	strb	r2, [r3, #0]
 8002d66:	1dbb      	adds	r3, r7, #6
 8002d68:	1c0a      	adds	r2, r1, #0
 8002d6a:	701a      	strb	r2, [r3, #0]
    return write_rtc_register(reg, value);
 8002d6c:	1dbb      	adds	r3, r7, #6
 8002d6e:	781a      	ldrb	r2, [r3, #0]
 8002d70:	1dfb      	adds	r3, r7, #7
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	0011      	movs	r1, r2
 8002d76:	0018      	movs	r0, r3
 8002d78:	f7ff ff1c 	bl	8002bb4 <write_rtc_register>
 8002d7c:	0003      	movs	r3, r0
}
 8002d7e:	0018      	movs	r0, r3
 8002d80:	46bd      	mov	sp, r7
 8002d82:	b002      	add	sp, #8
 8002d84:	bd80      	pop	{r7, pc}
	...

08002d88 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	4a05      	ldr	r2, [pc, #20]	@ (8002dac <LL_ADC_EnableInternalRegulator+0x24>)
 8002d96:	4013      	ands	r3, r2
 8002d98:	2280      	movs	r2, #128	@ 0x80
 8002d9a:	0552      	lsls	r2, r2, #21
 8002d9c:	431a      	orrs	r2, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002da2:	46c0      	nop			@ (mov r8, r8)
 8002da4:	46bd      	mov	sp, r7
 8002da6:	b002      	add	sp, #8
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	46c0      	nop			@ (mov r8, r8)
 8002dac:	6fffffe8 	.word	0x6fffffe8

08002db0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	4a04      	ldr	r2, [pc, #16]	@ (8002dd0 <LL_ADC_Enable+0x20>)
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	431a      	orrs	r2, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002dc8:	46c0      	nop			@ (mov r8, r8)
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	b002      	add	sp, #8
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	7fffffe8 	.word	0x7fffffe8

08002dd4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	2201      	movs	r2, #1
 8002de2:	4013      	ands	r3, r2
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d101      	bne.n	8002dec <LL_ADC_IsEnabled+0x18>
 8002de8:	2301      	movs	r3, #1
 8002dea:	e000      	b.n	8002dee <LL_ADC_IsEnabled+0x1a>
 8002dec:	2300      	movs	r3, #0
}
 8002dee:	0018      	movs	r0, r3
 8002df0:	46bd      	mov	sp, r7
 8002df2:	b002      	add	sp, #8
 8002df4:	bd80      	pop	{r7, pc}

08002df6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002df6:	b580      	push	{r7, lr}
 8002df8:	b082      	sub	sp, #8
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	2202      	movs	r2, #2
 8002e04:	4013      	ands	r3, r2
 8002e06:	2b02      	cmp	r3, #2
 8002e08:	d101      	bne.n	8002e0e <LL_ADC_IsDisableOngoing+0x18>
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e000      	b.n	8002e10 <LL_ADC_IsDisableOngoing+0x1a>
 8002e0e:	2300      	movs	r3, #0
}
 8002e10:	0018      	movs	r0, r3
 8002e12:	46bd      	mov	sp, r7
 8002e14:	b002      	add	sp, #8
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <LL_ADC_StartCalibration>:
  * @rmtoll CR       ADCAL          LL_ADC_StartCalibration
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b082      	sub	sp, #8
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	4a05      	ldr	r2, [pc, #20]	@ (8002e3c <LL_ADC_StartCalibration+0x24>)
 8002e26:	4013      	ands	r3, r2
 8002e28:	2280      	movs	r2, #128	@ 0x80
 8002e2a:	0612      	lsls	r2, r2, #24
 8002e2c:	431a      	orrs	r2, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL);
}
 8002e32:	46c0      	nop			@ (mov r8, r8)
 8002e34:	46bd      	mov	sp, r7
 8002e36:	b002      	add	sp, #8
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	46c0      	nop			@ (mov r8, r8)
 8002e3c:	7fffffe8 	.word	0x7fffffe8

08002e40 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(const ADC_TypeDef *ADCx)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	0fdb      	lsrs	r3, r3, #31
 8002e4e:	07da      	lsls	r2, r3, #31
 8002e50:	2380      	movs	r3, #128	@ 0x80
 8002e52:	061b      	lsls	r3, r3, #24
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d101      	bne.n	8002e5c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e000      	b.n	8002e5e <LL_ADC_IsCalibrationOnGoing+0x1e>
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	0018      	movs	r0, r3
 8002e60:	46bd      	mov	sp, r7
 8002e62:	b002      	add	sp, #8
 8002e64:	bd80      	pop	{r7, pc}
	...

08002e68 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b082      	sub	sp, #8
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	4a04      	ldr	r2, [pc, #16]	@ (8002e88 <LL_ADC_REG_StartConversion+0x20>)
 8002e76:	4013      	ands	r3, r2
 8002e78:	2204      	movs	r2, #4
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002e80:	46c0      	nop			@ (mov r8, r8)
 8002e82:	46bd      	mov	sp, r7
 8002e84:	b002      	add	sp, #8
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	7fffffe8 	.word	0x7fffffe8

08002e8c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	2204      	movs	r2, #4
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	2b04      	cmp	r3, #4
 8002e9e:	d101      	bne.n	8002ea4 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e000      	b.n	8002ea6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002ea4:	2300      	movs	r3, #0
}
 8002ea6:	0018      	movs	r0, r3
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	b002      	add	sp, #8
 8002eac:	bd80      	pop	{r7, pc}

08002eae <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       DATA           LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(const ADC_TypeDef *ADCx)
{
 8002eae:	b580      	push	{r7, lr}
 8002eb0:	b082      	sub	sp, #8
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA) & 0x00000FFFUL);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	051b      	lsls	r3, r3, #20
 8002ebe:	0d1b      	lsrs	r3, r3, #20
 8002ec0:	b29b      	uxth	r3, r3
}
 8002ec2:	0018      	movs	r0, r3
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	b002      	add	sp, #8
 8002ec8:	bd80      	pop	{r7, pc}

08002eca <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(const ADC_TypeDef *ADCx)
{
 8002eca:	b580      	push	{r7, lr}
 8002ecc:	b082      	sub	sp, #8
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	4013      	ands	r3, r2
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d101      	bne.n	8002ee2 <LL_ADC_IsActiveFlag_ADRDY+0x18>
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e000      	b.n	8002ee4 <LL_ADC_IsActiveFlag_ADRDY+0x1a>
 8002ee2:	2300      	movs	r3, #0
}
 8002ee4:	0018      	movs	r0, r3
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	b002      	add	sp, #8
 8002eea:	bd80      	pop	{r7, pc}

08002eec <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(const ADC_TypeDef *ADCx)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2204      	movs	r2, #4
 8002efa:	4013      	ands	r3, r2
 8002efc:	2b04      	cmp	r3, #4
 8002efe:	d101      	bne.n	8002f04 <LL_ADC_IsActiveFlag_EOC+0x18>
 8002f00:	2301      	movs	r3, #1
 8002f02:	e000      	b.n	8002f06 <LL_ADC_IsActiveFlag_EOC+0x1a>
 8002f04:	2300      	movs	r3, #0
}
 8002f06:	0018      	movs	r0, r3
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	b002      	add	sp, #8
 8002f0c:	bd80      	pop	{r7, pc}

08002f0e <LL_ADC_ClearFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b082      	sub	sp, #8
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2204      	movs	r2, #4
 8002f1a:	601a      	str	r2, [r3, #0]
}
 8002f1c:	46c0      	nop			@ (mov r8, r8)
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	b002      	add	sp, #8
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002f2a:	1d3b      	adds	r3, r7, #4
 8002f2c:	0018      	movs	r0, r3
 8002f2e:	230c      	movs	r3, #12
 8002f30:	001a      	movs	r2, r3
 8002f32:	2100      	movs	r1, #0
 8002f34:	f006 f93c 	bl	80091b0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
   */
  hadc1.Instance = ADC1;
 8002f38:	4b32      	ldr	r3, [pc, #200]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002f3a:	4a33      	ldr	r2, [pc, #204]	@ (8003008 <MX_ADC1_Init+0xe4>)
 8002f3c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8002f3e:	4b31      	ldr	r3, [pc, #196]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002f40:	22c0      	movs	r2, #192	@ 0xc0
 8002f42:	0612      	lsls	r2, r2, #24
 8002f44:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002f46:	4b2f      	ldr	r3, [pc, #188]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f4c:	4b2d      	ldr	r3, [pc, #180]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002f52:	4b2c      	ldr	r3, [pc, #176]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002f58:	4b2a      	ldr	r3, [pc, #168]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002f5a:	2204      	movs	r2, #4
 8002f5c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002f5e:	4b29      	ldr	r3, [pc, #164]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8002f64:	4b27      	ldr	r3, [pc, #156]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002f6a:	4b26      	ldr	r3, [pc, #152]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8002f70:	4b24      	ldr	r3, [pc, #144]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002f72:	2201      	movs	r2, #1
 8002f74:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002f76:	4b23      	ldr	r3, [pc, #140]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002f78:	2220      	movs	r2, #32
 8002f7a:	2100      	movs	r1, #0
 8002f7c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002f7e:	4b21      	ldr	r3, [pc, #132]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002f84:	4b1f      	ldr	r3, [pc, #124]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002f8a:	4b1e      	ldr	r3, [pc, #120]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002f8c:	222c      	movs	r2, #44	@ 0x2c
 8002f8e:	2100      	movs	r1, #0
 8002f90:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002f92:	4b1c      	ldr	r3, [pc, #112]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_19CYCLES_5;
 8002f98:	4b1a      	ldr	r3, [pc, #104]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002f9a:	2204      	movs	r2, #4
 8002f9c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_79CYCLES_5;
 8002f9e:	4b19      	ldr	r3, [pc, #100]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002fa0:	2206      	movs	r2, #6
 8002fa2:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = ENABLE;
 8002fa4:	4b17      	ldr	r3, [pc, #92]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002fa6:	223c      	movs	r2, #60	@ 0x3c
 8002fa8:	2101      	movs	r1, #1
 8002faa:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_8;
 8002fac:	4b15      	ldr	r3, [pc, #84]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002fae:	2208      	movs	r2, #8
 8002fb0:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_3;
 8002fb2:	4b14      	ldr	r3, [pc, #80]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002fb4:	2260      	movs	r2, #96	@ 0x60
 8002fb6:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8002fb8:	4b12      	ldr	r3, [pc, #72]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8002fbe:	4b11      	ldr	r3, [pc, #68]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002fc4:	4b0f      	ldr	r3, [pc, #60]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002fc6:	0018      	movs	r0, r3
 8002fc8:	f002 fbe0 	bl	800578c <HAL_ADC_Init>
 8002fcc:	1e03      	subs	r3, r0, #0
 8002fce:	d001      	beq.n	8002fd4 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8002fd0:	f000 fbd3 	bl	800377a <Error_Handler>
  }

  /** Configure Regular Channel
   */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8002fd4:	1d3b      	adds	r3, r7, #4
 8002fd6:	4a0d      	ldr	r2, [pc, #52]	@ (800300c <MX_ADC1_Init+0xe8>)
 8002fd8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002fda:	1d3b      	adds	r3, r7, #4
 8002fdc:	2200      	movs	r2, #0
 8002fde:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8002fe0:	1d3b      	adds	r3, r7, #4
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fe6:	1d3a      	adds	r2, r7, #4
 8002fe8:	4b06      	ldr	r3, [pc, #24]	@ (8003004 <MX_ADC1_Init+0xe0>)
 8002fea:	0011      	movs	r1, r2
 8002fec:	0018      	movs	r0, r3
 8002fee:	f002 fd75 	bl	8005adc <HAL_ADC_ConfigChannel>
 8002ff2:	1e03      	subs	r3, r0, #0
 8002ff4:	d001      	beq.n	8002ffa <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 8002ff6:	f000 fbc0 	bl	800377a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8002ffa:	46c0      	nop			@ (mov r8, r8)
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	b004      	add	sp, #16
 8003000:	bd80      	pop	{r7, pc}
 8003002:	46c0      	nop			@ (mov r8, r8)
 8003004:	20000038 	.word	0x20000038
 8003008:	40012400 	.word	0x40012400
 800300c:	b4002000 	.word	0xb4002000

08003010 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef *adcHandle)
{
 8003010:	b590      	push	{r4, r7, lr}
 8003012:	b095      	sub	sp, #84	@ 0x54
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003018:	240c      	movs	r4, #12
 800301a:	193b      	adds	r3, r7, r4
 800301c:	0018      	movs	r0, r3
 800301e:	2344      	movs	r3, #68	@ 0x44
 8003020:	001a      	movs	r2, r3
 8003022:	2100      	movs	r1, #0
 8003024:	f006 f8c4 	bl	80091b0 <memset>
  if (adcHandle->Instance == ADC1)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a11      	ldr	r2, [pc, #68]	@ (8003074 <HAL_ADC_MspInit+0x64>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d11c      	bne.n	800306c <HAL_ADC_MspInit+0x5c>

    /* USER CODE END ADC1_MspInit 0 */

    /** Initializes the peripherals clocks
     */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003032:	193b      	adds	r3, r7, r4
 8003034:	2280      	movs	r2, #128	@ 0x80
 8003036:	01d2      	lsls	r2, r2, #7
 8003038:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 800303a:	193b      	adds	r3, r7, r4
 800303c:	2200      	movs	r2, #0
 800303e:	63da      	str	r2, [r3, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003040:	193b      	adds	r3, r7, r4
 8003042:	0018      	movs	r0, r3
 8003044:	f004 f8e6 	bl	8007214 <HAL_RCCEx_PeriphCLKConfig>
 8003048:	1e03      	subs	r3, r0, #0
 800304a:	d001      	beq.n	8003050 <HAL_ADC_MspInit+0x40>
    {
      Error_Handler();
 800304c:	f000 fb95 	bl	800377a <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003050:	4b09      	ldr	r3, [pc, #36]	@ (8003078 <HAL_ADC_MspInit+0x68>)
 8003052:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003054:	4b08      	ldr	r3, [pc, #32]	@ (8003078 <HAL_ADC_MspInit+0x68>)
 8003056:	2180      	movs	r1, #128	@ 0x80
 8003058:	0349      	lsls	r1, r1, #13
 800305a:	430a      	orrs	r2, r1
 800305c:	661a      	str	r2, [r3, #96]	@ 0x60
 800305e:	4b06      	ldr	r3, [pc, #24]	@ (8003078 <HAL_ADC_MspInit+0x68>)
 8003060:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003062:	2380      	movs	r3, #128	@ 0x80
 8003064:	035b      	lsls	r3, r3, #13
 8003066:	4013      	ands	r3, r2
 8003068:	60bb      	str	r3, [r7, #8]
 800306a:	68bb      	ldr	r3, [r7, #8]
    /* USER CODE BEGIN ADC1_MspInit 1 */

    /* USER CODE END ADC1_MspInit 1 */
  }
}
 800306c:	46c0      	nop			@ (mov r8, r8)
 800306e:	46bd      	mov	sp, r7
 8003070:	b015      	add	sp, #84	@ 0x54
 8003072:	bd90      	pop	{r4, r7, pc}
 8003074:	40012400 	.word	0x40012400
 8003078:	40021000 	.word	0x40021000

0800307c <get_vbat>:
/* USER CODE BEGIN 1 */

// >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

uint32_t get_vbat(void)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
	printf("get_vbat\n");
 8003082:	4b24      	ldr	r3, [pc, #144]	@ (8003114 <get_vbat+0x98>)
 8003084:	0018      	movs	r0, r3
 8003086:	f001 ff71 	bl	8004f6c <printf_>
  uint32_t Vdda;
  uint16_t Vrefcal = (*(uint16_t *)0x1FFF75AA);
 800308a:	4a23      	ldr	r2, [pc, #140]	@ (8003118 <get_vbat+0x9c>)
 800308c:	1dbb      	adds	r3, r7, #6
 800308e:	8812      	ldrh	r2, [r2, #0]
 8003090:	801a      	strh	r2, [r3, #0]
  /* Reset status variable of ADC unitary conversion before performing      */
  /* a new ADC conversion start.                                            */
  /* Note: Optionally, for this example purpose, check ADC unitary          */
  /*       conversion status before starting another ADC conversion.        */

  if (ubAdcGrpRegularUnitaryConvStatus != 0)
 8003092:	4b22      	ldr	r3, [pc, #136]	@ (800311c <get_vbat+0xa0>)
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	b2db      	uxtb	r3, r3
 8003098:	2b00      	cmp	r3, #0
 800309a:	d003      	beq.n	80030a4 <get_vbat+0x28>
  {
    ubAdcGrpRegularUnitaryConvStatus = 0;
 800309c:	4b1f      	ldr	r3, [pc, #124]	@ (800311c <get_vbat+0xa0>)
 800309e:	2200      	movs	r2, #0
 80030a0:	701a      	strb	r2, [r3, #0]
 80030a2:	e001      	b.n	80030a8 <get_vbat+0x2c>
  }
  else
  {
    Error_Handler();
 80030a4:	f000 fb69 	bl	800377a <Error_Handler>
  }

  /* Init variable containing ADC conversion data */
  uhADCxConvertedData = VAR_CONVERTED_DATA_INIT_VALUE; // VAR_CONVERTED_DATA_INIT_VALUE
 80030a8:	4b1d      	ldr	r3, [pc, #116]	@ (8003120 <get_vbat+0xa4>)
 80030aa:	2280      	movs	r2, #128	@ 0x80
 80030ac:	0152      	lsls	r2, r2, #5
 80030ae:	801a      	strh	r2, [r3, #0]

  /* Perform ADC group regular conversion start, poll for conversion        */
  /* completion.                                                            */
  ConversionStartPoll_ADC_GrpRegular();
 80030b0:	f000 f892 	bl	80031d8 <ConversionStartPoll_ADC_GrpRegular>

  /* Retrieve ADC conversion data */
  /* (data scale corresponds to ADC resolution: 12 bits) */
  uhADCxConvertedData = LL_ADC_REG_ReadConversionData12(ADC1);
 80030b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003124 <get_vbat+0xa8>)
 80030b6:	0018      	movs	r0, r3
 80030b8:	f7ff fef9 	bl	8002eae <LL_ADC_REG_ReadConversionData12>
 80030bc:	0003      	movs	r3, r0
 80030be:	001a      	movs	r2, r3
 80030c0:	4b17      	ldr	r3, [pc, #92]	@ (8003120 <get_vbat+0xa4>)
 80030c2:	801a      	strh	r2, [r3, #0]

  /* Update status variable of ADC unitary conversion */
  ubAdcGrpRegularUnitaryConvStatus = 1;
 80030c4:	4b15      	ldr	r3, [pc, #84]	@ (800311c <get_vbat+0xa0>)
 80030c6:	2201      	movs	r2, #1
 80030c8:	701a      	strb	r2, [r3, #0]

  /* Computation of ADC conversions raw data to physical values           */
  /* using LL ADC driver helper macro.                                    */
  printf("uhADCxConvertedData:  %d\n", uhADCxConvertedData);
 80030ca:	4b15      	ldr	r3, [pc, #84]	@ (8003120 <get_vbat+0xa4>)
 80030cc:	881b      	ldrh	r3, [r3, #0]
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	001a      	movs	r2, r3
 80030d2:	4b15      	ldr	r3, [pc, #84]	@ (8003128 <get_vbat+0xac>)
 80030d4:	0011      	movs	r1, r2
 80030d6:	0018      	movs	r0, r3
 80030d8:	f001 ff48 	bl	8004f6c <printf_>

		// #define VDDA_APPLI ((uint32_t)3300)
      //uhADCxConvertedData_Voltage_mVolt = __LL_ADC_CALC_DATA_TO_VOLTAGE(VDDA_APPLI, uhADCxConvertedData, LL_ADC_RESOLUTION_12B);

      uhADCxConvertedData_Voltage_mVolt = VDDA_APPLI * LL_ADC_RESOLUTION_12B/uhADCxConvertedData;
 80030dc:	4b10      	ldr	r3, [pc, #64]	@ (8003120 <get_vbat+0xa4>)
 80030de:	881b      	ldrh	r3, [r3, #0]
 80030e0:	4b12      	ldr	r3, [pc, #72]	@ (800312c <get_vbat+0xb0>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	801a      	strh	r2, [r3, #0]

  printf("uhADCxConvertedData_Voltage_mVolt:  %d\n", uhADCxConvertedData_Voltage_mVolt);
 80030e6:	4b11      	ldr	r3, [pc, #68]	@ (800312c <get_vbat+0xb0>)
 80030e8:	881b      	ldrh	r3, [r3, #0]
 80030ea:	b29b      	uxth	r3, r3
 80030ec:	001a      	movs	r2, r3
 80030ee:	4b10      	ldr	r3, [pc, #64]	@ (8003130 <get_vbat+0xb4>)
 80030f0:	0011      	movs	r1, r2
 80030f2:	0018      	movs	r0, r3
 80030f4:	f001 ff3a 	bl	8004f6c <printf_>
  /* Note: ADC conversion data is stored into variable                      */
  /*       "uhADCxConvertedData".                                           */
  /*       (for debug: see variable content into watch window).             */

  Vdda = uhADCxConvertedData_Voltage_mVolt * 3;
 80030f8:	4b0c      	ldr	r3, [pc, #48]	@ (800312c <get_vbat+0xb0>)
 80030fa:	881b      	ldrh	r3, [r3, #0]
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	001a      	movs	r2, r3
 8003100:	0013      	movs	r3, r2
 8003102:	005b      	lsls	r3, r3, #1
 8003104:	189b      	adds	r3, r3, r2
 8003106:	603b      	str	r3, [r7, #0]

  return Vdda;
 8003108:	683b      	ldr	r3, [r7, #0]
}
 800310a:	0018      	movs	r0, r3
 800310c:	46bd      	mov	sp, r7
 800310e:	b002      	add	sp, #8
 8003110:	bd80      	pop	{r7, pc}
 8003112:	46c0      	nop			@ (mov r8, r8)
 8003114:	0800941c 	.word	0x0800941c
 8003118:	1fff75aa 	.word	0x1fff75aa
 800311c:	20000002 	.word	0x20000002
 8003120:	20000000 	.word	0x20000000
 8003124:	40012400 	.word	0x40012400
 8003128:	08009428 	.word	0x08009428
 800312c:	20000034 	.word	0x20000034
 8003130:	08009444 	.word	0x08009444

08003134 <Activate_ADC>:
 *                 after this function
 * @param  None
 * @retval None
 */
void Activate_ADC(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
  __IO uint32_t wait_loop_index = 0;
 800313a:	2300      	movs	r3, #0
 800313c:	607b      	str	r3, [r7, #4]
  /*       implemented anyway to show the best practice usages                */
  /*       corresponding to reference manual procedure.                       */
  /*       Software can be optimized by removing some of these checks, if     */
  /*       they are not relevant considering previous settings and actions    */
  /*       in user application.                                               */
  if (LL_ADC_IsEnabled(ADC1) == 0)
 800313e:	4b23      	ldr	r3, [pc, #140]	@ (80031cc <Activate_ADC+0x98>)
 8003140:	0018      	movs	r0, r3
 8003142:	f7ff fe47 	bl	8002dd4 <LL_ADC_IsEnabled>
 8003146:	1e03      	subs	r3, r0, #0
 8003148:	d13b      	bne.n	80031c2 <Activate_ADC+0x8e>
  {
    /* Disable ADC deep power down (enabled by default after reset state) */
    // LL_ADC_DisableDeepPowerDown(ADC1);

    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(ADC1);
 800314a:	4b20      	ldr	r3, [pc, #128]	@ (80031cc <Activate_ADC+0x98>)
 800314c:	0018      	movs	r0, r3
 800314e:	f7ff fe1b 	bl	8002d88 <LL_ADC_EnableInternalRegulator>
    /* Compute number of CPU cycles to wait for, from delay in us.            */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles (depends on compilation optimization).     */
    /* Note: If system core clock frequency is below 200kHz, wait time        */
    /*       is only a few CPU processing cycles.                             */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8003152:	4b1f      	ldr	r3, [pc, #124]	@ (80031d0 <Activate_ADC+0x9c>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	491f      	ldr	r1, [pc, #124]	@ (80031d4 <Activate_ADC+0xa0>)
 8003158:	0018      	movs	r0, r3
 800315a:	f7fc ffd5 	bl	8000108 <__udivsi3>
 800315e:	0003      	movs	r3, r0
 8003160:	001a      	movs	r2, r3
 8003162:	0013      	movs	r3, r2
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	189b      	adds	r3, r3, r2
 8003168:	009b      	lsls	r3, r3, #2
 800316a:	210a      	movs	r1, #10
 800316c:	0018      	movs	r0, r3
 800316e:	f7fc ffcb 	bl	8000108 <__udivsi3>
 8003172:	0003      	movs	r3, r0
 8003174:	607b      	str	r3, [r7, #4]
    while (wait_loop_index != 0)
 8003176:	e002      	b.n	800317e <Activate_ADC+0x4a>
    {
      wait_loop_index--;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	3b01      	subs	r3, #1
 800317c:	607b      	str	r3, [r7, #4]
    while (wait_loop_index != 0)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d1f9      	bne.n	8003178 <Activate_ADC+0x44>
    }

    /* Run ADC self calibration */
    LL_ADC_StartCalibration(ADC1);
 8003184:	4b11      	ldr	r3, [pc, #68]	@ (80031cc <Activate_ADC+0x98>)
 8003186:	0018      	movs	r0, r3
 8003188:	f7ff fe46 	bl	8002e18 <LL_ADC_StartCalibration>
/* Poll for ADC effectively calibrated */
#if (USE_TIMEOUT == 1)
    Timeout = ADC_CALIBRATION_TIMEOUT_MS;
#endif /* USE_TIMEOUT */

    while (LL_ADC_IsCalibrationOnGoing(ADC1) != 0)
 800318c:	46c0      	nop			@ (mov r8, r8)
 800318e:	4b0f      	ldr	r3, [pc, #60]	@ (80031cc <Activate_ADC+0x98>)
 8003190:	0018      	movs	r0, r3
 8003192:	f7ff fe55 	bl	8002e40 <LL_ADC_IsCalibrationOnGoing>
 8003196:	1e03      	subs	r3, r0, #0
 8003198:	d1f9      	bne.n	800318e <Activate_ADC+0x5a>
    }

    /* Delay between ADC end of calibration and ADC enable.                   */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles (depends on compilation optimization).     */
    wait_loop_index = (ADC_DELAY_CALIB_ENABLE_CPU_CYCLES >> 1);
 800319a:	2320      	movs	r3, #32
 800319c:	607b      	str	r3, [r7, #4]
    while (wait_loop_index != 0)
 800319e:	e002      	b.n	80031a6 <Activate_ADC+0x72>
    {
      wait_loop_index--;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	3b01      	subs	r3, #1
 80031a4:	607b      	str	r3, [r7, #4]
    while (wait_loop_index != 0)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d1f9      	bne.n	80031a0 <Activate_ADC+0x6c>
    }

    /* Enable ADC */
    LL_ADC_Enable(ADC1);
 80031ac:	4b07      	ldr	r3, [pc, #28]	@ (80031cc <Activate_ADC+0x98>)
 80031ae:	0018      	movs	r0, r3
 80031b0:	f7ff fdfe 	bl	8002db0 <LL_ADC_Enable>
/* Poll for ADC ready to convert */
#if (USE_TIMEOUT == 1)
    Timeout = ADC_ENABLE_TIMEOUT_MS;
#endif /* USE_TIMEOUT */

    while (LL_ADC_IsActiveFlag_ADRDY(ADC1) == 0)
 80031b4:	46c0      	nop			@ (mov r8, r8)
 80031b6:	4b05      	ldr	r3, [pc, #20]	@ (80031cc <Activate_ADC+0x98>)
 80031b8:	0018      	movs	r0, r3
 80031ba:	f7ff fe86 	bl	8002eca <LL_ADC_IsActiveFlag_ADRDY>
 80031be:	1e03      	subs	r3, r0, #0
 80031c0:	d0f9      	beq.n	80031b6 <Activate_ADC+0x82>
  /*## Operation on ADC hierarchical scope: ADC group injected ###############*/
  /* Note: No operation on ADC group injected performed here.                 */
  /*       ADC group injected conversions to be performed after this function */
  /*       using function:                                                    */
  /*   																		*/
}
 80031c2:	46c0      	nop			@ (mov r8, r8)
 80031c4:	46bd      	mov	sp, r7
 80031c6:	b002      	add	sp, #8
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	46c0      	nop			@ (mov r8, r8)
 80031cc:	40012400 	.word	0x40012400
 80031d0:	20000004 	.word	0x20000004
 80031d4:	00030d40 	.word	0x00030d40

080031d8 <ConversionStartPoll_ADC_GrpRegular>:
 *         external trigger, ADC group regular conversion stop must be added.
 * @param  None
 * @retval None
 */
void ConversionStartPoll_ADC_GrpRegular(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	af00      	add	r7, sp, #0
  /*       implemented anyway to show the best practice usages                */
  /*       corresponding to reference manual procedure.                       */
  /*       Software can be optimized by removing some of these checks, if     */
  /*       they are not relevant considering previous settings and actions    */
  /*       in user application.                                               */
  if ((LL_ADC_IsEnabled(ADC1) == 1) &&
 80031dc:	4b13      	ldr	r3, [pc, #76]	@ (800322c <ConversionStartPoll_ADC_GrpRegular+0x54>)
 80031de:	0018      	movs	r0, r3
 80031e0:	f7ff fdf8 	bl	8002dd4 <LL_ADC_IsEnabled>
 80031e4:	0003      	movs	r3, r0
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d110      	bne.n	800320c <ConversionStartPoll_ADC_GrpRegular+0x34>
      (LL_ADC_IsDisableOngoing(ADC1) == 0) &&
 80031ea:	4b10      	ldr	r3, [pc, #64]	@ (800322c <ConversionStartPoll_ADC_GrpRegular+0x54>)
 80031ec:	0018      	movs	r0, r3
 80031ee:	f7ff fe02 	bl	8002df6 <LL_ADC_IsDisableOngoing>
 80031f2:	1e03      	subs	r3, r0, #0
  if ((LL_ADC_IsEnabled(ADC1) == 1) &&
 80031f4:	d10a      	bne.n	800320c <ConversionStartPoll_ADC_GrpRegular+0x34>
      (LL_ADC_REG_IsConversionOngoing(ADC1) == 0))
 80031f6:	4b0d      	ldr	r3, [pc, #52]	@ (800322c <ConversionStartPoll_ADC_GrpRegular+0x54>)
 80031f8:	0018      	movs	r0, r3
 80031fa:	f7ff fe47 	bl	8002e8c <LL_ADC_REG_IsConversionOngoing>
 80031fe:	1e03      	subs	r3, r0, #0
      (LL_ADC_IsDisableOngoing(ADC1) == 0) &&
 8003200:	d104      	bne.n	800320c <ConversionStartPoll_ADC_GrpRegular+0x34>
  {
    LL_ADC_REG_StartConversion(ADC1);
 8003202:	4b0a      	ldr	r3, [pc, #40]	@ (800322c <ConversionStartPoll_ADC_GrpRegular+0x54>)
 8003204:	0018      	movs	r0, r3
 8003206:	f7ff fe2f 	bl	8002e68 <LL_ADC_REG_StartConversion>
 800320a:	e001      	b.n	8003210 <ConversionStartPoll_ADC_GrpRegular+0x38>
  }
  else
  {
    /* Error: ADC conversion start could not be performed */
    Error_Handler();
 800320c:	f000 fab5 	bl	800377a <Error_Handler>

#if (USE_TIMEOUT == 1)
  Timeout = ADC_UNITARY_CONVERSION_TIMEOUT_MS;
#endif /* USE_TIMEOUT */

  while (LL_ADC_IsActiveFlag_EOC(ADC1) == 0)
 8003210:	46c0      	nop			@ (mov r8, r8)
 8003212:	4b06      	ldr	r3, [pc, #24]	@ (800322c <ConversionStartPoll_ADC_GrpRegular+0x54>)
 8003214:	0018      	movs	r0, r3
 8003216:	f7ff fe69 	bl	8002eec <LL_ADC_IsActiveFlag_EOC>
 800321a:	1e03      	subs	r3, r0, #0
 800321c:	d0f9      	beq.n	8003212 <ConversionStartPoll_ADC_GrpRegular+0x3a>
      }
    }
#endif /* USE_TIMEOUT */
  }

  LL_ADC_ClearFlag_EOC(ADC1);
 800321e:	4b03      	ldr	r3, [pc, #12]	@ (800322c <ConversionStartPoll_ADC_GrpRegular+0x54>)
 8003220:	0018      	movs	r0, r3
 8003222:	f7ff fe74 	bl	8002f0e <LL_ADC_ClearFlag_EOC>
}
 8003226:	46c0      	nop			@ (mov r8, r8)
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}
 800322c:	40012400 	.word	0x40012400

08003230 <MX_GPIO_Init>:
/** Configure pins
     PA13 (SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8003230:	b590      	push	{r4, r7, lr}
 8003232:	b08b      	sub	sp, #44	@ 0x2c
 8003234:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003236:	2414      	movs	r4, #20
 8003238:	193b      	adds	r3, r7, r4
 800323a:	0018      	movs	r0, r3
 800323c:	2314      	movs	r3, #20
 800323e:	001a      	movs	r2, r3
 8003240:	2100      	movs	r1, #0
 8003242:	f005 ffb5 	bl	80091b0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003246:	4b78      	ldr	r3, [pc, #480]	@ (8003428 <MX_GPIO_Init+0x1f8>)
 8003248:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800324a:	4b77      	ldr	r3, [pc, #476]	@ (8003428 <MX_GPIO_Init+0x1f8>)
 800324c:	2104      	movs	r1, #4
 800324e:	430a      	orrs	r2, r1
 8003250:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003252:	4b75      	ldr	r3, [pc, #468]	@ (8003428 <MX_GPIO_Init+0x1f8>)
 8003254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003256:	2204      	movs	r2, #4
 8003258:	4013      	ands	r3, r2
 800325a:	613b      	str	r3, [r7, #16]
 800325c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800325e:	4b72      	ldr	r3, [pc, #456]	@ (8003428 <MX_GPIO_Init+0x1f8>)
 8003260:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003262:	4b71      	ldr	r3, [pc, #452]	@ (8003428 <MX_GPIO_Init+0x1f8>)
 8003264:	2120      	movs	r1, #32
 8003266:	430a      	orrs	r2, r1
 8003268:	64da      	str	r2, [r3, #76]	@ 0x4c
 800326a:	4b6f      	ldr	r3, [pc, #444]	@ (8003428 <MX_GPIO_Init+0x1f8>)
 800326c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800326e:	2220      	movs	r2, #32
 8003270:	4013      	ands	r3, r2
 8003272:	60fb      	str	r3, [r7, #12]
 8003274:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003276:	4b6c      	ldr	r3, [pc, #432]	@ (8003428 <MX_GPIO_Init+0x1f8>)
 8003278:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800327a:	4b6b      	ldr	r3, [pc, #428]	@ (8003428 <MX_GPIO_Init+0x1f8>)
 800327c:	2101      	movs	r1, #1
 800327e:	430a      	orrs	r2, r1
 8003280:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003282:	4b69      	ldr	r3, [pc, #420]	@ (8003428 <MX_GPIO_Init+0x1f8>)
 8003284:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003286:	2201      	movs	r2, #1
 8003288:	4013      	ands	r3, r2
 800328a:	60bb      	str	r3, [r7, #8]
 800328c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800328e:	4b66      	ldr	r3, [pc, #408]	@ (8003428 <MX_GPIO_Init+0x1f8>)
 8003290:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003292:	4b65      	ldr	r3, [pc, #404]	@ (8003428 <MX_GPIO_Init+0x1f8>)
 8003294:	2102      	movs	r1, #2
 8003296:	430a      	orrs	r2, r1
 8003298:	64da      	str	r2, [r3, #76]	@ 0x4c
 800329a:	4b63      	ldr	r3, [pc, #396]	@ (8003428 <MX_GPIO_Init+0x1f8>)
 800329c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800329e:	2202      	movs	r2, #2
 80032a0:	4013      	ands	r3, r2
 80032a2:	607b      	str	r3, [r7, #4]
 80032a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|WDI_Pin|PAPER_ON_Pin, GPIO_PIN_RESET);
 80032a6:	4961      	ldr	r1, [pc, #388]	@ (800342c <MX_GPIO_Init+0x1fc>)
 80032a8:	4b61      	ldr	r3, [pc, #388]	@ (8003430 <MX_GPIO_Init+0x200>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	0018      	movs	r0, r3
 80032ae:	f002 ffa9 	bl	8006204 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_RTC_GPIO_Port, CE_RTC_Pin, GPIO_PIN_SET);
 80032b2:	2380      	movs	r3, #128	@ 0x80
 80032b4:	01db      	lsls	r3, r3, #7
 80032b6:	485e      	ldr	r0, [pc, #376]	@ (8003430 <MX_GPIO_Init+0x200>)
 80032b8:	2201      	movs	r2, #1
 80032ba:	0019      	movs	r1, r3
 80032bc:	f002 ffa2 	bl	8006204 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D_C_Pin|RST_Pin, GPIO_PIN_RESET);
 80032c0:	2390      	movs	r3, #144	@ 0x90
 80032c2:	0119      	lsls	r1, r3, #4
 80032c4:	23a0      	movs	r3, #160	@ 0xa0
 80032c6:	05db      	lsls	r3, r3, #23
 80032c8:	2200      	movs	r2, #0
 80032ca:	0018      	movs	r0, r3
 80032cc:	f002 ff9a 	bl	8006204 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CSB_Pin|CS_Pin, GPIO_PIN_SET);
 80032d0:	23a0      	movs	r3, #160	@ 0xa0
 80032d2:	0159      	lsls	r1, r3, #5
 80032d4:	23a0      	movs	r3, #160	@ 0xa0
 80032d6:	05db      	lsls	r3, r3, #23
 80032d8:	2201      	movs	r2, #1
 80032da:	0018      	movs	r0, r3
 80032dc:	f002 ff92 	bl	8006204 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80032e0:	193b      	adds	r3, r7, r4
 80032e2:	22e0      	movs	r2, #224	@ 0xe0
 80032e4:	0212      	lsls	r2, r2, #8
 80032e6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032e8:	193b      	adds	r3, r7, r4
 80032ea:	2203      	movs	r2, #3
 80032ec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032ee:	193b      	adds	r3, r7, r4
 80032f0:	2200      	movs	r2, #0
 80032f2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032f4:	193b      	adds	r3, r7, r4
 80032f6:	4a4f      	ldr	r2, [pc, #316]	@ (8003434 <MX_GPIO_Init+0x204>)
 80032f8:	0019      	movs	r1, r3
 80032fa:	0010      	movs	r0, r2
 80032fc:	f002 fe0e 	bl	8005f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8003300:	193b      	adds	r3, r7, r4
 8003302:	220f      	movs	r2, #15
 8003304:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003306:	193b      	adds	r3, r7, r4
 8003308:	2203      	movs	r2, #3
 800330a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800330c:	193b      	adds	r3, r7, r4
 800330e:	2200      	movs	r2, #0
 8003310:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003312:	193b      	adds	r3, r7, r4
 8003314:	4a48      	ldr	r2, [pc, #288]	@ (8003438 <MX_GPIO_Init+0x208>)
 8003316:	0019      	movs	r1, r3
 8003318:	0010      	movs	r0, r2
 800331a:	f002 fdff 	bl	8005f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_15;
 800331e:	193b      	adds	r3, r7, r4
 8003320:	4a46      	ldr	r2, [pc, #280]	@ (800343c <MX_GPIO_Init+0x20c>)
 8003322:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003324:	193b      	adds	r3, r7, r4
 8003326:	2203      	movs	r2, #3
 8003328:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800332a:	193b      	adds	r3, r7, r4
 800332c:	2200      	movs	r2, #0
 800332e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003330:	193a      	adds	r2, r7, r4
 8003332:	23a0      	movs	r3, #160	@ 0xa0
 8003334:	05db      	lsls	r3, r3, #23
 8003336:	0011      	movs	r1, r2
 8003338:	0018      	movs	r0, r3
 800333a:	f002 fdef 	bl	8005f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 PB10 PB11
                           PB3 PB4 PB5 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11
 800333e:	193b      	adds	r3, r7, r4
 8003340:	4a3f      	ldr	r2, [pc, #252]	@ (8003440 <MX_GPIO_Init+0x210>)
 8003342:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003344:	193b      	adds	r3, r7, r4
 8003346:	2203      	movs	r2, #3
 8003348:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800334a:	193b      	adds	r3, r7, r4
 800334c:	2200      	movs	r2, #0
 800334e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003350:	193b      	adds	r3, r7, r4
 8003352:	4a37      	ldr	r2, [pc, #220]	@ (8003430 <MX_GPIO_Init+0x200>)
 8003354:	0019      	movs	r1, r3
 8003356:	0010      	movs	r0, r2
 8003358:	f002 fde0 	bl	8005f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|WDI_Pin|PAPER_ON_Pin;
 800335c:	193b      	adds	r3, r7, r4
 800335e:	4a33      	ldr	r2, [pc, #204]	@ (800342c <MX_GPIO_Init+0x1fc>)
 8003360:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003362:	193b      	adds	r3, r7, r4
 8003364:	2201      	movs	r2, #1
 8003366:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003368:	193b      	adds	r3, r7, r4
 800336a:	2200      	movs	r2, #0
 800336c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800336e:	193b      	adds	r3, r7, r4
 8003370:	2200      	movs	r2, #0
 8003372:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003374:	193b      	adds	r3, r7, r4
 8003376:	4a2e      	ldr	r2, [pc, #184]	@ (8003430 <MX_GPIO_Init+0x200>)
 8003378:	0019      	movs	r1, r3
 800337a:	0010      	movs	r0, r2
 800337c:	f002 fdce 	bl	8005f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NIRQ_Pin;
 8003380:	0021      	movs	r1, r4
 8003382:	187b      	adds	r3, r7, r1
 8003384:	2280      	movs	r2, #128	@ 0x80
 8003386:	0152      	lsls	r2, r2, #5
 8003388:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800338a:	000c      	movs	r4, r1
 800338c:	193b      	adds	r3, r7, r4
 800338e:	2200      	movs	r2, #0
 8003390:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003392:	193b      	adds	r3, r7, r4
 8003394:	2200      	movs	r2, #0
 8003396:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(NIRQ_GPIO_Port, &GPIO_InitStruct);
 8003398:	193b      	adds	r3, r7, r4
 800339a:	4a25      	ldr	r2, [pc, #148]	@ (8003430 <MX_GPIO_Init+0x200>)
 800339c:	0019      	movs	r1, r3
 800339e:	0010      	movs	r0, r2
 80033a0:	f002 fdbc 	bl	8005f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CE_RTC_Pin;
 80033a4:	0021      	movs	r1, r4
 80033a6:	187b      	adds	r3, r7, r1
 80033a8:	2280      	movs	r2, #128	@ 0x80
 80033aa:	01d2      	lsls	r2, r2, #7
 80033ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033ae:	000c      	movs	r4, r1
 80033b0:	193b      	adds	r3, r7, r4
 80033b2:	2201      	movs	r2, #1
 80033b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033b6:	193b      	adds	r3, r7, r4
 80033b8:	2200      	movs	r2, #0
 80033ba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80033bc:	193b      	adds	r3, r7, r4
 80033be:	2201      	movs	r2, #1
 80033c0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CE_RTC_GPIO_Port, &GPIO_InitStruct);
 80033c2:	193b      	adds	r3, r7, r4
 80033c4:	4a1a      	ldr	r2, [pc, #104]	@ (8003430 <MX_GPIO_Init+0x200>)
 80033c6:	0019      	movs	r1, r3
 80033c8:	0010      	movs	r0, r2
 80033ca:	f002 fda7 	bl	8005f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = D_C_Pin|CSB_Pin|RST_Pin|CS_Pin;
 80033ce:	0021      	movs	r1, r4
 80033d0:	187b      	adds	r3, r7, r1
 80033d2:	22e8      	movs	r2, #232	@ 0xe8
 80033d4:	0152      	lsls	r2, r2, #5
 80033d6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033d8:	000c      	movs	r4, r1
 80033da:	193b      	adds	r3, r7, r4
 80033dc:	2201      	movs	r2, #1
 80033de:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e0:	193b      	adds	r3, r7, r4
 80033e2:	2200      	movs	r2, #0
 80033e4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033e6:	193b      	adds	r3, r7, r4
 80033e8:	2200      	movs	r2, #0
 80033ea:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033ec:	193a      	adds	r2, r7, r4
 80033ee:	23a0      	movs	r3, #160	@ 0xa0
 80033f0:	05db      	lsls	r3, r3, #23
 80033f2:	0011      	movs	r1, r2
 80033f4:	0018      	movs	r0, r3
 80033f6:	f002 fd91 	bl	8005f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUSY_Pin;
 80033fa:	0021      	movs	r1, r4
 80033fc:	187b      	adds	r3, r7, r1
 80033fe:	2280      	movs	r2, #128	@ 0x80
 8003400:	0092      	lsls	r2, r2, #2
 8003402:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003404:	187b      	adds	r3, r7, r1
 8003406:	2200      	movs	r2, #0
 8003408:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800340a:	187b      	adds	r3, r7, r1
 800340c:	2200      	movs	r2, #0
 800340e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUSY_GPIO_Port, &GPIO_InitStruct);
 8003410:	187a      	adds	r2, r7, r1
 8003412:	23a0      	movs	r3, #160	@ 0xa0
 8003414:	05db      	lsls	r3, r3, #23
 8003416:	0011      	movs	r1, r2
 8003418:	0018      	movs	r0, r3
 800341a:	f002 fd7f 	bl	8005f1c <HAL_GPIO_Init>

}
 800341e:	46c0      	nop			@ (mov r8, r8)
 8003420:	46bd      	mov	sp, r7
 8003422:	b00b      	add	sp, #44	@ 0x2c
 8003424:	bd90      	pop	{r4, r7, pc}
 8003426:	46c0      	nop			@ (mov r8, r8)
 8003428:	40021000 	.word	0x40021000
 800342c:	0000a002 	.word	0x0000a002
 8003430:	50000400 	.word	0x50000400
 8003434:	50000800 	.word	0x50000800
 8003438:	50001400 	.word	0x50001400
 800343c:	00008013 	.word	0x00008013
 8003440:	00000f3d 	.word	0x00000f3d

08003444 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003448:	4b1b      	ldr	r3, [pc, #108]	@ (80034b8 <MX_I2C1_Init+0x74>)
 800344a:	4a1c      	ldr	r2, [pc, #112]	@ (80034bc <MX_I2C1_Init+0x78>)
 800344c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 800344e:	4b1a      	ldr	r3, [pc, #104]	@ (80034b8 <MX_I2C1_Init+0x74>)
 8003450:	4a1b      	ldr	r2, [pc, #108]	@ (80034c0 <MX_I2C1_Init+0x7c>)
 8003452:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003454:	4b18      	ldr	r3, [pc, #96]	@ (80034b8 <MX_I2C1_Init+0x74>)
 8003456:	2200      	movs	r2, #0
 8003458:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800345a:	4b17      	ldr	r3, [pc, #92]	@ (80034b8 <MX_I2C1_Init+0x74>)
 800345c:	2201      	movs	r2, #1
 800345e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003460:	4b15      	ldr	r3, [pc, #84]	@ (80034b8 <MX_I2C1_Init+0x74>)
 8003462:	2200      	movs	r2, #0
 8003464:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003466:	4b14      	ldr	r3, [pc, #80]	@ (80034b8 <MX_I2C1_Init+0x74>)
 8003468:	2200      	movs	r2, #0
 800346a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800346c:	4b12      	ldr	r3, [pc, #72]	@ (80034b8 <MX_I2C1_Init+0x74>)
 800346e:	2200      	movs	r2, #0
 8003470:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003472:	4b11      	ldr	r3, [pc, #68]	@ (80034b8 <MX_I2C1_Init+0x74>)
 8003474:	2200      	movs	r2, #0
 8003476:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003478:	4b0f      	ldr	r3, [pc, #60]	@ (80034b8 <MX_I2C1_Init+0x74>)
 800347a:	2200      	movs	r2, #0
 800347c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800347e:	4b0e      	ldr	r3, [pc, #56]	@ (80034b8 <MX_I2C1_Init+0x74>)
 8003480:	0018      	movs	r0, r3
 8003482:	f002 fedd 	bl	8006240 <HAL_I2C_Init>
 8003486:	1e03      	subs	r3, r0, #0
 8003488:	d001      	beq.n	800348e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800348a:	f000 f976 	bl	800377a <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800348e:	4b0a      	ldr	r3, [pc, #40]	@ (80034b8 <MX_I2C1_Init+0x74>)
 8003490:	2100      	movs	r1, #0
 8003492:	0018      	movs	r0, r3
 8003494:	f002 ff7a 	bl	800638c <HAL_I2CEx_ConfigAnalogFilter>
 8003498:	1e03      	subs	r3, r0, #0
 800349a:	d001      	beq.n	80034a0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800349c:	f000 f96d 	bl	800377a <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80034a0:	4b05      	ldr	r3, [pc, #20]	@ (80034b8 <MX_I2C1_Init+0x74>)
 80034a2:	2100      	movs	r1, #0
 80034a4:	0018      	movs	r0, r3
 80034a6:	f002 ffbd 	bl	8006424 <HAL_I2CEx_ConfigDigitalFilter>
 80034aa:	1e03      	subs	r3, r0, #0
 80034ac:	d001      	beq.n	80034b2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80034ae:	f000 f964 	bl	800377a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80034b2:	46c0      	nop			@ (mov r8, r8)
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	2000009c 	.word	0x2000009c
 80034bc:	40005400 	.word	0x40005400
 80034c0:	00303d5b 	.word	0x00303d5b

080034c4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80034c4:	b590      	push	{r4, r7, lr}
 80034c6:	b09b      	sub	sp, #108	@ 0x6c
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034cc:	2354      	movs	r3, #84	@ 0x54
 80034ce:	18fb      	adds	r3, r7, r3
 80034d0:	0018      	movs	r0, r3
 80034d2:	2314      	movs	r3, #20
 80034d4:	001a      	movs	r2, r3
 80034d6:	2100      	movs	r1, #0
 80034d8:	f005 fe6a 	bl	80091b0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80034dc:	2410      	movs	r4, #16
 80034de:	193b      	adds	r3, r7, r4
 80034e0:	0018      	movs	r0, r3
 80034e2:	2344      	movs	r3, #68	@ 0x44
 80034e4:	001a      	movs	r2, r3
 80034e6:	2100      	movs	r1, #0
 80034e8:	f005 fe62 	bl	80091b0 <memset>
  if(i2cHandle->Instance==I2C1)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a22      	ldr	r2, [pc, #136]	@ (800357c <HAL_I2C_MspInit+0xb8>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d13d      	bne.n	8003572 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80034f6:	193b      	adds	r3, r7, r4
 80034f8:	2220      	movs	r2, #32
 80034fa:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80034fc:	193b      	adds	r3, r7, r4
 80034fe:	2200      	movs	r2, #0
 8003500:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003502:	193b      	adds	r3, r7, r4
 8003504:	0018      	movs	r0, r3
 8003506:	f003 fe85 	bl	8007214 <HAL_RCCEx_PeriphCLKConfig>
 800350a:	1e03      	subs	r3, r0, #0
 800350c:	d001      	beq.n	8003512 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800350e:	f000 f934 	bl	800377a <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003512:	4b1b      	ldr	r3, [pc, #108]	@ (8003580 <HAL_I2C_MspInit+0xbc>)
 8003514:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003516:	4b1a      	ldr	r3, [pc, #104]	@ (8003580 <HAL_I2C_MspInit+0xbc>)
 8003518:	2102      	movs	r1, #2
 800351a:	430a      	orrs	r2, r1
 800351c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800351e:	4b18      	ldr	r3, [pc, #96]	@ (8003580 <HAL_I2C_MspInit+0xbc>)
 8003520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003522:	2202      	movs	r2, #2
 8003524:	4013      	ands	r3, r2
 8003526:	60fb      	str	r3, [r7, #12]
 8003528:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800352a:	2154      	movs	r1, #84	@ 0x54
 800352c:	187b      	adds	r3, r7, r1
 800352e:	22c0      	movs	r2, #192	@ 0xc0
 8003530:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003532:	187b      	adds	r3, r7, r1
 8003534:	2212      	movs	r2, #18
 8003536:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003538:	187b      	adds	r3, r7, r1
 800353a:	2200      	movs	r2, #0
 800353c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800353e:	187b      	adds	r3, r7, r1
 8003540:	2200      	movs	r2, #0
 8003542:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003544:	187b      	adds	r3, r7, r1
 8003546:	2204      	movs	r2, #4
 8003548:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800354a:	187b      	adds	r3, r7, r1
 800354c:	4a0d      	ldr	r2, [pc, #52]	@ (8003584 <HAL_I2C_MspInit+0xc0>)
 800354e:	0019      	movs	r1, r3
 8003550:	0010      	movs	r0, r2
 8003552:	f002 fce3 	bl	8005f1c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003556:	4b0a      	ldr	r3, [pc, #40]	@ (8003580 <HAL_I2C_MspInit+0xbc>)
 8003558:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800355a:	4b09      	ldr	r3, [pc, #36]	@ (8003580 <HAL_I2C_MspInit+0xbc>)
 800355c:	2180      	movs	r1, #128	@ 0x80
 800355e:	0389      	lsls	r1, r1, #14
 8003560:	430a      	orrs	r2, r1
 8003562:	659a      	str	r2, [r3, #88]	@ 0x58
 8003564:	4b06      	ldr	r3, [pc, #24]	@ (8003580 <HAL_I2C_MspInit+0xbc>)
 8003566:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003568:	2380      	movs	r3, #128	@ 0x80
 800356a:	039b      	lsls	r3, r3, #14
 800356c:	4013      	ands	r3, r2
 800356e:	60bb      	str	r3, [r7, #8]
 8003570:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003572:	46c0      	nop			@ (mov r8, r8)
 8003574:	46bd      	mov	sp, r7
 8003576:	b01b      	add	sp, #108	@ 0x6c
 8003578:	bd90      	pop	{r4, r7, pc}
 800357a:	46c0      	nop			@ (mov r8, r8)
 800357c:	40005400 	.word	0x40005400
 8003580:	40021000 	.word	0x40021000
 8003584:	50000400 	.word	0x50000400

08003588 <LL_PWR_ClearFlag_CSB>:
  * @brief  Clear standby and stop Flags
  * @rmtoll SCR          CSBF          LL_PWR_ClearFlag_CSB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_CSB(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CSBF);
 800358c:	4b03      	ldr	r3, [pc, #12]	@ (800359c <LL_PWR_ClearFlag_CSB+0x14>)
 800358e:	2280      	movs	r2, #128	@ 0x80
 8003590:	0052      	lsls	r2, r2, #1
 8003592:	619a      	str	r2, [r3, #24]
}
 8003594:	46c0      	nop			@ (mov r8, r8)
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	46c0      	nop			@ (mov r8, r8)
 800359c:	40007000 	.word	0x40007000

080035a0 <LL_SPI_Enable>:
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b082      	sub	sp, #8
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	2240      	movs	r2, #64	@ 0x40
 80035ae:	431a      	orrs	r2, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	601a      	str	r2, [r3, #0]
}
 80035b4:	46c0      	nop			@ (mov r8, r8)
 80035b6:	46bd      	mov	sp, r7
 80035b8:	b002      	add	sp, #8
 80035ba:	bd80      	pop	{r7, pc}

080035bc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80035bc:	b5b0      	push	{r4, r5, r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80035c2:	f001 ff48 	bl	8005456 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80035c6:	f000 f871 	bl	80036ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80035ca:	f7ff fe31 	bl	8003230 <MX_GPIO_Init>
  MX_ADC1_Init();
 80035ce:	f7ff fca9 	bl	8002f24 <MX_ADC1_Init>
  MX_I2C1_Init();
 80035d2:	f7ff ff37 	bl	8003444 <MX_I2C1_Init>
  MX_RTC_Init();
 80035d6:	f001 fcfd 	bl	8004fd4 <MX_RTC_Init>
  MX_SPI1_Init();
 80035da:	f001 fd75 	bl	80050c8 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80035de:	f001 fe63 	bl	80052a8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  LL_SPI_Enable(SPI1);
 80035e2:	4b2b      	ldr	r3, [pc, #172]	@ (8003690 <main+0xd4>)
 80035e4:	0018      	movs	r0, r3
 80035e6:	f7ff ffdb 	bl	80035a0 <LL_SPI_Enable>
  LED1_ON();
 80035ea:	4b2a      	ldr	r3, [pc, #168]	@ (8003694 <main+0xd8>)
 80035ec:	2202      	movs	r2, #2
 80035ee:	619a      	str	r2, [r3, #24]

  uint8_t wdalarm = read(REG_WEEKDAY_ALARM); // REG_WEEKDAY_ALARM  0x0e;
 80035f0:	4b29      	ldr	r3, [pc, #164]	@ (8003698 <main+0xdc>)
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	250f      	movs	r5, #15
 80035f6:	197c      	adds	r4, r7, r5
 80035f8:	0018      	movs	r0, r3
 80035fa:	f7ff fb9e 	bl	8002d3a <read>
 80035fe:	0003      	movs	r3, r0
 8003600:	7023      	strb	r3, [r4, #0]
  if ((wdalarm & 0xf8) != 0xa0)              // Startup from power up.
 8003602:	197b      	adds	r3, r7, r5
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	22f8      	movs	r2, #248	@ 0xf8
 8003608:	4013      	ands	r3, r2
 800360a:	2ba0      	cmp	r3, #160	@ 0xa0
 800360c:	d014      	beq.n	8003638 <main+0x7c>
  {
    uint32_t clk = HAL_RCC_GetSysClockFreq();
 800360e:	f003 fcd7 	bl	8006fc0 <HAL_RCC_GetSysClockFreq>
 8003612:	0003      	movs	r3, r0
 8003614:	60bb      	str	r3, [r7, #8]
    printf("\nMAIN. First power ON.   %d\n", clk);
 8003616:	68ba      	ldr	r2, [r7, #8]
 8003618:	4b20      	ldr	r3, [pc, #128]	@ (800369c <main+0xe0>)
 800361a:	0011      	movs	r1, r2
 800361c:	0018      	movs	r0, r3
 800361e:	f001 fca5 	bl	8004f6c <printf_>
    resetConfig(0);
 8003622:	2000      	movs	r0, #0
 8003624:	f7fe ff4c 	bl	80024c0 <resetConfig>
    write(REG_WEEKDAY_ALARM, 0xa0); // Magic 0xa0
 8003628:	4b1b      	ldr	r3, [pc, #108]	@ (8003698 <main+0xdc>)
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	21a0      	movs	r1, #160	@ 0xa0
 800362e:	0018      	movs	r0, r3
 8003630:	f7ff fb93 	bl	8002d5a <write>
    // deepPowerDown(30);
    hex_dump();
 8003634:	f7ff fafa 	bl	8002c2c <hex_dump>
  }

  printf("\nMAIN. Startup from RTC\n"); // Startup from RTC
 8003638:	4b19      	ldr	r3, [pc, #100]	@ (80036a0 <main+0xe4>)
 800363a:	0018      	movs	r0, r3
 800363c:	f001 fc96 	bl	8004f6c <printf_>
  Activate_ADC();
 8003640:	f7ff fd78 	bl	8003134 <Activate_ADC>
  int32_t vBat = get_vbat();
 8003644:	f7ff fd1a 	bl	800307c <get_vbat>
 8003648:	0003      	movs	r3, r0
 800364a:	607b      	str	r3, [r7, #4]
  printf("vBat = %d\n", vBat);
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	4b15      	ldr	r3, [pc, #84]	@ (80036a4 <main+0xe8>)
 8003650:	0011      	movs	r1, r2
 8003652:	0018      	movs	r0, r3
 8003654:	f001 fc8a 	bl	8004f6c <printf_>
  // vBat = vBat / 10.0; // go with 3 digits
  vBat = ((uint32_t)vBat * 6554 + 2) >> 16; // fast_divide_by_10
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	4a13      	ldr	r2, [pc, #76]	@ (80036a8 <main+0xec>)
 800365c:	4353      	muls	r3, r2
 800365e:	3302      	adds	r3, #2
 8003660:	0c1b      	lsrs	r3, r3, #16
 8003662:	607b      	str	r3, [r7, #4]
  HAL_Delay(5);
 8003664:	2005      	movs	r0, #5
 8003666:	f001 ff71 	bl	800554c <HAL_Delay>
  deepPowerDown(30);
 800366a:	201e      	movs	r0, #30
 800366c:	f7ff f81a 	bl	80026a4 <deepPowerDown>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    LED1_ON();
 8003670:	4b08      	ldr	r3, [pc, #32]	@ (8003694 <main+0xd8>)
 8003672:	2202      	movs	r2, #2
 8003674:	619a      	str	r2, [r3, #24]
    HAL_Delay(100);
 8003676:	2064      	movs	r0, #100	@ 0x64
 8003678:	f001 ff68 	bl	800554c <HAL_Delay>
    LED1_OFF();
 800367c:	4b05      	ldr	r3, [pc, #20]	@ (8003694 <main+0xd8>)
 800367e:	2280      	movs	r2, #128	@ 0x80
 8003680:	0292      	lsls	r2, r2, #10
 8003682:	619a      	str	r2, [r3, #24]
    HAL_Delay(100);
 8003684:	2064      	movs	r0, #100	@ 0x64
 8003686:	f001 ff61 	bl	800554c <HAL_Delay>
    LED1_ON();
 800368a:	46c0      	nop			@ (mov r8, r8)
 800368c:	e7f0      	b.n	8003670 <main+0xb4>
 800368e:	46c0      	nop			@ (mov r8, r8)
 8003690:	40013000 	.word	0x40013000
 8003694:	50000400 	.word	0x50000400
 8003698:	08009524 	.word	0x08009524
 800369c:	0800946c 	.word	0x0800946c
 80036a0:	0800948c 	.word	0x0800948c
 80036a4:	080094a8 	.word	0x080094a8
 80036a8:	0000199a 	.word	0x0000199a

080036ac <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80036ac:	b590      	push	{r4, r7, lr}
 80036ae:	b099      	sub	sp, #100	@ 0x64
 80036b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80036b2:	2414      	movs	r4, #20
 80036b4:	193b      	adds	r3, r7, r4
 80036b6:	0018      	movs	r0, r3
 80036b8:	234c      	movs	r3, #76	@ 0x4c
 80036ba:	001a      	movs	r2, r3
 80036bc:	2100      	movs	r1, #0
 80036be:	f005 fd77 	bl	80091b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80036c2:	1d3b      	adds	r3, r7, #4
 80036c4:	0018      	movs	r0, r3
 80036c6:	2310      	movs	r3, #16
 80036c8:	001a      	movs	r2, r3
 80036ca:	2100      	movs	r1, #0
 80036cc:	f005 fd70 	bl	80091b0 <memset>

  /** Configure the main internal regulator output voltage
   */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2);
 80036d0:	2380      	movs	r3, #128	@ 0x80
 80036d2:	00db      	lsls	r3, r3, #3
 80036d4:	0018      	movs	r0, r3
 80036d6:	f002 fef1 	bl	80064bc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSI;
 80036da:	193b      	adds	r3, r7, r4
 80036dc:	220a      	movs	r2, #10
 80036de:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80036e0:	193b      	adds	r3, r7, r4
 80036e2:	2280      	movs	r2, #128	@ 0x80
 80036e4:	0052      	lsls	r2, r2, #1
 80036e6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80036e8:	193b      	adds	r3, r7, r4
 80036ea:	2240      	movs	r2, #64	@ 0x40
 80036ec:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80036ee:	193b      	adds	r3, r7, r4
 80036f0:	2201      	movs	r2, #1
 80036f2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80036f4:	193b      	adds	r3, r7, r4
 80036f6:	2200      	movs	r2, #0
 80036f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80036fa:	193b      	adds	r3, r7, r4
 80036fc:	0018      	movs	r0, r3
 80036fe:	f002 ff49 	bl	8006594 <HAL_RCC_OscConfig>
 8003702:	1e03      	subs	r3, r0, #0
 8003704:	d001      	beq.n	800370a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8003706:	f000 f838 	bl	800377a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 800370a:	1d3b      	adds	r3, r7, #4
 800370c:	2207      	movs	r2, #7
 800370e:	601a      	str	r2, [r3, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003710:	1d3b      	adds	r3, r7, #4
 8003712:	2201      	movs	r2, #1
 8003714:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003716:	1d3b      	adds	r3, r7, #4
 8003718:	2200      	movs	r2, #0
 800371a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800371c:	1d3b      	adds	r3, r7, #4
 800371e:	2200      	movs	r2, #0
 8003720:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003722:	1d3b      	adds	r3, r7, #4
 8003724:	2101      	movs	r1, #1
 8003726:	0018      	movs	r0, r3
 8003728:	f003 fb5e 	bl	8006de8 <HAL_RCC_ClockConfig>
 800372c:	1e03      	subs	r3, r0, #0
 800372e:	d001      	beq.n	8003734 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8003730:	f000 f823 	bl	800377a <Error_Handler>
  }
}
 8003734:	46c0      	nop			@ (mov r8, r8)
 8003736:	46bd      	mov	sp, r7
 8003738:	b019      	add	sp, #100	@ 0x64
 800373a:	bd90      	pop	{r4, r7, pc}

0800373c <print_error>:

/* USER CODE BEGIN 4 */

void print_error(const char *func, uint32_t line)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]
  printf(" *** Error:  %s ,   %d\n", func, line);
 8003746:	683a      	ldr	r2, [r7, #0]
 8003748:	6879      	ldr	r1, [r7, #4]
 800374a:	4b06      	ldr	r3, [pc, #24]	@ (8003764 <print_error+0x28>)
 800374c:	0018      	movs	r0, r3
 800374e:	f001 fc0d 	bl	8004f6c <printf_>
  HAL_Delay(100);
 8003752:	2064      	movs	r0, #100	@ 0x64
 8003754:	f001 fefa 	bl	800554c <HAL_Delay>
  timeout_reset();
 8003758:	f000 f806 	bl	8003768 <timeout_reset>
}
 800375c:	46c0      	nop			@ (mov r8, r8)
 800375e:	46bd      	mov	sp, r7
 8003760:	b002      	add	sp, #8
 8003762:	bd80      	pop	{r7, pc}
 8003764:	080094b4 	.word	0x080094b4

08003768 <timeout_reset>:

void timeout_reset(void)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	af00      	add	r7, sp, #0
  LL_PWR_ClearFlag_CSB(); // Clear standby flag
 800376c:	f7ff ff0c 	bl	8003588 <LL_PWR_ClearFlag_CSB>
  // printf(" *** timeout_reset:  %s    %d\n", func, line);
  HAL_Delay(100);
 8003770:	2064      	movs	r0, #100	@ 0x64
 8003772:	f001 feeb 	bl	800554c <HAL_Delay>
  // NVIC_SystemReset();
  while (1)
 8003776:	46c0      	nop			@ (mov r8, r8)
 8003778:	e7fd      	b.n	8003776 <timeout_reset+0xe>

0800377a <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800377a:	b580      	push	{r7, lr}
 800377c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800377e:	b672      	cpsid	i
}
 8003780:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003782:	46c0      	nop			@ (mov r8, r8)
 8003784:	e7fd      	b.n	8003782 <Error_Handler+0x8>

08003786 <_out_null>:
}


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003786:	b580      	push	{r7, lr}
 8003788:	b084      	sub	sp, #16
 800378a:	af00      	add	r7, sp, #0
 800378c:	60b9      	str	r1, [r7, #8]
 800378e:	607a      	str	r2, [r7, #4]
 8003790:	603b      	str	r3, [r7, #0]
 8003792:	230f      	movs	r3, #15
 8003794:	18fb      	adds	r3, r7, r3
 8003796:	1c02      	adds	r2, r0, #0
 8003798:	701a      	strb	r2, [r3, #0]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 800379a:	46c0      	nop			@ (mov r8, r8)
 800379c:	46bd      	mov	sp, r7
 800379e:	b004      	add	sp, #16
 80037a0:	bd80      	pop	{r7, pc}

080037a2 <_out_char>:


// internal _putchar wrapper
static inline void _out_char(char character, void* buffer, size_t idx, size_t maxlen)
{
 80037a2:	b580      	push	{r7, lr}
 80037a4:	b084      	sub	sp, #16
 80037a6:	af00      	add	r7, sp, #0
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]
 80037ac:	603b      	str	r3, [r7, #0]
 80037ae:	210f      	movs	r1, #15
 80037b0:	187b      	adds	r3, r7, r1
 80037b2:	1c02      	adds	r2, r0, #0
 80037b4:	701a      	strb	r2, [r3, #0]
  (void)buffer; (void)idx; (void)maxlen;
  if (character) {
 80037b6:	000a      	movs	r2, r1
 80037b8:	18bb      	adds	r3, r7, r2
 80037ba:	781b      	ldrb	r3, [r3, #0]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d004      	beq.n	80037ca <_out_char+0x28>
    _putchar(character);
 80037c0:	18bb      	adds	r3, r7, r2
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	0018      	movs	r0, r3
 80037c6:	f001 fbef 	bl	8004fa8 <_putchar>
  }
}
 80037ca:	46c0      	nop			@ (mov r8, r8)
 80037cc:	46bd      	mov	sp, r7
 80037ce:	b004      	add	sp, #16
 80037d0:	bd80      	pop	{r7, pc}

080037d2 <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 80037d2:	b580      	push	{r7, lr}
 80037d4:	b084      	sub	sp, #16
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
 80037da:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	60fb      	str	r3, [r7, #12]
 80037e0:	e002      	b.n	80037e8 <_strnlen_s+0x16>
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	3301      	adds	r3, #1
 80037e6:	60fb      	str	r3, [r7, #12]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d004      	beq.n	80037fa <_strnlen_s+0x28>
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	1e5a      	subs	r2, r3, #1
 80037f4:	603a      	str	r2, [r7, #0]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1f3      	bne.n	80037e2 <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 80037fa:	68fa      	ldr	r2, [r7, #12]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	1ad3      	subs	r3, r2, r3
}
 8003800:	0018      	movs	r0, r3
 8003802:	46bd      	mov	sp, r7
 8003804:	b004      	add	sp, #16
 8003806:	bd80      	pop	{r7, pc}

08003808 <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b082      	sub	sp, #8
 800380c:	af00      	add	r7, sp, #0
 800380e:	0002      	movs	r2, r0
 8003810:	1dfb      	adds	r3, r7, #7
 8003812:	701a      	strb	r2, [r3, #0]
  return (ch >= '0') && (ch <= '9');
 8003814:	1dfb      	adds	r3, r7, #7
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	2b2f      	cmp	r3, #47	@ 0x2f
 800381a:	d905      	bls.n	8003828 <_is_digit+0x20>
 800381c:	1dfb      	adds	r3, r7, #7
 800381e:	781b      	ldrb	r3, [r3, #0]
 8003820:	2b39      	cmp	r3, #57	@ 0x39
 8003822:	d801      	bhi.n	8003828 <_is_digit+0x20>
 8003824:	2301      	movs	r3, #1
 8003826:	e000      	b.n	800382a <_is_digit+0x22>
 8003828:	2300      	movs	r3, #0
 800382a:	1c1a      	adds	r2, r3, #0
 800382c:	2301      	movs	r3, #1
 800382e:	4013      	ands	r3, r2
 8003830:	b2db      	uxtb	r3, r3
}
 8003832:	0018      	movs	r0, r3
 8003834:	46bd      	mov	sp, r7
 8003836:	b002      	add	sp, #8
 8003838:	bd80      	pop	{r7, pc}

0800383a <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 800383a:	b580      	push	{r7, lr}
 800383c:	b084      	sub	sp, #16
 800383e:	af00      	add	r7, sp, #0
 8003840:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 8003842:	2300      	movs	r3, #0
 8003844:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8003846:	e00e      	b.n	8003866 <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8003848:	68fa      	ldr	r2, [r7, #12]
 800384a:	0013      	movs	r3, r2
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	189b      	adds	r3, r3, r2
 8003850:	005b      	lsls	r3, r3, #1
 8003852:	0018      	movs	r0, r3
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	1c59      	adds	r1, r3, #1
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	6011      	str	r1, [r2, #0]
 800385e:	781b      	ldrb	r3, [r3, #0]
 8003860:	18c3      	adds	r3, r0, r3
 8003862:	3b30      	subs	r3, #48	@ 0x30
 8003864:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	0018      	movs	r0, r3
 800386e:	f7ff ffcb 	bl	8003808 <_is_digit>
 8003872:	1e03      	subs	r3, r0, #0
 8003874:	d1e8      	bne.n	8003848 <_atoi+0xe>
  }
  return i;
 8003876:	68fb      	ldr	r3, [r7, #12]
}
 8003878:	0018      	movs	r0, r3
 800387a:	46bd      	mov	sp, r7
 800387c:	b004      	add	sp, #16
 800387e:	bd80      	pop	{r7, pc}

08003880 <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 8003880:	b590      	push	{r4, r7, lr}
 8003882:	b087      	sub	sp, #28
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	607a      	str	r2, [r7, #4]
 800388c:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8003892:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003894:	2202      	movs	r2, #2
 8003896:	4013      	ands	r3, r2
 8003898:	d124      	bne.n	80038e4 <_out_rev+0x64>
 800389a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800389c:	2201      	movs	r2, #1
 800389e:	4013      	ands	r3, r2
 80038a0:	d120      	bne.n	80038e4 <_out_rev+0x64>
    for (size_t i = len; i < width; i++) {
 80038a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038a4:	617b      	str	r3, [r7, #20]
 80038a6:	e00a      	b.n	80038be <_out_rev+0x3e>
      out(' ', buffer, idx++, maxlen);
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	1c53      	adds	r3, r2, #1
 80038ac:	607b      	str	r3, [r7, #4]
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	68b9      	ldr	r1, [r7, #8]
 80038b2:	68fc      	ldr	r4, [r7, #12]
 80038b4:	2020      	movs	r0, #32
 80038b6:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	3301      	adds	r3, #1
 80038bc:	617b      	str	r3, [r7, #20]
 80038be:	697a      	ldr	r2, [r7, #20]
 80038c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d3f0      	bcc.n	80038a8 <_out_rev+0x28>
    }
  }

  // reverse string
  while (len) {
 80038c6:	e00d      	b.n	80038e4 <_out_rev+0x64>
    out(buf[--len], buffer, idx++, maxlen);
 80038c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038ca:	3b01      	subs	r3, #1
 80038cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80038d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038d2:	18d3      	adds	r3, r2, r3
 80038d4:	7818      	ldrb	r0, [r3, #0]
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	1c53      	adds	r3, r2, #1
 80038da:	607b      	str	r3, [r7, #4]
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	68b9      	ldr	r1, [r7, #8]
 80038e0:	68fc      	ldr	r4, [r7, #12]
 80038e2:	47a0      	blx	r4
  while (len) {
 80038e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d1ee      	bne.n	80038c8 <_out_rev+0x48>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 80038ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038ec:	2202      	movs	r2, #2
 80038ee:	4013      	ands	r3, r2
 80038f0:	d00e      	beq.n	8003910 <_out_rev+0x90>
    while (idx - start_idx < width) {
 80038f2:	e007      	b.n	8003904 <_out_rev+0x84>
      out(' ', buffer, idx++, maxlen);
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	1c53      	adds	r3, r2, #1
 80038f8:	607b      	str	r3, [r7, #4]
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	68b9      	ldr	r1, [r7, #8]
 80038fe:	68fc      	ldr	r4, [r7, #12]
 8003900:	2020      	movs	r0, #32
 8003902:	47a0      	blx	r4
    while (idx - start_idx < width) {
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800390c:	429a      	cmp	r2, r3
 800390e:	d8f1      	bhi.n	80038f4 <_out_rev+0x74>
    }
  }

  return idx;
 8003910:	687b      	ldr	r3, [r7, #4]
}
 8003912:	0018      	movs	r0, r3
 8003914:	46bd      	mov	sp, r7
 8003916:	b007      	add	sp, #28
 8003918:	bd90      	pop	{r4, r7, pc}

0800391a <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 800391a:	b590      	push	{r4, r7, lr}
 800391c:	b089      	sub	sp, #36	@ 0x24
 800391e:	af04      	add	r7, sp, #16
 8003920:	60f8      	str	r0, [r7, #12]
 8003922:	60b9      	str	r1, [r7, #8]
 8003924:	607a      	str	r2, [r7, #4]
 8003926:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 8003928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800392a:	2202      	movs	r2, #2
 800392c:	4013      	ands	r3, r2
 800392e:	d134      	bne.n	800399a <_ntoa_format+0x80>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003930:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003932:	2b00      	cmp	r3, #0
 8003934:	d017      	beq.n	8003966 <_ntoa_format+0x4c>
 8003936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003938:	2201      	movs	r2, #1
 800393a:	4013      	ands	r3, r2
 800393c:	d013      	beq.n	8003966 <_ntoa_format+0x4c>
 800393e:	2328      	movs	r3, #40	@ 0x28
 8003940:	18fb      	adds	r3, r7, r3
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d103      	bne.n	8003950 <_ntoa_format+0x36>
 8003948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800394a:	220c      	movs	r2, #12
 800394c:	4013      	ands	r3, r2
 800394e:	d00a      	beq.n	8003966 <_ntoa_format+0x4c>
      width--;
 8003950:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003952:	3b01      	subs	r3, #1
 8003954:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003956:	e006      	b.n	8003966 <_ntoa_format+0x4c>
      buf[len++] = '0';
 8003958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800395a:	1c5a      	adds	r2, r3, #1
 800395c:	627a      	str	r2, [r7, #36]	@ 0x24
 800395e:	6a3a      	ldr	r2, [r7, #32]
 8003960:	18d3      	adds	r3, r2, r3
 8003962:	2230      	movs	r2, #48	@ 0x30
 8003964:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003966:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800396a:	429a      	cmp	r2, r3
 800396c:	d20a      	bcs.n	8003984 <_ntoa_format+0x6a>
 800396e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003970:	2b1f      	cmp	r3, #31
 8003972:	d9f1      	bls.n	8003958 <_ntoa_format+0x3e>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003974:	e006      	b.n	8003984 <_ntoa_format+0x6a>
      buf[len++] = '0';
 8003976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003978:	1c5a      	adds	r2, r3, #1
 800397a:	627a      	str	r2, [r7, #36]	@ 0x24
 800397c:	6a3a      	ldr	r2, [r7, #32]
 800397e:	18d3      	adds	r3, r2, r3
 8003980:	2230      	movs	r2, #48	@ 0x30
 8003982:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003986:	2201      	movs	r2, #1
 8003988:	4013      	ands	r3, r2
 800398a:	d006      	beq.n	800399a <_ntoa_format+0x80>
 800398c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800398e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003990:	429a      	cmp	r2, r3
 8003992:	d202      	bcs.n	800399a <_ntoa_format+0x80>
 8003994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003996:	2b1f      	cmp	r3, #31
 8003998:	d9ed      	bls.n	8003976 <_ntoa_format+0x5c>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 800399a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800399c:	2210      	movs	r2, #16
 800399e:	4013      	ands	r3, r2
 80039a0:	d056      	beq.n	8003a50 <_ntoa_format+0x136>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 80039a2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80039a4:	2380      	movs	r3, #128	@ 0x80
 80039a6:	00db      	lsls	r3, r3, #3
 80039a8:	4013      	ands	r3, r2
 80039aa:	d116      	bne.n	80039da <_ntoa_format+0xc0>
 80039ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d013      	beq.n	80039da <_ntoa_format+0xc0>
 80039b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039b6:	429a      	cmp	r2, r3
 80039b8:	d003      	beq.n	80039c2 <_ntoa_format+0xa8>
 80039ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039be:	429a      	cmp	r2, r3
 80039c0:	d10b      	bne.n	80039da <_ntoa_format+0xc0>
      len--;
 80039c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c4:	3b01      	subs	r3, #1
 80039c6:	627b      	str	r3, [r7, #36]	@ 0x24
      if (len && (base == 16U)) {
 80039c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d005      	beq.n	80039da <_ntoa_format+0xc0>
 80039ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039d0:	2b10      	cmp	r3, #16
 80039d2:	d102      	bne.n	80039da <_ntoa_format+0xc0>
        len--;
 80039d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d6:	3b01      	subs	r3, #1
 80039d8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80039da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039dc:	2b10      	cmp	r3, #16
 80039de:	d10e      	bne.n	80039fe <_ntoa_format+0xe4>
 80039e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039e2:	2220      	movs	r2, #32
 80039e4:	4013      	ands	r3, r2
 80039e6:	d10a      	bne.n	80039fe <_ntoa_format+0xe4>
 80039e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ea:	2b1f      	cmp	r3, #31
 80039ec:	d807      	bhi.n	80039fe <_ntoa_format+0xe4>
      buf[len++] = 'x';
 80039ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f0:	1c5a      	adds	r2, r3, #1
 80039f2:	627a      	str	r2, [r7, #36]	@ 0x24
 80039f4:	6a3a      	ldr	r2, [r7, #32]
 80039f6:	18d3      	adds	r3, r2, r3
 80039f8:	2278      	movs	r2, #120	@ 0x78
 80039fa:	701a      	strb	r2, [r3, #0]
 80039fc:	e01e      	b.n	8003a3c <_ntoa_format+0x122>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80039fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a00:	2b10      	cmp	r3, #16
 8003a02:	d10e      	bne.n	8003a22 <_ntoa_format+0x108>
 8003a04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a06:	2220      	movs	r2, #32
 8003a08:	4013      	ands	r3, r2
 8003a0a:	d00a      	beq.n	8003a22 <_ntoa_format+0x108>
 8003a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a0e:	2b1f      	cmp	r3, #31
 8003a10:	d807      	bhi.n	8003a22 <_ntoa_format+0x108>
      buf[len++] = 'X';
 8003a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a14:	1c5a      	adds	r2, r3, #1
 8003a16:	627a      	str	r2, [r7, #36]	@ 0x24
 8003a18:	6a3a      	ldr	r2, [r7, #32]
 8003a1a:	18d3      	adds	r3, r2, r3
 8003a1c:	2258      	movs	r2, #88	@ 0x58
 8003a1e:	701a      	strb	r2, [r3, #0]
 8003a20:	e00c      	b.n	8003a3c <_ntoa_format+0x122>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a24:	2b02      	cmp	r3, #2
 8003a26:	d109      	bne.n	8003a3c <_ntoa_format+0x122>
 8003a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a2a:	2b1f      	cmp	r3, #31
 8003a2c:	d806      	bhi.n	8003a3c <_ntoa_format+0x122>
      buf[len++] = 'b';
 8003a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a30:	1c5a      	adds	r2, r3, #1
 8003a32:	627a      	str	r2, [r7, #36]	@ 0x24
 8003a34:	6a3a      	ldr	r2, [r7, #32]
 8003a36:	18d3      	adds	r3, r2, r3
 8003a38:	2262      	movs	r2, #98	@ 0x62
 8003a3a:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8003a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a3e:	2b1f      	cmp	r3, #31
 8003a40:	d806      	bhi.n	8003a50 <_ntoa_format+0x136>
      buf[len++] = '0';
 8003a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a44:	1c5a      	adds	r2, r3, #1
 8003a46:	627a      	str	r2, [r7, #36]	@ 0x24
 8003a48:	6a3a      	ldr	r2, [r7, #32]
 8003a4a:	18d3      	adds	r3, r2, r3
 8003a4c:	2230      	movs	r2, #48	@ 0x30
 8003a4e:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8003a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a52:	2b1f      	cmp	r3, #31
 8003a54:	d823      	bhi.n	8003a9e <_ntoa_format+0x184>
    if (negative) {
 8003a56:	2328      	movs	r3, #40	@ 0x28
 8003a58:	18fb      	adds	r3, r7, r3
 8003a5a:	781b      	ldrb	r3, [r3, #0]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d007      	beq.n	8003a70 <_ntoa_format+0x156>
      buf[len++] = '-';
 8003a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a62:	1c5a      	adds	r2, r3, #1
 8003a64:	627a      	str	r2, [r7, #36]	@ 0x24
 8003a66:	6a3a      	ldr	r2, [r7, #32]
 8003a68:	18d3      	adds	r3, r2, r3
 8003a6a:	222d      	movs	r2, #45	@ 0x2d
 8003a6c:	701a      	strb	r2, [r3, #0]
 8003a6e:	e016      	b.n	8003a9e <_ntoa_format+0x184>
    }
    else if (flags & FLAGS_PLUS) {
 8003a70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a72:	2204      	movs	r2, #4
 8003a74:	4013      	ands	r3, r2
 8003a76:	d007      	beq.n	8003a88 <_ntoa_format+0x16e>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8003a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a7a:	1c5a      	adds	r2, r3, #1
 8003a7c:	627a      	str	r2, [r7, #36]	@ 0x24
 8003a7e:	6a3a      	ldr	r2, [r7, #32]
 8003a80:	18d3      	adds	r3, r2, r3
 8003a82:	222b      	movs	r2, #43	@ 0x2b
 8003a84:	701a      	strb	r2, [r3, #0]
 8003a86:	e00a      	b.n	8003a9e <_ntoa_format+0x184>
    }
    else if (flags & FLAGS_SPACE) {
 8003a88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a8a:	2208      	movs	r2, #8
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	d006      	beq.n	8003a9e <_ntoa_format+0x184>
      buf[len++] = ' ';
 8003a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a92:	1c5a      	adds	r2, r3, #1
 8003a94:	627a      	str	r2, [r7, #36]	@ 0x24
 8003a96:	6a3a      	ldr	r2, [r7, #32]
 8003a98:	18d3      	adds	r3, r2, r3
 8003a9a:	2220      	movs	r2, #32
 8003a9c:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8003a9e:	683c      	ldr	r4, [r7, #0]
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	68b9      	ldr	r1, [r7, #8]
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aa8:	9303      	str	r3, [sp, #12]
 8003aaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003aac:	9302      	str	r3, [sp, #8]
 8003aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab0:	9301      	str	r3, [sp, #4]
 8003ab2:	6a3b      	ldr	r3, [r7, #32]
 8003ab4:	9300      	str	r3, [sp, #0]
 8003ab6:	0023      	movs	r3, r4
 8003ab8:	f7ff fee2 	bl	8003880 <_out_rev>
 8003abc:	0003      	movs	r3, r0
}
 8003abe:	0018      	movs	r0, r3
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	b005      	add	sp, #20
 8003ac4:	bd90      	pop	{r4, r7, pc}

08003ac6 <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003ac6:	b590      	push	{r4, r7, lr}
 8003ac8:	b097      	sub	sp, #92	@ 0x5c
 8003aca:	af08      	add	r7, sp, #32
 8003acc:	60f8      	str	r0, [r7, #12]
 8003ace:	60b9      	str	r1, [r7, #8]
 8003ad0:	607a      	str	r2, [r7, #4]
 8003ad2:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	637b      	str	r3, [r7, #52]	@ 0x34

  // no hash for 0 values
  if (!value) {
 8003ad8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d103      	bne.n	8003ae6 <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 8003ade:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ae0:	2210      	movs	r2, #16
 8003ae2:	4393      	bics	r3, r2
 8003ae4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8003ae6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003ae8:	2380      	movs	r3, #128	@ 0x80
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	4013      	ands	r3, r2
 8003aee:	d002      	beq.n	8003af6 <_ntoa_long+0x30>
 8003af0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d033      	beq.n	8003b5e <_ntoa_long+0x98>
    do {
      const char digit = (char)(value % base);
 8003af6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003af8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003afa:	0018      	movs	r0, r3
 8003afc:	f7fc fb8a 	bl	8000214 <__aeabi_uidivmod>
 8003b00:	000b      	movs	r3, r1
 8003b02:	001a      	movs	r2, r3
 8003b04:	2133      	movs	r1, #51	@ 0x33
 8003b06:	187b      	adds	r3, r7, r1
 8003b08:	701a      	strb	r2, [r3, #0]
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8003b0a:	000a      	movs	r2, r1
 8003b0c:	18bb      	adds	r3, r7, r2
 8003b0e:	781b      	ldrb	r3, [r3, #0]
 8003b10:	2b09      	cmp	r3, #9
 8003b12:	d804      	bhi.n	8003b1e <_ntoa_long+0x58>
 8003b14:	18bb      	adds	r3, r7, r2
 8003b16:	781b      	ldrb	r3, [r3, #0]
 8003b18:	3330      	adds	r3, #48	@ 0x30
 8003b1a:	b2da      	uxtb	r2, r3
 8003b1c:	e00d      	b.n	8003b3a <_ntoa_long+0x74>
 8003b1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b20:	2220      	movs	r2, #32
 8003b22:	4013      	ands	r3, r2
 8003b24:	d001      	beq.n	8003b2a <_ntoa_long+0x64>
 8003b26:	2341      	movs	r3, #65	@ 0x41
 8003b28:	e000      	b.n	8003b2c <_ntoa_long+0x66>
 8003b2a:	2361      	movs	r3, #97	@ 0x61
 8003b2c:	2233      	movs	r2, #51	@ 0x33
 8003b2e:	18ba      	adds	r2, r7, r2
 8003b30:	7812      	ldrb	r2, [r2, #0]
 8003b32:	189b      	adds	r3, r3, r2
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	3b0a      	subs	r3, #10
 8003b38:	b2da      	uxtb	r2, r3
 8003b3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b3c:	1c59      	adds	r1, r3, #1
 8003b3e:	6379      	str	r1, [r7, #52]	@ 0x34
 8003b40:	2110      	movs	r1, #16
 8003b42:	1879      	adds	r1, r7, r1
 8003b44:	54ca      	strb	r2, [r1, r3]
      value /= base;
 8003b46:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003b48:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8003b4a:	f7fc fadd 	bl	8000108 <__udivsi3>
 8003b4e:	0003      	movs	r3, r0
 8003b50:	64bb      	str	r3, [r7, #72]	@ 0x48
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8003b52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d002      	beq.n	8003b5e <_ntoa_long+0x98>
 8003b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b5a:	2b1f      	cmp	r3, #31
 8003b5c:	d9cb      	bls.n	8003af6 <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8003b5e:	683c      	ldr	r4, [r7, #0]
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	68b9      	ldr	r1, [r7, #8]
 8003b64:	68f8      	ldr	r0, [r7, #12]
 8003b66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b68:	9306      	str	r3, [sp, #24]
 8003b6a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b6c:	9305      	str	r3, [sp, #20]
 8003b6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b70:	9304      	str	r3, [sp, #16]
 8003b72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b74:	9303      	str	r3, [sp, #12]
 8003b76:	234c      	movs	r3, #76	@ 0x4c
 8003b78:	18fb      	adds	r3, r7, r3
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	9302      	str	r3, [sp, #8]
 8003b7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b80:	9301      	str	r3, [sp, #4]
 8003b82:	2310      	movs	r3, #16
 8003b84:	18fb      	adds	r3, r7, r3
 8003b86:	9300      	str	r3, [sp, #0]
 8003b88:	0023      	movs	r3, r4
 8003b8a:	f7ff fec6 	bl	800391a <_ntoa_format>
 8003b8e:	0003      	movs	r3, r0
}
 8003b90:	0018      	movs	r0, r3
 8003b92:	46bd      	mov	sp, r7
 8003b94:	b00f      	add	sp, #60	@ 0x3c
 8003b96:	bd90      	pop	{r4, r7, pc}

08003b98 <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003b98:	b5b0      	push	{r4, r5, r7, lr}
 8003b9a:	b096      	sub	sp, #88	@ 0x58
 8003b9c:	af08      	add	r7, sp, #32
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	607a      	str	r2, [r7, #4]
 8003ba4:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	637b      	str	r3, [r7, #52]	@ 0x34

  // no hash for 0 values
  if (!value) {
 8003baa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003bac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	d103      	bne.n	8003bba <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 8003bb2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003bb4:	2210      	movs	r2, #16
 8003bb6:	4393      	bics	r3, r2
 8003bb8:	66bb      	str	r3, [r7, #104]	@ 0x68
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8003bba:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003bbc:	2380      	movs	r3, #128	@ 0x80
 8003bbe:	00db      	lsls	r3, r3, #3
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	d003      	beq.n	8003bcc <_ntoa_long_long+0x34>
 8003bc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003bc6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	d03a      	beq.n	8003c42 <_ntoa_long_long+0xaa>
    do {
      const char digit = (char)(value % base);
 8003bcc:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8003bce:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8003bd0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003bd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003bd4:	f7fc fc6a 	bl	80004ac <__aeabi_uldivmod>
 8003bd8:	0010      	movs	r0, r2
 8003bda:	0019      	movs	r1, r3
 8003bdc:	2433      	movs	r4, #51	@ 0x33
 8003bde:	193b      	adds	r3, r7, r4
 8003be0:	1c02      	adds	r2, r0, #0
 8003be2:	701a      	strb	r2, [r3, #0]
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8003be4:	0022      	movs	r2, r4
 8003be6:	18bb      	adds	r3, r7, r2
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	2b09      	cmp	r3, #9
 8003bec:	d804      	bhi.n	8003bf8 <_ntoa_long_long+0x60>
 8003bee:	18bb      	adds	r3, r7, r2
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	3330      	adds	r3, #48	@ 0x30
 8003bf4:	b2da      	uxtb	r2, r3
 8003bf6:	e00d      	b.n	8003c14 <_ntoa_long_long+0x7c>
 8003bf8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003bfa:	2220      	movs	r2, #32
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	d001      	beq.n	8003c04 <_ntoa_long_long+0x6c>
 8003c00:	2341      	movs	r3, #65	@ 0x41
 8003c02:	e000      	b.n	8003c06 <_ntoa_long_long+0x6e>
 8003c04:	2361      	movs	r3, #97	@ 0x61
 8003c06:	2233      	movs	r2, #51	@ 0x33
 8003c08:	18ba      	adds	r2, r7, r2
 8003c0a:	7812      	ldrb	r2, [r2, #0]
 8003c0c:	189b      	adds	r3, r3, r2
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	3b0a      	subs	r3, #10
 8003c12:	b2da      	uxtb	r2, r3
 8003c14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c16:	1c59      	adds	r1, r3, #1
 8003c18:	6379      	str	r1, [r7, #52]	@ 0x34
 8003c1a:	2110      	movs	r1, #16
 8003c1c:	1879      	adds	r1, r7, r1
 8003c1e:	54ca      	strb	r2, [r1, r3]
      value /= base;
 8003c20:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003c22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c24:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8003c26:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8003c28:	f7fc fc40 	bl	80004ac <__aeabi_uldivmod>
 8003c2c:	0002      	movs	r2, r0
 8003c2e:	000b      	movs	r3, r1
 8003c30:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003c32:	64fb      	str	r3, [r7, #76]	@ 0x4c
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8003c34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c36:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	d002      	beq.n	8003c42 <_ntoa_long_long+0xaa>
 8003c3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c3e:	2b1f      	cmp	r3, #31
 8003c40:	d9c4      	bls.n	8003bcc <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8003c42:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003c44:	683d      	ldr	r5, [r7, #0]
 8003c46:	687c      	ldr	r4, [r7, #4]
 8003c48:	68b9      	ldr	r1, [r7, #8]
 8003c4a:	68f8      	ldr	r0, [r7, #12]
 8003c4c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003c4e:	9206      	str	r2, [sp, #24]
 8003c50:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003c52:	9205      	str	r2, [sp, #20]
 8003c54:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003c56:	9204      	str	r2, [sp, #16]
 8003c58:	9303      	str	r3, [sp, #12]
 8003c5a:	2350      	movs	r3, #80	@ 0x50
 8003c5c:	18fb      	adds	r3, r7, r3
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	9302      	str	r3, [sp, #8]
 8003c62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c64:	9301      	str	r3, [sp, #4]
 8003c66:	2310      	movs	r3, #16
 8003c68:	18fb      	adds	r3, r7, r3
 8003c6a:	9300      	str	r3, [sp, #0]
 8003c6c:	002b      	movs	r3, r5
 8003c6e:	0022      	movs	r2, r4
 8003c70:	f7ff fe53 	bl	800391a <_ntoa_format>
 8003c74:	0003      	movs	r3, r0
}
 8003c76:	0018      	movs	r0, r3
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	b00e      	add	sp, #56	@ 0x38
 8003c7c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003c80 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003c80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c82:	b09d      	sub	sp, #116	@ 0x74
 8003c84:	af06      	add	r7, sp, #24
 8003c86:	60f8      	str	r0, [r7, #12]
 8003c88:	60b9      	str	r1, [r7, #8]
 8003c8a:	607a      	str	r2, [r7, #4]
 8003c8c:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	657b      	str	r3, [r7, #84]	@ 0x54
  double diff = 0.0;
 8003c92:	2200      	movs	r2, #0
 8003c94:	2300      	movs	r3, #0
 8003c96:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003c98:	63fb      	str	r3, [r7, #60]	@ 0x3c

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 8003c9a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003c9c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c9e:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8003ca0:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8003ca2:	f7fc fbb7 	bl	8000414 <__aeabi_dcmpeq>
 8003ca6:	1e03      	subs	r3, r0, #0
 8003ca8:	d112      	bne.n	8003cd0 <_ftoa+0x50>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8003caa:	683c      	ldr	r4, [r7, #0]
 8003cac:	687a      	ldr	r2, [r7, #4]
 8003cae:	68b9      	ldr	r1, [r7, #8]
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	2380      	movs	r3, #128	@ 0x80
 8003cb4:	18fb      	adds	r3, r7, r3
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	9303      	str	r3, [sp, #12]
 8003cba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003cbc:	9302      	str	r3, [sp, #8]
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	9301      	str	r3, [sp, #4]
 8003cc2:	4bbf      	ldr	r3, [pc, #764]	@ (8003fc0 <_ftoa+0x340>)
 8003cc4:	9300      	str	r3, [sp, #0]
 8003cc6:	0023      	movs	r3, r4
 8003cc8:	f7ff fdda 	bl	8003880 <_out_rev>
 8003ccc:	0003      	movs	r3, r0
 8003cce:	e211      	b.n	80040f4 <_ftoa+0x474>
  if (value < -DBL_MAX)
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	4252      	negs	r2, r2
 8003cd4:	4bbb      	ldr	r3, [pc, #748]	@ (8003fc4 <_ftoa+0x344>)
 8003cd6:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8003cd8:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8003cda:	f7fc fba1 	bl	8000420 <__aeabi_dcmplt>
 8003cde:	1e03      	subs	r3, r0, #0
 8003ce0:	d012      	beq.n	8003d08 <_ftoa+0x88>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8003ce2:	683c      	ldr	r4, [r7, #0]
 8003ce4:	687a      	ldr	r2, [r7, #4]
 8003ce6:	68b9      	ldr	r1, [r7, #8]
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	2380      	movs	r3, #128	@ 0x80
 8003cec:	18fb      	adds	r3, r7, r3
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	9303      	str	r3, [sp, #12]
 8003cf2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003cf4:	9302      	str	r3, [sp, #8]
 8003cf6:	2304      	movs	r3, #4
 8003cf8:	9301      	str	r3, [sp, #4]
 8003cfa:	4bb3      	ldr	r3, [pc, #716]	@ (8003fc8 <_ftoa+0x348>)
 8003cfc:	9300      	str	r3, [sp, #0]
 8003cfe:	0023      	movs	r3, r4
 8003d00:	f7ff fdbe 	bl	8003880 <_out_rev>
 8003d04:	0003      	movs	r3, r0
 8003d06:	e1f5      	b.n	80040f4 <_ftoa+0x474>
  if (value > DBL_MAX)
 8003d08:	2201      	movs	r2, #1
 8003d0a:	4252      	negs	r2, r2
 8003d0c:	4baf      	ldr	r3, [pc, #700]	@ (8003fcc <_ftoa+0x34c>)
 8003d0e:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8003d10:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8003d12:	f7fc fb99 	bl	8000448 <__aeabi_dcmpgt>
 8003d16:	1e03      	subs	r3, r0, #0
 8003d18:	d024      	beq.n	8003d64 <_ftoa+0xe4>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8003d1a:	2380      	movs	r3, #128	@ 0x80
 8003d1c:	18fb      	adds	r3, r7, r3
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	2204      	movs	r2, #4
 8003d22:	4013      	ands	r3, r2
 8003d24:	d001      	beq.n	8003d2a <_ftoa+0xaa>
 8003d26:	4baa      	ldr	r3, [pc, #680]	@ (8003fd0 <_ftoa+0x350>)
 8003d28:	e000      	b.n	8003d2c <_ftoa+0xac>
 8003d2a:	4baa      	ldr	r3, [pc, #680]	@ (8003fd4 <_ftoa+0x354>)
 8003d2c:	2280      	movs	r2, #128	@ 0x80
 8003d2e:	18ba      	adds	r2, r7, r2
 8003d30:	6812      	ldr	r2, [r2, #0]
 8003d32:	2104      	movs	r1, #4
 8003d34:	400a      	ands	r2, r1
 8003d36:	d001      	beq.n	8003d3c <_ftoa+0xbc>
 8003d38:	2204      	movs	r2, #4
 8003d3a:	e000      	b.n	8003d3e <_ftoa+0xbe>
 8003d3c:	2203      	movs	r2, #3
 8003d3e:	683e      	ldr	r6, [r7, #0]
 8003d40:	687d      	ldr	r5, [r7, #4]
 8003d42:	68bc      	ldr	r4, [r7, #8]
 8003d44:	68f8      	ldr	r0, [r7, #12]
 8003d46:	2180      	movs	r1, #128	@ 0x80
 8003d48:	1879      	adds	r1, r7, r1
 8003d4a:	6809      	ldr	r1, [r1, #0]
 8003d4c:	9103      	str	r1, [sp, #12]
 8003d4e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003d50:	9102      	str	r1, [sp, #8]
 8003d52:	9201      	str	r2, [sp, #4]
 8003d54:	9300      	str	r3, [sp, #0]
 8003d56:	0033      	movs	r3, r6
 8003d58:	002a      	movs	r2, r5
 8003d5a:	0021      	movs	r1, r4
 8003d5c:	f7ff fd90 	bl	8003880 <_out_rev>
 8003d60:	0003      	movs	r3, r0
 8003d62:	e1c7      	b.n	80040f4 <_ftoa+0x474>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 8003d64:	2200      	movs	r2, #0
 8003d66:	4b9c      	ldr	r3, [pc, #624]	@ (8003fd8 <_ftoa+0x358>)
 8003d68:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8003d6a:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8003d6c:	f7fc fb6c 	bl	8000448 <__aeabi_dcmpgt>
 8003d70:	1e03      	subs	r3, r0, #0
 8003d72:	d107      	bne.n	8003d84 <_ftoa+0x104>
 8003d74:	2200      	movs	r2, #0
 8003d76:	4b99      	ldr	r3, [pc, #612]	@ (8003fdc <_ftoa+0x35c>)
 8003d78:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8003d7a:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8003d7c:	f7fc fb50 	bl	8000420 <__aeabi_dcmplt>
 8003d80:	1e03      	subs	r3, r0, #0
 8003d82:	d015      	beq.n	8003db0 <_ftoa+0x130>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8003d84:	683d      	ldr	r5, [r7, #0]
 8003d86:	687c      	ldr	r4, [r7, #4]
 8003d88:	68b9      	ldr	r1, [r7, #8]
 8003d8a:	68f8      	ldr	r0, [r7, #12]
 8003d8c:	2380      	movs	r3, #128	@ 0x80
 8003d8e:	18fb      	adds	r3, r7, r3
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	9304      	str	r3, [sp, #16]
 8003d94:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003d96:	9303      	str	r3, [sp, #12]
 8003d98:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d9a:	9302      	str	r3, [sp, #8]
 8003d9c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003d9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003da0:	9200      	str	r2, [sp, #0]
 8003da2:	9301      	str	r3, [sp, #4]
 8003da4:	002b      	movs	r3, r5
 8003da6:	0022      	movs	r2, r4
 8003da8:	f000 f9a8 	bl	80040fc <_etoa>
 8003dac:	0003      	movs	r3, r0
 8003dae:	e1a1      	b.n	80040f4 <_ftoa+0x474>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 8003db0:	2453      	movs	r4, #83	@ 0x53
 8003db2:	193b      	adds	r3, r7, r4
 8003db4:	2200      	movs	r2, #0
 8003db6:	701a      	strb	r2, [r3, #0]
  if (value < 0) {
 8003db8:	2200      	movs	r2, #0
 8003dba:	2300      	movs	r3, #0
 8003dbc:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8003dbe:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8003dc0:	f7fc fb2e 	bl	8000420 <__aeabi_dcmplt>
 8003dc4:	1e03      	subs	r3, r0, #0
 8003dc6:	d00c      	beq.n	8003de2 <_ftoa+0x162>
    negative = true;
 8003dc8:	193b      	adds	r3, r7, r4
 8003dca:	2201      	movs	r2, #1
 8003dcc:	701a      	strb	r2, [r3, #0]
    value = 0 - value;
 8003dce:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003dd0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003dd2:	2000      	movs	r0, #0
 8003dd4:	2100      	movs	r1, #0
 8003dd6:	f7fd fee3 	bl	8001ba0 <__aeabi_dsub>
 8003dda:	0002      	movs	r2, r0
 8003ddc:	000b      	movs	r3, r1
 8003dde:	673a      	str	r2, [r7, #112]	@ 0x70
 8003de0:	677b      	str	r3, [r7, #116]	@ 0x74
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 8003de2:	2380      	movs	r3, #128	@ 0x80
 8003de4:	18fb      	adds	r3, r7, r3
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	2380      	movs	r3, #128	@ 0x80
 8003dea:	00db      	lsls	r3, r3, #3
 8003dec:	4013      	ands	r3, r2
 8003dee:	d10c      	bne.n	8003e0a <_ftoa+0x18a>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8003df0:	2306      	movs	r3, #6
 8003df2:	67bb      	str	r3, [r7, #120]	@ 0x78
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8003df4:	e009      	b.n	8003e0a <_ftoa+0x18a>
    buf[len++] = '0';
 8003df6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003df8:	1c5a      	adds	r2, r3, #1
 8003dfa:	657a      	str	r2, [r7, #84]	@ 0x54
 8003dfc:	2210      	movs	r2, #16
 8003dfe:	18ba      	adds	r2, r7, r2
 8003e00:	2130      	movs	r1, #48	@ 0x30
 8003e02:	54d1      	strb	r1, [r2, r3]
    prec--;
 8003e04:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e06:	3b01      	subs	r3, #1
 8003e08:	67bb      	str	r3, [r7, #120]	@ 0x78
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8003e0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e0c:	2b1f      	cmp	r3, #31
 8003e0e:	d802      	bhi.n	8003e16 <_ftoa+0x196>
 8003e10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e12:	2b09      	cmp	r3, #9
 8003e14:	d8ef      	bhi.n	8003df6 <_ftoa+0x176>
  }

  int whole = (int)value;
 8003e16:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8003e18:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8003e1a:	f7fe fa5d 	bl	80022d8 <__aeabi_d2iz>
 8003e1e:	0003      	movs	r3, r0
 8003e20:	64fb      	str	r3, [r7, #76]	@ 0x4c
  double tmp = (value - whole) * pow10[prec];
 8003e22:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8003e24:	f7fe fa94 	bl	8002350 <__aeabi_i2d>
 8003e28:	0002      	movs	r2, r0
 8003e2a:	000b      	movs	r3, r1
 8003e2c:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8003e2e:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8003e30:	f7fd feb6 	bl	8001ba0 <__aeabi_dsub>
 8003e34:	0002      	movs	r2, r0
 8003e36:	000b      	movs	r3, r1
 8003e38:	0010      	movs	r0, r2
 8003e3a:	0019      	movs	r1, r3
 8003e3c:	4a68      	ldr	r2, [pc, #416]	@ (8003fe0 <_ftoa+0x360>)
 8003e3e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e40:	00db      	lsls	r3, r3, #3
 8003e42:	18d3      	adds	r3, r2, r3
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f7fd fbe2 	bl	8001610 <__aeabi_dmul>
 8003e4c:	0002      	movs	r2, r0
 8003e4e:	000b      	movs	r3, r1
 8003e50:	633a      	str	r2, [r7, #48]	@ 0x30
 8003e52:	637b      	str	r3, [r7, #52]	@ 0x34
  unsigned long frac = (unsigned long)tmp;
 8003e54:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003e56:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003e58:	f7fc fb48 	bl	80004ec <__aeabi_d2uiz>
 8003e5c:	0003      	movs	r3, r0
 8003e5e:	64bb      	str	r3, [r7, #72]	@ 0x48
  diff = tmp - frac;
 8003e60:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8003e62:	f7fe faa3 	bl	80023ac <__aeabi_ui2d>
 8003e66:	0002      	movs	r2, r0
 8003e68:	000b      	movs	r3, r1
 8003e6a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003e6c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003e6e:	f7fd fe97 	bl	8001ba0 <__aeabi_dsub>
 8003e72:	0002      	movs	r2, r0
 8003e74:	000b      	movs	r3, r1
 8003e76:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003e78:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (diff > 0.5) {
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	4b59      	ldr	r3, [pc, #356]	@ (8003fe4 <_ftoa+0x364>)
 8003e7e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003e80:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003e82:	f7fc fae1 	bl	8000448 <__aeabi_dcmpgt>
 8003e86:	1e03      	subs	r3, r0, #0
 8003e88:	d015      	beq.n	8003eb6 <_ftoa+0x236>
    ++frac;
 8003e8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e8c:	3301      	adds	r3, #1
 8003e8e:	64bb      	str	r3, [r7, #72]	@ 0x48
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 8003e90:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8003e92:	f7fe fa8b 	bl	80023ac <__aeabi_ui2d>
 8003e96:	4a52      	ldr	r2, [pc, #328]	@ (8003fe0 <_ftoa+0x360>)
 8003e98:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e9a:	00db      	lsls	r3, r3, #3
 8003e9c:	18d3      	adds	r3, r2, r3
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	f7fc fadb 	bl	800045c <__aeabi_dcmpge>
 8003ea6:	1e03      	subs	r3, r0, #0
 8003ea8:	d017      	beq.n	8003eda <_ftoa+0x25a>
      frac = 0;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	64bb      	str	r3, [r7, #72]	@ 0x48
      ++whole;
 8003eae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003eb4:	e011      	b.n	8003eda <_ftoa+0x25a>
    }
  }
  else if (diff < 0.5) {
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	4b4a      	ldr	r3, [pc, #296]	@ (8003fe4 <_ftoa+0x364>)
 8003eba:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003ebc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003ebe:	f7fc faaf 	bl	8000420 <__aeabi_dcmplt>
 8003ec2:	1e03      	subs	r3, r0, #0
 8003ec4:	d109      	bne.n	8003eda <_ftoa+0x25a>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 8003ec6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d003      	beq.n	8003ed4 <_ftoa+0x254>
 8003ecc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ece:	2201      	movs	r2, #1
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	d002      	beq.n	8003eda <_ftoa+0x25a>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 8003ed4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ed6:	3301      	adds	r3, #1
 8003ed8:	64bb      	str	r3, [r7, #72]	@ 0x48
  }

  if (prec == 0U) {
 8003eda:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d12f      	bne.n	8003f40 <_ftoa+0x2c0>
    diff = value - (double)whole;
 8003ee0:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8003ee2:	f7fe fa35 	bl	8002350 <__aeabi_i2d>
 8003ee6:	0002      	movs	r2, r0
 8003ee8:	000b      	movs	r3, r1
 8003eea:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8003eec:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8003eee:	f7fd fe57 	bl	8001ba0 <__aeabi_dsub>
 8003ef2:	0002      	movs	r2, r0
 8003ef4:	000b      	movs	r3, r1
 8003ef6:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003ef8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 8003efa:	2301      	movs	r3, #1
 8003efc:	1c1c      	adds	r4, r3, #0
 8003efe:	2200      	movs	r2, #0
 8003f00:	4b38      	ldr	r3, [pc, #224]	@ (8003fe4 <_ftoa+0x364>)
 8003f02:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003f04:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f06:	f7fc fa8b 	bl	8000420 <__aeabi_dcmplt>
 8003f0a:	1e03      	subs	r3, r0, #0
 8003f0c:	d101      	bne.n	8003f12 <_ftoa+0x292>
 8003f0e:	2300      	movs	r3, #0
 8003f10:	1c1c      	adds	r4, r3, #0
 8003f12:	b2e3      	uxtb	r3, r4
 8003f14:	2201      	movs	r2, #1
 8003f16:	4053      	eors	r3, r2
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d107      	bne.n	8003f2e <_ftoa+0x2ae>
 8003f1e:	2200      	movs	r2, #0
 8003f20:	4b30      	ldr	r3, [pc, #192]	@ (8003fe4 <_ftoa+0x364>)
 8003f22:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003f24:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f26:	f7fc fa8f 	bl	8000448 <__aeabi_dcmpgt>
 8003f2a:	1e03      	subs	r3, r0, #0
 8003f2c:	d046      	beq.n	8003fbc <_ftoa+0x33c>
 8003f2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f30:	2201      	movs	r2, #1
 8003f32:	4013      	ands	r3, r2
 8003f34:	d100      	bne.n	8003f38 <_ftoa+0x2b8>
 8003f36:	e070      	b.n	800401a <_ftoa+0x39a>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 8003f38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f3a:	3301      	adds	r3, #1
 8003f3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f3e:	e06c      	b.n	800401a <_ftoa+0x39a>
    }
  }
  else {
    unsigned int count = prec;
 8003f40:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f42:	647b      	str	r3, [r7, #68]	@ 0x44
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003f44:	e01b      	b.n	8003f7e <_ftoa+0x2fe>
      --count;
 8003f46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f48:	3b01      	subs	r3, #1
 8003f4a:	647b      	str	r3, [r7, #68]	@ 0x44
      buf[len++] = (char)(48U + (frac % 10U));
 8003f4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f4e:	210a      	movs	r1, #10
 8003f50:	0018      	movs	r0, r3
 8003f52:	f7fc f95f 	bl	8000214 <__aeabi_uidivmod>
 8003f56:	000b      	movs	r3, r1
 8003f58:	b2da      	uxtb	r2, r3
 8003f5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f5c:	1c59      	adds	r1, r3, #1
 8003f5e:	6579      	str	r1, [r7, #84]	@ 0x54
 8003f60:	3230      	adds	r2, #48	@ 0x30
 8003f62:	b2d1      	uxtb	r1, r2
 8003f64:	2210      	movs	r2, #16
 8003f66:	18ba      	adds	r2, r7, r2
 8003f68:	54d1      	strb	r1, [r2, r3]
      if (!(frac /= 10U)) {
 8003f6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f6c:	210a      	movs	r1, #10
 8003f6e:	0018      	movs	r0, r3
 8003f70:	f7fc f8ca 	bl	8000108 <__udivsi3>
 8003f74:	0003      	movs	r3, r0
 8003f76:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d003      	beq.n	8003f86 <_ftoa+0x306>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003f7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f80:	2b1f      	cmp	r3, #31
 8003f82:	d9e0      	bls.n	8003f46 <_ftoa+0x2c6>
 8003f84:	e008      	b.n	8003f98 <_ftoa+0x318>
        break;
 8003f86:	46c0      	nop			@ (mov r8, r8)
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8003f88:	e006      	b.n	8003f98 <_ftoa+0x318>
      buf[len++] = '0';
 8003f8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f8c:	1c5a      	adds	r2, r3, #1
 8003f8e:	657a      	str	r2, [r7, #84]	@ 0x54
 8003f90:	2210      	movs	r2, #16
 8003f92:	18ba      	adds	r2, r7, r2
 8003f94:	2130      	movs	r1, #48	@ 0x30
 8003f96:	54d1      	strb	r1, [r2, r3]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8003f98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f9a:	2b1f      	cmp	r3, #31
 8003f9c:	d804      	bhi.n	8003fa8 <_ftoa+0x328>
 8003f9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fa0:	1e5a      	subs	r2, r3, #1
 8003fa2:	647a      	str	r2, [r7, #68]	@ 0x44
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d1f0      	bne.n	8003f8a <_ftoa+0x30a>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003fa8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003faa:	2b1f      	cmp	r3, #31
 8003fac:	d835      	bhi.n	800401a <_ftoa+0x39a>
      // add decimal
      buf[len++] = '.';
 8003fae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003fb0:	1c5a      	adds	r2, r3, #1
 8003fb2:	657a      	str	r2, [r7, #84]	@ 0x54
 8003fb4:	2210      	movs	r2, #16
 8003fb6:	18ba      	adds	r2, r7, r2
 8003fb8:	212e      	movs	r1, #46	@ 0x2e
 8003fba:	54d1      	strb	r1, [r2, r3]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003fbc:	e02d      	b.n	800401a <_ftoa+0x39a>
 8003fbe:	46c0      	nop			@ (mov r8, r8)
 8003fc0:	080094cc 	.word	0x080094cc
 8003fc4:	ffefffff 	.word	0xffefffff
 8003fc8:	080094d0 	.word	0x080094d0
 8003fcc:	7fefffff 	.word	0x7fefffff
 8003fd0:	080094d8 	.word	0x080094d8
 8003fd4:	080094e0 	.word	0x080094e0
 8003fd8:	41cdcd65 	.word	0x41cdcd65
 8003fdc:	c1cdcd65 	.word	0xc1cdcd65
 8003fe0:	080096d8 	.word	0x080096d8
 8003fe4:	3fe00000 	.word	0x3fe00000
    buf[len++] = (char)(48 + (whole % 10));
 8003fe8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fea:	210a      	movs	r1, #10
 8003fec:	0018      	movs	r0, r3
 8003fee:	f7fc f9fb 	bl	80003e8 <__aeabi_idivmod>
 8003ff2:	000b      	movs	r3, r1
 8003ff4:	b2da      	uxtb	r2, r3
 8003ff6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ff8:	1c59      	adds	r1, r3, #1
 8003ffa:	6579      	str	r1, [r7, #84]	@ 0x54
 8003ffc:	3230      	adds	r2, #48	@ 0x30
 8003ffe:	b2d1      	uxtb	r1, r2
 8004000:	2210      	movs	r2, #16
 8004002:	18ba      	adds	r2, r7, r2
 8004004:	54d1      	strb	r1, [r2, r3]
    if (!(whole /= 10)) {
 8004006:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004008:	210a      	movs	r1, #10
 800400a:	0018      	movs	r0, r3
 800400c:	f7fc f906 	bl	800021c <__divsi3>
 8004010:	0003      	movs	r3, r0
 8004012:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004014:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004016:	2b00      	cmp	r3, #0
 8004018:	d003      	beq.n	8004022 <_ftoa+0x3a2>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800401a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800401c:	2b1f      	cmp	r3, #31
 800401e:	d9e3      	bls.n	8003fe8 <_ftoa+0x368>
 8004020:	e000      	b.n	8004024 <_ftoa+0x3a4>
      break;
 8004022:	46c0      	nop			@ (mov r8, r8)
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 8004024:	2180      	movs	r1, #128	@ 0x80
 8004026:	187b      	adds	r3, r7, r1
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2202      	movs	r2, #2
 800402c:	4013      	ands	r3, r2
 800402e:	d123      	bne.n	8004078 <_ftoa+0x3f8>
 8004030:	187b      	adds	r3, r7, r1
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	2201      	movs	r2, #1
 8004036:	4013      	ands	r3, r2
 8004038:	d01e      	beq.n	8004078 <_ftoa+0x3f8>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 800403a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800403c:	2b00      	cmp	r3, #0
 800403e:	d014      	beq.n	800406a <_ftoa+0x3ea>
 8004040:	2353      	movs	r3, #83	@ 0x53
 8004042:	18fb      	adds	r3, r7, r3
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d104      	bne.n	8004054 <_ftoa+0x3d4>
 800404a:	187b      	adds	r3, r7, r1
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	220c      	movs	r2, #12
 8004050:	4013      	ands	r3, r2
 8004052:	d00a      	beq.n	800406a <_ftoa+0x3ea>
      width--;
 8004054:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004056:	3b01      	subs	r3, #1
 8004058:	67fb      	str	r3, [r7, #124]	@ 0x7c
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 800405a:	e006      	b.n	800406a <_ftoa+0x3ea>
      buf[len++] = '0';
 800405c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800405e:	1c5a      	adds	r2, r3, #1
 8004060:	657a      	str	r2, [r7, #84]	@ 0x54
 8004062:	2210      	movs	r2, #16
 8004064:	18ba      	adds	r2, r7, r2
 8004066:	2130      	movs	r1, #48	@ 0x30
 8004068:	54d1      	strb	r1, [r2, r3]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 800406a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800406c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800406e:	429a      	cmp	r2, r3
 8004070:	d202      	bcs.n	8004078 <_ftoa+0x3f8>
 8004072:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004074:	2b1f      	cmp	r3, #31
 8004076:	d9f1      	bls.n	800405c <_ftoa+0x3dc>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8004078:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800407a:	2b1f      	cmp	r3, #31
 800407c:	d827      	bhi.n	80040ce <_ftoa+0x44e>
    if (negative) {
 800407e:	2353      	movs	r3, #83	@ 0x53
 8004080:	18fb      	adds	r3, r7, r3
 8004082:	781b      	ldrb	r3, [r3, #0]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d007      	beq.n	8004098 <_ftoa+0x418>
      buf[len++] = '-';
 8004088:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800408a:	1c5a      	adds	r2, r3, #1
 800408c:	657a      	str	r2, [r7, #84]	@ 0x54
 800408e:	2210      	movs	r2, #16
 8004090:	18ba      	adds	r2, r7, r2
 8004092:	212d      	movs	r1, #45	@ 0x2d
 8004094:	54d1      	strb	r1, [r2, r3]
 8004096:	e01a      	b.n	80040ce <_ftoa+0x44e>
    }
    else if (flags & FLAGS_PLUS) {
 8004098:	2380      	movs	r3, #128	@ 0x80
 800409a:	18fb      	adds	r3, r7, r3
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	2204      	movs	r2, #4
 80040a0:	4013      	ands	r3, r2
 80040a2:	d007      	beq.n	80040b4 <_ftoa+0x434>
      buf[len++] = '+';  // ignore the space if the '+' exists
 80040a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040a6:	1c5a      	adds	r2, r3, #1
 80040a8:	657a      	str	r2, [r7, #84]	@ 0x54
 80040aa:	2210      	movs	r2, #16
 80040ac:	18ba      	adds	r2, r7, r2
 80040ae:	212b      	movs	r1, #43	@ 0x2b
 80040b0:	54d1      	strb	r1, [r2, r3]
 80040b2:	e00c      	b.n	80040ce <_ftoa+0x44e>
    }
    else if (flags & FLAGS_SPACE) {
 80040b4:	2380      	movs	r3, #128	@ 0x80
 80040b6:	18fb      	adds	r3, r7, r3
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	2208      	movs	r2, #8
 80040bc:	4013      	ands	r3, r2
 80040be:	d006      	beq.n	80040ce <_ftoa+0x44e>
      buf[len++] = ' ';
 80040c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040c2:	1c5a      	adds	r2, r3, #1
 80040c4:	657a      	str	r2, [r7, #84]	@ 0x54
 80040c6:	2210      	movs	r2, #16
 80040c8:	18ba      	adds	r2, r7, r2
 80040ca:	2120      	movs	r1, #32
 80040cc:	54d1      	strb	r1, [r2, r3]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 80040ce:	683c      	ldr	r4, [r7, #0]
 80040d0:	687a      	ldr	r2, [r7, #4]
 80040d2:	68b9      	ldr	r1, [r7, #8]
 80040d4:	68f8      	ldr	r0, [r7, #12]
 80040d6:	2380      	movs	r3, #128	@ 0x80
 80040d8:	18fb      	adds	r3, r7, r3
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	9303      	str	r3, [sp, #12]
 80040de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80040e0:	9302      	str	r3, [sp, #8]
 80040e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040e4:	9301      	str	r3, [sp, #4]
 80040e6:	2310      	movs	r3, #16
 80040e8:	18fb      	adds	r3, r7, r3
 80040ea:	9300      	str	r3, [sp, #0]
 80040ec:	0023      	movs	r3, r4
 80040ee:	f7ff fbc7 	bl	8003880 <_out_rev>
 80040f2:	0003      	movs	r3, r0
}
 80040f4:	0018      	movs	r0, r3
 80040f6:	46bd      	mov	sp, r7
 80040f8:	b017      	add	sp, #92	@ 0x5c
 80040fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080040fc <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 80040fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040fe:	b0a7      	sub	sp, #156	@ 0x9c
 8004100:	af06      	add	r7, sp, #24
 8004102:	6478      	str	r0, [r7, #68]	@ 0x44
 8004104:	6439      	str	r1, [r7, #64]	@ 0x40
 8004106:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004108:	63bb      	str	r3, [r7, #56]	@ 0x38
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 800410a:	2698      	movs	r6, #152	@ 0x98
 800410c:	19bb      	adds	r3, r7, r6
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	19b9      	adds	r1, r7, r6
 8004114:	6808      	ldr	r0, [r1, #0]
 8004116:	6849      	ldr	r1, [r1, #4]
 8004118:	f7fc f97c 	bl	8000414 <__aeabi_dcmpeq>
 800411c:	1e03      	subs	r3, r0, #0
 800411e:	d013      	beq.n	8004148 <_etoa+0x4c>
 8004120:	2201      	movs	r2, #1
 8004122:	4252      	negs	r2, r2
 8004124:	4bda      	ldr	r3, [pc, #872]	@ (8004490 <_etoa+0x394>)
 8004126:	19b9      	adds	r1, r7, r6
 8004128:	6808      	ldr	r0, [r1, #0]
 800412a:	6849      	ldr	r1, [r1, #4]
 800412c:	f7fc f98c 	bl	8000448 <__aeabi_dcmpgt>
 8004130:	1e03      	subs	r3, r0, #0
 8004132:	d109      	bne.n	8004148 <_etoa+0x4c>
 8004134:	2201      	movs	r2, #1
 8004136:	4252      	negs	r2, r2
 8004138:	4bd6      	ldr	r3, [pc, #856]	@ (8004494 <_etoa+0x398>)
 800413a:	19b9      	adds	r1, r7, r6
 800413c:	6808      	ldr	r0, [r1, #0]
 800413e:	6849      	ldr	r1, [r1, #4]
 8004140:	f7fc f96e 	bl	8000420 <__aeabi_dcmplt>
 8004144:	1e03      	subs	r3, r0, #0
 8004146:	d01b      	beq.n	8004180 <_etoa+0x84>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8004148:	6bbd      	ldr	r5, [r7, #56]	@ 0x38
 800414a:	6bfc      	ldr	r4, [r7, #60]	@ 0x3c
 800414c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800414e:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8004150:	23a8      	movs	r3, #168	@ 0xa8
 8004152:	18fb      	adds	r3, r7, r3
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	9304      	str	r3, [sp, #16]
 8004158:	23a4      	movs	r3, #164	@ 0xa4
 800415a:	18fb      	adds	r3, r7, r3
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	9303      	str	r3, [sp, #12]
 8004160:	23a0      	movs	r3, #160	@ 0xa0
 8004162:	18fb      	adds	r3, r7, r3
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	9302      	str	r3, [sp, #8]
 8004168:	2398      	movs	r3, #152	@ 0x98
 800416a:	18fb      	adds	r3, r7, r3
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	9200      	str	r2, [sp, #0]
 8004172:	9301      	str	r3, [sp, #4]
 8004174:	002b      	movs	r3, r5
 8004176:	0022      	movs	r2, r4
 8004178:	f7ff fd82 	bl	8003c80 <_ftoa>
 800417c:	0003      	movs	r3, r0
 800417e:	e272      	b.n	8004666 <_etoa+0x56a>
  }

  // determine the sign
  const bool negative = value < 0;
 8004180:	233b      	movs	r3, #59	@ 0x3b
 8004182:	2238      	movs	r2, #56	@ 0x38
 8004184:	189b      	adds	r3, r3, r2
 8004186:	19de      	adds	r6, r3, r7
 8004188:	2301      	movs	r3, #1
 800418a:	73fb      	strb	r3, [r7, #15]
 800418c:	2200      	movs	r2, #0
 800418e:	2300      	movs	r3, #0
 8004190:	2198      	movs	r1, #152	@ 0x98
 8004192:	1879      	adds	r1, r7, r1
 8004194:	6808      	ldr	r0, [r1, #0]
 8004196:	6849      	ldr	r1, [r1, #4]
 8004198:	f7fc f942 	bl	8000420 <__aeabi_dcmplt>
 800419c:	1e03      	subs	r3, r0, #0
 800419e:	d101      	bne.n	80041a4 <_etoa+0xa8>
 80041a0:	2300      	movs	r3, #0
 80041a2:	73fb      	strb	r3, [r7, #15]
 80041a4:	7bfb      	ldrb	r3, [r7, #15]
 80041a6:	7033      	strb	r3, [r6, #0]
  if (negative) {
 80041a8:	233b      	movs	r3, #59	@ 0x3b
 80041aa:	2238      	movs	r2, #56	@ 0x38
 80041ac:	189b      	adds	r3, r3, r2
 80041ae:	19db      	adds	r3, r3, r7
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d00f      	beq.n	80041d6 <_etoa+0xda>
    value = -value;
 80041b6:	2198      	movs	r1, #152	@ 0x98
 80041b8:	187b      	adds	r3, r7, r1
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	603b      	str	r3, [r7, #0]
 80041be:	239c      	movs	r3, #156	@ 0x9c
 80041c0:	18fb      	adds	r3, r7, r3
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	2380      	movs	r3, #128	@ 0x80
 80041c6:	061b      	lsls	r3, r3, #24
 80041c8:	4053      	eors	r3, r2
 80041ca:	607b      	str	r3, [r7, #4]
 80041cc:	683a      	ldr	r2, [r7, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	1879      	adds	r1, r7, r1
 80041d2:	600a      	str	r2, [r1, #0]
 80041d4:	604b      	str	r3, [r1, #4]
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 80041d6:	23a8      	movs	r3, #168	@ 0xa8
 80041d8:	18fb      	adds	r3, r7, r3
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	2380      	movs	r3, #128	@ 0x80
 80041de:	00db      	lsls	r3, r3, #3
 80041e0:	4013      	ands	r3, r2
 80041e2:	d103      	bne.n	80041ec <_etoa+0xf0>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 80041e4:	2306      	movs	r3, #6
 80041e6:	22a0      	movs	r2, #160	@ 0xa0
 80041e8:	18ba      	adds	r2, r7, r2
 80041ea:	6013      	str	r3, [r2, #0]
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 80041ec:	2698      	movs	r6, #152	@ 0x98
 80041ee:	19bb      	adds	r3, r7, r6
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	64ba      	str	r2, [r7, #72]	@ 0x48
 80041f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 80041f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80041fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041fc:	0d1b      	lsrs	r3, r3, #20
 80041fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004200:	2300      	movs	r3, #0
 8004202:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004206:	055b      	lsls	r3, r3, #21
 8004208:	0d5b      	lsrs	r3, r3, #21
 800420a:	4aa3      	ldr	r2, [pc, #652]	@ (8004498 <_etoa+0x39c>)
 800420c:	4694      	mov	ip, r2
 800420e:	4463      	add	r3, ip
 8004210:	66fb      	str	r3, [r7, #108]	@ 0x6c
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 8004212:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004214:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004216:	2100      	movs	r1, #0
 8004218:	0010      	movs	r0, r2
 800421a:	4388      	bics	r0, r1
 800421c:	0004      	movs	r4, r0
 800421e:	031b      	lsls	r3, r3, #12
 8004220:	0b1d      	lsrs	r5, r3, #12
 8004222:	2300      	movs	r3, #0
 8004224:	4323      	orrs	r3, r4
 8004226:	623b      	str	r3, [r7, #32]
 8004228:	4b9c      	ldr	r3, [pc, #624]	@ (800449c <_etoa+0x3a0>)
 800422a:	432b      	orrs	r3, r5
 800422c:	627b      	str	r3, [r7, #36]	@ 0x24
 800422e:	6a3b      	ldr	r3, [r7, #32]
 8004230:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8004232:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004234:	64fc      	str	r4, [r7, #76]	@ 0x4c
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8004236:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004238:	f7fe f88a 	bl	8002350 <__aeabi_i2d>
 800423c:	4a98      	ldr	r2, [pc, #608]	@ (80044a0 <_etoa+0x3a4>)
 800423e:	4b99      	ldr	r3, [pc, #612]	@ (80044a4 <_etoa+0x3a8>)
 8004240:	f7fd f9e6 	bl	8001610 <__aeabi_dmul>
 8004244:	0002      	movs	r2, r0
 8004246:	000b      	movs	r3, r1
 8004248:	0010      	movs	r0, r2
 800424a:	0019      	movs	r1, r3
 800424c:	4a96      	ldr	r2, [pc, #600]	@ (80044a8 <_etoa+0x3ac>)
 800424e:	4b97      	ldr	r3, [pc, #604]	@ (80044ac <_etoa+0x3b0>)
 8004250:	f7fc fa36 	bl	80006c0 <__aeabi_dadd>
 8004254:	0002      	movs	r2, r0
 8004256:	000b      	movs	r3, r1
 8004258:	0014      	movs	r4, r2
 800425a:	001d      	movs	r5, r3
 800425c:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800425e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004260:	2200      	movs	r2, #0
 8004262:	4b93      	ldr	r3, [pc, #588]	@ (80044b0 <_etoa+0x3b4>)
 8004264:	f7fd fc9c 	bl	8001ba0 <__aeabi_dsub>
 8004268:	0002      	movs	r2, r0
 800426a:	000b      	movs	r3, r1
 800426c:	0010      	movs	r0, r2
 800426e:	0019      	movs	r1, r3
 8004270:	4a90      	ldr	r2, [pc, #576]	@ (80044b4 <_etoa+0x3b8>)
 8004272:	4b91      	ldr	r3, [pc, #580]	@ (80044b8 <_etoa+0x3bc>)
 8004274:	f7fd f9cc 	bl	8001610 <__aeabi_dmul>
 8004278:	0002      	movs	r2, r0
 800427a:	000b      	movs	r3, r1
 800427c:	0020      	movs	r0, r4
 800427e:	0029      	movs	r1, r5
 8004280:	f7fc fa1e 	bl	80006c0 <__aeabi_dadd>
 8004284:	0002      	movs	r2, r0
 8004286:	000b      	movs	r3, r1
 8004288:	0010      	movs	r0, r2
 800428a:	0019      	movs	r1, r3
 800428c:	f7fe f824 	bl	80022d8 <__aeabi_d2iz>
 8004290:	0003      	movs	r3, r0
 8004292:	67fb      	str	r3, [r7, #124]	@ 0x7c
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 8004294:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8004296:	f7fe f85b 	bl	8002350 <__aeabi_i2d>
 800429a:	4a88      	ldr	r2, [pc, #544]	@ (80044bc <_etoa+0x3c0>)
 800429c:	4b88      	ldr	r3, [pc, #544]	@ (80044c0 <_etoa+0x3c4>)
 800429e:	f7fd f9b7 	bl	8001610 <__aeabi_dmul>
 80042a2:	0002      	movs	r2, r0
 80042a4:	000b      	movs	r3, r1
 80042a6:	0010      	movs	r0, r2
 80042a8:	0019      	movs	r1, r3
 80042aa:	2200      	movs	r2, #0
 80042ac:	4b85      	ldr	r3, [pc, #532]	@ (80044c4 <_etoa+0x3c8>)
 80042ae:	f7fc fa07 	bl	80006c0 <__aeabi_dadd>
 80042b2:	0002      	movs	r2, r0
 80042b4:	000b      	movs	r3, r1
 80042b6:	0010      	movs	r0, r2
 80042b8:	0019      	movs	r1, r3
 80042ba:	f7fe f80d 	bl	80022d8 <__aeabi_d2iz>
 80042be:	0003      	movs	r3, r0
 80042c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 80042c2:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80042c4:	f7fe f844 	bl	8002350 <__aeabi_i2d>
 80042c8:	4a7f      	ldr	r2, [pc, #508]	@ (80044c8 <_etoa+0x3cc>)
 80042ca:	4b80      	ldr	r3, [pc, #512]	@ (80044cc <_etoa+0x3d0>)
 80042cc:	f7fd f9a0 	bl	8001610 <__aeabi_dmul>
 80042d0:	0002      	movs	r2, r0
 80042d2:	000b      	movs	r3, r1
 80042d4:	0014      	movs	r4, r2
 80042d6:	001d      	movs	r5, r3
 80042d8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80042da:	f7fe f839 	bl	8002350 <__aeabi_i2d>
 80042de:	4a7c      	ldr	r2, [pc, #496]	@ (80044d0 <_etoa+0x3d4>)
 80042e0:	4b7c      	ldr	r3, [pc, #496]	@ (80044d4 <_etoa+0x3d8>)
 80042e2:	f7fd f995 	bl	8001610 <__aeabi_dmul>
 80042e6:	0002      	movs	r2, r0
 80042e8:	000b      	movs	r3, r1
 80042ea:	0020      	movs	r0, r4
 80042ec:	0029      	movs	r1, r5
 80042ee:	f7fd fc57 	bl	8001ba0 <__aeabi_dsub>
 80042f2:	0002      	movs	r2, r0
 80042f4:	000b      	movs	r3, r1
 80042f6:	663a      	str	r2, [r7, #96]	@ 0x60
 80042f8:	667b      	str	r3, [r7, #100]	@ 0x64
  const double z2 = z * z;
 80042fa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80042fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042fe:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8004300:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8004302:	f7fd f985 	bl	8001610 <__aeabi_dmul>
 8004306:	0002      	movs	r2, r0
 8004308:	000b      	movs	r3, r1
 800430a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800430c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 800430e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004310:	4a71      	ldr	r2, [pc, #452]	@ (80044d8 <_etoa+0x3dc>)
 8004312:	4694      	mov	ip, r2
 8004314:	4463      	add	r3, ip
 8004316:	61bb      	str	r3, [r7, #24]
 8004318:	17db      	asrs	r3, r3, #31
 800431a:	61fb      	str	r3, [r7, #28]
 800431c:	69bb      	ldr	r3, [r7, #24]
 800431e:	051b      	lsls	r3, r3, #20
 8004320:	617b      	str	r3, [r7, #20]
 8004322:	2300      	movs	r3, #0
 8004324:	613b      	str	r3, [r7, #16]
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	697c      	ldr	r4, [r7, #20]
 800432a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800432c:	64fc      	str	r4, [r7, #76]	@ 0x4c
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 800432e:	6cbc      	ldr	r4, [r7, #72]	@ 0x48
 8004330:	6cfd      	ldr	r5, [r7, #76]	@ 0x4c
 8004332:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8004334:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8004336:	0002      	movs	r2, r0
 8004338:	000b      	movs	r3, r1
 800433a:	f7fc f9c1 	bl	80006c0 <__aeabi_dadd>
 800433e:	0002      	movs	r2, r0
 8004340:	000b      	movs	r3, r1
 8004342:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004344:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004346:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004348:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800434a:	2000      	movs	r0, #0
 800434c:	2180      	movs	r1, #128	@ 0x80
 800434e:	05c9      	lsls	r1, r1, #23
 8004350:	f7fd fc26 	bl	8001ba0 <__aeabi_dsub>
 8004354:	0002      	movs	r2, r0
 8004356:	000b      	movs	r3, r1
 8004358:	623a      	str	r2, [r7, #32]
 800435a:	627b      	str	r3, [r7, #36]	@ 0x24
 800435c:	2200      	movs	r2, #0
 800435e:	4b5f      	ldr	r3, [pc, #380]	@ (80044dc <_etoa+0x3e0>)
 8004360:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004362:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8004364:	f7fc fd10 	bl	8000d88 <__aeabi_ddiv>
 8004368:	0002      	movs	r2, r0
 800436a:	000b      	movs	r3, r1
 800436c:	0010      	movs	r0, r2
 800436e:	0019      	movs	r1, r3
 8004370:	2200      	movs	r2, #0
 8004372:	4b5b      	ldr	r3, [pc, #364]	@ (80044e0 <_etoa+0x3e4>)
 8004374:	f7fc f9a4 	bl	80006c0 <__aeabi_dadd>
 8004378:	0002      	movs	r2, r0
 800437a:	000b      	movs	r3, r1
 800437c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800437e:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8004380:	f7fc fd02 	bl	8000d88 <__aeabi_ddiv>
 8004384:	0002      	movs	r2, r0
 8004386:	000b      	movs	r3, r1
 8004388:	0010      	movs	r0, r2
 800438a:	0019      	movs	r1, r3
 800438c:	2200      	movs	r2, #0
 800438e:	4b55      	ldr	r3, [pc, #340]	@ (80044e4 <_etoa+0x3e8>)
 8004390:	f7fc f996 	bl	80006c0 <__aeabi_dadd>
 8004394:	0002      	movs	r2, r0
 8004396:	000b      	movs	r3, r1
 8004398:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800439a:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800439c:	f7fc fcf4 	bl	8000d88 <__aeabi_ddiv>
 80043a0:	0002      	movs	r2, r0
 80043a2:	000b      	movs	r3, r1
 80043a4:	6a38      	ldr	r0, [r7, #32]
 80043a6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80043a8:	f7fc f98a 	bl	80006c0 <__aeabi_dadd>
 80043ac:	0002      	movs	r2, r0
 80043ae:	000b      	movs	r3, r1
 80043b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80043b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80043b4:	f7fc fce8 	bl	8000d88 <__aeabi_ddiv>
 80043b8:	0002      	movs	r2, r0
 80043ba:	000b      	movs	r3, r1
 80043bc:	0010      	movs	r0, r2
 80043be:	0019      	movs	r1, r3
 80043c0:	2200      	movs	r2, #0
 80043c2:	4b36      	ldr	r3, [pc, #216]	@ (800449c <_etoa+0x3a0>)
 80043c4:	f7fc f97c 	bl	80006c0 <__aeabi_dadd>
 80043c8:	0002      	movs	r2, r0
 80043ca:	000b      	movs	r3, r1
 80043cc:	0020      	movs	r0, r4
 80043ce:	0029      	movs	r1, r5
 80043d0:	f7fd f91e 	bl	8001610 <__aeabi_dmul>
 80043d4:	0002      	movs	r2, r0
 80043d6:	000b      	movs	r3, r1
 80043d8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80043da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  // correct for rounding errors
  if (value < conv.F) {
 80043dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043e0:	19b9      	adds	r1, r7, r6
 80043e2:	6808      	ldr	r0, [r1, #0]
 80043e4:	6849      	ldr	r1, [r1, #4]
 80043e6:	f7fc f81b 	bl	8000420 <__aeabi_dcmplt>
 80043ea:	1e03      	subs	r3, r0, #0
 80043ec:	d00c      	beq.n	8004408 <_etoa+0x30c>
    expval--;
 80043ee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80043f0:	3b01      	subs	r3, #1
 80043f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    conv.F /= 10;
 80043f4:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80043f6:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80043f8:	2200      	movs	r2, #0
 80043fa:	4b39      	ldr	r3, [pc, #228]	@ (80044e0 <_etoa+0x3e4>)
 80043fc:	f7fc fcc4 	bl	8000d88 <__aeabi_ddiv>
 8004400:	0002      	movs	r2, r0
 8004402:	000b      	movs	r3, r1
 8004404:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004406:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 8004408:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800440a:	2b63      	cmp	r3, #99	@ 0x63
 800440c:	dc04      	bgt.n	8004418 <_etoa+0x31c>
 800440e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004410:	3363      	adds	r3, #99	@ 0x63
 8004412:	db01      	blt.n	8004418 <_etoa+0x31c>
 8004414:	2304      	movs	r3, #4
 8004416:	e000      	b.n	800441a <_etoa+0x31e>
 8004418:	2305      	movs	r3, #5
 800441a:	67bb      	str	r3, [r7, #120]	@ 0x78

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 800441c:	23a8      	movs	r3, #168	@ 0xa8
 800441e:	18fb      	adds	r3, r7, r3
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	2380      	movs	r3, #128	@ 0x80
 8004424:	011b      	lsls	r3, r3, #4
 8004426:	4013      	ands	r3, r2
 8004428:	d100      	bne.n	800442c <_etoa+0x330>
 800442a:	e074      	b.n	8004516 <_etoa+0x41a>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 800442c:	4a2e      	ldr	r2, [pc, #184]	@ (80044e8 <_etoa+0x3ec>)
 800442e:	4b2f      	ldr	r3, [pc, #188]	@ (80044ec <_etoa+0x3f0>)
 8004430:	2498      	movs	r4, #152	@ 0x98
 8004432:	1939      	adds	r1, r7, r4
 8004434:	6808      	ldr	r0, [r1, #0]
 8004436:	6849      	ldr	r1, [r1, #4]
 8004438:	f7fc f810 	bl	800045c <__aeabi_dcmpge>
 800443c:	1e03      	subs	r3, r0, #0
 800443e:	d059      	beq.n	80044f4 <_etoa+0x3f8>
 8004440:	2200      	movs	r2, #0
 8004442:	4b2b      	ldr	r3, [pc, #172]	@ (80044f0 <_etoa+0x3f4>)
 8004444:	1939      	adds	r1, r7, r4
 8004446:	6808      	ldr	r0, [r1, #0]
 8004448:	6849      	ldr	r1, [r1, #4]
 800444a:	f7fb ffe9 	bl	8000420 <__aeabi_dcmplt>
 800444e:	1e03      	subs	r3, r0, #0
 8004450:	d050      	beq.n	80044f4 <_etoa+0x3f8>
      if ((int)prec > expval) {
 8004452:	21a0      	movs	r1, #160	@ 0xa0
 8004454:	187b      	adds	r3, r7, r1
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800445a:	429a      	cmp	r2, r3
 800445c:	da07      	bge.n	800446e <_etoa+0x372>
        prec = (unsigned)((int)prec - expval - 1);
 800445e:	187b      	adds	r3, r7, r1
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	3b01      	subs	r3, #1
 8004468:	187a      	adds	r2, r7, r1
 800446a:	6013      	str	r3, [r2, #0]
 800446c:	e003      	b.n	8004476 <_etoa+0x37a>
      }
      else {
        prec = 0;
 800446e:	2300      	movs	r3, #0
 8004470:	22a0      	movs	r2, #160	@ 0xa0
 8004472:	18ba      	adds	r2, r7, r2
 8004474:	6013      	str	r3, [r2, #0]
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 8004476:	21a8      	movs	r1, #168	@ 0xa8
 8004478:	187b      	adds	r3, r7, r1
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	2280      	movs	r2, #128	@ 0x80
 800447e:	00d2      	lsls	r2, r2, #3
 8004480:	4313      	orrs	r3, r2
 8004482:	187a      	adds	r2, r7, r1
 8004484:	6013      	str	r3, [r2, #0]
      // no characters in exponent
      minwidth = 0U;
 8004486:	2300      	movs	r3, #0
 8004488:	67bb      	str	r3, [r7, #120]	@ 0x78
      expval   = 0;
 800448a:	2300      	movs	r3, #0
 800448c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800448e:	e042      	b.n	8004516 <_etoa+0x41a>
 8004490:	7fefffff 	.word	0x7fefffff
 8004494:	ffefffff 	.word	0xffefffff
 8004498:	fffffc01 	.word	0xfffffc01
 800449c:	3ff00000 	.word	0x3ff00000
 80044a0:	509f79fb 	.word	0x509f79fb
 80044a4:	3fd34413 	.word	0x3fd34413
 80044a8:	8b60c8b3 	.word	0x8b60c8b3
 80044ac:	3fc68a28 	.word	0x3fc68a28
 80044b0:	3ff80000 	.word	0x3ff80000
 80044b4:	636f4361 	.word	0x636f4361
 80044b8:	3fd287a7 	.word	0x3fd287a7
 80044bc:	0979a371 	.word	0x0979a371
 80044c0:	400a934f 	.word	0x400a934f
 80044c4:	3fe00000 	.word	0x3fe00000
 80044c8:	bbb55516 	.word	0xbbb55516
 80044cc:	40026bb1 	.word	0x40026bb1
 80044d0:	fefa39ef 	.word	0xfefa39ef
 80044d4:	3fe62e42 	.word	0x3fe62e42
 80044d8:	000003ff 	.word	0x000003ff
 80044dc:	402c0000 	.word	0x402c0000
 80044e0:	40240000 	.word	0x40240000
 80044e4:	40180000 	.word	0x40180000
 80044e8:	eb1c432d 	.word	0xeb1c432d
 80044ec:	3f1a36e2 	.word	0x3f1a36e2
 80044f0:	412e8480 	.word	0x412e8480
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 80044f4:	21a0      	movs	r1, #160	@ 0xa0
 80044f6:	187b      	adds	r3, r7, r1
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d00b      	beq.n	8004516 <_etoa+0x41a>
 80044fe:	23a8      	movs	r3, #168	@ 0xa8
 8004500:	18fb      	adds	r3, r7, r3
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	2380      	movs	r3, #128	@ 0x80
 8004506:	00db      	lsls	r3, r3, #3
 8004508:	4013      	ands	r3, r2
 800450a:	d004      	beq.n	8004516 <_etoa+0x41a>
        --prec;
 800450c:	187b      	adds	r3, r7, r1
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	3b01      	subs	r3, #1
 8004512:	187a      	adds	r2, r7, r1
 8004514:	6013      	str	r3, [r2, #0]
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 8004516:	22a4      	movs	r2, #164	@ 0xa4
 8004518:	18bb      	adds	r3, r7, r2
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (width > minwidth) {
 800451e:	18bb      	adds	r3, r7, r2
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004524:	429a      	cmp	r2, r3
 8004526:	d904      	bls.n	8004532 <_etoa+0x436>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 8004528:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800452a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004530:	e001      	b.n	8004536 <_etoa+0x43a>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 8004532:	2300      	movs	r3, #0
 8004534:	677b      	str	r3, [r7, #116]	@ 0x74
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 8004536:	23a8      	movs	r3, #168	@ 0xa8
 8004538:	18fb      	adds	r3, r7, r3
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	2202      	movs	r2, #2
 800453e:	4013      	ands	r3, r2
 8004540:	d004      	beq.n	800454c <_etoa+0x450>
 8004542:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004544:	2b00      	cmp	r3, #0
 8004546:	d001      	beq.n	800454c <_etoa+0x450>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 8004548:	2300      	movs	r3, #0
 800454a:	677b      	str	r3, [r7, #116]	@ 0x74
  }

  // rescale the float value
  if (expval) {
 800454c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800454e:	2b00      	cmp	r3, #0
 8004550:	d00c      	beq.n	800456c <_etoa+0x470>
    value /= conv.F;
 8004552:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004554:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004556:	2498      	movs	r4, #152	@ 0x98
 8004558:	1939      	adds	r1, r7, r4
 800455a:	6808      	ldr	r0, [r1, #0]
 800455c:	6849      	ldr	r1, [r1, #4]
 800455e:	f7fc fc13 	bl	8000d88 <__aeabi_ddiv>
 8004562:	0002      	movs	r2, r0
 8004564:	000b      	movs	r3, r1
 8004566:	1939      	adds	r1, r7, r4
 8004568:	600a      	str	r2, [r1, #0]
 800456a:	604b      	str	r3, [r1, #4]
  }

  // output the floating part
  const size_t start_idx = idx;
 800456c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800456e:	657b      	str	r3, [r7, #84]	@ 0x54
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 8004570:	233b      	movs	r3, #59	@ 0x3b
 8004572:	2238      	movs	r2, #56	@ 0x38
 8004574:	189b      	adds	r3, r3, r2
 8004576:	19db      	adds	r3, r3, r7
 8004578:	781b      	ldrb	r3, [r3, #0]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00b      	beq.n	8004596 <_etoa+0x49a>
 800457e:	2398      	movs	r3, #152	@ 0x98
 8004580:	18fb      	adds	r3, r7, r3
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	633b      	str	r3, [r7, #48]	@ 0x30
 8004586:	239c      	movs	r3, #156	@ 0x9c
 8004588:	18fb      	adds	r3, r7, r3
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2280      	movs	r2, #128	@ 0x80
 800458e:	0612      	lsls	r2, r2, #24
 8004590:	405a      	eors	r2, r3
 8004592:	637a      	str	r2, [r7, #52]	@ 0x34
 8004594:	e005      	b.n	80045a2 <_etoa+0x4a6>
 8004596:	2398      	movs	r3, #152	@ 0x98
 8004598:	18fb      	adds	r3, r7, r3
 800459a:	685c      	ldr	r4, [r3, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	633b      	str	r3, [r7, #48]	@ 0x30
 80045a0:	637c      	str	r4, [r7, #52]	@ 0x34
 80045a2:	23a8      	movs	r3, #168	@ 0xa8
 80045a4:	18fa      	adds	r2, r7, r3
 80045a6:	6813      	ldr	r3, [r2, #0]
 80045a8:	4a31      	ldr	r2, [pc, #196]	@ (8004670 <_etoa+0x574>)
 80045aa:	4013      	ands	r3, r2
 80045ac:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 80045ae:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80045b0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80045b2:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80045b4:	9304      	str	r3, [sp, #16]
 80045b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80045b8:	9303      	str	r3, [sp, #12]
 80045ba:	25a0      	movs	r5, #160	@ 0xa0
 80045bc:	197d      	adds	r5, r7, r5
 80045be:	682b      	ldr	r3, [r5, #0]
 80045c0:	9302      	str	r3, [sp, #8]
 80045c2:	6b3d      	ldr	r5, [r7, #48]	@ 0x30
 80045c4:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
 80045c6:	9500      	str	r5, [sp, #0]
 80045c8:	9601      	str	r6, [sp, #4]
 80045ca:	0023      	movs	r3, r4
 80045cc:	f7ff fb58 	bl	8003c80 <_ftoa>
 80045d0:	0003      	movs	r3, r0
 80045d2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  // output the exponent part
  if (minwidth) {
 80045d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d044      	beq.n	8004664 <_etoa+0x568>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 80045da:	23a8      	movs	r3, #168	@ 0xa8
 80045dc:	18fb      	adds	r3, r7, r3
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2220      	movs	r2, #32
 80045e2:	4013      	ands	r3, r2
 80045e4:	d001      	beq.n	80045ea <_etoa+0x4ee>
 80045e6:	2045      	movs	r0, #69	@ 0x45
 80045e8:	e000      	b.n	80045ec <_etoa+0x4f0>
 80045ea:	2065      	movs	r0, #101	@ 0x65
 80045ec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80045ee:	1c53      	adds	r3, r2, #1
 80045f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80045f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80045f6:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80045f8:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 80045fa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80045fc:	17da      	asrs	r2, r3, #31
 80045fe:	189b      	adds	r3, r3, r2
 8004600:	4053      	eors	r3, r2
 8004602:	469c      	mov	ip, r3
 8004604:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004606:	0fdb      	lsrs	r3, r3, #31
 8004608:	b2db      	uxtb	r3, r3
 800460a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800460c:	3a01      	subs	r2, #1
 800460e:	6bbd      	ldr	r5, [r7, #56]	@ 0x38
 8004610:	6bfc      	ldr	r4, [r7, #60]	@ 0x3c
 8004612:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004614:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8004616:	2605      	movs	r6, #5
 8004618:	9605      	str	r6, [sp, #20]
 800461a:	9204      	str	r2, [sp, #16]
 800461c:	2200      	movs	r2, #0
 800461e:	9203      	str	r2, [sp, #12]
 8004620:	220a      	movs	r2, #10
 8004622:	9202      	str	r2, [sp, #8]
 8004624:	9301      	str	r3, [sp, #4]
 8004626:	4663      	mov	r3, ip
 8004628:	9300      	str	r3, [sp, #0]
 800462a:	002b      	movs	r3, r5
 800462c:	0022      	movs	r2, r4
 800462e:	f7ff fa4a 	bl	8003ac6 <_ntoa_long>
 8004632:	0003      	movs	r3, r0
 8004634:	63fb      	str	r3, [r7, #60]	@ 0x3c
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 8004636:	23a8      	movs	r3, #168	@ 0xa8
 8004638:	18fb      	adds	r3, r7, r3
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2202      	movs	r2, #2
 800463e:	4013      	ands	r3, r2
 8004640:	d010      	beq.n	8004664 <_etoa+0x568>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 8004642:	e007      	b.n	8004654 <_etoa+0x558>
 8004644:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004646:	1c53      	adds	r3, r2, #1
 8004648:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800464a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800464c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800464e:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8004650:	2020      	movs	r0, #32
 8004652:	47a0      	blx	r4
 8004654:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004656:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	22a4      	movs	r2, #164	@ 0xa4
 800465c:	18ba      	adds	r2, r7, r2
 800465e:	6812      	ldr	r2, [r2, #0]
 8004660:	429a      	cmp	r2, r3
 8004662:	d8ef      	bhi.n	8004644 <_etoa+0x548>
    }
  }
  return idx;
 8004664:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004666:	0018      	movs	r0, r3
 8004668:	46bd      	mov	sp, r7
 800466a:	b021      	add	sp, #132	@ 0x84
 800466c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800466e:	46c0      	nop			@ (mov r8, r8)
 8004670:	fffff7ff 	.word	0xfffff7ff

08004674 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 8004674:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004676:	46c6      	mov	lr, r8
 8004678:	b500      	push	{lr}
 800467a:	b0a6      	sub	sp, #152	@ 0x98
 800467c:	af0a      	add	r7, sp, #40	@ 0x28
 800467e:	6278      	str	r0, [r7, #36]	@ 0x24
 8004680:	6239      	str	r1, [r7, #32]
 8004682:	61fa      	str	r2, [r7, #28]
 8004684:	61bb      	str	r3, [r7, #24]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 8004686:	2300      	movs	r3, #0
 8004688:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (!buffer) {
 800468a:	6a3b      	ldr	r3, [r7, #32]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d001      	beq.n	8004694 <_vsnprintf+0x20>
 8004690:	f000 fc51 	bl	8004f36 <_vsnprintf+0x8c2>
    // use null output function
    out = _out_null;
 8004694:	4bad      	ldr	r3, [pc, #692]	@ (800494c <_vsnprintf+0x2d8>)
 8004696:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  while (*format)
 8004698:	f000 fc4d 	bl	8004f36 <_vsnprintf+0x8c2>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 800469c:	69bb      	ldr	r3, [r7, #24]
 800469e:	781b      	ldrb	r3, [r3, #0]
 80046a0:	2b25      	cmp	r3, #37	@ 0x25
 80046a2:	d00d      	beq.n	80046c0 <_vsnprintf+0x4c>
      // no
      out(*format, buffer, idx++, maxlen);
 80046a4:	69bb      	ldr	r3, [r7, #24]
 80046a6:	7818      	ldrb	r0, [r3, #0]
 80046a8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80046aa:	1c53      	adds	r3, r2, #1
 80046ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80046ae:	69fb      	ldr	r3, [r7, #28]
 80046b0:	6a39      	ldr	r1, [r7, #32]
 80046b2:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80046b4:	47a0      	blx	r4
      format++;
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	3301      	adds	r3, #1
 80046ba:	61bb      	str	r3, [r7, #24]
      continue;
 80046bc:	f000 fc3b 	bl	8004f36 <_vsnprintf+0x8c2>
    }
    else {
      // yes, evaluate it
      format++;
 80046c0:	69bb      	ldr	r3, [r7, #24]
 80046c2:	3301      	adds	r3, #1
 80046c4:	61bb      	str	r3, [r7, #24]
    }

    // evaluate flags
    flags = 0U;
 80046c6:	2300      	movs	r3, #0
 80046c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    do {
      switch (*format) {
 80046ca:	69bb      	ldr	r3, [r7, #24]
 80046cc:	781b      	ldrb	r3, [r3, #0]
 80046ce:	3b20      	subs	r3, #32
 80046d0:	2b10      	cmp	r3, #16
 80046d2:	d836      	bhi.n	8004742 <_vsnprintf+0xce>
 80046d4:	009a      	lsls	r2, r3, #2
 80046d6:	4b9e      	ldr	r3, [pc, #632]	@ (8004950 <_vsnprintf+0x2dc>)
 80046d8:	18d3      	adds	r3, r2, r3
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	469f      	mov	pc, r3
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 80046de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046e0:	2201      	movs	r2, #1
 80046e2:	4313      	orrs	r3, r2
 80046e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80046e6:	69bb      	ldr	r3, [r7, #24]
 80046e8:	3301      	adds	r3, #1
 80046ea:	61bb      	str	r3, [r7, #24]
 80046ec:	2301      	movs	r3, #1
 80046ee:	663b      	str	r3, [r7, #96]	@ 0x60
 80046f0:	e02a      	b.n	8004748 <_vsnprintf+0xd4>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 80046f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046f4:	2202      	movs	r2, #2
 80046f6:	4313      	orrs	r3, r2
 80046f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	3301      	adds	r3, #1
 80046fe:	61bb      	str	r3, [r7, #24]
 8004700:	2301      	movs	r3, #1
 8004702:	663b      	str	r3, [r7, #96]	@ 0x60
 8004704:	e020      	b.n	8004748 <_vsnprintf+0xd4>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 8004706:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004708:	2204      	movs	r2, #4
 800470a:	4313      	orrs	r3, r2
 800470c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800470e:	69bb      	ldr	r3, [r7, #24]
 8004710:	3301      	adds	r3, #1
 8004712:	61bb      	str	r3, [r7, #24]
 8004714:	2301      	movs	r3, #1
 8004716:	663b      	str	r3, [r7, #96]	@ 0x60
 8004718:	e016      	b.n	8004748 <_vsnprintf+0xd4>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 800471a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800471c:	2208      	movs	r2, #8
 800471e:	4313      	orrs	r3, r2
 8004720:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	3301      	adds	r3, #1
 8004726:	61bb      	str	r3, [r7, #24]
 8004728:	2301      	movs	r3, #1
 800472a:	663b      	str	r3, [r7, #96]	@ 0x60
 800472c:	e00c      	b.n	8004748 <_vsnprintf+0xd4>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 800472e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004730:	2210      	movs	r2, #16
 8004732:	4313      	orrs	r3, r2
 8004734:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	3301      	adds	r3, #1
 800473a:	61bb      	str	r3, [r7, #24]
 800473c:	2301      	movs	r3, #1
 800473e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004740:	e002      	b.n	8004748 <_vsnprintf+0xd4>
        default :                                   n = 0U; break;
 8004742:	2300      	movs	r3, #0
 8004744:	663b      	str	r3, [r7, #96]	@ 0x60
 8004746:	46c0      	nop			@ (mov r8, r8)
      }
    } while (n);
 8004748:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800474a:	2b00      	cmp	r3, #0
 800474c:	d1bd      	bne.n	80046ca <_vsnprintf+0x56>

    // evaluate width field
    width = 0U;
 800474e:	2300      	movs	r3, #0
 8004750:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (_is_digit(*format)) {
 8004752:	69bb      	ldr	r3, [r7, #24]
 8004754:	781b      	ldrb	r3, [r3, #0]
 8004756:	0018      	movs	r0, r3
 8004758:	f7ff f856 	bl	8003808 <_is_digit>
 800475c:	1e03      	subs	r3, r0, #0
 800475e:	d007      	beq.n	8004770 <_vsnprintf+0xfc>
      width = _atoi(&format);
 8004760:	2318      	movs	r3, #24
 8004762:	18fb      	adds	r3, r7, r3
 8004764:	0018      	movs	r0, r3
 8004766:	f7ff f868 	bl	800383a <_atoi>
 800476a:	0003      	movs	r3, r0
 800476c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800476e:	e01c      	b.n	80047aa <_vsnprintf+0x136>
    }
    else if (*format == '*') {
 8004770:	69bb      	ldr	r3, [r7, #24]
 8004772:	781b      	ldrb	r3, [r3, #0]
 8004774:	2b2a      	cmp	r3, #42	@ 0x2a
 8004776:	d118      	bne.n	80047aa <_vsnprintf+0x136>
      const int w = va_arg(va, int);
 8004778:	2388      	movs	r3, #136	@ 0x88
 800477a:	18fb      	adds	r3, r7, r3
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	1d1a      	adds	r2, r3, #4
 8004780:	2188      	movs	r1, #136	@ 0x88
 8004782:	1879      	adds	r1, r7, r1
 8004784:	600a      	str	r2, [r1, #0]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	64bb      	str	r3, [r7, #72]	@ 0x48
      if (w < 0) {
 800478a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800478c:	2b00      	cmp	r3, #0
 800478e:	da07      	bge.n	80047a0 <_vsnprintf+0x12c>
        flags |= FLAGS_LEFT;    // reverse padding
 8004790:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004792:	2202      	movs	r2, #2
 8004794:	4313      	orrs	r3, r2
 8004796:	66fb      	str	r3, [r7, #108]	@ 0x6c
        width = (unsigned int)-w;
 8004798:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800479a:	425b      	negs	r3, r3
 800479c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800479e:	e001      	b.n	80047a4 <_vsnprintf+0x130>
      }
      else {
        width = (unsigned int)w;
 80047a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80047a2:	66bb      	str	r3, [r7, #104]	@ 0x68
      }
      format++;
 80047a4:	69bb      	ldr	r3, [r7, #24]
 80047a6:	3301      	adds	r3, #1
 80047a8:	61bb      	str	r3, [r7, #24]
    }

    // evaluate precision field
    precision = 0U;
 80047aa:	2300      	movs	r3, #0
 80047ac:	667b      	str	r3, [r7, #100]	@ 0x64
    if (*format == '.') {
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	781b      	ldrb	r3, [r3, #0]
 80047b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80047b4:	d12b      	bne.n	800480e <_vsnprintf+0x19a>
      flags |= FLAGS_PRECISION;
 80047b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047b8:	2280      	movs	r2, #128	@ 0x80
 80047ba:	00d2      	lsls	r2, r2, #3
 80047bc:	4313      	orrs	r3, r2
 80047be:	66fb      	str	r3, [r7, #108]	@ 0x6c
      format++;
 80047c0:	69bb      	ldr	r3, [r7, #24]
 80047c2:	3301      	adds	r3, #1
 80047c4:	61bb      	str	r3, [r7, #24]
      if (_is_digit(*format)) {
 80047c6:	69bb      	ldr	r3, [r7, #24]
 80047c8:	781b      	ldrb	r3, [r3, #0]
 80047ca:	0018      	movs	r0, r3
 80047cc:	f7ff f81c 	bl	8003808 <_is_digit>
 80047d0:	1e03      	subs	r3, r0, #0
 80047d2:	d007      	beq.n	80047e4 <_vsnprintf+0x170>
        precision = _atoi(&format);
 80047d4:	2318      	movs	r3, #24
 80047d6:	18fb      	adds	r3, r7, r3
 80047d8:	0018      	movs	r0, r3
 80047da:	f7ff f82e 	bl	800383a <_atoi>
 80047de:	0003      	movs	r3, r0
 80047e0:	667b      	str	r3, [r7, #100]	@ 0x64
 80047e2:	e014      	b.n	800480e <_vsnprintf+0x19a>
      }
      else if (*format == '*') {
 80047e4:	69bb      	ldr	r3, [r7, #24]
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80047ea:	d110      	bne.n	800480e <_vsnprintf+0x19a>
        const int prec = (int)va_arg(va, int);
 80047ec:	2388      	movs	r3, #136	@ 0x88
 80047ee:	18fb      	adds	r3, r7, r3
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	1d1a      	adds	r2, r3, #4
 80047f4:	2188      	movs	r1, #136	@ 0x88
 80047f6:	1879      	adds	r1, r7, r1
 80047f8:	600a      	str	r2, [r1, #0]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	647b      	str	r3, [r7, #68]	@ 0x44
        precision = prec > 0 ? (unsigned int)prec : 0U;
 80047fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004800:	2b00      	cmp	r3, #0
 8004802:	da00      	bge.n	8004806 <_vsnprintf+0x192>
 8004804:	2300      	movs	r3, #0
 8004806:	667b      	str	r3, [r7, #100]	@ 0x64
        format++;
 8004808:	69bb      	ldr	r3, [r7, #24]
 800480a:	3301      	adds	r3, #1
 800480c:	61bb      	str	r3, [r7, #24]
      }
    }

    // evaluate length field
    switch (*format) {
 800480e:	69bb      	ldr	r3, [r7, #24]
 8004810:	781b      	ldrb	r3, [r3, #0]
 8004812:	3b68      	subs	r3, #104	@ 0x68
 8004814:	2b12      	cmp	r3, #18
 8004816:	d847      	bhi.n	80048a8 <_vsnprintf+0x234>
 8004818:	009a      	lsls	r2, r3, #2
 800481a:	4b4e      	ldr	r3, [pc, #312]	@ (8004954 <_vsnprintf+0x2e0>)
 800481c:	18d3      	adds	r3, r2, r3
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	469f      	mov	pc, r3
      case 'l' :
        flags |= FLAGS_LONG;
 8004822:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004824:	2280      	movs	r2, #128	@ 0x80
 8004826:	0052      	lsls	r2, r2, #1
 8004828:	4313      	orrs	r3, r2
 800482a:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 800482c:	69bb      	ldr	r3, [r7, #24]
 800482e:	3301      	adds	r3, #1
 8004830:	61bb      	str	r3, [r7, #24]
        if (*format == 'l') {
 8004832:	69bb      	ldr	r3, [r7, #24]
 8004834:	781b      	ldrb	r3, [r3, #0]
 8004836:	2b6c      	cmp	r3, #108	@ 0x6c
 8004838:	d138      	bne.n	80048ac <_vsnprintf+0x238>
          flags |= FLAGS_LONG_LONG;
 800483a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800483c:	2280      	movs	r2, #128	@ 0x80
 800483e:	0092      	lsls	r2, r2, #2
 8004840:	4313      	orrs	r3, r2
 8004842:	66fb      	str	r3, [r7, #108]	@ 0x6c
          format++;
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	3301      	adds	r3, #1
 8004848:	61bb      	str	r3, [r7, #24]
        }
        break;
 800484a:	e02f      	b.n	80048ac <_vsnprintf+0x238>
      case 'h' :
        flags |= FLAGS_SHORT;
 800484c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800484e:	2280      	movs	r2, #128	@ 0x80
 8004850:	4313      	orrs	r3, r2
 8004852:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 8004854:	69bb      	ldr	r3, [r7, #24]
 8004856:	3301      	adds	r3, #1
 8004858:	61bb      	str	r3, [r7, #24]
        if (*format == 'h') {
 800485a:	69bb      	ldr	r3, [r7, #24]
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	2b68      	cmp	r3, #104	@ 0x68
 8004860:	d126      	bne.n	80048b0 <_vsnprintf+0x23c>
          flags |= FLAGS_CHAR;
 8004862:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004864:	2240      	movs	r2, #64	@ 0x40
 8004866:	4313      	orrs	r3, r2
 8004868:	66fb      	str	r3, [r7, #108]	@ 0x6c
          format++;
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	3301      	adds	r3, #1
 800486e:	61bb      	str	r3, [r7, #24]
        }
        break;
 8004870:	e01e      	b.n	80048b0 <_vsnprintf+0x23c>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004872:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004874:	2280      	movs	r2, #128	@ 0x80
 8004876:	0052      	lsls	r2, r2, #1
 8004878:	4313      	orrs	r3, r2
 800487a:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 800487c:	69bb      	ldr	r3, [r7, #24]
 800487e:	3301      	adds	r3, #1
 8004880:	61bb      	str	r3, [r7, #24]
        break;
 8004882:	e016      	b.n	80048b2 <_vsnprintf+0x23e>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004884:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004886:	2280      	movs	r2, #128	@ 0x80
 8004888:	0092      	lsls	r2, r2, #2
 800488a:	4313      	orrs	r3, r2
 800488c:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 800488e:	69bb      	ldr	r3, [r7, #24]
 8004890:	3301      	adds	r3, #1
 8004892:	61bb      	str	r3, [r7, #24]
        break;
 8004894:	e00d      	b.n	80048b2 <_vsnprintf+0x23e>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004896:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004898:	2280      	movs	r2, #128	@ 0x80
 800489a:	0052      	lsls	r2, r2, #1
 800489c:	4313      	orrs	r3, r2
 800489e:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	3301      	adds	r3, #1
 80048a4:	61bb      	str	r3, [r7, #24]
        break;
 80048a6:	e004      	b.n	80048b2 <_vsnprintf+0x23e>
      default :
        break;
 80048a8:	46c0      	nop			@ (mov r8, r8)
 80048aa:	e002      	b.n	80048b2 <_vsnprintf+0x23e>
        break;
 80048ac:	46c0      	nop			@ (mov r8, r8)
 80048ae:	e000      	b.n	80048b2 <_vsnprintf+0x23e>
        break;
 80048b0:	46c0      	nop			@ (mov r8, r8)
    }

    // evaluate specifier
    switch (*format) {
 80048b2:	69bb      	ldr	r3, [r7, #24]
 80048b4:	781b      	ldrb	r3, [r3, #0]
 80048b6:	2b67      	cmp	r3, #103	@ 0x67
 80048b8:	dc28      	bgt.n	800490c <_vsnprintf+0x298>
 80048ba:	2b25      	cmp	r3, #37	@ 0x25
 80048bc:	da1d      	bge.n	80048fa <_vsnprintf+0x286>
 80048be:	e32d      	b.n	8004f1c <_vsnprintf+0x8a8>
 80048c0:	3b69      	subs	r3, #105	@ 0x69
 80048c2:	2201      	movs	r2, #1
 80048c4:	409a      	lsls	r2, r3
 80048c6:	0013      	movs	r3, r2
 80048c8:	4a23      	ldr	r2, [pc, #140]	@ (8004958 <_vsnprintf+0x2e4>)
 80048ca:	401a      	ands	r2, r3
 80048cc:	1e51      	subs	r1, r2, #1
 80048ce:	418a      	sbcs	r2, r1
 80048d0:	b2d2      	uxtb	r2, r2
 80048d2:	2a00      	cmp	r2, #0
 80048d4:	d120      	bne.n	8004918 <_vsnprintf+0x2a4>
 80048d6:	2280      	movs	r2, #128	@ 0x80
 80048d8:	401a      	ands	r2, r3
 80048da:	1e51      	subs	r1, r2, #1
 80048dc:	418a      	sbcs	r2, r1
 80048de:	b2d2      	uxtb	r2, r2
 80048e0:	2a00      	cmp	r2, #0
 80048e2:	d000      	beq.n	80048e6 <_vsnprintf+0x272>
 80048e4:	e2b5      	b.n	8004e52 <_vsnprintf+0x7de>
 80048e6:	2280      	movs	r2, #128	@ 0x80
 80048e8:	00d2      	lsls	r2, r2, #3
 80048ea:	4013      	ands	r3, r2
 80048ec:	1e5a      	subs	r2, r3, #1
 80048ee:	4193      	sbcs	r3, r2
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d000      	beq.n	80048f8 <_vsnprintf+0x284>
 80048f6:	e246      	b.n	8004d86 <_vsnprintf+0x712>
 80048f8:	e310      	b.n	8004f1c <_vsnprintf+0x8a8>
 80048fa:	3b25      	subs	r3, #37	@ 0x25
 80048fc:	2b42      	cmp	r3, #66	@ 0x42
 80048fe:	d900      	bls.n	8004902 <_vsnprintf+0x28e>
 8004900:	e30c      	b.n	8004f1c <_vsnprintf+0x8a8>
 8004902:	009a      	lsls	r2, r3, #2
 8004904:	4b15      	ldr	r3, [pc, #84]	@ (800495c <_vsnprintf+0x2e8>)
 8004906:	18d3      	adds	r3, r2, r3
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	469f      	mov	pc, r3
 800490c:	2b78      	cmp	r3, #120	@ 0x78
 800490e:	dd00      	ble.n	8004912 <_vsnprintf+0x29e>
 8004910:	e304      	b.n	8004f1c <_vsnprintf+0x8a8>
 8004912:	2b69      	cmp	r3, #105	@ 0x69
 8004914:	dad4      	bge.n	80048c0 <_vsnprintf+0x24c>
 8004916:	e301      	b.n	8004f1c <_vsnprintf+0x8a8>
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 8004918:	69bb      	ldr	r3, [r7, #24]
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	2b78      	cmp	r3, #120	@ 0x78
 800491e:	d003      	beq.n	8004928 <_vsnprintf+0x2b4>
 8004920:	69bb      	ldr	r3, [r7, #24]
 8004922:	781b      	ldrb	r3, [r3, #0]
 8004924:	2b58      	cmp	r3, #88	@ 0x58
 8004926:	d102      	bne.n	800492e <_vsnprintf+0x2ba>
          base = 16U;
 8004928:	2310      	movs	r3, #16
 800492a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800492c:	e01e      	b.n	800496c <_vsnprintf+0x2f8>
        }
        else if (*format == 'o') {
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	2b6f      	cmp	r3, #111	@ 0x6f
 8004934:	d102      	bne.n	800493c <_vsnprintf+0x2c8>
          base =  8U;
 8004936:	2308      	movs	r3, #8
 8004938:	65bb      	str	r3, [r7, #88]	@ 0x58
 800493a:	e017      	b.n	800496c <_vsnprintf+0x2f8>
        }
        else if (*format == 'b') {
 800493c:	69bb      	ldr	r3, [r7, #24]
 800493e:	781b      	ldrb	r3, [r3, #0]
 8004940:	2b62      	cmp	r3, #98	@ 0x62
 8004942:	d10d      	bne.n	8004960 <_vsnprintf+0x2ec>
          base =  2U;
 8004944:	2302      	movs	r3, #2
 8004946:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004948:	e010      	b.n	800496c <_vsnprintf+0x2f8>
 800494a:	46c0      	nop			@ (mov r8, r8)
 800494c:	08003787 	.word	0x08003787
 8004950:	08009538 	.word	0x08009538
 8004954:	0800957c 	.word	0x0800957c
 8004958:	00009041 	.word	0x00009041
 800495c:	080095c8 	.word	0x080095c8
        }
        else {
          base = 10U;
 8004960:	230a      	movs	r3, #10
 8004962:	65bb      	str	r3, [r7, #88]	@ 0x58
          flags &= ~FLAGS_HASH;   // no hash for dec format
 8004964:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004966:	2210      	movs	r2, #16
 8004968:	4393      	bics	r3, r2
 800496a:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }
        // uppercase
        if (*format == 'X') {
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	781b      	ldrb	r3, [r3, #0]
 8004970:	2b58      	cmp	r3, #88	@ 0x58
 8004972:	d103      	bne.n	800497c <_vsnprintf+0x308>
          flags |= FLAGS_UPPERCASE;
 8004974:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004976:	2220      	movs	r2, #32
 8004978:	4313      	orrs	r3, r2
 800497a:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 800497c:	69bb      	ldr	r3, [r7, #24]
 800497e:	781b      	ldrb	r3, [r3, #0]
 8004980:	2b69      	cmp	r3, #105	@ 0x69
 8004982:	d007      	beq.n	8004994 <_vsnprintf+0x320>
 8004984:	69bb      	ldr	r3, [r7, #24]
 8004986:	781b      	ldrb	r3, [r3, #0]
 8004988:	2b64      	cmp	r3, #100	@ 0x64
 800498a:	d003      	beq.n	8004994 <_vsnprintf+0x320>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 800498c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800498e:	220c      	movs	r2, #12
 8004990:	4393      	bics	r3, r2
 8004992:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 8004994:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004996:	2380      	movs	r3, #128	@ 0x80
 8004998:	00db      	lsls	r3, r3, #3
 800499a:	4013      	ands	r3, r2
 800499c:	d003      	beq.n	80049a6 <_vsnprintf+0x332>
          flags &= ~FLAGS_ZEROPAD;
 800499e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80049a0:	2201      	movs	r2, #1
 80049a2:	4393      	bics	r3, r2
 80049a4:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 80049a6:	69bb      	ldr	r3, [r7, #24]
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	2b69      	cmp	r3, #105	@ 0x69
 80049ac:	d004      	beq.n	80049b8 <_vsnprintf+0x344>
 80049ae:	69bb      	ldr	r3, [r7, #24]
 80049b0:	781b      	ldrb	r3, [r3, #0]
 80049b2:	2b64      	cmp	r3, #100	@ 0x64
 80049b4:	d000      	beq.n	80049b8 <_vsnprintf+0x344>
 80049b6:	e0af      	b.n	8004b18 <_vsnprintf+0x4a4>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 80049b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80049ba:	2380      	movs	r3, #128	@ 0x80
 80049bc:	009b      	lsls	r3, r3, #2
 80049be:	4013      	ands	r3, r2
 80049c0:	d03d      	beq.n	8004a3e <_vsnprintf+0x3ca>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 80049c2:	2388      	movs	r3, #136	@ 0x88
 80049c4:	18fb      	adds	r3, r7, r3
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	3307      	adds	r3, #7
 80049ca:	2207      	movs	r2, #7
 80049cc:	4393      	bics	r3, r2
 80049ce:	001a      	movs	r2, r3
 80049d0:	3208      	adds	r2, #8
 80049d2:	2188      	movs	r1, #136	@ 0x88
 80049d4:	1879      	adds	r1, r7, r1
 80049d6:	600a      	str	r2, [r1, #0]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	62ba      	str	r2, [r7, #40]	@ 0x28
 80049de:	62fb      	str	r3, [r7, #44]	@ 0x2c
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 80049e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80049e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	da05      	bge.n	80049f4 <_vsnprintf+0x380>
 80049e8:	2000      	movs	r0, #0
 80049ea:	2100      	movs	r1, #0
 80049ec:	1a80      	subs	r0, r0, r2
 80049ee:	4199      	sbcs	r1, r3
 80049f0:	0002      	movs	r2, r0
 80049f2:	000b      	movs	r3, r1
 80049f4:	0010      	movs	r0, r2
 80049f6:	0019      	movs	r1, r3
 80049f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049fa:	0fdb      	lsrs	r3, r3, #31
 80049fc:	b2da      	uxtb	r2, r3
 80049fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004a00:	613b      	str	r3, [r7, #16]
 8004a02:	2300      	movs	r3, #0
 8004a04:	617b      	str	r3, [r7, #20]
 8004a06:	69fb      	ldr	r3, [r7, #28]
 8004a08:	469c      	mov	ip, r3
 8004a0a:	6dfe      	ldr	r6, [r7, #92]	@ 0x5c
 8004a0c:	6a3d      	ldr	r5, [r7, #32]
 8004a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a10:	4698      	mov	r8, r3
 8004a12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a14:	9308      	str	r3, [sp, #32]
 8004a16:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004a18:	9307      	str	r3, [sp, #28]
 8004a1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a1c:	9306      	str	r3, [sp, #24]
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	697c      	ldr	r4, [r7, #20]
 8004a22:	9304      	str	r3, [sp, #16]
 8004a24:	9405      	str	r4, [sp, #20]
 8004a26:	9202      	str	r2, [sp, #8]
 8004a28:	9000      	str	r0, [sp, #0]
 8004a2a:	9101      	str	r1, [sp, #4]
 8004a2c:	4663      	mov	r3, ip
 8004a2e:	0032      	movs	r2, r6
 8004a30:	0029      	movs	r1, r5
 8004a32:	4640      	mov	r0, r8
 8004a34:	f7ff f8b0 	bl	8003b98 <_ntoa_long_long>
 8004a38:	0003      	movs	r3, r0
 8004a3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
          if (flags & FLAGS_LONG_LONG) {
 8004a3c:	e0fa      	b.n	8004c34 <_vsnprintf+0x5c0>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8004a3e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004a40:	2380      	movs	r3, #128	@ 0x80
 8004a42:	005b      	lsls	r3, r3, #1
 8004a44:	4013      	ands	r3, r2
 8004a46:	d025      	beq.n	8004a94 <_vsnprintf+0x420>
            const long value = va_arg(va, long);
 8004a48:	2388      	movs	r3, #136	@ 0x88
 8004a4a:	18fb      	adds	r3, r7, r3
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	1d1a      	adds	r2, r3, #4
 8004a50:	2188      	movs	r1, #136	@ 0x88
 8004a52:	1879      	adds	r1, r7, r1
 8004a54:	600a      	str	r2, [r1, #0]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	637b      	str	r3, [r7, #52]	@ 0x34
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004a5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a5c:	17da      	asrs	r2, r3, #31
 8004a5e:	189b      	adds	r3, r3, r2
 8004a60:	4053      	eors	r3, r2
 8004a62:	001e      	movs	r6, r3
 8004a64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a66:	0fdb      	lsrs	r3, r3, #31
 8004a68:	b2da      	uxtb	r2, r3
 8004a6a:	69fd      	ldr	r5, [r7, #28]
 8004a6c:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 8004a6e:	6a39      	ldr	r1, [r7, #32]
 8004a70:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004a72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a74:	9305      	str	r3, [sp, #20]
 8004a76:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004a78:	9304      	str	r3, [sp, #16]
 8004a7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a7c:	9303      	str	r3, [sp, #12]
 8004a7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004a80:	9302      	str	r3, [sp, #8]
 8004a82:	9201      	str	r2, [sp, #4]
 8004a84:	9600      	str	r6, [sp, #0]
 8004a86:	002b      	movs	r3, r5
 8004a88:	0022      	movs	r2, r4
 8004a8a:	f7ff f81c 	bl	8003ac6 <_ntoa_long>
 8004a8e:	0003      	movs	r3, r0
 8004a90:	65fb      	str	r3, [r7, #92]	@ 0x5c
          if (flags & FLAGS_LONG_LONG) {
 8004a92:	e0cf      	b.n	8004c34 <_vsnprintf+0x5c0>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8004a94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a96:	2240      	movs	r2, #64	@ 0x40
 8004a98:	4013      	ands	r3, r2
 8004a9a:	d009      	beq.n	8004ab0 <_vsnprintf+0x43c>
 8004a9c:	2388      	movs	r3, #136	@ 0x88
 8004a9e:	18fb      	adds	r3, r7, r3
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	1d1a      	adds	r2, r3, #4
 8004aa4:	2188      	movs	r1, #136	@ 0x88
 8004aa6:	1879      	adds	r1, r7, r1
 8004aa8:	600a      	str	r2, [r1, #0]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	e015      	b.n	8004adc <_vsnprintf+0x468>
 8004ab0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ab2:	2280      	movs	r2, #128	@ 0x80
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	d009      	beq.n	8004acc <_vsnprintf+0x458>
 8004ab8:	2388      	movs	r3, #136	@ 0x88
 8004aba:	18fb      	adds	r3, r7, r3
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	1d1a      	adds	r2, r3, #4
 8004ac0:	2188      	movs	r1, #136	@ 0x88
 8004ac2:	1879      	adds	r1, r7, r1
 8004ac4:	600a      	str	r2, [r1, #0]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	b21b      	sxth	r3, r3
 8004aca:	e007      	b.n	8004adc <_vsnprintf+0x468>
 8004acc:	2388      	movs	r3, #136	@ 0x88
 8004ace:	18fb      	adds	r3, r7, r3
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	1d1a      	adds	r2, r3, #4
 8004ad4:	2188      	movs	r1, #136	@ 0x88
 8004ad6:	1879      	adds	r1, r7, r1
 8004ad8:	600a      	str	r2, [r1, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	63bb      	str	r3, [r7, #56]	@ 0x38
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ae0:	17da      	asrs	r2, r3, #31
 8004ae2:	189b      	adds	r3, r3, r2
 8004ae4:	4053      	eors	r3, r2
 8004ae6:	001e      	movs	r6, r3
 8004ae8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aea:	0fdb      	lsrs	r3, r3, #31
 8004aec:	b2da      	uxtb	r2, r3
 8004aee:	69fd      	ldr	r5, [r7, #28]
 8004af0:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 8004af2:	6a39      	ldr	r1, [r7, #32]
 8004af4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004af6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004af8:	9305      	str	r3, [sp, #20]
 8004afa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004afc:	9304      	str	r3, [sp, #16]
 8004afe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b00:	9303      	str	r3, [sp, #12]
 8004b02:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b04:	9302      	str	r3, [sp, #8]
 8004b06:	9201      	str	r2, [sp, #4]
 8004b08:	9600      	str	r6, [sp, #0]
 8004b0a:	002b      	movs	r3, r5
 8004b0c:	0022      	movs	r2, r4
 8004b0e:	f7fe ffda 	bl	8003ac6 <_ntoa_long>
 8004b12:	0003      	movs	r3, r0
 8004b14:	65fb      	str	r3, [r7, #92]	@ 0x5c
          if (flags & FLAGS_LONG_LONG) {
 8004b16:	e08d      	b.n	8004c34 <_vsnprintf+0x5c0>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 8004b18:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004b1a:	2380      	movs	r3, #128	@ 0x80
 8004b1c:	009b      	lsls	r3, r3, #2
 8004b1e:	4013      	ands	r3, r2
 8004b20:	d02b      	beq.n	8004b7a <_vsnprintf+0x506>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 8004b22:	2388      	movs	r3, #136	@ 0x88
 8004b24:	18fb      	adds	r3, r7, r3
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	3307      	adds	r3, #7
 8004b2a:	2207      	movs	r2, #7
 8004b2c:	4393      	bics	r3, r2
 8004b2e:	001a      	movs	r2, r3
 8004b30:	3208      	adds	r2, #8
 8004b32:	2188      	movs	r1, #136	@ 0x88
 8004b34:	1879      	adds	r1, r7, r1
 8004b36:	600a      	str	r2, [r1, #0]
 8004b38:	6818      	ldr	r0, [r3, #0]
 8004b3a:	6859      	ldr	r1, [r3, #4]
 8004b3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b3e:	60bb      	str	r3, [r7, #8]
 8004b40:	2300      	movs	r3, #0
 8004b42:	60fb      	str	r3, [r7, #12]
 8004b44:	69fe      	ldr	r6, [r7, #28]
 8004b46:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004b48:	6a3d      	ldr	r5, [r7, #32]
 8004b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b4c:	469c      	mov	ip, r3
 8004b4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b50:	9308      	str	r3, [sp, #32]
 8004b52:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b54:	9307      	str	r3, [sp, #28]
 8004b56:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b58:	9306      	str	r3, [sp, #24]
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	68fc      	ldr	r4, [r7, #12]
 8004b5e:	9304      	str	r3, [sp, #16]
 8004b60:	9405      	str	r4, [sp, #20]
 8004b62:	2300      	movs	r3, #0
 8004b64:	9302      	str	r3, [sp, #8]
 8004b66:	9000      	str	r0, [sp, #0]
 8004b68:	9101      	str	r1, [sp, #4]
 8004b6a:	0033      	movs	r3, r6
 8004b6c:	0029      	movs	r1, r5
 8004b6e:	4660      	mov	r0, ip
 8004b70:	f7ff f812 	bl	8003b98 <_ntoa_long_long>
 8004b74:	0003      	movs	r3, r0
 8004b76:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b78:	e05c      	b.n	8004c34 <_vsnprintf+0x5c0>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8004b7a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004b7c:	2380      	movs	r3, #128	@ 0x80
 8004b7e:	005b      	lsls	r3, r3, #1
 8004b80:	4013      	ands	r3, r2
 8004b82:	d01d      	beq.n	8004bc0 <_vsnprintf+0x54c>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 8004b84:	2388      	movs	r3, #136	@ 0x88
 8004b86:	18fb      	adds	r3, r7, r3
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	1d1a      	adds	r2, r3, #4
 8004b8c:	2188      	movs	r1, #136	@ 0x88
 8004b8e:	1879      	adds	r1, r7, r1
 8004b90:	600a      	str	r2, [r1, #0]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	69fd      	ldr	r5, [r7, #28]
 8004b96:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 8004b98:	6a39      	ldr	r1, [r7, #32]
 8004b9a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004b9c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004b9e:	9205      	str	r2, [sp, #20]
 8004ba0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004ba2:	9204      	str	r2, [sp, #16]
 8004ba4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004ba6:	9203      	str	r2, [sp, #12]
 8004ba8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004baa:	9202      	str	r2, [sp, #8]
 8004bac:	2200      	movs	r2, #0
 8004bae:	9201      	str	r2, [sp, #4]
 8004bb0:	9300      	str	r3, [sp, #0]
 8004bb2:	002b      	movs	r3, r5
 8004bb4:	0022      	movs	r2, r4
 8004bb6:	f7fe ff86 	bl	8003ac6 <_ntoa_long>
 8004bba:	0003      	movs	r3, r0
 8004bbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004bbe:	e039      	b.n	8004c34 <_vsnprintf+0x5c0>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8004bc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004bc2:	2240      	movs	r2, #64	@ 0x40
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	d009      	beq.n	8004bdc <_vsnprintf+0x568>
 8004bc8:	2388      	movs	r3, #136	@ 0x88
 8004bca:	18fb      	adds	r3, r7, r3
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	1d1a      	adds	r2, r3, #4
 8004bd0:	2188      	movs	r1, #136	@ 0x88
 8004bd2:	1879      	adds	r1, r7, r1
 8004bd4:	600a      	str	r2, [r1, #0]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	e015      	b.n	8004c08 <_vsnprintf+0x594>
 8004bdc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004bde:	2280      	movs	r2, #128	@ 0x80
 8004be0:	4013      	ands	r3, r2
 8004be2:	d009      	beq.n	8004bf8 <_vsnprintf+0x584>
 8004be4:	2388      	movs	r3, #136	@ 0x88
 8004be6:	18fb      	adds	r3, r7, r3
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	1d1a      	adds	r2, r3, #4
 8004bec:	2188      	movs	r1, #136	@ 0x88
 8004bee:	1879      	adds	r1, r7, r1
 8004bf0:	600a      	str	r2, [r1, #0]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	b29b      	uxth	r3, r3
 8004bf6:	e007      	b.n	8004c08 <_vsnprintf+0x594>
 8004bf8:	2388      	movs	r3, #136	@ 0x88
 8004bfa:	18fb      	adds	r3, r7, r3
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	1d1a      	adds	r2, r3, #4
 8004c00:	2188      	movs	r1, #136	@ 0x88
 8004c02:	1879      	adds	r1, r7, r1
 8004c04:	600a      	str	r2, [r1, #0]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	63fb      	str	r3, [r7, #60]	@ 0x3c
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 8004c0a:	69fc      	ldr	r4, [r7, #28]
 8004c0c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004c0e:	6a39      	ldr	r1, [r7, #32]
 8004c10:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004c12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c14:	9305      	str	r3, [sp, #20]
 8004c16:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004c18:	9304      	str	r3, [sp, #16]
 8004c1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c1c:	9303      	str	r3, [sp, #12]
 8004c1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004c20:	9302      	str	r3, [sp, #8]
 8004c22:	2300      	movs	r3, #0
 8004c24:	9301      	str	r3, [sp, #4]
 8004c26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c28:	9300      	str	r3, [sp, #0]
 8004c2a:	0023      	movs	r3, r4
 8004c2c:	f7fe ff4b 	bl	8003ac6 <_ntoa_long>
 8004c30:	0003      	movs	r3, r0
 8004c32:	65fb      	str	r3, [r7, #92]	@ 0x5c
          }
        }
        format++;
 8004c34:	69bb      	ldr	r3, [r7, #24]
 8004c36:	3301      	adds	r3, #1
 8004c38:	61bb      	str	r3, [r7, #24]
        break;
 8004c3a:	e17c      	b.n	8004f36 <_vsnprintf+0x8c2>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 8004c3c:	69bb      	ldr	r3, [r7, #24]
 8004c3e:	781b      	ldrb	r3, [r3, #0]
 8004c40:	2b46      	cmp	r3, #70	@ 0x46
 8004c42:	d103      	bne.n	8004c4c <_vsnprintf+0x5d8>
 8004c44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c46:	2220      	movs	r2, #32
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8004c4c:	2388      	movs	r3, #136	@ 0x88
 8004c4e:	18fb      	adds	r3, r7, r3
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	3307      	adds	r3, #7
 8004c54:	2207      	movs	r2, #7
 8004c56:	4393      	bics	r3, r2
 8004c58:	001a      	movs	r2, r3
 8004c5a:	3208      	adds	r2, #8
 8004c5c:	2188      	movs	r1, #136	@ 0x88
 8004c5e:	1879      	adds	r1, r7, r1
 8004c60:	600a      	str	r2, [r1, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	69fe      	ldr	r6, [r7, #28]
 8004c68:	6dfd      	ldr	r5, [r7, #92]	@ 0x5c
 8004c6a:	6a3c      	ldr	r4, [r7, #32]
 8004c6c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004c6e:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8004c70:	9104      	str	r1, [sp, #16]
 8004c72:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004c74:	9103      	str	r1, [sp, #12]
 8004c76:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8004c78:	9102      	str	r1, [sp, #8]
 8004c7a:	9200      	str	r2, [sp, #0]
 8004c7c:	9301      	str	r3, [sp, #4]
 8004c7e:	0033      	movs	r3, r6
 8004c80:	002a      	movs	r2, r5
 8004c82:	0021      	movs	r1, r4
 8004c84:	f7fe fffc 	bl	8003c80 <_ftoa>
 8004c88:	0003      	movs	r3, r0
 8004c8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
        format++;
 8004c8c:	69bb      	ldr	r3, [r7, #24]
 8004c8e:	3301      	adds	r3, #1
 8004c90:	61bb      	str	r3, [r7, #24]
        break;
 8004c92:	e150      	b.n	8004f36 <_vsnprintf+0x8c2>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 8004c94:	69bb      	ldr	r3, [r7, #24]
 8004c96:	781b      	ldrb	r3, [r3, #0]
 8004c98:	2b67      	cmp	r3, #103	@ 0x67
 8004c9a:	d003      	beq.n	8004ca4 <_vsnprintf+0x630>
 8004c9c:	69bb      	ldr	r3, [r7, #24]
 8004c9e:	781b      	ldrb	r3, [r3, #0]
 8004ca0:	2b47      	cmp	r3, #71	@ 0x47
 8004ca2:	d104      	bne.n	8004cae <_vsnprintf+0x63a>
 8004ca4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ca6:	2280      	movs	r2, #128	@ 0x80
 8004ca8:	0112      	lsls	r2, r2, #4
 8004caa:	4313      	orrs	r3, r2
 8004cac:	66fb      	str	r3, [r7, #108]	@ 0x6c
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 8004cae:	69bb      	ldr	r3, [r7, #24]
 8004cb0:	781b      	ldrb	r3, [r3, #0]
 8004cb2:	2b45      	cmp	r3, #69	@ 0x45
 8004cb4:	d003      	beq.n	8004cbe <_vsnprintf+0x64a>
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	781b      	ldrb	r3, [r3, #0]
 8004cba:	2b47      	cmp	r3, #71	@ 0x47
 8004cbc:	d103      	bne.n	8004cc6 <_vsnprintf+0x652>
 8004cbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004cc0:	2220      	movs	r2, #32
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	66fb      	str	r3, [r7, #108]	@ 0x6c
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8004cc6:	2388      	movs	r3, #136	@ 0x88
 8004cc8:	18fb      	adds	r3, r7, r3
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	3307      	adds	r3, #7
 8004cce:	2207      	movs	r2, #7
 8004cd0:	4393      	bics	r3, r2
 8004cd2:	001a      	movs	r2, r3
 8004cd4:	3208      	adds	r2, #8
 8004cd6:	2188      	movs	r1, #136	@ 0x88
 8004cd8:	1879      	adds	r1, r7, r1
 8004cda:	600a      	str	r2, [r1, #0]
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	69fe      	ldr	r6, [r7, #28]
 8004ce2:	6dfd      	ldr	r5, [r7, #92]	@ 0x5c
 8004ce4:	6a3c      	ldr	r4, [r7, #32]
 8004ce6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004ce8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8004cea:	9104      	str	r1, [sp, #16]
 8004cec:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004cee:	9103      	str	r1, [sp, #12]
 8004cf0:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8004cf2:	9102      	str	r1, [sp, #8]
 8004cf4:	9200      	str	r2, [sp, #0]
 8004cf6:	9301      	str	r3, [sp, #4]
 8004cf8:	0033      	movs	r3, r6
 8004cfa:	002a      	movs	r2, r5
 8004cfc:	0021      	movs	r1, r4
 8004cfe:	f7ff f9fd 	bl	80040fc <_etoa>
 8004d02:	0003      	movs	r3, r0
 8004d04:	65fb      	str	r3, [r7, #92]	@ 0x5c
        format++;
 8004d06:	69bb      	ldr	r3, [r7, #24]
 8004d08:	3301      	adds	r3, #1
 8004d0a:	61bb      	str	r3, [r7, #24]
        break;
 8004d0c:	e113      	b.n	8004f36 <_vsnprintf+0x8c2>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	657b      	str	r3, [r7, #84]	@ 0x54
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 8004d12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d14:	2202      	movs	r2, #2
 8004d16:	4013      	ands	r3, r2
 8004d18:	d10e      	bne.n	8004d38 <_vsnprintf+0x6c4>
          while (l++ < width) {
 8004d1a:	e007      	b.n	8004d2c <_vsnprintf+0x6b8>
            out(' ', buffer, idx++, maxlen);
 8004d1c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004d1e:	1c53      	adds	r3, r2, #1
 8004d20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d22:	69fb      	ldr	r3, [r7, #28]
 8004d24:	6a39      	ldr	r1, [r7, #32]
 8004d26:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8004d28:	2020      	movs	r0, #32
 8004d2a:	47a0      	blx	r4
          while (l++ < width) {
 8004d2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d2e:	1c5a      	adds	r2, r3, #1
 8004d30:	657a      	str	r2, [r7, #84]	@ 0x54
 8004d32:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d8f1      	bhi.n	8004d1c <_vsnprintf+0x6a8>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8004d38:	2388      	movs	r3, #136	@ 0x88
 8004d3a:	18fb      	adds	r3, r7, r3
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	1d1a      	adds	r2, r3, #4
 8004d40:	2188      	movs	r1, #136	@ 0x88
 8004d42:	1879      	adds	r1, r7, r1
 8004d44:	600a      	str	r2, [r1, #0]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	b2d8      	uxtb	r0, r3
 8004d4a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004d4c:	1c53      	adds	r3, r2, #1
 8004d4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	6a39      	ldr	r1, [r7, #32]
 8004d54:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8004d56:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 8004d58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d5a:	2202      	movs	r2, #2
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	d00e      	beq.n	8004d7e <_vsnprintf+0x70a>
          while (l++ < width) {
 8004d60:	e007      	b.n	8004d72 <_vsnprintf+0x6fe>
            out(' ', buffer, idx++, maxlen);
 8004d62:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004d64:	1c53      	adds	r3, r2, #1
 8004d66:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	6a39      	ldr	r1, [r7, #32]
 8004d6c:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8004d6e:	2020      	movs	r0, #32
 8004d70:	47a0      	blx	r4
          while (l++ < width) {
 8004d72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d74:	1c5a      	adds	r2, r3, #1
 8004d76:	657a      	str	r2, [r7, #84]	@ 0x54
 8004d78:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d8f1      	bhi.n	8004d62 <_vsnprintf+0x6ee>
          }
        }
        format++;
 8004d7e:	69bb      	ldr	r3, [r7, #24]
 8004d80:	3301      	adds	r3, #1
 8004d82:	61bb      	str	r3, [r7, #24]
        break;
 8004d84:	e0d7      	b.n	8004f36 <_vsnprintf+0x8c2>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 8004d86:	2388      	movs	r3, #136	@ 0x88
 8004d88:	18fb      	adds	r3, r7, r3
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	1d1a      	adds	r2, r3, #4
 8004d8e:	2188      	movs	r1, #136	@ 0x88
 8004d90:	1879      	adds	r1, r7, r1
 8004d92:	600a      	str	r2, [r1, #0]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	653b      	str	r3, [r7, #80]	@ 0x50
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 8004d98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d001      	beq.n	8004da2 <_vsnprintf+0x72e>
 8004d9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004da0:	e001      	b.n	8004da6 <_vsnprintf+0x732>
 8004da2:	2301      	movs	r3, #1
 8004da4:	425b      	negs	r3, r3
 8004da6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004da8:	0019      	movs	r1, r3
 8004daa:	0010      	movs	r0, r2
 8004dac:	f7fe fd11 	bl	80037d2 <_strnlen_s>
 8004db0:	0003      	movs	r3, r0
 8004db2:	64fb      	str	r3, [r7, #76]	@ 0x4c
        // pre padding
        if (flags & FLAGS_PRECISION) {
 8004db4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004db6:	2380      	movs	r3, #128	@ 0x80
 8004db8:	00db      	lsls	r3, r3, #3
 8004dba:	4013      	ands	r3, r2
 8004dbc:	d005      	beq.n	8004dca <_vsnprintf+0x756>
          l = (l < precision ? l : precision);
 8004dbe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004dc0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d900      	bls.n	8004dc8 <_vsnprintf+0x754>
 8004dc6:	0013      	movs	r3, r2
 8004dc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
        }
        if (!(flags & FLAGS_LEFT)) {
 8004dca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004dcc:	2202      	movs	r2, #2
 8004dce:	4013      	ands	r3, r2
 8004dd0:	d11a      	bne.n	8004e08 <_vsnprintf+0x794>
          while (l++ < width) {
 8004dd2:	e007      	b.n	8004de4 <_vsnprintf+0x770>
            out(' ', buffer, idx++, maxlen);
 8004dd4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004dd6:	1c53      	adds	r3, r2, #1
 8004dd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	6a39      	ldr	r1, [r7, #32]
 8004dde:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8004de0:	2020      	movs	r0, #32
 8004de2:	47a0      	blx	r4
          while (l++ < width) {
 8004de4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004de6:	1c5a      	adds	r2, r3, #1
 8004de8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004dea:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d8f1      	bhi.n	8004dd4 <_vsnprintf+0x760>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8004df0:	e00a      	b.n	8004e08 <_vsnprintf+0x794>
          out(*(p++), buffer, idx++, maxlen);
 8004df2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004df4:	1c5a      	adds	r2, r3, #1
 8004df6:	653a      	str	r2, [r7, #80]	@ 0x50
 8004df8:	7818      	ldrb	r0, [r3, #0]
 8004dfa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004dfc:	1c53      	adds	r3, r2, #1
 8004dfe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e00:	69fb      	ldr	r3, [r7, #28]
 8004e02:	6a39      	ldr	r1, [r7, #32]
 8004e04:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8004e06:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8004e08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e0a:	781b      	ldrb	r3, [r3, #0]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d009      	beq.n	8004e24 <_vsnprintf+0x7b0>
 8004e10:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004e12:	2380      	movs	r3, #128	@ 0x80
 8004e14:	00db      	lsls	r3, r3, #3
 8004e16:	4013      	ands	r3, r2
 8004e18:	d0eb      	beq.n	8004df2 <_vsnprintf+0x77e>
 8004e1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004e1c:	1e5a      	subs	r2, r3, #1
 8004e1e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d1e6      	bne.n	8004df2 <_vsnprintf+0x77e>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 8004e24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e26:	2202      	movs	r2, #2
 8004e28:	4013      	ands	r3, r2
 8004e2a:	d00e      	beq.n	8004e4a <_vsnprintf+0x7d6>
          while (l++ < width) {
 8004e2c:	e007      	b.n	8004e3e <_vsnprintf+0x7ca>
            out(' ', buffer, idx++, maxlen);
 8004e2e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004e30:	1c53      	adds	r3, r2, #1
 8004e32:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	6a39      	ldr	r1, [r7, #32]
 8004e38:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8004e3a:	2020      	movs	r0, #32
 8004e3c:	47a0      	blx	r4
          while (l++ < width) {
 8004e3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e40:	1c5a      	adds	r2, r3, #1
 8004e42:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004e44:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004e46:	429a      	cmp	r2, r3
 8004e48:	d8f1      	bhi.n	8004e2e <_vsnprintf+0x7ba>
          }
        }
        format++;
 8004e4a:	69bb      	ldr	r3, [r7, #24]
 8004e4c:	3301      	adds	r3, #1
 8004e4e:	61bb      	str	r3, [r7, #24]
        break;
 8004e50:	e071      	b.n	8004f36 <_vsnprintf+0x8c2>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 8004e52:	2308      	movs	r3, #8
 8004e54:	66bb      	str	r3, [r7, #104]	@ 0x68
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 8004e56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e58:	2221      	movs	r2, #33	@ 0x21
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	66fb      	str	r3, [r7, #108]	@ 0x6c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 8004e5e:	212b      	movs	r1, #43	@ 0x2b
 8004e60:	2318      	movs	r3, #24
 8004e62:	18cb      	adds	r3, r1, r3
 8004e64:	19db      	adds	r3, r3, r7
 8004e66:	2200      	movs	r2, #0
 8004e68:	701a      	strb	r2, [r3, #0]
        if (is_ll) {
 8004e6a:	2318      	movs	r3, #24
 8004e6c:	18cb      	adds	r3, r1, r3
 8004e6e:	19db      	adds	r3, r3, r7
 8004e70:	781b      	ldrb	r3, [r3, #0]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d025      	beq.n	8004ec2 <_vsnprintf+0x84e>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 8004e76:	2388      	movs	r3, #136	@ 0x88
 8004e78:	18fb      	adds	r3, r7, r3
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	1d1a      	adds	r2, r3, #4
 8004e7e:	2188      	movs	r1, #136	@ 0x88
 8004e80:	1879      	adds	r1, r7, r1
 8004e82:	600a      	str	r2, [r1, #0]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	603b      	str	r3, [r7, #0]
 8004e88:	2300      	movs	r3, #0
 8004e8a:	607b      	str	r3, [r7, #4]
 8004e8c:	69fd      	ldr	r5, [r7, #28]
 8004e8e:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 8004e90:	6a39      	ldr	r1, [r7, #32]
 8004e92:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004e94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e96:	9308      	str	r3, [sp, #32]
 8004e98:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004e9a:	9307      	str	r3, [sp, #28]
 8004e9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004e9e:	9306      	str	r3, [sp, #24]
 8004ea0:	2210      	movs	r2, #16
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	9204      	str	r2, [sp, #16]
 8004ea6:	9305      	str	r3, [sp, #20]
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	9302      	str	r3, [sp, #8]
 8004eac:	683a      	ldr	r2, [r7, #0]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	9200      	str	r2, [sp, #0]
 8004eb2:	9301      	str	r3, [sp, #4]
 8004eb4:	002b      	movs	r3, r5
 8004eb6:	0022      	movs	r2, r4
 8004eb8:	f7fe fe6e 	bl	8003b98 <_ntoa_long_long>
 8004ebc:	0003      	movs	r3, r0
 8004ebe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004ec0:	e01c      	b.n	8004efc <_vsnprintf+0x888>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 8004ec2:	2388      	movs	r3, #136	@ 0x88
 8004ec4:	18fb      	adds	r3, r7, r3
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	1d1a      	adds	r2, r3, #4
 8004eca:	2188      	movs	r1, #136	@ 0x88
 8004ecc:	1879      	adds	r1, r7, r1
 8004ece:	600a      	str	r2, [r1, #0]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	001d      	movs	r5, r3
 8004ed4:	69fc      	ldr	r4, [r7, #28]
 8004ed6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004ed8:	6a39      	ldr	r1, [r7, #32]
 8004eda:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004edc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ede:	9305      	str	r3, [sp, #20]
 8004ee0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004ee2:	9304      	str	r3, [sp, #16]
 8004ee4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ee6:	9303      	str	r3, [sp, #12]
 8004ee8:	2310      	movs	r3, #16
 8004eea:	9302      	str	r3, [sp, #8]
 8004eec:	2300      	movs	r3, #0
 8004eee:	9301      	str	r3, [sp, #4]
 8004ef0:	9500      	str	r5, [sp, #0]
 8004ef2:	0023      	movs	r3, r4
 8004ef4:	f7fe fde7 	bl	8003ac6 <_ntoa_long>
 8004ef8:	0003      	movs	r3, r0
 8004efa:	65fb      	str	r3, [r7, #92]	@ 0x5c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 8004efc:	69bb      	ldr	r3, [r7, #24]
 8004efe:	3301      	adds	r3, #1
 8004f00:	61bb      	str	r3, [r7, #24]
        break;
 8004f02:	e018      	b.n	8004f36 <_vsnprintf+0x8c2>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 8004f04:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004f06:	1c53      	adds	r3, r2, #1
 8004f08:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	6a39      	ldr	r1, [r7, #32]
 8004f0e:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8004f10:	2025      	movs	r0, #37	@ 0x25
 8004f12:	47a0      	blx	r4
        format++;
 8004f14:	69bb      	ldr	r3, [r7, #24]
 8004f16:	3301      	adds	r3, #1
 8004f18:	61bb      	str	r3, [r7, #24]
        break;
 8004f1a:	e00c      	b.n	8004f36 <_vsnprintf+0x8c2>

      default :
        out(*format, buffer, idx++, maxlen);
 8004f1c:	69bb      	ldr	r3, [r7, #24]
 8004f1e:	7818      	ldrb	r0, [r3, #0]
 8004f20:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004f22:	1c53      	adds	r3, r2, #1
 8004f24:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f26:	69fb      	ldr	r3, [r7, #28]
 8004f28:	6a39      	ldr	r1, [r7, #32]
 8004f2a:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8004f2c:	47a0      	blx	r4
        format++;
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	3301      	adds	r3, #1
 8004f32:	61bb      	str	r3, [r7, #24]
        break;
 8004f34:	46c0      	nop			@ (mov r8, r8)
  while (*format)
 8004f36:	69bb      	ldr	r3, [r7, #24]
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d001      	beq.n	8004f42 <_vsnprintf+0x8ce>
 8004f3e:	f7ff fbad 	bl	800469c <_vsnprintf+0x28>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 8004f42:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	429a      	cmp	r2, r3
 8004f48:	d302      	bcc.n	8004f50 <_vsnprintf+0x8dc>
 8004f4a:	69fb      	ldr	r3, [r7, #28]
 8004f4c:	1e5a      	subs	r2, r3, #1
 8004f4e:	e000      	b.n	8004f52 <_vsnprintf+0x8de>
 8004f50:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004f52:	69fb      	ldr	r3, [r7, #28]
 8004f54:	6a39      	ldr	r1, [r7, #32]
 8004f56:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8004f58:	2000      	movs	r0, #0
 8004f5a:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 8004f5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 8004f5e:	0018      	movs	r0, r3
 8004f60:	46bd      	mov	sp, r7
 8004f62:	b01c      	add	sp, #112	@ 0x70
 8004f64:	bc80      	pop	{r7}
 8004f66:	46b8      	mov	r8, r7
 8004f68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f6a:	46c0      	nop			@ (mov r8, r8)

08004f6c <printf_>:


///////////////////////////////////////////////////////////////////////////////

int printf_(const char* format, ...)
{
 8004f6c:	b40f      	push	{r0, r1, r2, r3}
 8004f6e:	b590      	push	{r4, r7, lr}
 8004f70:	b087      	sub	sp, #28
 8004f72:	af02      	add	r7, sp, #8
  va_list va;
  va_start(va, format);
 8004f74:	2324      	movs	r3, #36	@ 0x24
 8004f76:	18fb      	adds	r3, r7, r3
 8004f78:	60bb      	str	r3, [r7, #8]
  char buffer[1];
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 8004f7a:	6a3c      	ldr	r4, [r7, #32]
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	425a      	negs	r2, r3
 8004f80:	1d39      	adds	r1, r7, #4
 8004f82:	4808      	ldr	r0, [pc, #32]	@ (8004fa4 <printf_+0x38>)
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	9300      	str	r3, [sp, #0]
 8004f88:	0023      	movs	r3, r4
 8004f8a:	f7ff fb73 	bl	8004674 <_vsnprintf>
 8004f8e:	0003      	movs	r3, r0
 8004f90:	60fb      	str	r3, [r7, #12]
  va_end(va);
  return ret;
 8004f92:	68fb      	ldr	r3, [r7, #12]
}
 8004f94:	0018      	movs	r0, r3
 8004f96:	46bd      	mov	sp, r7
 8004f98:	b005      	add	sp, #20
 8004f9a:	bc90      	pop	{r4, r7}
 8004f9c:	bc08      	pop	{r3}
 8004f9e:	b004      	add	sp, #16
 8004fa0:	4718      	bx	r3
 8004fa2:	46c0      	nop			@ (mov r8, r8)
 8004fa4:	080037a3 	.word	0x080037a3

08004fa8 <_putchar>:
  va_end(va);
  return ret;
}


void _putchar(char character) {
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b082      	sub	sp, #8
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	0002      	movs	r2, r0
 8004fb0:	1dfb      	adds	r3, r7, #7
 8004fb2:	701a      	strb	r2, [r3, #0]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART1 and Loop until the end of transmission */
	while( !( USART2->ISR & USART_ISR_TXE_TXFNF ) ) {};
 8004fb4:	46c0      	nop			@ (mov r8, r8)
 8004fb6:	4b06      	ldr	r3, [pc, #24]	@ (8004fd0 <_putchar+0x28>)
 8004fb8:	69db      	ldr	r3, [r3, #28]
 8004fba:	2280      	movs	r2, #128	@ 0x80
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	d0fa      	beq.n	8004fb6 <_putchar+0xe>
      USART2->TDR = character;
 8004fc0:	4b03      	ldr	r3, [pc, #12]	@ (8004fd0 <_putchar+0x28>)
 8004fc2:	1dfa      	adds	r2, r7, #7
 8004fc4:	7812      	ldrb	r2, [r2, #0]
 8004fc6:	629a      	str	r2, [r3, #40]	@ 0x28
		
}
 8004fc8:	46c0      	nop			@ (mov r8, r8)
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	b002      	add	sp, #8
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	40004400 	.word	0x40004400

08004fd4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004fd8:	4b19      	ldr	r3, [pc, #100]	@ (8005040 <MX_RTC_Init+0x6c>)
 8004fda:	4a1a      	ldr	r2, [pc, #104]	@ (8005044 <MX_RTC_Init+0x70>)
 8004fdc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8004fde:	4b18      	ldr	r3, [pc, #96]	@ (8005040 <MX_RTC_Init+0x6c>)
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8004fe4:	4b16      	ldr	r3, [pc, #88]	@ (8005040 <MX_RTC_Init+0x6c>)
 8004fe6:	227f      	movs	r2, #127	@ 0x7f
 8004fe8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8004fea:	4b15      	ldr	r3, [pc, #84]	@ (8005040 <MX_RTC_Init+0x6c>)
 8004fec:	22ff      	movs	r2, #255	@ 0xff
 8004fee:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004ff0:	4b13      	ldr	r3, [pc, #76]	@ (8005040 <MX_RTC_Init+0x6c>)
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8004ff6:	4b12      	ldr	r3, [pc, #72]	@ (8005040 <MX_RTC_Init+0x6c>)
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8004ffc:	4b10      	ldr	r3, [pc, #64]	@ (8005040 <MX_RTC_Init+0x6c>)
 8004ffe:	2200      	movs	r2, #0
 8005000:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8005002:	4b0f      	ldr	r3, [pc, #60]	@ (8005040 <MX_RTC_Init+0x6c>)
 8005004:	2280      	movs	r2, #128	@ 0x80
 8005006:	05d2      	lsls	r2, r2, #23
 8005008:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800500a:	4b0d      	ldr	r3, [pc, #52]	@ (8005040 <MX_RTC_Init+0x6c>)
 800500c:	2200      	movs	r2, #0
 800500e:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 8005010:	4b0b      	ldr	r3, [pc, #44]	@ (8005040 <MX_RTC_Init+0x6c>)
 8005012:	2200      	movs	r2, #0
 8005014:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8005016:	4b0a      	ldr	r3, [pc, #40]	@ (8005040 <MX_RTC_Init+0x6c>)
 8005018:	0018      	movs	r0, r3
 800501a:	f003 f92b 	bl	8008274 <HAL_RTC_Init>
 800501e:	1e03      	subs	r3, r0, #0
 8005020:	d001      	beq.n	8005026 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8005022:	f7fe fbaa 	bl	800377a <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 60, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8005026:	4b06      	ldr	r3, [pc, #24]	@ (8005040 <MX_RTC_Init+0x6c>)
 8005028:	2204      	movs	r2, #4
 800502a:	213c      	movs	r1, #60	@ 0x3c
 800502c:	0018      	movs	r0, r3
 800502e:	f003 fa19 	bl	8008464 <HAL_RTCEx_SetWakeUpTimer>
 8005032:	1e03      	subs	r3, r0, #0
 8005034:	d001      	beq.n	800503a <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8005036:	f7fe fba0 	bl	800377a <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800503a:	46c0      	nop			@ (mov r8, r8)
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}
 8005040:	200000f0 	.word	0x200000f0
 8005044:	40002800 	.word	0x40002800

08005048 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8005048:	b590      	push	{r4, r7, lr}
 800504a:	b095      	sub	sp, #84	@ 0x54
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005050:	240c      	movs	r4, #12
 8005052:	193b      	adds	r3, r7, r4
 8005054:	0018      	movs	r0, r3
 8005056:	2344      	movs	r3, #68	@ 0x44
 8005058:	001a      	movs	r2, r3
 800505a:	2100      	movs	r1, #0
 800505c:	f004 f8a8 	bl	80091b0 <memset>
  if(rtcHandle->Instance==RTC)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a16      	ldr	r2, [pc, #88]	@ (80050c0 <HAL_RTC_MspInit+0x78>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d126      	bne.n	80050b8 <HAL_RTC_MspInit+0x70>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800506a:	193b      	adds	r3, r7, r4
 800506c:	2280      	movs	r2, #128	@ 0x80
 800506e:	0212      	lsls	r2, r2, #8
 8005070:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8005072:	193b      	adds	r3, r7, r4
 8005074:	2280      	movs	r2, #128	@ 0x80
 8005076:	0092      	lsls	r2, r2, #2
 8005078:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800507a:	193b      	adds	r3, r7, r4
 800507c:	0018      	movs	r0, r3
 800507e:	f002 f8c9 	bl	8007214 <HAL_RCCEx_PeriphCLKConfig>
 8005082:	1e03      	subs	r3, r0, #0
 8005084:	d001      	beq.n	800508a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8005086:	f7fe fb78 	bl	800377a <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800508a:	4a0e      	ldr	r2, [pc, #56]	@ (80050c4 <HAL_RTC_MspInit+0x7c>)
 800508c:	2390      	movs	r3, #144	@ 0x90
 800508e:	58d3      	ldr	r3, [r2, r3]
 8005090:	490c      	ldr	r1, [pc, #48]	@ (80050c4 <HAL_RTC_MspInit+0x7c>)
 8005092:	2280      	movs	r2, #128	@ 0x80
 8005094:	0212      	lsls	r2, r2, #8
 8005096:	4313      	orrs	r3, r2
 8005098:	2290      	movs	r2, #144	@ 0x90
 800509a:	508b      	str	r3, [r1, r2]
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800509c:	4b09      	ldr	r3, [pc, #36]	@ (80050c4 <HAL_RTC_MspInit+0x7c>)
 800509e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80050a0:	4b08      	ldr	r3, [pc, #32]	@ (80050c4 <HAL_RTC_MspInit+0x7c>)
 80050a2:	2180      	movs	r1, #128	@ 0x80
 80050a4:	00c9      	lsls	r1, r1, #3
 80050a6:	430a      	orrs	r2, r1
 80050a8:	659a      	str	r2, [r3, #88]	@ 0x58
 80050aa:	4b06      	ldr	r3, [pc, #24]	@ (80050c4 <HAL_RTC_MspInit+0x7c>)
 80050ac:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80050ae:	2380      	movs	r3, #128	@ 0x80
 80050b0:	00db      	lsls	r3, r3, #3
 80050b2:	4013      	ands	r3, r2
 80050b4:	60bb      	str	r3, [r7, #8]
 80050b6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80050b8:	46c0      	nop			@ (mov r8, r8)
 80050ba:	46bd      	mov	sp, r7
 80050bc:	b015      	add	sp, #84	@ 0x54
 80050be:	bd90      	pop	{r4, r7, pc}
 80050c0:	40002800 	.word	0x40002800
 80050c4:	40021000 	.word	0x40021000

080050c8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80050cc:	4b1b      	ldr	r3, [pc, #108]	@ (800513c <MX_SPI1_Init+0x74>)
 80050ce:	4a1c      	ldr	r2, [pc, #112]	@ (8005140 <MX_SPI1_Init+0x78>)
 80050d0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80050d2:	4b1a      	ldr	r3, [pc, #104]	@ (800513c <MX_SPI1_Init+0x74>)
 80050d4:	2282      	movs	r2, #130	@ 0x82
 80050d6:	0052      	lsls	r2, r2, #1
 80050d8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80050da:	4b18      	ldr	r3, [pc, #96]	@ (800513c <MX_SPI1_Init+0x74>)
 80050dc:	2200      	movs	r2, #0
 80050de:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80050e0:	4b16      	ldr	r3, [pc, #88]	@ (800513c <MX_SPI1_Init+0x74>)
 80050e2:	22e0      	movs	r2, #224	@ 0xe0
 80050e4:	00d2      	lsls	r2, r2, #3
 80050e6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80050e8:	4b14      	ldr	r3, [pc, #80]	@ (800513c <MX_SPI1_Init+0x74>)
 80050ea:	2200      	movs	r2, #0
 80050ec:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80050ee:	4b13      	ldr	r3, [pc, #76]	@ (800513c <MX_SPI1_Init+0x74>)
 80050f0:	2200      	movs	r2, #0
 80050f2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80050f4:	4b11      	ldr	r3, [pc, #68]	@ (800513c <MX_SPI1_Init+0x74>)
 80050f6:	2280      	movs	r2, #128	@ 0x80
 80050f8:	0092      	lsls	r2, r2, #2
 80050fa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80050fc:	4b0f      	ldr	r3, [pc, #60]	@ (800513c <MX_SPI1_Init+0x74>)
 80050fe:	2210      	movs	r2, #16
 8005100:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005102:	4b0e      	ldr	r3, [pc, #56]	@ (800513c <MX_SPI1_Init+0x74>)
 8005104:	2200      	movs	r2, #0
 8005106:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005108:	4b0c      	ldr	r3, [pc, #48]	@ (800513c <MX_SPI1_Init+0x74>)
 800510a:	2200      	movs	r2, #0
 800510c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800510e:	4b0b      	ldr	r3, [pc, #44]	@ (800513c <MX_SPI1_Init+0x74>)
 8005110:	2200      	movs	r2, #0
 8005112:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8005114:	4b09      	ldr	r3, [pc, #36]	@ (800513c <MX_SPI1_Init+0x74>)
 8005116:	2207      	movs	r2, #7
 8005118:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800511a:	4b08      	ldr	r3, [pc, #32]	@ (800513c <MX_SPI1_Init+0x74>)
 800511c:	2200      	movs	r2, #0
 800511e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005120:	4b06      	ldr	r3, [pc, #24]	@ (800513c <MX_SPI1_Init+0x74>)
 8005122:	2208      	movs	r2, #8
 8005124:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005126:	4b05      	ldr	r3, [pc, #20]	@ (800513c <MX_SPI1_Init+0x74>)
 8005128:	0018      	movs	r0, r3
 800512a:	f003 fa1d 	bl	8008568 <HAL_SPI_Init>
 800512e:	1e03      	subs	r3, r0, #0
 8005130:	d001      	beq.n	8005136 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8005132:	f7fe fb22 	bl	800377a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005136:	46c0      	nop			@ (mov r8, r8)
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}
 800513c:	20000120 	.word	0x20000120
 8005140:	40013000 	.word	0x40013000

08005144 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005144:	b590      	push	{r4, r7, lr}
 8005146:	b08b      	sub	sp, #44	@ 0x2c
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800514c:	2414      	movs	r4, #20
 800514e:	193b      	adds	r3, r7, r4
 8005150:	0018      	movs	r0, r3
 8005152:	2314      	movs	r3, #20
 8005154:	001a      	movs	r2, r3
 8005156:	2100      	movs	r1, #0
 8005158:	f004 f82a 	bl	80091b0 <memset>
  if(spiHandle->Instance==SPI1)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a1b      	ldr	r2, [pc, #108]	@ (80051d0 <HAL_SPI_MspInit+0x8c>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d130      	bne.n	80051c8 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005166:	4b1b      	ldr	r3, [pc, #108]	@ (80051d4 <HAL_SPI_MspInit+0x90>)
 8005168:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800516a:	4b1a      	ldr	r3, [pc, #104]	@ (80051d4 <HAL_SPI_MspInit+0x90>)
 800516c:	2180      	movs	r1, #128	@ 0x80
 800516e:	0149      	lsls	r1, r1, #5
 8005170:	430a      	orrs	r2, r1
 8005172:	661a      	str	r2, [r3, #96]	@ 0x60
 8005174:	4b17      	ldr	r3, [pc, #92]	@ (80051d4 <HAL_SPI_MspInit+0x90>)
 8005176:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005178:	2380      	movs	r3, #128	@ 0x80
 800517a:	015b      	lsls	r3, r3, #5
 800517c:	4013      	ands	r3, r2
 800517e:	613b      	str	r3, [r7, #16]
 8005180:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005182:	4b14      	ldr	r3, [pc, #80]	@ (80051d4 <HAL_SPI_MspInit+0x90>)
 8005184:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005186:	4b13      	ldr	r3, [pc, #76]	@ (80051d4 <HAL_SPI_MspInit+0x90>)
 8005188:	2101      	movs	r1, #1
 800518a:	430a      	orrs	r2, r1
 800518c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800518e:	4b11      	ldr	r3, [pc, #68]	@ (80051d4 <HAL_SPI_MspInit+0x90>)
 8005190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005192:	2201      	movs	r2, #1
 8005194:	4013      	ands	r3, r2
 8005196:	60fb      	str	r3, [r7, #12]
 8005198:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800519a:	0021      	movs	r1, r4
 800519c:	187b      	adds	r3, r7, r1
 800519e:	22e0      	movs	r2, #224	@ 0xe0
 80051a0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051a2:	187b      	adds	r3, r7, r1
 80051a4:	2202      	movs	r2, #2
 80051a6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051a8:	187b      	adds	r3, r7, r1
 80051aa:	2200      	movs	r2, #0
 80051ac:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051ae:	187b      	adds	r3, r7, r1
 80051b0:	2200      	movs	r2, #0
 80051b2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80051b4:	187b      	adds	r3, r7, r1
 80051b6:	2205      	movs	r2, #5
 80051b8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051ba:	187a      	adds	r2, r7, r1
 80051bc:	23a0      	movs	r3, #160	@ 0xa0
 80051be:	05db      	lsls	r3, r3, #23
 80051c0:	0011      	movs	r1, r2
 80051c2:	0018      	movs	r0, r3
 80051c4:	f000 feaa 	bl	8005f1c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80051c8:	46c0      	nop			@ (mov r8, r8)
 80051ca:	46bd      	mov	sp, r7
 80051cc:	b00b      	add	sp, #44	@ 0x2c
 80051ce:	bd90      	pop	{r4, r7, pc}
 80051d0:	40013000 	.word	0x40013000
 80051d4:	40021000 	.word	0x40021000

080051d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b082      	sub	sp, #8
 80051dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80051de:	4b0f      	ldr	r3, [pc, #60]	@ (800521c <HAL_MspInit+0x44>)
 80051e0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80051e2:	4b0e      	ldr	r3, [pc, #56]	@ (800521c <HAL_MspInit+0x44>)
 80051e4:	2180      	movs	r1, #128	@ 0x80
 80051e6:	0549      	lsls	r1, r1, #21
 80051e8:	430a      	orrs	r2, r1
 80051ea:	659a      	str	r2, [r3, #88]	@ 0x58
 80051ec:	4b0b      	ldr	r3, [pc, #44]	@ (800521c <HAL_MspInit+0x44>)
 80051ee:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80051f0:	2380      	movs	r3, #128	@ 0x80
 80051f2:	055b      	lsls	r3, r3, #21
 80051f4:	4013      	ands	r3, r2
 80051f6:	607b      	str	r3, [r7, #4]
 80051f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051fa:	4b08      	ldr	r3, [pc, #32]	@ (800521c <HAL_MspInit+0x44>)
 80051fc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80051fe:	4b07      	ldr	r3, [pc, #28]	@ (800521c <HAL_MspInit+0x44>)
 8005200:	2101      	movs	r1, #1
 8005202:	430a      	orrs	r2, r1
 8005204:	661a      	str	r2, [r3, #96]	@ 0x60
 8005206:	4b05      	ldr	r3, [pc, #20]	@ (800521c <HAL_MspInit+0x44>)
 8005208:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800520a:	2201      	movs	r2, #1
 800520c:	4013      	ands	r3, r2
 800520e:	603b      	str	r3, [r7, #0]
 8005210:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005212:	46c0      	nop			@ (mov r8, r8)
 8005214:	46bd      	mov	sp, r7
 8005216:	b002      	add	sp, #8
 8005218:	bd80      	pop	{r7, pc}
 800521a:	46c0      	nop			@ (mov r8, r8)
 800521c:	40021000 	.word	0x40021000

08005220 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005224:	46c0      	nop			@ (mov r8, r8)
 8005226:	e7fd      	b.n	8005224 <NMI_Handler+0x4>

08005228 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800522c:	46c0      	nop			@ (mov r8, r8)
 800522e:	e7fd      	b.n	800522c <HardFault_Handler+0x4>

08005230 <SVC_Handler>:

/**
  * @brief This function handles System service call via SVC instruction.
  */
void SVC_Handler(void)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005234:	46c0      	nop			@ (mov r8, r8)
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}

0800523a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800523a:	b580      	push	{r7, lr}
 800523c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800523e:	46c0      	nop			@ (mov r8, r8)
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}

08005244 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005248:	f000 f966 	bl	8005518 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800524c:	46c0      	nop			@ (mov r8, r8)
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
	...

08005254 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005258:	4b11      	ldr	r3, [pc, #68]	@ (80052a0 <SystemInit+0x4c>)
 800525a:	2280      	movs	r2, #128	@ 0x80
 800525c:	0512      	lsls	r2, r2, #20
 800525e:	609a      	str	r2, [r3, #8]
#endif /* VECT_TAB_SRAM */

/* Software workaround added to keep Debug enabled after Boot_Lock activation and RDP=1  */
#ifdef ENABLE_DBG_SWEN
  if (((FLASH->SECR & FLASH_SECR_BOOT_LOCK) == FLASH_SECR_BOOT_LOCK)           \
 8005260:	4a10      	ldr	r2, [pc, #64]	@ (80052a4 <SystemInit+0x50>)
 8005262:	2380      	movs	r3, #128	@ 0x80
 8005264:	58d2      	ldr	r2, [r2, r3]
 8005266:	2380      	movs	r3, #128	@ 0x80
 8005268:	025b      	lsls	r3, r3, #9
 800526a:	401a      	ands	r2, r3
 800526c:	2380      	movs	r3, #128	@ 0x80
 800526e:	025b      	lsls	r3, r3, #9
 8005270:	429a      	cmp	r2, r3
 8005272:	d112      	bne.n	800529a <SystemInit+0x46>
      && (((FLASH->OPTR & FLASH_OPTR_RDP) != 0xCCU)                            \
 8005274:	4b0b      	ldr	r3, [pc, #44]	@ (80052a4 <SystemInit+0x50>)
 8005276:	6a1b      	ldr	r3, [r3, #32]
 8005278:	22ff      	movs	r2, #255	@ 0xff
 800527a:	4013      	ands	r3, r2
 800527c:	2bcc      	cmp	r3, #204	@ 0xcc
 800527e:	d00c      	beq.n	800529a <SystemInit+0x46>
          && ((FLASH->OPTR & FLASH_OPTR_RDP) != 0xAAU)))
 8005280:	4b08      	ldr	r3, [pc, #32]	@ (80052a4 <SystemInit+0x50>)
 8005282:	6a1b      	ldr	r3, [r3, #32]
 8005284:	22ff      	movs	r2, #255	@ 0xff
 8005286:	4013      	ands	r3, r2
 8005288:	2baa      	cmp	r3, #170	@ 0xaa
 800528a:	d006      	beq.n	800529a <SystemInit+0x46>
  {
    FLASH->ACR |= FLASH_ACR_DBG_SWEN;  /* Debug access software enabled to avoid the chip
 800528c:	4b05      	ldr	r3, [pc, #20]	@ (80052a4 <SystemInit+0x50>)
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	4b04      	ldr	r3, [pc, #16]	@ (80052a4 <SystemInit+0x50>)
 8005292:	2180      	movs	r1, #128	@ 0x80
 8005294:	02c9      	lsls	r1, r1, #11
 8005296:	430a      	orrs	r2, r1
 8005298:	601a      	str	r2, [r3, #0]
                                          to be locked when RDP=1 and Boot_Lock=1        */
  }
#endif /* ENABLE_DBG_SWEN */
}
 800529a:	46c0      	nop			@ (mov r8, r8)
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}
 80052a0:	e000ed00 	.word	0xe000ed00
 80052a4:	40022000 	.word	0x40022000

080052a8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80052ac:	4b22      	ldr	r3, [pc, #136]	@ (8005338 <MX_USART2_UART_Init+0x90>)
 80052ae:	4a23      	ldr	r2, [pc, #140]	@ (800533c <MX_USART2_UART_Init+0x94>)
 80052b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 80052b2:	4b21      	ldr	r3, [pc, #132]	@ (8005338 <MX_USART2_UART_Init+0x90>)
 80052b4:	4a22      	ldr	r2, [pc, #136]	@ (8005340 <MX_USART2_UART_Init+0x98>)
 80052b6:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80052b8:	4b1f      	ldr	r3, [pc, #124]	@ (8005338 <MX_USART2_UART_Init+0x90>)
 80052ba:	2200      	movs	r2, #0
 80052bc:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80052be:	4b1e      	ldr	r3, [pc, #120]	@ (8005338 <MX_USART2_UART_Init+0x90>)
 80052c0:	2200      	movs	r2, #0
 80052c2:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80052c4:	4b1c      	ldr	r3, [pc, #112]	@ (8005338 <MX_USART2_UART_Init+0x90>)
 80052c6:	2200      	movs	r2, #0
 80052c8:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80052ca:	4b1b      	ldr	r3, [pc, #108]	@ (8005338 <MX_USART2_UART_Init+0x90>)
 80052cc:	220c      	movs	r2, #12
 80052ce:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80052d0:	4b19      	ldr	r3, [pc, #100]	@ (8005338 <MX_USART2_UART_Init+0x90>)
 80052d2:	2200      	movs	r2, #0
 80052d4:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80052d6:	4b18      	ldr	r3, [pc, #96]	@ (8005338 <MX_USART2_UART_Init+0x90>)
 80052d8:	2200      	movs	r2, #0
 80052da:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80052dc:	4b16      	ldr	r3, [pc, #88]	@ (8005338 <MX_USART2_UART_Init+0x90>)
 80052de:	2200      	movs	r2, #0
 80052e0:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80052e2:	4b15      	ldr	r3, [pc, #84]	@ (8005338 <MX_USART2_UART_Init+0x90>)
 80052e4:	2200      	movs	r2, #0
 80052e6:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80052e8:	4b13      	ldr	r3, [pc, #76]	@ (8005338 <MX_USART2_UART_Init+0x90>)
 80052ea:	2200      	movs	r2, #0
 80052ec:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80052ee:	4b12      	ldr	r3, [pc, #72]	@ (8005338 <MX_USART2_UART_Init+0x90>)
 80052f0:	0018      	movs	r0, r3
 80052f2:	f003 f9e7 	bl	80086c4 <HAL_UART_Init>
 80052f6:	1e03      	subs	r3, r0, #0
 80052f8:	d001      	beq.n	80052fe <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 80052fa:	f7fe fa3e 	bl	800377a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80052fe:	4b0e      	ldr	r3, [pc, #56]	@ (8005338 <MX_USART2_UART_Init+0x90>)
 8005300:	2100      	movs	r1, #0
 8005302:	0018      	movs	r0, r3
 8005304:	f003 fe74 	bl	8008ff0 <HAL_UARTEx_SetTxFifoThreshold>
 8005308:	1e03      	subs	r3, r0, #0
 800530a:	d001      	beq.n	8005310 <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
 800530c:	f7fe fa35 	bl	800377a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005310:	4b09      	ldr	r3, [pc, #36]	@ (8005338 <MX_USART2_UART_Init+0x90>)
 8005312:	2100      	movs	r1, #0
 8005314:	0018      	movs	r0, r3
 8005316:	f003 feab 	bl	8009070 <HAL_UARTEx_SetRxFifoThreshold>
 800531a:	1e03      	subs	r3, r0, #0
 800531c:	d001      	beq.n	8005322 <MX_USART2_UART_Init+0x7a>
  {
    Error_Handler();
 800531e:	f7fe fa2c 	bl	800377a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005322:	4b05      	ldr	r3, [pc, #20]	@ (8005338 <MX_USART2_UART_Init+0x90>)
 8005324:	0018      	movs	r0, r3
 8005326:	f003 fe29 	bl	8008f7c <HAL_UARTEx_DisableFifoMode>
 800532a:	1e03      	subs	r3, r0, #0
 800532c:	d001      	beq.n	8005332 <MX_USART2_UART_Init+0x8a>
  {
    Error_Handler();
 800532e:	f7fe fa24 	bl	800377a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005332:	46c0      	nop			@ (mov r8, r8)
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}
 8005338:	20000184 	.word	0x20000184
 800533c:	40004400 	.word	0x40004400
 8005340:	000f4240 	.word	0x000f4240

08005344 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005344:	b590      	push	{r4, r7, lr}
 8005346:	b09b      	sub	sp, #108	@ 0x6c
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800534c:	2354      	movs	r3, #84	@ 0x54
 800534e:	18fb      	adds	r3, r7, r3
 8005350:	0018      	movs	r0, r3
 8005352:	2314      	movs	r3, #20
 8005354:	001a      	movs	r2, r3
 8005356:	2100      	movs	r1, #0
 8005358:	f003 ff2a 	bl	80091b0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800535c:	2410      	movs	r4, #16
 800535e:	193b      	adds	r3, r7, r4
 8005360:	0018      	movs	r0, r3
 8005362:	2344      	movs	r3, #68	@ 0x44
 8005364:	001a      	movs	r2, r3
 8005366:	2100      	movs	r1, #0
 8005368:	f003 ff22 	bl	80091b0 <memset>
  if(uartHandle->Instance==USART2)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a22      	ldr	r2, [pc, #136]	@ (80053fc <HAL_UART_MspInit+0xb8>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d13e      	bne.n	80053f4 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005376:	193b      	adds	r3, r7, r4
 8005378:	2202      	movs	r2, #2
 800537a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800537c:	193b      	adds	r3, r7, r4
 800537e:	2200      	movs	r2, #0
 8005380:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005382:	193b      	adds	r3, r7, r4
 8005384:	0018      	movs	r0, r3
 8005386:	f001 ff45 	bl	8007214 <HAL_RCCEx_PeriphCLKConfig>
 800538a:	1e03      	subs	r3, r0, #0
 800538c:	d001      	beq.n	8005392 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800538e:	f7fe f9f4 	bl	800377a <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005392:	4b1b      	ldr	r3, [pc, #108]	@ (8005400 <HAL_UART_MspInit+0xbc>)
 8005394:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005396:	4b1a      	ldr	r3, [pc, #104]	@ (8005400 <HAL_UART_MspInit+0xbc>)
 8005398:	2180      	movs	r1, #128	@ 0x80
 800539a:	0289      	lsls	r1, r1, #10
 800539c:	430a      	orrs	r2, r1
 800539e:	659a      	str	r2, [r3, #88]	@ 0x58
 80053a0:	4b17      	ldr	r3, [pc, #92]	@ (8005400 <HAL_UART_MspInit+0xbc>)
 80053a2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80053a4:	2380      	movs	r3, #128	@ 0x80
 80053a6:	029b      	lsls	r3, r3, #10
 80053a8:	4013      	ands	r3, r2
 80053aa:	60fb      	str	r3, [r7, #12]
 80053ac:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80053ae:	4b14      	ldr	r3, [pc, #80]	@ (8005400 <HAL_UART_MspInit+0xbc>)
 80053b0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80053b2:	4b13      	ldr	r3, [pc, #76]	@ (8005400 <HAL_UART_MspInit+0xbc>)
 80053b4:	2101      	movs	r1, #1
 80053b6:	430a      	orrs	r2, r1
 80053b8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80053ba:	4b11      	ldr	r3, [pc, #68]	@ (8005400 <HAL_UART_MspInit+0xbc>)
 80053bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053be:	2201      	movs	r2, #1
 80053c0:	4013      	ands	r3, r2
 80053c2:	60bb      	str	r3, [r7, #8]
 80053c4:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80053c6:	2154      	movs	r1, #84	@ 0x54
 80053c8:	187b      	adds	r3, r7, r1
 80053ca:	220c      	movs	r2, #12
 80053cc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053ce:	187b      	adds	r3, r7, r1
 80053d0:	2202      	movs	r2, #2
 80053d2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053d4:	187b      	adds	r3, r7, r1
 80053d6:	2200      	movs	r2, #0
 80053d8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053da:	187b      	adds	r3, r7, r1
 80053dc:	2200      	movs	r2, #0
 80053de:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80053e0:	187b      	adds	r3, r7, r1
 80053e2:	2207      	movs	r2, #7
 80053e4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053e6:	187a      	adds	r2, r7, r1
 80053e8:	23a0      	movs	r3, #160	@ 0xa0
 80053ea:	05db      	lsls	r3, r3, #23
 80053ec:	0011      	movs	r1, r2
 80053ee:	0018      	movs	r0, r3
 80053f0:	f000 fd94 	bl	8005f1c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80053f4:	46c0      	nop			@ (mov r8, r8)
 80053f6:	46bd      	mov	sp, r7
 80053f8:	b01b      	add	sp, #108	@ 0x6c
 80053fa:	bd90      	pop	{r4, r7, pc}
 80053fc:	40004400 	.word	0x40004400
 8005400:	40021000 	.word	0x40021000

08005404 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005404:	480d      	ldr	r0, [pc, #52]	@ (800543c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005406:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005408:	f7ff ff24 	bl	8005254 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800540c:	480c      	ldr	r0, [pc, #48]	@ (8005440 <LoopForever+0x6>)
  ldr r1, =_edata
 800540e:	490d      	ldr	r1, [pc, #52]	@ (8005444 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005410:	4a0d      	ldr	r2, [pc, #52]	@ (8005448 <LoopForever+0xe>)
  movs r3, #0
 8005412:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005414:	e002      	b.n	800541c <LoopCopyDataInit>

08005416 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005416:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005418:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800541a:	3304      	adds	r3, #4

0800541c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800541c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800541e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005420:	d3f9      	bcc.n	8005416 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005422:	4a0a      	ldr	r2, [pc, #40]	@ (800544c <LoopForever+0x12>)
  ldr r4, =_ebss
 8005424:	4c0a      	ldr	r4, [pc, #40]	@ (8005450 <LoopForever+0x16>)
  movs r3, #0
 8005426:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005428:	e001      	b.n	800542e <LoopFillZerobss>

0800542a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800542a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800542c:	3204      	adds	r2, #4

0800542e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800542e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005430:	d3fb      	bcc.n	800542a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8005432:	f003 fec5 	bl	80091c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005436:	f7fe f8c1 	bl	80035bc <main>

0800543a <LoopForever>:

LoopForever:
  b LoopForever
 800543a:	e7fe      	b.n	800543a <LoopForever>
  ldr   r0, =_estack
 800543c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8005440:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005444:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8005448:	0800982c 	.word	0x0800982c
  ldr r2, =_sbss
 800544c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8005450:	2000021c 	.word	0x2000021c

08005454 <ADC_COMP1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005454:	e7fe      	b.n	8005454 <ADC_COMP1_2_IRQHandler>

08005456 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005456:	b580      	push	{r7, lr}
 8005458:	b082      	sub	sp, #8
 800545a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800545c:	1dfb      	adds	r3, r7, #7
 800545e:	2200      	movs	r2, #0
 8005460:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005462:	2003      	movs	r0, #3
 8005464:	f000 f80e 	bl	8005484 <HAL_InitTick>
 8005468:	1e03      	subs	r3, r0, #0
 800546a:	d003      	beq.n	8005474 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 800546c:	1dfb      	adds	r3, r7, #7
 800546e:	2201      	movs	r2, #1
 8005470:	701a      	strb	r2, [r3, #0]
 8005472:	e001      	b.n	8005478 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005474:	f7ff feb0 	bl	80051d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005478:	1dfb      	adds	r3, r7, #7
 800547a:	781b      	ldrb	r3, [r3, #0]
}
 800547c:	0018      	movs	r0, r3
 800547e:	46bd      	mov	sp, r7
 8005480:	b002      	add	sp, #8
 8005482:	bd80      	pop	{r7, pc}

08005484 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005484:	b590      	push	{r4, r7, lr}
 8005486:	b085      	sub	sp, #20
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800548c:	230f      	movs	r3, #15
 800548e:	18fb      	adds	r3, r7, r3
 8005490:	2200      	movs	r2, #0
 8005492:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 8005494:	4b1d      	ldr	r3, [pc, #116]	@ (800550c <HAL_InitTick+0x88>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d02b      	beq.n	80054f4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800549c:	4b1c      	ldr	r3, [pc, #112]	@ (8005510 <HAL_InitTick+0x8c>)
 800549e:	681c      	ldr	r4, [r3, #0]
 80054a0:	4b1a      	ldr	r3, [pc, #104]	@ (800550c <HAL_InitTick+0x88>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	0019      	movs	r1, r3
 80054a6:	23fa      	movs	r3, #250	@ 0xfa
 80054a8:	0098      	lsls	r0, r3, #2
 80054aa:	f7fa fe2d 	bl	8000108 <__udivsi3>
 80054ae:	0003      	movs	r3, r0
 80054b0:	0019      	movs	r1, r3
 80054b2:	0020      	movs	r0, r4
 80054b4:	f7fa fe28 	bl	8000108 <__udivsi3>
 80054b8:	0003      	movs	r3, r0
 80054ba:	0018      	movs	r0, r3
 80054bc:	f000 fd21 	bl	8005f02 <HAL_SYSTICK_Config>
 80054c0:	1e03      	subs	r3, r0, #0
 80054c2:	d112      	bne.n	80054ea <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2b03      	cmp	r3, #3
 80054c8:	d80a      	bhi.n	80054e0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80054ca:	6879      	ldr	r1, [r7, #4]
 80054cc:	2301      	movs	r3, #1
 80054ce:	425b      	negs	r3, r3
 80054d0:	2200      	movs	r2, #0
 80054d2:	0018      	movs	r0, r3
 80054d4:	f000 fd00 	bl	8005ed8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80054d8:	4b0e      	ldr	r3, [pc, #56]	@ (8005514 <HAL_InitTick+0x90>)
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	601a      	str	r2, [r3, #0]
 80054de:	e00d      	b.n	80054fc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80054e0:	230f      	movs	r3, #15
 80054e2:	18fb      	adds	r3, r7, r3
 80054e4:	2201      	movs	r2, #1
 80054e6:	701a      	strb	r2, [r3, #0]
 80054e8:	e008      	b.n	80054fc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80054ea:	230f      	movs	r3, #15
 80054ec:	18fb      	adds	r3, r7, r3
 80054ee:	2201      	movs	r2, #1
 80054f0:	701a      	strb	r2, [r3, #0]
 80054f2:	e003      	b.n	80054fc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80054f4:	230f      	movs	r3, #15
 80054f6:	18fb      	adds	r3, r7, r3
 80054f8:	2201      	movs	r2, #1
 80054fa:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80054fc:	230f      	movs	r3, #15
 80054fe:	18fb      	adds	r3, r7, r3
 8005500:	781b      	ldrb	r3, [r3, #0]
}
 8005502:	0018      	movs	r0, r3
 8005504:	46bd      	mov	sp, r7
 8005506:	b005      	add	sp, #20
 8005508:	bd90      	pop	{r4, r7, pc}
 800550a:	46c0      	nop			@ (mov r8, r8)
 800550c:	2000000c 	.word	0x2000000c
 8005510:	20000004 	.word	0x20000004
 8005514:	20000008 	.word	0x20000008

08005518 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800551c:	4b04      	ldr	r3, [pc, #16]	@ (8005530 <HAL_IncTick+0x18>)
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	4b04      	ldr	r3, [pc, #16]	@ (8005534 <HAL_IncTick+0x1c>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	18d2      	adds	r2, r2, r3
 8005526:	4b02      	ldr	r3, [pc, #8]	@ (8005530 <HAL_IncTick+0x18>)
 8005528:	601a      	str	r2, [r3, #0]
}
 800552a:	46c0      	nop			@ (mov r8, r8)
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}
 8005530:	20000218 	.word	0x20000218
 8005534:	2000000c 	.word	0x2000000c

08005538 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	af00      	add	r7, sp, #0
  return uwTick;
 800553c:	4b02      	ldr	r3, [pc, #8]	@ (8005548 <HAL_GetTick+0x10>)
 800553e:	681b      	ldr	r3, [r3, #0]
}
 8005540:	0018      	movs	r0, r3
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
 8005546:	46c0      	nop			@ (mov r8, r8)
 8005548:	20000218 	.word	0x20000218

0800554c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b084      	sub	sp, #16
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005554:	f7ff fff0 	bl	8005538 <HAL_GetTick>
 8005558:	0003      	movs	r3, r0
 800555a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	3301      	adds	r3, #1
 8005564:	d004      	beq.n	8005570 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8005566:	4b09      	ldr	r3, [pc, #36]	@ (800558c <HAL_Delay+0x40>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	68fa      	ldr	r2, [r7, #12]
 800556c:	18d3      	adds	r3, r2, r3
 800556e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005570:	46c0      	nop			@ (mov r8, r8)
 8005572:	f7ff ffe1 	bl	8005538 <HAL_GetTick>
 8005576:	0002      	movs	r2, r0
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	1ad3      	subs	r3, r2, r3
 800557c:	68fa      	ldr	r2, [r7, #12]
 800557e:	429a      	cmp	r2, r3
 8005580:	d8f7      	bhi.n	8005572 <HAL_Delay+0x26>
  {
  }
}
 8005582:	46c0      	nop			@ (mov r8, r8)
 8005584:	46c0      	nop			@ (mov r8, r8)
 8005586:	46bd      	mov	sp, r7
 8005588:	b004      	add	sp, #16
 800558a:	bd80      	pop	{r7, pc}
 800558c:	2000000c 	.word	0x2000000c

08005590 <LL_ADC_SetCommonPathInternalCh>:
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b082      	sub	sp, #8
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a05      	ldr	r2, [pc, #20]	@ (80055b4 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80055a0:	401a      	ands	r2, r3
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	431a      	orrs	r2, r3
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	601a      	str	r2, [r3, #0]
}
 80055aa:	46c0      	nop			@ (mov r8, r8)
 80055ac:	46bd      	mov	sp, r7
 80055ae:	b002      	add	sp, #8
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	46c0      	nop			@ (mov r8, r8)
 80055b4:	fe3fffff 	.word	0xfe3fffff

080055b8 <LL_ADC_GetCommonPathInternalCh>:
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b082      	sub	sp, #8
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	23e0      	movs	r3, #224	@ 0xe0
 80055c6:	045b      	lsls	r3, r3, #17
 80055c8:	4013      	ands	r3, r2
}
 80055ca:	0018      	movs	r0, r3
 80055cc:	46bd      	mov	sp, r7
 80055ce:	b002      	add	sp, #8
 80055d0:	bd80      	pop	{r7, pc}

080055d2 <LL_ADC_SetSamplingTimeCommonChannels>:
{
 80055d2:	b580      	push	{r7, lr}
 80055d4:	b084      	sub	sp, #16
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	60f8      	str	r0, [r7, #12]
 80055da:	60b9      	str	r1, [r7, #8]
 80055dc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	695b      	ldr	r3, [r3, #20]
 80055e2:	68ba      	ldr	r2, [r7, #8]
 80055e4:	2104      	movs	r1, #4
 80055e6:	400a      	ands	r2, r1
 80055e8:	2107      	movs	r1, #7
 80055ea:	4091      	lsls	r1, r2
 80055ec:	000a      	movs	r2, r1
 80055ee:	43d2      	mvns	r2, r2
 80055f0:	401a      	ands	r2, r3
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	2104      	movs	r1, #4
 80055f6:	400b      	ands	r3, r1
 80055f8:	6879      	ldr	r1, [r7, #4]
 80055fa:	4099      	lsls	r1, r3
 80055fc:	000b      	movs	r3, r1
 80055fe:	431a      	orrs	r2, r3
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	615a      	str	r2, [r3, #20]
}
 8005604:	46c0      	nop			@ (mov r8, r8)
 8005606:	46bd      	mov	sp, r7
 8005608:	b004      	add	sp, #16
 800560a:	bd80      	pop	{r7, pc}

0800560c <LL_ADC_GetSamplingTimeCommonChannels>:
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b082      	sub	sp, #8
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
 8005614:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	695b      	ldr	r3, [r3, #20]
 800561a:	683a      	ldr	r2, [r7, #0]
 800561c:	2104      	movs	r1, #4
 800561e:	400a      	ands	r2, r1
 8005620:	2107      	movs	r1, #7
 8005622:	4091      	lsls	r1, r2
 8005624:	000a      	movs	r2, r1
 8005626:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	2104      	movs	r1, #4
 800562c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800562e:	40da      	lsrs	r2, r3
 8005630:	0013      	movs	r3, r2
}
 8005632:	0018      	movs	r0, r3
 8005634:	46bd      	mov	sp, r7
 8005636:	b002      	add	sp, #8
 8005638:	bd80      	pop	{r7, pc}

0800563a <LL_ADC_REG_SetSequencerRanks>:
{
 800563a:	b580      	push	{r7, lr}
 800563c:	b084      	sub	sp, #16
 800563e:	af00      	add	r7, sp, #0
 8005640:	60f8      	str	r0, [r7, #12]
 8005642:	60b9      	str	r1, [r7, #8]
 8005644:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CHSELR,
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800564a:	68ba      	ldr	r2, [r7, #8]
 800564c:	211f      	movs	r1, #31
 800564e:	400a      	ands	r2, r1
 8005650:	210f      	movs	r1, #15
 8005652:	4091      	lsls	r1, r2
 8005654:	000a      	movs	r2, r1
 8005656:	43d2      	mvns	r2, r2
 8005658:	401a      	ands	r2, r3
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	0e9b      	lsrs	r3, r3, #26
 800565e:	210f      	movs	r1, #15
 8005660:	4019      	ands	r1, r3
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	201f      	movs	r0, #31
 8005666:	4003      	ands	r3, r0
 8005668:	4099      	lsls	r1, r3
 800566a:	000b      	movs	r3, r1
 800566c:	431a      	orrs	r2, r3
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005672:	46c0      	nop			@ (mov r8, r8)
 8005674:	46bd      	mov	sp, r7
 8005676:	b004      	add	sp, #16
 8005678:	bd80      	pop	{r7, pc}

0800567a <LL_ADC_REG_SetSequencerChAdd>:
{
 800567a:	b580      	push	{r7, lr}
 800567c:	b082      	sub	sp, #8
 800567e:	af00      	add	r7, sp, #0
 8005680:	6078      	str	r0, [r7, #4]
 8005682:	6039      	str	r1, [r7, #0]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	025b      	lsls	r3, r3, #9
 800568c:	0a5b      	lsrs	r3, r3, #9
 800568e:	431a      	orrs	r2, r3
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005694:	46c0      	nop			@ (mov r8, r8)
 8005696:	46bd      	mov	sp, r7
 8005698:	b002      	add	sp, #8
 800569a:	bd80      	pop	{r7, pc}

0800569c <LL_ADC_REG_SetSequencerChRem>:
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b082      	sub	sp, #8
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056aa:	683a      	ldr	r2, [r7, #0]
 80056ac:	0252      	lsls	r2, r2, #9
 80056ae:	0a52      	lsrs	r2, r2, #9
 80056b0:	43d2      	mvns	r2, r2
 80056b2:	401a      	ands	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80056b8:	46c0      	nop			@ (mov r8, r8)
 80056ba:	46bd      	mov	sp, r7
 80056bc:	b002      	add	sp, #8
 80056be:	bd80      	pop	{r7, pc}

080056c0 <LL_ADC_SetChannelSamplingTime>:
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b084      	sub	sp, #16
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	60f8      	str	r0, [r7, #12]
 80056c8:	60b9      	str	r1, [r7, #8]
 80056ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	695b      	ldr	r3, [r3, #20]
 80056d0:	68ba      	ldr	r2, [r7, #8]
 80056d2:	0212      	lsls	r2, r2, #8
 80056d4:	43d2      	mvns	r2, r2
 80056d6:	401a      	ands	r2, r3
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	021b      	lsls	r3, r3, #8
 80056dc:	6879      	ldr	r1, [r7, #4]
 80056de:	400b      	ands	r3, r1
 80056e0:	4904      	ldr	r1, [pc, #16]	@ (80056f4 <LL_ADC_SetChannelSamplingTime+0x34>)
 80056e2:	400b      	ands	r3, r1
 80056e4:	431a      	orrs	r2, r3
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	615a      	str	r2, [r3, #20]
}
 80056ea:	46c0      	nop			@ (mov r8, r8)
 80056ec:	46bd      	mov	sp, r7
 80056ee:	b004      	add	sp, #16
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	46c0      	nop			@ (mov r8, r8)
 80056f4:	7fffff00 	.word	0x7fffff00

080056f8 <LL_ADC_EnableInternalRegulator>:
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b082      	sub	sp, #8
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	4a05      	ldr	r2, [pc, #20]	@ (800571c <LL_ADC_EnableInternalRegulator+0x24>)
 8005706:	4013      	ands	r3, r2
 8005708:	2280      	movs	r2, #128	@ 0x80
 800570a:	0552      	lsls	r2, r2, #21
 800570c:	431a      	orrs	r2, r3
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	609a      	str	r2, [r3, #8]
}
 8005712:	46c0      	nop			@ (mov r8, r8)
 8005714:	46bd      	mov	sp, r7
 8005716:	b002      	add	sp, #8
 8005718:	bd80      	pop	{r7, pc}
 800571a:	46c0      	nop			@ (mov r8, r8)
 800571c:	6fffffe8 	.word	0x6fffffe8

08005720 <LL_ADC_IsInternalRegulatorEnabled>:
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b082      	sub	sp, #8
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	689a      	ldr	r2, [r3, #8]
 800572c:	2380      	movs	r3, #128	@ 0x80
 800572e:	055b      	lsls	r3, r3, #21
 8005730:	401a      	ands	r2, r3
 8005732:	2380      	movs	r3, #128	@ 0x80
 8005734:	055b      	lsls	r3, r3, #21
 8005736:	429a      	cmp	r2, r3
 8005738:	d101      	bne.n	800573e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800573a:	2301      	movs	r3, #1
 800573c:	e000      	b.n	8005740 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800573e:	2300      	movs	r3, #0
}
 8005740:	0018      	movs	r0, r3
 8005742:	46bd      	mov	sp, r7
 8005744:	b002      	add	sp, #8
 8005746:	bd80      	pop	{r7, pc}

08005748 <LL_ADC_IsEnabled>:
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b082      	sub	sp, #8
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	2201      	movs	r2, #1
 8005756:	4013      	ands	r3, r2
 8005758:	2b01      	cmp	r3, #1
 800575a:	d101      	bne.n	8005760 <LL_ADC_IsEnabled+0x18>
 800575c:	2301      	movs	r3, #1
 800575e:	e000      	b.n	8005762 <LL_ADC_IsEnabled+0x1a>
 8005760:	2300      	movs	r3, #0
}
 8005762:	0018      	movs	r0, r3
 8005764:	46bd      	mov	sp, r7
 8005766:	b002      	add	sp, #8
 8005768:	bd80      	pop	{r7, pc}

0800576a <LL_ADC_REG_IsConversionOngoing>:
{
 800576a:	b580      	push	{r7, lr}
 800576c:	b082      	sub	sp, #8
 800576e:	af00      	add	r7, sp, #0
 8005770:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	2204      	movs	r2, #4
 8005778:	4013      	ands	r3, r2
 800577a:	2b04      	cmp	r3, #4
 800577c:	d101      	bne.n	8005782 <LL_ADC_REG_IsConversionOngoing+0x18>
 800577e:	2301      	movs	r3, #1
 8005780:	e000      	b.n	8005784 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005782:	2300      	movs	r3, #0
}
 8005784:	0018      	movs	r0, r3
 8005786:	46bd      	mov	sp, r7
 8005788:	b002      	add	sp, #8
 800578a:	bd80      	pop	{r7, pc}

0800578c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b088      	sub	sp, #32
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005794:	231f      	movs	r3, #31
 8005796:	18fb      	adds	r3, r7, r3
 8005798:	2200      	movs	r2, #0
 800579a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 800579c:	2300      	movs	r3, #0
 800579e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 80057a0:	2300      	movs	r3, #0
 80057a2:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80057a4:	2300      	movs	r3, #0
 80057a6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d101      	bne.n	80057b2 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	e17f      	b.n	8005ab2 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d10a      	bne.n	80057d0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	0018      	movs	r0, r3
 80057be:	f7fd fc27 	bl	8003010 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2200      	movs	r2, #0
 80057c6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2254      	movs	r2, #84	@ 0x54
 80057cc:	2100      	movs	r1, #0
 80057ce:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	0018      	movs	r0, r3
 80057d6:	f7ff ffa3 	bl	8005720 <LL_ADC_IsInternalRegulatorEnabled>
 80057da:	1e03      	subs	r3, r0, #0
 80057dc:	d115      	bne.n	800580a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	0018      	movs	r0, r3
 80057e4:	f7ff ff88 	bl	80056f8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80057e8:	4bb4      	ldr	r3, [pc, #720]	@ (8005abc <HAL_ADC_Init+0x330>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	49b4      	ldr	r1, [pc, #720]	@ (8005ac0 <HAL_ADC_Init+0x334>)
 80057ee:	0018      	movs	r0, r3
 80057f0:	f7fa fc8a 	bl	8000108 <__udivsi3>
 80057f4:	0003      	movs	r3, r0
 80057f6:	3301      	adds	r3, #1
 80057f8:	005b      	lsls	r3, r3, #1
 80057fa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80057fc:	e002      	b.n	8005804 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	3b01      	subs	r3, #1
 8005802:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d1f9      	bne.n	80057fe <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	0018      	movs	r0, r3
 8005810:	f7ff ff86 	bl	8005720 <LL_ADC_IsInternalRegulatorEnabled>
 8005814:	1e03      	subs	r3, r0, #0
 8005816:	d10f      	bne.n	8005838 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800581c:	2210      	movs	r2, #16
 800581e:	431a      	orrs	r2, r3
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005828:	2201      	movs	r2, #1
 800582a:	431a      	orrs	r2, r3
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005830:	231f      	movs	r3, #31
 8005832:	18fb      	adds	r3, r7, r3
 8005834:	2201      	movs	r2, #1
 8005836:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	0018      	movs	r0, r3
 800583e:	f7ff ff94 	bl	800576a <LL_ADC_REG_IsConversionOngoing>
 8005842:	0003      	movs	r3, r0
 8005844:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800584a:	2210      	movs	r2, #16
 800584c:	4013      	ands	r3, r2
 800584e:	d000      	beq.n	8005852 <HAL_ADC_Init+0xc6>
 8005850:	e122      	b.n	8005a98 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005852:	693b      	ldr	r3, [r7, #16]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d000      	beq.n	800585a <HAL_ADC_Init+0xce>
 8005858:	e11e      	b.n	8005a98 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800585e:	4a99      	ldr	r2, [pc, #612]	@ (8005ac4 <HAL_ADC_Init+0x338>)
 8005860:	4013      	ands	r3, r2
 8005862:	2202      	movs	r2, #2
 8005864:	431a      	orrs	r2, r3
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	0018      	movs	r0, r3
 8005870:	f7ff ff6a 	bl	8005748 <LL_ADC_IsEnabled>
 8005874:	1e03      	subs	r3, r0, #0
 8005876:	d000      	beq.n	800587a <HAL_ADC_Init+0xee>
 8005878:	e0ad      	b.n	80059d6 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	7e1b      	ldrb	r3, [r3, #24]
 8005882:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8005884:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	7e5b      	ldrb	r3, [r3, #25]
 800588a:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800588c:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	7e9b      	ldrb	r3, [r3, #26]
 8005892:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8005894:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800589a:	2b00      	cmp	r3, #0
 800589c:	d002      	beq.n	80058a4 <HAL_ADC_Init+0x118>
 800589e:	2380      	movs	r3, #128	@ 0x80
 80058a0:	015b      	lsls	r3, r3, #5
 80058a2:	e000      	b.n	80058a6 <HAL_ADC_Init+0x11a>
 80058a4:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80058a6:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80058ac:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	691b      	ldr	r3, [r3, #16]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	da04      	bge.n	80058c0 <HAL_ADC_Init+0x134>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	691b      	ldr	r3, [r3, #16]
 80058ba:	005b      	lsls	r3, r3, #1
 80058bc:	085b      	lsrs	r3, r3, #1
 80058be:	e001      	b.n	80058c4 <HAL_ADC_Init+0x138>
 80058c0:	2380      	movs	r3, #128	@ 0x80
 80058c2:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80058c4:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	212c      	movs	r1, #44	@ 0x2c
 80058ca:	5c5b      	ldrb	r3, [r3, r1]
 80058cc:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80058ce:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80058d0:	69ba      	ldr	r2, [r7, #24]
 80058d2:	4313      	orrs	r3, r2
 80058d4:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2220      	movs	r2, #32
 80058da:	5c9b      	ldrb	r3, [r3, r2]
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d115      	bne.n	800590c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	7e9b      	ldrb	r3, [r3, #26]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d105      	bne.n	80058f4 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80058e8:	69bb      	ldr	r3, [r7, #24]
 80058ea:	2280      	movs	r2, #128	@ 0x80
 80058ec:	0252      	lsls	r2, r2, #9
 80058ee:	4313      	orrs	r3, r2
 80058f0:	61bb      	str	r3, [r7, #24]
 80058f2:	e00b      	b.n	800590c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058f8:	2220      	movs	r2, #32
 80058fa:	431a      	orrs	r2, r3
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005904:	2201      	movs	r2, #1
 8005906:	431a      	orrs	r2, r3
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005910:	2b00      	cmp	r3, #0
 8005912:	d00a      	beq.n	800592a <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005918:	23e0      	movs	r3, #224	@ 0xe0
 800591a:	005b      	lsls	r3, r3, #1
 800591c:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8005922:	4313      	orrs	r3, r2
 8005924:	69ba      	ldr	r2, [r7, #24]
 8005926:	4313      	orrs	r3, r2
 8005928:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	68db      	ldr	r3, [r3, #12]
 8005930:	4a65      	ldr	r2, [pc, #404]	@ (8005ac8 <HAL_ADC_Init+0x33c>)
 8005932:	4013      	ands	r3, r2
 8005934:	0019      	movs	r1, r3
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	69ba      	ldr	r2, [r7, #24]
 800593c:	430a      	orrs	r2, r1
 800593e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	0f9b      	lsrs	r3, r3, #30
 8005946:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800594c:	4313      	orrs	r3, r2
 800594e:	697a      	ldr	r2, [r7, #20]
 8005950:	4313      	orrs	r3, r2
 8005952:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	223c      	movs	r2, #60	@ 0x3c
 8005958:	5c9b      	ldrb	r3, [r3, r2]
 800595a:	2b01      	cmp	r3, #1
 800595c:	d111      	bne.n	8005982 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	0f9b      	lsrs	r3, r3, #30
 8005964:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800596a:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8005970:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8005976:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	4313      	orrs	r3, r2
 800597c:	2201      	movs	r2, #1
 800597e:	4313      	orrs	r3, r2
 8005980:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	691b      	ldr	r3, [r3, #16]
 8005988:	4a50      	ldr	r2, [pc, #320]	@ (8005acc <HAL_ADC_Init+0x340>)
 800598a:	4013      	ands	r3, r2
 800598c:	0019      	movs	r1, r3
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	697a      	ldr	r2, [r7, #20]
 8005994:	430a      	orrs	r2, r1
 8005996:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	685a      	ldr	r2, [r3, #4]
 800599c:	23c0      	movs	r3, #192	@ 0xc0
 800599e:	061b      	lsls	r3, r3, #24
 80059a0:	429a      	cmp	r2, r3
 80059a2:	d018      	beq.n	80059d6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80059a8:	2380      	movs	r3, #128	@ 0x80
 80059aa:	05db      	lsls	r3, r3, #23
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d012      	beq.n	80059d6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80059b4:	2380      	movs	r3, #128	@ 0x80
 80059b6:	061b      	lsls	r3, r3, #24
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d00c      	beq.n	80059d6 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80059bc:	4b44      	ldr	r3, [pc, #272]	@ (8005ad0 <HAL_ADC_Init+0x344>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a44      	ldr	r2, [pc, #272]	@ (8005ad4 <HAL_ADC_Init+0x348>)
 80059c2:	4013      	ands	r3, r2
 80059c4:	0019      	movs	r1, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	685a      	ldr	r2, [r3, #4]
 80059ca:	23f0      	movs	r3, #240	@ 0xf0
 80059cc:	039b      	lsls	r3, r3, #14
 80059ce:	401a      	ands	r2, r3
 80059d0:	4b3f      	ldr	r3, [pc, #252]	@ (8005ad0 <HAL_ADC_Init+0x344>)
 80059d2:	430a      	orrs	r2, r1
 80059d4:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6818      	ldr	r0, [r3, #0]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059de:	001a      	movs	r2, r3
 80059e0:	2100      	movs	r1, #0
 80059e2:	f7ff fdf6 	bl	80055d2 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6818      	ldr	r0, [r3, #0]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059ee:	493a      	ldr	r1, [pc, #232]	@ (8005ad8 <HAL_ADC_Init+0x34c>)
 80059f0:	001a      	movs	r2, r3
 80059f2:	f7ff fdee 	bl	80055d2 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	691b      	ldr	r3, [r3, #16]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d109      	bne.n	8005a12 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	2110      	movs	r1, #16
 8005a0a:	4249      	negs	r1, r1
 8005a0c:	430a      	orrs	r2, r1
 8005a0e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005a10:	e018      	b.n	8005a44 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	691a      	ldr	r2, [r3, #16]
 8005a16:	2380      	movs	r3, #128	@ 0x80
 8005a18:	039b      	lsls	r3, r3, #14
 8005a1a:	429a      	cmp	r2, r3
 8005a1c:	d112      	bne.n	8005a44 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	69db      	ldr	r3, [r3, #28]
 8005a28:	3b01      	subs	r3, #1
 8005a2a:	009b      	lsls	r3, r3, #2
 8005a2c:	221c      	movs	r2, #28
 8005a2e:	4013      	ands	r3, r2
 8005a30:	2210      	movs	r2, #16
 8005a32:	4252      	negs	r2, r2
 8005a34:	409a      	lsls	r2, r3
 8005a36:	0011      	movs	r1, r2
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	430a      	orrs	r2, r1
 8005a42:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2100      	movs	r1, #0
 8005a4a:	0018      	movs	r0, r3
 8005a4c:	f7ff fdde 	bl	800560c <LL_ADC_GetSamplingTimeCommonChannels>
 8005a50:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d10b      	bne.n	8005a72 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a64:	2203      	movs	r2, #3
 8005a66:	4393      	bics	r3, r2
 8005a68:	2201      	movs	r2, #1
 8005a6a:	431a      	orrs	r2, r3
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8005a70:	e01c      	b.n	8005aac <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a76:	2212      	movs	r2, #18
 8005a78:	4393      	bics	r3, r2
 8005a7a:	2210      	movs	r2, #16
 8005a7c:	431a      	orrs	r2, r3
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a86:	2201      	movs	r2, #1
 8005a88:	431a      	orrs	r2, r3
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8005a8e:	231f      	movs	r3, #31
 8005a90:	18fb      	adds	r3, r7, r3
 8005a92:	2201      	movs	r2, #1
 8005a94:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8005a96:	e009      	b.n	8005aac <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a9c:	2210      	movs	r2, #16
 8005a9e:	431a      	orrs	r2, r3
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005aa4:	231f      	movs	r3, #31
 8005aa6:	18fb      	adds	r3, r7, r3
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8005aac:	231f      	movs	r3, #31
 8005aae:	18fb      	adds	r3, r7, r3
 8005ab0:	781b      	ldrb	r3, [r3, #0]
}
 8005ab2:	0018      	movs	r0, r3
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	b008      	add	sp, #32
 8005ab8:	bd80      	pop	{r7, pc}
 8005aba:	46c0      	nop			@ (mov r8, r8)
 8005abc:	20000004 	.word	0x20000004
 8005ac0:	00030d40 	.word	0x00030d40
 8005ac4:	fffffefd 	.word	0xfffffefd
 8005ac8:	ffde0201 	.word	0xffde0201
 8005acc:	1ffffc02 	.word	0x1ffffc02
 8005ad0:	40012708 	.word	0x40012708
 8005ad4:	ffc3ffff 	.word	0xffc3ffff
 8005ad8:	7fffff04 	.word	0x7fffff04

08005adc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005adc:	b590      	push	{r4, r7, lr}
 8005ade:	b08b      	sub	sp, #44	@ 0x2c
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005ae6:	2327      	movs	r3, #39	@ 0x27
 8005ae8:	18fb      	adds	r3, r7, r3
 8005aea:	2200      	movs	r2, #0
 8005aec:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005aee:	2300      	movs	r3, #0
 8005af0:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2254      	movs	r2, #84	@ 0x54
 8005af6:	5c9b      	ldrb	r3, [r3, r2]
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d101      	bne.n	8005b00 <HAL_ADC_ConfigChannel+0x24>
 8005afc:	2302      	movs	r3, #2
 8005afe:	e141      	b.n	8005d84 <HAL_ADC_ConfigChannel+0x2a8>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2254      	movs	r2, #84	@ 0x54
 8005b04:	2101      	movs	r1, #1
 8005b06:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	0018      	movs	r0, r3
 8005b0e:	f7ff fe2c 	bl	800576a <LL_ADC_REG_IsConversionOngoing>
 8005b12:	1e03      	subs	r3, r0, #0
 8005b14:	d000      	beq.n	8005b18 <HAL_ADC_ConfigChannel+0x3c>
 8005b16:	e124      	b.n	8005d62 <HAL_ADC_ConfigChannel+0x286>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	2b02      	cmp	r3, #2
 8005b1e:	d100      	bne.n	8005b22 <HAL_ADC_ConfigChannel+0x46>
 8005b20:	e0d8      	b.n	8005cd4 <HAL_ADC_ConfigChannel+0x1f8>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	691a      	ldr	r2, [r3, #16]
 8005b26:	2380      	movs	r3, #128	@ 0x80
 8005b28:	061b      	lsls	r3, r3, #24
 8005b2a:	429a      	cmp	r2, r3
 8005b2c:	d004      	beq.n	8005b38 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005b32:	4a96      	ldr	r2, [pc, #600]	@ (8005d8c <HAL_ADC_ConfigChannel+0x2b0>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d108      	bne.n	8005b4a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	0019      	movs	r1, r3
 8005b42:	0010      	movs	r0, r2
 8005b44:	f7ff fd99 	bl	800567a <LL_ADC_REG_SetSequencerChAdd>
 8005b48:	e060      	b.n	8005c0c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	211f      	movs	r1, #31
 8005b54:	400b      	ands	r3, r1
 8005b56:	210f      	movs	r1, #15
 8005b58:	4099      	lsls	r1, r3
 8005b5a:	000b      	movs	r3, r1
 8005b5c:	43db      	mvns	r3, r3
 8005b5e:	4013      	ands	r3, r2
 8005b60:	001c      	movs	r4, r3
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	025b      	lsls	r3, r3, #9
 8005b68:	0a5b      	lsrs	r3, r3, #9
 8005b6a:	d105      	bne.n	8005b78 <HAL_ADC_ConfigChannel+0x9c>
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	0e9b      	lsrs	r3, r3, #26
 8005b72:	221f      	movs	r2, #31
 8005b74:	401a      	ands	r2, r3
 8005b76:	e02e      	b.n	8005bd6 <HAL_ADC_ConfigChannel+0xfa>
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	61bb      	str	r3, [r7, #24]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 8005b7e:	231f      	movs	r3, #31
 8005b80:	617b      	str	r3, [r7, #20]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 8005b82:	69bb      	ldr	r3, [r7, #24]
 8005b84:	613b      	str	r3, [r7, #16]
  for (value >>= 1U; value != 0U; value >>= 1U)
 8005b86:	69bb      	ldr	r3, [r7, #24]
 8005b88:	085b      	lsrs	r3, r3, #1
 8005b8a:	61bb      	str	r3, [r7, #24]
 8005b8c:	e00e      	b.n	8005bac <HAL_ADC_ConfigChannel+0xd0>
    result <<= 1U;
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	005b      	lsls	r3, r3, #1
 8005b92:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
 8005b94:	69bb      	ldr	r3, [r7, #24]
 8005b96:	2201      	movs	r2, #1
 8005b98:	4013      	ands	r3, r2
 8005b9a:	693a      	ldr	r2, [r7, #16]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	613b      	str	r3, [r7, #16]
    s--;
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	617b      	str	r3, [r7, #20]
  for (value >>= 1U; value != 0U; value >>= 1U)
 8005ba6:	69bb      	ldr	r3, [r7, #24]
 8005ba8:	085b      	lsrs	r3, r3, #1
 8005baa:	61bb      	str	r3, [r7, #24]
 8005bac:	69bb      	ldr	r3, [r7, #24]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d1ed      	bne.n	8005b8e <HAL_ADC_ConfigChannel+0xb2>
  result <<= s;                        /* shift when v's highest bits are zero */
 8005bb2:	693a      	ldr	r2, [r7, #16]
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	409a      	lsls	r2, r3
 8005bb8:	0013      	movs	r3, r2
 8005bba:	613b      	str	r3, [r7, #16]
  return result;
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d101      	bne.n	8005bca <HAL_ADC_ConfigChannel+0xee>
    return 32U;
 8005bc6:	2320      	movs	r3, #32
 8005bc8:	e004      	b.n	8005bd4 <HAL_ADC_ConfigChannel+0xf8>
  return __builtin_clz(value);
 8005bca:	69f8      	ldr	r0, [r7, #28]
 8005bcc:	f7fa fc50 	bl	8000470 <__clzsi2>
 8005bd0:	0003      	movs	r3, r0
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	001a      	movs	r2, r3
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	211f      	movs	r1, #31
 8005bdc:	400b      	ands	r3, r1
 8005bde:	409a      	lsls	r2, r3
 8005be0:	0013      	movs	r3, r2
 8005be2:	0022      	movs	r2, r4
 8005be4:	431a      	orrs	r2, r3
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	089b      	lsrs	r3, r3, #2
 8005bf0:	1c5a      	adds	r2, r3, #1
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	69db      	ldr	r3, [r3, #28]
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d808      	bhi.n	8005c0c <HAL_ADC_ConfigChannel+0x130>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6818      	ldr	r0, [r3, #0]
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	6859      	ldr	r1, [r3, #4]
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	001a      	movs	r2, r3
 8005c08:	f7ff fd17 	bl	800563a <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6818      	ldr	r0, [r3, #0]
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	6819      	ldr	r1, [r3, #0]
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	001a      	movs	r2, r3
 8005c1a:	f7ff fd51 	bl	80056c0 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	db00      	blt.n	8005c28 <HAL_ADC_ConfigChannel+0x14c>
 8005c26:	e0a6      	b.n	8005d76 <HAL_ADC_ConfigChannel+0x29a>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005c28:	4b59      	ldr	r3, [pc, #356]	@ (8005d90 <HAL_ADC_ConfigChannel+0x2b4>)
 8005c2a:	0018      	movs	r0, r3
 8005c2c:	f7ff fcc4 	bl	80055b8 <LL_ADC_GetCommonPathInternalCh>
 8005c30:	0003      	movs	r3, r0
 8005c32:	623b      	str	r3, [r7, #32]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a56      	ldr	r2, [pc, #344]	@ (8005d94 <HAL_ADC_ConfigChannel+0x2b8>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d122      	bne.n	8005c84 <HAL_ADC_ConfigChannel+0x1a8>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005c3e:	6a3a      	ldr	r2, [r7, #32]
 8005c40:	2380      	movs	r3, #128	@ 0x80
 8005c42:	041b      	lsls	r3, r3, #16
 8005c44:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005c46:	d11d      	bne.n	8005c84 <HAL_ADC_ConfigChannel+0x1a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005c48:	6a3b      	ldr	r3, [r7, #32]
 8005c4a:	2280      	movs	r2, #128	@ 0x80
 8005c4c:	0412      	lsls	r2, r2, #16
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	4a4f      	ldr	r2, [pc, #316]	@ (8005d90 <HAL_ADC_ConfigChannel+0x2b4>)
 8005c52:	0019      	movs	r1, r3
 8005c54:	0010      	movs	r0, r2
 8005c56:	f7ff fc9b 	bl	8005590 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005c5a:	4b4f      	ldr	r3, [pc, #316]	@ (8005d98 <HAL_ADC_ConfigChannel+0x2bc>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	494f      	ldr	r1, [pc, #316]	@ (8005d9c <HAL_ADC_ConfigChannel+0x2c0>)
 8005c60:	0018      	movs	r0, r3
 8005c62:	f7fa fa51 	bl	8000108 <__udivsi3>
 8005c66:	0003      	movs	r3, r0
 8005c68:	1c5a      	adds	r2, r3, #1
 8005c6a:	0013      	movs	r3, r2
 8005c6c:	005b      	lsls	r3, r3, #1
 8005c6e:	189b      	adds	r3, r3, r2
 8005c70:	009b      	lsls	r3, r3, #2
 8005c72:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005c74:	e002      	b.n	8005c7c <HAL_ADC_ConfigChannel+0x1a0>
          {
            wait_loop_index--;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	3b01      	subs	r3, #1
 8005c7a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d1f9      	bne.n	8005c76 <HAL_ADC_ConfigChannel+0x19a>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005c82:	e078      	b.n	8005d76 <HAL_ADC_ConfigChannel+0x29a>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a45      	ldr	r2, [pc, #276]	@ (8005da0 <HAL_ADC_ConfigChannel+0x2c4>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d10e      	bne.n	8005cac <HAL_ADC_ConfigChannel+0x1d0>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005c8e:	6a3a      	ldr	r2, [r7, #32]
 8005c90:	2380      	movs	r3, #128	@ 0x80
 8005c92:	045b      	lsls	r3, r3, #17
 8005c94:	4013      	ands	r3, r2
 8005c96:	d109      	bne.n	8005cac <HAL_ADC_ConfigChannel+0x1d0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005c98:	6a3b      	ldr	r3, [r7, #32]
 8005c9a:	2280      	movs	r2, #128	@ 0x80
 8005c9c:	0452      	lsls	r2, r2, #17
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	4a3b      	ldr	r2, [pc, #236]	@ (8005d90 <HAL_ADC_ConfigChannel+0x2b4>)
 8005ca2:	0019      	movs	r1, r3
 8005ca4:	0010      	movs	r0, r2
 8005ca6:	f7ff fc73 	bl	8005590 <LL_ADC_SetCommonPathInternalCh>
 8005caa:	e064      	b.n	8005d76 <HAL_ADC_ConfigChannel+0x29a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a3c      	ldr	r2, [pc, #240]	@ (8005da4 <HAL_ADC_ConfigChannel+0x2c8>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d15f      	bne.n	8005d76 <HAL_ADC_ConfigChannel+0x29a>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005cb6:	6a3a      	ldr	r2, [r7, #32]
 8005cb8:	2380      	movs	r3, #128	@ 0x80
 8005cba:	03db      	lsls	r3, r3, #15
 8005cbc:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8005cbe:	d15a      	bne.n	8005d76 <HAL_ADC_ConfigChannel+0x29a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005cc0:	6a3b      	ldr	r3, [r7, #32]
 8005cc2:	2280      	movs	r2, #128	@ 0x80
 8005cc4:	03d2      	lsls	r2, r2, #15
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	4a31      	ldr	r2, [pc, #196]	@ (8005d90 <HAL_ADC_ConfigChannel+0x2b4>)
 8005cca:	0019      	movs	r1, r3
 8005ccc:	0010      	movs	r0, r2
 8005cce:	f7ff fc5f 	bl	8005590 <LL_ADC_SetCommonPathInternalCh>
 8005cd2:	e050      	b.n	8005d76 <HAL_ADC_ConfigChannel+0x29a>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	691a      	ldr	r2, [r3, #16]
 8005cd8:	2380      	movs	r3, #128	@ 0x80
 8005cda:	061b      	lsls	r3, r3, #24
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d004      	beq.n	8005cea <HAL_ADC_ConfigChannel+0x20e>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005ce4:	4a29      	ldr	r2, [pc, #164]	@ (8005d8c <HAL_ADC_ConfigChannel+0x2b0>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d107      	bne.n	8005cfa <HAL_ADC_ConfigChannel+0x21e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681a      	ldr	r2, [r3, #0]
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	0019      	movs	r1, r3
 8005cf4:	0010      	movs	r0, r2
 8005cf6:	f7ff fcd1 	bl	800569c <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	da39      	bge.n	8005d76 <HAL_ADC_ConfigChannel+0x29a>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005d02:	4b23      	ldr	r3, [pc, #140]	@ (8005d90 <HAL_ADC_ConfigChannel+0x2b4>)
 8005d04:	0018      	movs	r0, r3
 8005d06:	f7ff fc57 	bl	80055b8 <LL_ADC_GetCommonPathInternalCh>
 8005d0a:	0003      	movs	r3, r0
 8005d0c:	623b      	str	r3, [r7, #32]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a20      	ldr	r2, [pc, #128]	@ (8005d94 <HAL_ADC_ConfigChannel+0x2b8>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d108      	bne.n	8005d2a <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005d18:	6a3b      	ldr	r3, [r7, #32]
 8005d1a:	4a23      	ldr	r2, [pc, #140]	@ (8005da8 <HAL_ADC_ConfigChannel+0x2cc>)
 8005d1c:	4013      	ands	r3, r2
 8005d1e:	4a1c      	ldr	r2, [pc, #112]	@ (8005d90 <HAL_ADC_ConfigChannel+0x2b4>)
 8005d20:	0019      	movs	r1, r3
 8005d22:	0010      	movs	r0, r2
 8005d24:	f7ff fc34 	bl	8005590 <LL_ADC_SetCommonPathInternalCh>
 8005d28:	e025      	b.n	8005d76 <HAL_ADC_ConfigChannel+0x29a>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a1c      	ldr	r2, [pc, #112]	@ (8005da0 <HAL_ADC_ConfigChannel+0x2c4>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d108      	bne.n	8005d46 <HAL_ADC_ConfigChannel+0x26a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005d34:	6a3b      	ldr	r3, [r7, #32]
 8005d36:	4a1d      	ldr	r2, [pc, #116]	@ (8005dac <HAL_ADC_ConfigChannel+0x2d0>)
 8005d38:	4013      	ands	r3, r2
 8005d3a:	4a15      	ldr	r2, [pc, #84]	@ (8005d90 <HAL_ADC_ConfigChannel+0x2b4>)
 8005d3c:	0019      	movs	r1, r3
 8005d3e:	0010      	movs	r0, r2
 8005d40:	f7ff fc26 	bl	8005590 <LL_ADC_SetCommonPathInternalCh>
 8005d44:	e017      	b.n	8005d76 <HAL_ADC_ConfigChannel+0x29a>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4a16      	ldr	r2, [pc, #88]	@ (8005da4 <HAL_ADC_ConfigChannel+0x2c8>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d112      	bne.n	8005d76 <HAL_ADC_ConfigChannel+0x29a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005d50:	6a3b      	ldr	r3, [r7, #32]
 8005d52:	4a17      	ldr	r2, [pc, #92]	@ (8005db0 <HAL_ADC_ConfigChannel+0x2d4>)
 8005d54:	4013      	ands	r3, r2
 8005d56:	4a0e      	ldr	r2, [pc, #56]	@ (8005d90 <HAL_ADC_ConfigChannel+0x2b4>)
 8005d58:	0019      	movs	r1, r3
 8005d5a:	0010      	movs	r0, r2
 8005d5c:	f7ff fc18 	bl	8005590 <LL_ADC_SetCommonPathInternalCh>
 8005d60:	e009      	b.n	8005d76 <HAL_ADC_ConfigChannel+0x29a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d66:	2220      	movs	r2, #32
 8005d68:	431a      	orrs	r2, r3
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005d6e:	2327      	movs	r3, #39	@ 0x27
 8005d70:	18fb      	adds	r3, r7, r3
 8005d72:	2201      	movs	r2, #1
 8005d74:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2254      	movs	r2, #84	@ 0x54
 8005d7a:	2100      	movs	r1, #0
 8005d7c:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8005d7e:	2327      	movs	r3, #39	@ 0x27
 8005d80:	18fb      	adds	r3, r7, r3
 8005d82:	781b      	ldrb	r3, [r3, #0]
}
 8005d84:	0018      	movs	r0, r3
 8005d86:	46bd      	mov	sp, r7
 8005d88:	b00b      	add	sp, #44	@ 0x2c
 8005d8a:	bd90      	pop	{r4, r7, pc}
 8005d8c:	80000004 	.word	0x80000004
 8005d90:	40012708 	.word	0x40012708
 8005d94:	ac000800 	.word	0xac000800
 8005d98:	20000004 	.word	0x20000004
 8005d9c:	00030d40 	.word	0x00030d40
 8005da0:	b4002000 	.word	0xb4002000
 8005da4:	b0001000 	.word	0xb0001000
 8005da8:	ff7fffff 	.word	0xff7fffff
 8005dac:	feffffff 	.word	0xfeffffff
 8005db0:	ffbfffff 	.word	0xffbfffff

08005db4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005db4:	b590      	push	{r4, r7, lr}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	0002      	movs	r2, r0
 8005dbc:	6039      	str	r1, [r7, #0]
 8005dbe:	1dfb      	adds	r3, r7, #7
 8005dc0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005dc2:	1dfb      	adds	r3, r7, #7
 8005dc4:	781b      	ldrb	r3, [r3, #0]
 8005dc6:	2b7f      	cmp	r3, #127	@ 0x7f
 8005dc8:	d828      	bhi.n	8005e1c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005dca:	4a2f      	ldr	r2, [pc, #188]	@ (8005e88 <__NVIC_SetPriority+0xd4>)
 8005dcc:	1dfb      	adds	r3, r7, #7
 8005dce:	781b      	ldrb	r3, [r3, #0]
 8005dd0:	b25b      	sxtb	r3, r3
 8005dd2:	089b      	lsrs	r3, r3, #2
 8005dd4:	33c0      	adds	r3, #192	@ 0xc0
 8005dd6:	009b      	lsls	r3, r3, #2
 8005dd8:	589b      	ldr	r3, [r3, r2]
 8005dda:	1dfa      	adds	r2, r7, #7
 8005ddc:	7812      	ldrb	r2, [r2, #0]
 8005dde:	0011      	movs	r1, r2
 8005de0:	2203      	movs	r2, #3
 8005de2:	400a      	ands	r2, r1
 8005de4:	00d2      	lsls	r2, r2, #3
 8005de6:	21ff      	movs	r1, #255	@ 0xff
 8005de8:	4091      	lsls	r1, r2
 8005dea:	000a      	movs	r2, r1
 8005dec:	43d2      	mvns	r2, r2
 8005dee:	401a      	ands	r2, r3
 8005df0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	019b      	lsls	r3, r3, #6
 8005df6:	22ff      	movs	r2, #255	@ 0xff
 8005df8:	401a      	ands	r2, r3
 8005dfa:	1dfb      	adds	r3, r7, #7
 8005dfc:	781b      	ldrb	r3, [r3, #0]
 8005dfe:	0018      	movs	r0, r3
 8005e00:	2303      	movs	r3, #3
 8005e02:	4003      	ands	r3, r0
 8005e04:	00db      	lsls	r3, r3, #3
 8005e06:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005e08:	481f      	ldr	r0, [pc, #124]	@ (8005e88 <__NVIC_SetPriority+0xd4>)
 8005e0a:	1dfb      	adds	r3, r7, #7
 8005e0c:	781b      	ldrb	r3, [r3, #0]
 8005e0e:	b25b      	sxtb	r3, r3
 8005e10:	089b      	lsrs	r3, r3, #2
 8005e12:	430a      	orrs	r2, r1
 8005e14:	33c0      	adds	r3, #192	@ 0xc0
 8005e16:	009b      	lsls	r3, r3, #2
 8005e18:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8005e1a:	e031      	b.n	8005e80 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005e1c:	4a1b      	ldr	r2, [pc, #108]	@ (8005e8c <__NVIC_SetPriority+0xd8>)
 8005e1e:	1dfb      	adds	r3, r7, #7
 8005e20:	781b      	ldrb	r3, [r3, #0]
 8005e22:	0019      	movs	r1, r3
 8005e24:	230f      	movs	r3, #15
 8005e26:	400b      	ands	r3, r1
 8005e28:	3b08      	subs	r3, #8
 8005e2a:	089b      	lsrs	r3, r3, #2
 8005e2c:	3306      	adds	r3, #6
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	18d3      	adds	r3, r2, r3
 8005e32:	3304      	adds	r3, #4
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	1dfa      	adds	r2, r7, #7
 8005e38:	7812      	ldrb	r2, [r2, #0]
 8005e3a:	0011      	movs	r1, r2
 8005e3c:	2203      	movs	r2, #3
 8005e3e:	400a      	ands	r2, r1
 8005e40:	00d2      	lsls	r2, r2, #3
 8005e42:	21ff      	movs	r1, #255	@ 0xff
 8005e44:	4091      	lsls	r1, r2
 8005e46:	000a      	movs	r2, r1
 8005e48:	43d2      	mvns	r2, r2
 8005e4a:	401a      	ands	r2, r3
 8005e4c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	019b      	lsls	r3, r3, #6
 8005e52:	22ff      	movs	r2, #255	@ 0xff
 8005e54:	401a      	ands	r2, r3
 8005e56:	1dfb      	adds	r3, r7, #7
 8005e58:	781b      	ldrb	r3, [r3, #0]
 8005e5a:	0018      	movs	r0, r3
 8005e5c:	2303      	movs	r3, #3
 8005e5e:	4003      	ands	r3, r0
 8005e60:	00db      	lsls	r3, r3, #3
 8005e62:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005e64:	4809      	ldr	r0, [pc, #36]	@ (8005e8c <__NVIC_SetPriority+0xd8>)
 8005e66:	1dfb      	adds	r3, r7, #7
 8005e68:	781b      	ldrb	r3, [r3, #0]
 8005e6a:	001c      	movs	r4, r3
 8005e6c:	230f      	movs	r3, #15
 8005e6e:	4023      	ands	r3, r4
 8005e70:	3b08      	subs	r3, #8
 8005e72:	089b      	lsrs	r3, r3, #2
 8005e74:	430a      	orrs	r2, r1
 8005e76:	3306      	adds	r3, #6
 8005e78:	009b      	lsls	r3, r3, #2
 8005e7a:	18c3      	adds	r3, r0, r3
 8005e7c:	3304      	adds	r3, #4
 8005e7e:	601a      	str	r2, [r3, #0]
}
 8005e80:	46c0      	nop			@ (mov r8, r8)
 8005e82:	46bd      	mov	sp, r7
 8005e84:	b003      	add	sp, #12
 8005e86:	bd90      	pop	{r4, r7, pc}
 8005e88:	e000e100 	.word	0xe000e100
 8005e8c:	e000ed00 	.word	0xe000ed00

08005e90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b082      	sub	sp, #8
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	1e5a      	subs	r2, r3, #1
 8005e9c:	2380      	movs	r3, #128	@ 0x80
 8005e9e:	045b      	lsls	r3, r3, #17
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d301      	bcc.n	8005ea8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	e010      	b.n	8005eca <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005ea8:	4b0a      	ldr	r3, [pc, #40]	@ (8005ed4 <SysTick_Config+0x44>)
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	3a01      	subs	r2, #1
 8005eae:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	425b      	negs	r3, r3
 8005eb4:	2103      	movs	r1, #3
 8005eb6:	0018      	movs	r0, r3
 8005eb8:	f7ff ff7c 	bl	8005db4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005ebc:	4b05      	ldr	r3, [pc, #20]	@ (8005ed4 <SysTick_Config+0x44>)
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005ec2:	4b04      	ldr	r3, [pc, #16]	@ (8005ed4 <SysTick_Config+0x44>)
 8005ec4:	2207      	movs	r2, #7
 8005ec6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005ec8:	2300      	movs	r3, #0
}
 8005eca:	0018      	movs	r0, r3
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	b002      	add	sp, #8
 8005ed0:	bd80      	pop	{r7, pc}
 8005ed2:	46c0      	nop			@ (mov r8, r8)
 8005ed4:	e000e010 	.word	0xe000e010

08005ed8 <HAL_NVIC_SetPriority>:
  *         with stm32u0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b084      	sub	sp, #16
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	60b9      	str	r1, [r7, #8]
 8005ee0:	607a      	str	r2, [r7, #4]
 8005ee2:	210f      	movs	r1, #15
 8005ee4:	187b      	adds	r3, r7, r1
 8005ee6:	1c02      	adds	r2, r0, #0
 8005ee8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8005eea:	68ba      	ldr	r2, [r7, #8]
 8005eec:	187b      	adds	r3, r7, r1
 8005eee:	781b      	ldrb	r3, [r3, #0]
 8005ef0:	b25b      	sxtb	r3, r3
 8005ef2:	0011      	movs	r1, r2
 8005ef4:	0018      	movs	r0, r3
 8005ef6:	f7ff ff5d 	bl	8005db4 <__NVIC_SetPriority>
}
 8005efa:	46c0      	nop			@ (mov r8, r8)
 8005efc:	46bd      	mov	sp, r7
 8005efe:	b004      	add	sp, #16
 8005f00:	bd80      	pop	{r7, pc}

08005f02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005f02:	b580      	push	{r7, lr}
 8005f04:	b082      	sub	sp, #8
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	0018      	movs	r0, r3
 8005f0e:	f7ff ffbf 	bl	8005e90 <SysTick_Config>
 8005f12:	0003      	movs	r3, r0
}
 8005f14:	0018      	movs	r0, r3
 8005f16:	46bd      	mov	sp, r7
 8005f18:	b002      	add	sp, #8
 8005f1a:	bd80      	pop	{r7, pc}

08005f1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b086      	sub	sp, #24
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
 8005f24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005f26:	2300      	movs	r3, #0
 8005f28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005f2a:	e153      	b.n	80061d4 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	2101      	movs	r1, #1
 8005f32:	697a      	ldr	r2, [r7, #20]
 8005f34:	4091      	lsls	r1, r2
 8005f36:	000a      	movs	r2, r1
 8005f38:	4013      	ands	r3, r2
 8005f3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d100      	bne.n	8005f44 <HAL_GPIO_Init+0x28>
 8005f42:	e144      	b.n	80061ce <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	2203      	movs	r2, #3
 8005f4a:	4013      	ands	r3, r2
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d005      	beq.n	8005f5c <HAL_GPIO_Init+0x40>
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	2203      	movs	r2, #3
 8005f56:	4013      	ands	r3, r2
 8005f58:	2b02      	cmp	r3, #2
 8005f5a:	d130      	bne.n	8005fbe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	005b      	lsls	r3, r3, #1
 8005f66:	2203      	movs	r2, #3
 8005f68:	409a      	lsls	r2, r3
 8005f6a:	0013      	movs	r3, r2
 8005f6c:	43da      	mvns	r2, r3
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	4013      	ands	r3, r2
 8005f72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	68da      	ldr	r2, [r3, #12]
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	005b      	lsls	r3, r3, #1
 8005f7c:	409a      	lsls	r2, r3
 8005f7e:	0013      	movs	r3, r2
 8005f80:	693a      	ldr	r2, [r7, #16]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	693a      	ldr	r2, [r7, #16]
 8005f8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005f92:	2201      	movs	r2, #1
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	409a      	lsls	r2, r3
 8005f98:	0013      	movs	r3, r2
 8005f9a:	43da      	mvns	r2, r3
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	4013      	ands	r3, r2
 8005fa0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	091b      	lsrs	r3, r3, #4
 8005fa8:	2201      	movs	r2, #1
 8005faa:	401a      	ands	r2, r3
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	409a      	lsls	r2, r3
 8005fb0:	0013      	movs	r3, r2
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	693a      	ldr	r2, [r7, #16]
 8005fbc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	2203      	movs	r2, #3
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	2b03      	cmp	r3, #3
 8005fc8:	d017      	beq.n	8005ffa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	68db      	ldr	r3, [r3, #12]
 8005fce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	005b      	lsls	r3, r3, #1
 8005fd4:	2203      	movs	r2, #3
 8005fd6:	409a      	lsls	r2, r3
 8005fd8:	0013      	movs	r3, r2
 8005fda:	43da      	mvns	r2, r3
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	4013      	ands	r3, r2
 8005fe0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	689a      	ldr	r2, [r3, #8]
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	005b      	lsls	r3, r3, #1
 8005fea:	409a      	lsls	r2, r3
 8005fec:	0013      	movs	r3, r2
 8005fee:	693a      	ldr	r2, [r7, #16]
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	693a      	ldr	r2, [r7, #16]
 8005ff8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	2203      	movs	r2, #3
 8006000:	4013      	ands	r3, r2
 8006002:	2b02      	cmp	r3, #2
 8006004:	d123      	bne.n	800604e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	08da      	lsrs	r2, r3, #3
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	3208      	adds	r2, #8
 800600e:	0092      	lsls	r2, r2, #2
 8006010:	58d3      	ldr	r3, [r2, r3]
 8006012:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	2207      	movs	r2, #7
 8006018:	4013      	ands	r3, r2
 800601a:	009b      	lsls	r3, r3, #2
 800601c:	220f      	movs	r2, #15
 800601e:	409a      	lsls	r2, r3
 8006020:	0013      	movs	r3, r2
 8006022:	43da      	mvns	r2, r3
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	4013      	ands	r3, r2
 8006028:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	691a      	ldr	r2, [r3, #16]
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	2107      	movs	r1, #7
 8006032:	400b      	ands	r3, r1
 8006034:	009b      	lsls	r3, r3, #2
 8006036:	409a      	lsls	r2, r3
 8006038:	0013      	movs	r3, r2
 800603a:	693a      	ldr	r2, [r7, #16]
 800603c:	4313      	orrs	r3, r2
 800603e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006040:	697b      	ldr	r3, [r7, #20]
 8006042:	08da      	lsrs	r2, r3, #3
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	3208      	adds	r2, #8
 8006048:	0092      	lsls	r2, r2, #2
 800604a:	6939      	ldr	r1, [r7, #16]
 800604c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	005b      	lsls	r3, r3, #1
 8006058:	2203      	movs	r2, #3
 800605a:	409a      	lsls	r2, r3
 800605c:	0013      	movs	r3, r2
 800605e:	43da      	mvns	r2, r3
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	4013      	ands	r3, r2
 8006064:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	2203      	movs	r2, #3
 800606c:	401a      	ands	r2, r3
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	005b      	lsls	r3, r3, #1
 8006072:	409a      	lsls	r2, r3
 8006074:	0013      	movs	r3, r2
 8006076:	693a      	ldr	r2, [r7, #16]
 8006078:	4313      	orrs	r3, r2
 800607a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	693a      	ldr	r2, [r7, #16]
 8006080:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	685a      	ldr	r2, [r3, #4]
 8006086:	23c0      	movs	r3, #192	@ 0xc0
 8006088:	029b      	lsls	r3, r3, #10
 800608a:	4013      	ands	r3, r2
 800608c:	d100      	bne.n	8006090 <HAL_GPIO_Init+0x174>
 800608e:	e09e      	b.n	80061ce <HAL_GPIO_Init+0x2b2>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8006090:	4a56      	ldr	r2, [pc, #344]	@ (80061ec <HAL_GPIO_Init+0x2d0>)
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	089b      	lsrs	r3, r3, #2
 8006096:	3318      	adds	r3, #24
 8006098:	009b      	lsls	r3, r3, #2
 800609a:	589b      	ldr	r3, [r3, r2]
 800609c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	2203      	movs	r2, #3
 80060a2:	4013      	ands	r3, r2
 80060a4:	00db      	lsls	r3, r3, #3
 80060a6:	220f      	movs	r2, #15
 80060a8:	409a      	lsls	r2, r3
 80060aa:	0013      	movs	r3, r2
 80060ac:	43da      	mvns	r2, r3
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	4013      	ands	r3, r2
 80060b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 80060b4:	687a      	ldr	r2, [r7, #4]
 80060b6:	23a0      	movs	r3, #160	@ 0xa0
 80060b8:	05db      	lsls	r3, r3, #23
 80060ba:	429a      	cmp	r2, r3
 80060bc:	d01f      	beq.n	80060fe <HAL_GPIO_Init+0x1e2>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a4b      	ldr	r2, [pc, #300]	@ (80061f0 <HAL_GPIO_Init+0x2d4>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d019      	beq.n	80060fa <HAL_GPIO_Init+0x1de>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4a4a      	ldr	r2, [pc, #296]	@ (80061f4 <HAL_GPIO_Init+0x2d8>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d013      	beq.n	80060f6 <HAL_GPIO_Init+0x1da>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4a49      	ldr	r2, [pc, #292]	@ (80061f8 <HAL_GPIO_Init+0x2dc>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d00d      	beq.n	80060f2 <HAL_GPIO_Init+0x1d6>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4a48      	ldr	r2, [pc, #288]	@ (80061fc <HAL_GPIO_Init+0x2e0>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d007      	beq.n	80060ee <HAL_GPIO_Init+0x1d2>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a47      	ldr	r2, [pc, #284]	@ (8006200 <HAL_GPIO_Init+0x2e4>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d101      	bne.n	80060ea <HAL_GPIO_Init+0x1ce>
 80060e6:	2305      	movs	r3, #5
 80060e8:	e00a      	b.n	8006100 <HAL_GPIO_Init+0x1e4>
 80060ea:	2306      	movs	r3, #6
 80060ec:	e008      	b.n	8006100 <HAL_GPIO_Init+0x1e4>
 80060ee:	2304      	movs	r3, #4
 80060f0:	e006      	b.n	8006100 <HAL_GPIO_Init+0x1e4>
 80060f2:	2303      	movs	r3, #3
 80060f4:	e004      	b.n	8006100 <HAL_GPIO_Init+0x1e4>
 80060f6:	2302      	movs	r3, #2
 80060f8:	e002      	b.n	8006100 <HAL_GPIO_Init+0x1e4>
 80060fa:	2301      	movs	r3, #1
 80060fc:	e000      	b.n	8006100 <HAL_GPIO_Init+0x1e4>
 80060fe:	2300      	movs	r3, #0
 8006100:	697a      	ldr	r2, [r7, #20]
 8006102:	2103      	movs	r1, #3
 8006104:	400a      	ands	r2, r1
 8006106:	00d2      	lsls	r2, r2, #3
 8006108:	4093      	lsls	r3, r2
 800610a:	693a      	ldr	r2, [r7, #16]
 800610c:	4313      	orrs	r3, r2
 800610e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8006110:	4936      	ldr	r1, [pc, #216]	@ (80061ec <HAL_GPIO_Init+0x2d0>)
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	089b      	lsrs	r3, r3, #2
 8006116:	3318      	adds	r3, #24
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	693a      	ldr	r2, [r7, #16]
 800611c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800611e:	4b33      	ldr	r3, [pc, #204]	@ (80061ec <HAL_GPIO_Init+0x2d0>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	43da      	mvns	r2, r3
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	4013      	ands	r3, r2
 800612c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	685a      	ldr	r2, [r3, #4]
 8006132:	2380      	movs	r3, #128	@ 0x80
 8006134:	035b      	lsls	r3, r3, #13
 8006136:	4013      	ands	r3, r2
 8006138:	d003      	beq.n	8006142 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800613a:	693a      	ldr	r2, [r7, #16]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	4313      	orrs	r3, r2
 8006140:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006142:	4b2a      	ldr	r3, [pc, #168]	@ (80061ec <HAL_GPIO_Init+0x2d0>)
 8006144:	693a      	ldr	r2, [r7, #16]
 8006146:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8006148:	4b28      	ldr	r3, [pc, #160]	@ (80061ec <HAL_GPIO_Init+0x2d0>)
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	43da      	mvns	r2, r3
 8006152:	693b      	ldr	r3, [r7, #16]
 8006154:	4013      	ands	r3, r2
 8006156:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	685a      	ldr	r2, [r3, #4]
 800615c:	2380      	movs	r3, #128	@ 0x80
 800615e:	039b      	lsls	r3, r3, #14
 8006160:	4013      	ands	r3, r2
 8006162:	d003      	beq.n	800616c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8006164:	693a      	ldr	r2, [r7, #16]
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	4313      	orrs	r3, r2
 800616a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800616c:	4b1f      	ldr	r3, [pc, #124]	@ (80061ec <HAL_GPIO_Init+0x2d0>)
 800616e:	693a      	ldr	r2, [r7, #16]
 8006170:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006172:	4a1e      	ldr	r2, [pc, #120]	@ (80061ec <HAL_GPIO_Init+0x2d0>)
 8006174:	2384      	movs	r3, #132	@ 0x84
 8006176:	58d3      	ldr	r3, [r2, r3]
 8006178:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	43da      	mvns	r2, r3
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	4013      	ands	r3, r2
 8006182:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	685a      	ldr	r2, [r3, #4]
 8006188:	2380      	movs	r3, #128	@ 0x80
 800618a:	029b      	lsls	r3, r3, #10
 800618c:	4013      	ands	r3, r2
 800618e:	d003      	beq.n	8006198 <HAL_GPIO_Init+0x27c>
        {
          temp |= iocurrent;
 8006190:	693a      	ldr	r2, [r7, #16]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	4313      	orrs	r3, r2
 8006196:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006198:	4914      	ldr	r1, [pc, #80]	@ (80061ec <HAL_GPIO_Init+0x2d0>)
 800619a:	2284      	movs	r2, #132	@ 0x84
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80061a0:	4a12      	ldr	r2, [pc, #72]	@ (80061ec <HAL_GPIO_Init+0x2d0>)
 80061a2:	2380      	movs	r3, #128	@ 0x80
 80061a4:	58d3      	ldr	r3, [r2, r3]
 80061a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	43da      	mvns	r2, r3
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	4013      	ands	r3, r2
 80061b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	685a      	ldr	r2, [r3, #4]
 80061b6:	2380      	movs	r3, #128	@ 0x80
 80061b8:	025b      	lsls	r3, r3, #9
 80061ba:	4013      	ands	r3, r2
 80061bc:	d003      	beq.n	80061c6 <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 80061be:	693a      	ldr	r2, [r7, #16]
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	4313      	orrs	r3, r2
 80061c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80061c6:	4909      	ldr	r1, [pc, #36]	@ (80061ec <HAL_GPIO_Init+0x2d0>)
 80061c8:	2280      	movs	r2, #128	@ 0x80
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	3301      	adds	r3, #1
 80061d2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	681a      	ldr	r2, [r3, #0]
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	40da      	lsrs	r2, r3
 80061dc:	1e13      	subs	r3, r2, #0
 80061de:	d000      	beq.n	80061e2 <HAL_GPIO_Init+0x2c6>
 80061e0:	e6a4      	b.n	8005f2c <HAL_GPIO_Init+0x10>
  }
}
 80061e2:	46c0      	nop			@ (mov r8, r8)
 80061e4:	46c0      	nop			@ (mov r8, r8)
 80061e6:	46bd      	mov	sp, r7
 80061e8:	b006      	add	sp, #24
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	40021800 	.word	0x40021800
 80061f0:	50000400 	.word	0x50000400
 80061f4:	50000800 	.word	0x50000800
 80061f8:	50000c00 	.word	0x50000c00
 80061fc:	50001000 	.word	0x50001000
 8006200:	50001400 	.word	0x50001400

08006204 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b082      	sub	sp, #8
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
 800620c:	0008      	movs	r0, r1
 800620e:	0011      	movs	r1, r2
 8006210:	1cbb      	adds	r3, r7, #2
 8006212:	1c02      	adds	r2, r0, #0
 8006214:	801a      	strh	r2, [r3, #0]
 8006216:	1c7b      	adds	r3, r7, #1
 8006218:	1c0a      	adds	r2, r1, #0
 800621a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800621c:	1c7b      	adds	r3, r7, #1
 800621e:	781b      	ldrb	r3, [r3, #0]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d004      	beq.n	800622e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006224:	1cbb      	adds	r3, r7, #2
 8006226:	881a      	ldrh	r2, [r3, #0]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800622c:	e003      	b.n	8006236 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800622e:	1cbb      	adds	r3, r7, #2
 8006230:	881a      	ldrh	r2, [r3, #0]
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006236:	46c0      	nop			@ (mov r8, r8)
 8006238:	46bd      	mov	sp, r7
 800623a:	b002      	add	sp, #8
 800623c:	bd80      	pop	{r7, pc}
	...

08006240 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b082      	sub	sp, #8
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d101      	bne.n	8006252 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	e08f      	b.n	8006372 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2241      	movs	r2, #65	@ 0x41
 8006256:	5c9b      	ldrb	r3, [r3, r2]
 8006258:	b2db      	uxtb	r3, r3
 800625a:	2b00      	cmp	r3, #0
 800625c:	d107      	bne.n	800626e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2240      	movs	r2, #64	@ 0x40
 8006262:	2100      	movs	r1, #0
 8006264:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	0018      	movs	r0, r3
 800626a:	f7fd f92b 	bl	80034c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2241      	movs	r2, #65	@ 0x41
 8006272:	2124      	movs	r1, #36	@ 0x24
 8006274:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	2101      	movs	r1, #1
 8006282:	438a      	bics	r2, r1
 8006284:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	685a      	ldr	r2, [r3, #4]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	493b      	ldr	r1, [pc, #236]	@ (800637c <HAL_I2C_Init+0x13c>)
 8006290:	400a      	ands	r2, r1
 8006292:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	689a      	ldr	r2, [r3, #8]
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4938      	ldr	r1, [pc, #224]	@ (8006380 <HAL_I2C_Init+0x140>)
 80062a0:	400a      	ands	r2, r1
 80062a2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d108      	bne.n	80062be <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	689a      	ldr	r2, [r3, #8]
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	2180      	movs	r1, #128	@ 0x80
 80062b6:	0209      	lsls	r1, r1, #8
 80062b8:	430a      	orrs	r2, r1
 80062ba:	609a      	str	r2, [r3, #8]
 80062bc:	e007      	b.n	80062ce <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	689a      	ldr	r2, [r3, #8]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	2184      	movs	r1, #132	@ 0x84
 80062c8:	0209      	lsls	r1, r1, #8
 80062ca:	430a      	orrs	r2, r1
 80062cc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	68db      	ldr	r3, [r3, #12]
 80062d2:	2b02      	cmp	r3, #2
 80062d4:	d109      	bne.n	80062ea <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	685a      	ldr	r2, [r3, #4]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2180      	movs	r1, #128	@ 0x80
 80062e2:	0109      	lsls	r1, r1, #4
 80062e4:	430a      	orrs	r2, r1
 80062e6:	605a      	str	r2, [r3, #4]
 80062e8:	e007      	b.n	80062fa <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	685a      	ldr	r2, [r3, #4]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4923      	ldr	r1, [pc, #140]	@ (8006384 <HAL_I2C_Init+0x144>)
 80062f6:	400a      	ands	r2, r1
 80062f8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	685a      	ldr	r2, [r3, #4]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4920      	ldr	r1, [pc, #128]	@ (8006388 <HAL_I2C_Init+0x148>)
 8006306:	430a      	orrs	r2, r1
 8006308:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	68da      	ldr	r2, [r3, #12]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	491a      	ldr	r1, [pc, #104]	@ (8006380 <HAL_I2C_Init+0x140>)
 8006316:	400a      	ands	r2, r1
 8006318:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	691a      	ldr	r2, [r3, #16]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	695b      	ldr	r3, [r3, #20]
 8006322:	431a      	orrs	r2, r3
 8006324:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	699b      	ldr	r3, [r3, #24]
 800632a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	430a      	orrs	r2, r1
 8006332:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	69d9      	ldr	r1, [r3, #28]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6a1a      	ldr	r2, [r3, #32]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	430a      	orrs	r2, r1
 8006342:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	2101      	movs	r1, #1
 8006350:	430a      	orrs	r2, r1
 8006352:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2200      	movs	r2, #0
 8006358:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2241      	movs	r2, #65	@ 0x41
 800635e:	2120      	movs	r1, #32
 8006360:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2200      	movs	r2, #0
 8006366:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2242      	movs	r2, #66	@ 0x42
 800636c:	2100      	movs	r1, #0
 800636e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006370:	2300      	movs	r3, #0
}
 8006372:	0018      	movs	r0, r3
 8006374:	46bd      	mov	sp, r7
 8006376:	b002      	add	sp, #8
 8006378:	bd80      	pop	{r7, pc}
 800637a:	46c0      	nop			@ (mov r8, r8)
 800637c:	f0ffffff 	.word	0xf0ffffff
 8006380:	ffff7fff 	.word	0xffff7fff
 8006384:	fffff7ff 	.word	0xfffff7ff
 8006388:	02008000 	.word	0x02008000

0800638c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b082      	sub	sp, #8
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2241      	movs	r2, #65	@ 0x41
 800639a:	5c9b      	ldrb	r3, [r3, r2]
 800639c:	b2db      	uxtb	r3, r3
 800639e:	2b20      	cmp	r3, #32
 80063a0:	d138      	bne.n	8006414 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2240      	movs	r2, #64	@ 0x40
 80063a6:	5c9b      	ldrb	r3, [r3, r2]
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d101      	bne.n	80063b0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80063ac:	2302      	movs	r3, #2
 80063ae:	e032      	b.n	8006416 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2240      	movs	r2, #64	@ 0x40
 80063b4:	2101      	movs	r1, #1
 80063b6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2241      	movs	r2, #65	@ 0x41
 80063bc:	2124      	movs	r1, #36	@ 0x24
 80063be:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	681a      	ldr	r2, [r3, #0]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	2101      	movs	r1, #1
 80063cc:	438a      	bics	r2, r1
 80063ce:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4911      	ldr	r1, [pc, #68]	@ (8006420 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80063dc:	400a      	ands	r2, r1
 80063de:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	6819      	ldr	r1, [r3, #0]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	683a      	ldr	r2, [r7, #0]
 80063ec:	430a      	orrs	r2, r1
 80063ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	2101      	movs	r1, #1
 80063fc:	430a      	orrs	r2, r1
 80063fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2241      	movs	r2, #65	@ 0x41
 8006404:	2120      	movs	r1, #32
 8006406:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2240      	movs	r2, #64	@ 0x40
 800640c:	2100      	movs	r1, #0
 800640e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006410:	2300      	movs	r3, #0
 8006412:	e000      	b.n	8006416 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006414:	2302      	movs	r3, #2
  }
}
 8006416:	0018      	movs	r0, r3
 8006418:	46bd      	mov	sp, r7
 800641a:	b002      	add	sp, #8
 800641c:	bd80      	pop	{r7, pc}
 800641e:	46c0      	nop			@ (mov r8, r8)
 8006420:	ffffefff 	.word	0xffffefff

08006424 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b084      	sub	sp, #16
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
 800642c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2241      	movs	r2, #65	@ 0x41
 8006432:	5c9b      	ldrb	r3, [r3, r2]
 8006434:	b2db      	uxtb	r3, r3
 8006436:	2b20      	cmp	r3, #32
 8006438:	d139      	bne.n	80064ae <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2240      	movs	r2, #64	@ 0x40
 800643e:	5c9b      	ldrb	r3, [r3, r2]
 8006440:	2b01      	cmp	r3, #1
 8006442:	d101      	bne.n	8006448 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006444:	2302      	movs	r3, #2
 8006446:	e033      	b.n	80064b0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2240      	movs	r2, #64	@ 0x40
 800644c:	2101      	movs	r1, #1
 800644e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2241      	movs	r2, #65	@ 0x41
 8006454:	2124      	movs	r1, #36	@ 0x24
 8006456:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2101      	movs	r1, #1
 8006464:	438a      	bics	r2, r1
 8006466:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	4a11      	ldr	r2, [pc, #68]	@ (80064b8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006474:	4013      	ands	r3, r2
 8006476:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	021b      	lsls	r3, r3, #8
 800647c:	68fa      	ldr	r2, [r7, #12]
 800647e:	4313      	orrs	r3, r2
 8006480:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	68fa      	ldr	r2, [r7, #12]
 8006488:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	681a      	ldr	r2, [r3, #0]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	2101      	movs	r1, #1
 8006496:	430a      	orrs	r2, r1
 8006498:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2241      	movs	r2, #65	@ 0x41
 800649e:	2120      	movs	r1, #32
 80064a0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2240      	movs	r2, #64	@ 0x40
 80064a6:	2100      	movs	r1, #0
 80064a8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80064aa:	2300      	movs	r3, #0
 80064ac:	e000      	b.n	80064b0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80064ae:	2302      	movs	r3, #2
  }
}
 80064b0:	0018      	movs	r0, r3
 80064b2:	46bd      	mov	sp, r7
 80064b4:	b004      	add	sp, #16
 80064b6:	bd80      	pop	{r7, pc}
 80064b8:	fffff0ff 	.word	0xfffff0ff

080064bc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b084      	sub	sp, #16
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80064c4:	687a      	ldr	r2, [r7, #4]
 80064c6:	2380      	movs	r3, #128	@ 0x80
 80064c8:	009b      	lsls	r3, r3, #2
 80064ca:	429a      	cmp	r2, r3
 80064cc:	d137      	bne.n	800653e <HAL_PWREx_ControlVoltageScaling+0x82>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80064ce:	4b27      	ldr	r3, [pc, #156]	@ (800656c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	23c0      	movs	r3, #192	@ 0xc0
 80064d4:	00db      	lsls	r3, r3, #3
 80064d6:	401a      	ands	r2, r3
 80064d8:	2380      	movs	r3, #128	@ 0x80
 80064da:	009b      	lsls	r3, r3, #2
 80064dc:	429a      	cmp	r2, r3
 80064de:	d040      	beq.n	8006562 <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80064e0:	4b22      	ldr	r3, [pc, #136]	@ (800656c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4a22      	ldr	r2, [pc, #136]	@ (8006570 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 80064e6:	401a      	ands	r2, r3
 80064e8:	4b20      	ldr	r3, [pc, #128]	@ (800656c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80064ea:	2180      	movs	r1, #128	@ 0x80
 80064ec:	0089      	lsls	r1, r1, #2
 80064ee:	430a      	orrs	r2, r1
 80064f0:	601a      	str	r2, [r3, #0]
      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80064f2:	4b20      	ldr	r3, [pc, #128]	@ (8006574 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	2232      	movs	r2, #50	@ 0x32
 80064f8:	4353      	muls	r3, r2
 80064fa:	491f      	ldr	r1, [pc, #124]	@ (8006578 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 80064fc:	0018      	movs	r0, r3
 80064fe:	f7f9 fe03 	bl	8000108 <__udivsi3>
 8006502:	0003      	movs	r3, r0
 8006504:	3301      	adds	r3, #1
 8006506:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006508:	e002      	b.n	8006510 <HAL_PWREx_ControlVoltageScaling+0x54>
      {
        wait_loop_index--;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	3b01      	subs	r3, #1
 800650e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006510:	4b16      	ldr	r3, [pc, #88]	@ (800656c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006512:	695a      	ldr	r2, [r3, #20]
 8006514:	2380      	movs	r3, #128	@ 0x80
 8006516:	00db      	lsls	r3, r3, #3
 8006518:	401a      	ands	r2, r3
 800651a:	2380      	movs	r3, #128	@ 0x80
 800651c:	00db      	lsls	r3, r3, #3
 800651e:	429a      	cmp	r2, r3
 8006520:	d102      	bne.n	8006528 <HAL_PWREx_ControlVoltageScaling+0x6c>
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d1f0      	bne.n	800650a <HAL_PWREx_ControlVoltageScaling+0x4e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006528:	4b10      	ldr	r3, [pc, #64]	@ (800656c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 800652a:	695a      	ldr	r2, [r3, #20]
 800652c:	2380      	movs	r3, #128	@ 0x80
 800652e:	00db      	lsls	r3, r3, #3
 8006530:	401a      	ands	r2, r3
 8006532:	2380      	movs	r3, #128	@ 0x80
 8006534:	00db      	lsls	r3, r3, #3
 8006536:	429a      	cmp	r2, r3
 8006538:	d113      	bne.n	8006562 <HAL_PWREx_ControlVoltageScaling+0xa6>
      {
        return HAL_TIMEOUT;
 800653a:	2303      	movs	r3, #3
 800653c:	e012      	b.n	8006564 <HAL_PWREx_ControlVoltageScaling+0xa8>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800653e:	4b0b      	ldr	r3, [pc, #44]	@ (800656c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	23c0      	movs	r3, #192	@ 0xc0
 8006544:	00db      	lsls	r3, r3, #3
 8006546:	401a      	ands	r2, r3
 8006548:	2380      	movs	r3, #128	@ 0x80
 800654a:	00db      	lsls	r3, r3, #3
 800654c:	429a      	cmp	r2, r3
 800654e:	d008      	beq.n	8006562 <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006550:	4b06      	ldr	r3, [pc, #24]	@ (800656c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a06      	ldr	r2, [pc, #24]	@ (8006570 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8006556:	401a      	ands	r2, r3
 8006558:	4b04      	ldr	r3, [pc, #16]	@ (800656c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 800655a:	2180      	movs	r1, #128	@ 0x80
 800655c:	00c9      	lsls	r1, r1, #3
 800655e:	430a      	orrs	r2, r1
 8006560:	601a      	str	r2, [r3, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  return HAL_OK;
 8006562:	2300      	movs	r3, #0
}
 8006564:	0018      	movs	r0, r3
 8006566:	46bd      	mov	sp, r7
 8006568:	b004      	add	sp, #16
 800656a:	bd80      	pop	{r7, pc}
 800656c:	40007000 	.word	0x40007000
 8006570:	fffff9ff 	.word	0xfffff9ff
 8006574:	20000004 	.word	0x20000004
 8006578:	000f4240 	.word	0x000f4240

0800657c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  *
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8006580:	4b03      	ldr	r3, [pc, #12]	@ (8006590 <HAL_PWREx_GetVoltageRange+0x14>)
 8006582:	681a      	ldr	r2, [r3, #0]
 8006584:	23c0      	movs	r3, #192	@ 0xc0
 8006586:	00db      	lsls	r3, r3, #3
 8006588:	4013      	ands	r3, r2
}
 800658a:	0018      	movs	r0, r3
 800658c:	46bd      	mov	sp, r7
 800658e:	bd80      	pop	{r7, pc}
 8006590:	40007000 	.word	0x40007000

08006594 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006594:	b5b0      	push	{r4, r5, r7, lr}
 8006596:	b088      	sub	sp, #32
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800659c:	4bc9      	ldr	r3, [pc, #804]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800659e:	689b      	ldr	r3, [r3, #8]
 80065a0:	2238      	movs	r2, #56	@ 0x38
 80065a2:	4013      	ands	r3, r2
 80065a4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80065a6:	4bc7      	ldr	r3, [pc, #796]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80065a8:	68db      	ldr	r3, [r3, #12]
 80065aa:	2203      	movs	r2, #3
 80065ac:	4013      	ands	r3, r2
 80065ae:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	2210      	movs	r2, #16
 80065b6:	4013      	ands	r3, r2
 80065b8:	d100      	bne.n	80065bc <HAL_RCC_OscConfig+0x28>
 80065ba:	e0ef      	b.n	800679c <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80065bc:	69bb      	ldr	r3, [r7, #24]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d007      	beq.n	80065d2 <HAL_RCC_OscConfig+0x3e>
 80065c2:	69bb      	ldr	r3, [r7, #24]
 80065c4:	2b18      	cmp	r3, #24
 80065c6:	d000      	beq.n	80065ca <HAL_RCC_OscConfig+0x36>
 80065c8:	e093      	b.n	80066f2 <HAL_RCC_OscConfig+0x15e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	2b01      	cmp	r3, #1
 80065ce:	d000      	beq.n	80065d2 <HAL_RCC_OscConfig+0x3e>
 80065d0:	e08f      	b.n	80066f2 <HAL_RCC_OscConfig+0x15e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80065d2:	4bbc      	ldr	r3, [pc, #752]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	2202      	movs	r2, #2
 80065d8:	4013      	ands	r3, r2
 80065da:	d006      	beq.n	80065ea <HAL_RCC_OscConfig+0x56>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	69db      	ldr	r3, [r3, #28]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d102      	bne.n	80065ea <HAL_RCC_OscConfig+0x56>
      {
        return HAL_ERROR;
 80065e4:	2301      	movs	r3, #1
 80065e6:	f000 fbf2 	bl	8006dce <HAL_RCC_OscConfig+0x83a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80065ee:	4bb5      	ldr	r3, [pc, #724]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	2108      	movs	r1, #8
 80065f4:	400b      	ands	r3, r1
 80065f6:	d004      	beq.n	8006602 <HAL_RCC_OscConfig+0x6e>
 80065f8:	4bb2      	ldr	r3, [pc, #712]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	21f0      	movs	r1, #240	@ 0xf0
 80065fe:	400b      	ands	r3, r1
 8006600:	e005      	b.n	800660e <HAL_RCC_OscConfig+0x7a>
 8006602:	49b0      	ldr	r1, [pc, #704]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006604:	2394      	movs	r3, #148	@ 0x94
 8006606:	58cb      	ldr	r3, [r1, r3]
 8006608:	091b      	lsrs	r3, r3, #4
 800660a:	21f0      	movs	r1, #240	@ 0xf0
 800660c:	400b      	ands	r3, r1
 800660e:	4293      	cmp	r3, r2
 8006610:	d225      	bcs.n	800665e <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006616:	0018      	movs	r0, r3
 8006618:	f000 fd90 	bl	800713c <RCC_SetFlashLatencyFromMSIRange>
 800661c:	1e03      	subs	r3, r0, #0
 800661e:	d002      	beq.n	8006626 <HAL_RCC_OscConfig+0x92>
          {
            return HAL_ERROR;
 8006620:	2301      	movs	r3, #1
 8006622:	f000 fbd4 	bl	8006dce <HAL_RCC_OscConfig+0x83a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006626:	4ba7      	ldr	r3, [pc, #668]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	4ba6      	ldr	r3, [pc, #664]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800662c:	2108      	movs	r1, #8
 800662e:	430a      	orrs	r2, r1
 8006630:	601a      	str	r2, [r3, #0]
 8006632:	4ba4      	ldr	r3, [pc, #656]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	22f0      	movs	r2, #240	@ 0xf0
 8006638:	4393      	bics	r3, r2
 800663a:	0019      	movs	r1, r3
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006640:	4ba0      	ldr	r3, [pc, #640]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006642:	430a      	orrs	r2, r1
 8006644:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006646:	4b9f      	ldr	r3, [pc, #636]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	4a9f      	ldr	r2, [pc, #636]	@ (80068c8 <HAL_RCC_OscConfig+0x334>)
 800664c:	4013      	ands	r3, r2
 800664e:	0019      	movs	r1, r3
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6a1b      	ldr	r3, [r3, #32]
 8006654:	021a      	lsls	r2, r3, #8
 8006656:	4b9b      	ldr	r3, [pc, #620]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006658:	430a      	orrs	r2, r1
 800665a:	605a      	str	r2, [r3, #4]
 800665c:	e027      	b.n	80066ae <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800665e:	4b99      	ldr	r3, [pc, #612]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	4b98      	ldr	r3, [pc, #608]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006664:	2108      	movs	r1, #8
 8006666:	430a      	orrs	r2, r1
 8006668:	601a      	str	r2, [r3, #0]
 800666a:	4b96      	ldr	r3, [pc, #600]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	22f0      	movs	r2, #240	@ 0xf0
 8006670:	4393      	bics	r3, r2
 8006672:	0019      	movs	r1, r3
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006678:	4b92      	ldr	r3, [pc, #584]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800667a:	430a      	orrs	r2, r1
 800667c:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800667e:	4b91      	ldr	r3, [pc, #580]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	4a91      	ldr	r2, [pc, #580]	@ (80068c8 <HAL_RCC_OscConfig+0x334>)
 8006684:	4013      	ands	r3, r2
 8006686:	0019      	movs	r1, r3
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6a1b      	ldr	r3, [r3, #32]
 800668c:	021a      	lsls	r2, r3, #8
 800668e:	4b8d      	ldr	r3, [pc, #564]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006690:	430a      	orrs	r2, r1
 8006692:	605a      	str	r2, [r3, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006694:	69bb      	ldr	r3, [r7, #24]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d109      	bne.n	80066ae <HAL_RCC_OscConfig+0x11a>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800669e:	0018      	movs	r0, r3
 80066a0:	f000 fd4c 	bl	800713c <RCC_SetFlashLatencyFromMSIRange>
 80066a4:	1e03      	subs	r3, r0, #0
 80066a6:	d002      	beq.n	80066ae <HAL_RCC_OscConfig+0x11a>
            {
              return HAL_ERROR;
 80066a8:	2301      	movs	r3, #1
 80066aa:	f000 fb90 	bl	8006dce <HAL_RCC_OscConfig+0x83a>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 80066ae:	f000 fc87 	bl	8006fc0 <HAL_RCC_GetSysClockFreq>
 80066b2:	0001      	movs	r1, r0
 80066b4:	4b83      	ldr	r3, [pc, #524]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80066b6:	689b      	ldr	r3, [r3, #8]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80066b8:	0a1b      	lsrs	r3, r3, #8
 80066ba:	220f      	movs	r2, #15
 80066bc:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 80066be:	4a83      	ldr	r2, [pc, #524]	@ (80068cc <HAL_RCC_OscConfig+0x338>)
 80066c0:	5cd3      	ldrb	r3, [r2, r3]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80066c2:	001a      	movs	r2, r3
 80066c4:	231f      	movs	r3, #31
 80066c6:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 80066c8:	000a      	movs	r2, r1
 80066ca:	40da      	lsrs	r2, r3
 80066cc:	4b80      	ldr	r3, [pc, #512]	@ (80068d0 <HAL_RCC_OscConfig+0x33c>)
 80066ce:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80066d0:	4b80      	ldr	r3, [pc, #512]	@ (80068d4 <HAL_RCC_OscConfig+0x340>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	250f      	movs	r5, #15
 80066d6:	197c      	adds	r4, r7, r5
 80066d8:	0018      	movs	r0, r3
 80066da:	f7fe fed3 	bl	8005484 <HAL_InitTick>
 80066de:	0003      	movs	r3, r0
 80066e0:	7023      	strb	r3, [r4, #0]
        if (status != HAL_OK)
 80066e2:	197b      	adds	r3, r7, r5
 80066e4:	781b      	ldrb	r3, [r3, #0]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d057      	beq.n	800679a <HAL_RCC_OscConfig+0x206>
        {
          return status;
 80066ea:	197b      	adds	r3, r7, r5
 80066ec:	781b      	ldrb	r3, [r3, #0]
 80066ee:	f000 fb6e 	bl	8006dce <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	69db      	ldr	r3, [r3, #28]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d035      	beq.n	8006766 <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80066fa:	4b72      	ldr	r3, [pc, #456]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80066fc:	681a      	ldr	r2, [r3, #0]
 80066fe:	4b71      	ldr	r3, [pc, #452]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006700:	2101      	movs	r1, #1
 8006702:	430a      	orrs	r2, r1
 8006704:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006706:	f7fe ff17 	bl	8005538 <HAL_GetTick>
 800670a:	0003      	movs	r3, r0
 800670c:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800670e:	e009      	b.n	8006724 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8006710:	f7fe ff12 	bl	8005538 <HAL_GetTick>
 8006714:	0002      	movs	r2, r0
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	1ad3      	subs	r3, r2, r3
 800671a:	2b02      	cmp	r3, #2
 800671c:	d902      	bls.n	8006724 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800671e:	2303      	movs	r3, #3
 8006720:	f000 fb55 	bl	8006dce <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006724:	4b67      	ldr	r3, [pc, #412]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	2202      	movs	r2, #2
 800672a:	4013      	ands	r3, r2
 800672c:	d0f0      	beq.n	8006710 <HAL_RCC_OscConfig+0x17c>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800672e:	4b65      	ldr	r3, [pc, #404]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	4b64      	ldr	r3, [pc, #400]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006734:	2108      	movs	r1, #8
 8006736:	430a      	orrs	r2, r1
 8006738:	601a      	str	r2, [r3, #0]
 800673a:	4b62      	ldr	r3, [pc, #392]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	22f0      	movs	r2, #240	@ 0xf0
 8006740:	4393      	bics	r3, r2
 8006742:	0019      	movs	r1, r3
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006748:	4b5e      	ldr	r3, [pc, #376]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800674a:	430a      	orrs	r2, r1
 800674c:	601a      	str	r2, [r3, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800674e:	4b5d      	ldr	r3, [pc, #372]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006750:	685b      	ldr	r3, [r3, #4]
 8006752:	4a5d      	ldr	r2, [pc, #372]	@ (80068c8 <HAL_RCC_OscConfig+0x334>)
 8006754:	4013      	ands	r3, r2
 8006756:	0019      	movs	r1, r3
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6a1b      	ldr	r3, [r3, #32]
 800675c:	021a      	lsls	r2, r3, #8
 800675e:	4b59      	ldr	r3, [pc, #356]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006760:	430a      	orrs	r2, r1
 8006762:	605a      	str	r2, [r3, #4]
 8006764:	e01a      	b.n	800679c <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006766:	4b57      	ldr	r3, [pc, #348]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006768:	681a      	ldr	r2, [r3, #0]
 800676a:	4b56      	ldr	r3, [pc, #344]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800676c:	2101      	movs	r1, #1
 800676e:	438a      	bics	r2, r1
 8006770:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006772:	f7fe fee1 	bl	8005538 <HAL_GetTick>
 8006776:	0003      	movs	r3, r0
 8006778:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800677a:	e008      	b.n	800678e <HAL_RCC_OscConfig+0x1fa>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 800677c:	f7fe fedc 	bl	8005538 <HAL_GetTick>
 8006780:	0002      	movs	r2, r0
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	1ad3      	subs	r3, r2, r3
 8006786:	2b02      	cmp	r3, #2
 8006788:	d901      	bls.n	800678e <HAL_RCC_OscConfig+0x1fa>
          {
            return HAL_TIMEOUT;
 800678a:	2303      	movs	r3, #3
 800678c:	e31f      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800678e:	4b4d      	ldr	r3, [pc, #308]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	2202      	movs	r2, #2
 8006794:	4013      	ands	r3, r2
 8006796:	d1f1      	bne.n	800677c <HAL_RCC_OscConfig+0x1e8>
 8006798:	e000      	b.n	800679c <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800679a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	2201      	movs	r2, #1
 80067a2:	4013      	ands	r3, r2
 80067a4:	d100      	bne.n	80067a8 <HAL_RCC_OscConfig+0x214>
 80067a6:	e065      	b.n	8006874 <HAL_RCC_OscConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80067a8:	69bb      	ldr	r3, [r7, #24]
 80067aa:	2b10      	cmp	r3, #16
 80067ac:	d005      	beq.n	80067ba <HAL_RCC_OscConfig+0x226>
 80067ae:	69bb      	ldr	r3, [r7, #24]
 80067b0:	2b18      	cmp	r3, #24
 80067b2:	d10e      	bne.n	80067d2 <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	2b03      	cmp	r3, #3
 80067b8:	d10b      	bne.n	80067d2 <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067ba:	4b42      	ldr	r3, [pc, #264]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	2380      	movs	r3, #128	@ 0x80
 80067c0:	029b      	lsls	r3, r3, #10
 80067c2:	4013      	ands	r3, r2
 80067c4:	d055      	beq.n	8006872 <HAL_RCC_OscConfig+0x2de>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d151      	bne.n	8006872 <HAL_RCC_OscConfig+0x2de>
      {
        return HAL_ERROR;
 80067ce:	2301      	movs	r3, #1
 80067d0:	e2fd      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	685a      	ldr	r2, [r3, #4]
 80067d6:	2380      	movs	r3, #128	@ 0x80
 80067d8:	025b      	lsls	r3, r3, #9
 80067da:	429a      	cmp	r2, r3
 80067dc:	d107      	bne.n	80067ee <HAL_RCC_OscConfig+0x25a>
 80067de:	4b39      	ldr	r3, [pc, #228]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80067e0:	681a      	ldr	r2, [r3, #0]
 80067e2:	4b38      	ldr	r3, [pc, #224]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80067e4:	2180      	movs	r1, #128	@ 0x80
 80067e6:	0249      	lsls	r1, r1, #9
 80067e8:	430a      	orrs	r2, r1
 80067ea:	601a      	str	r2, [r3, #0]
 80067ec:	e013      	b.n	8006816 <HAL_RCC_OscConfig+0x282>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	685a      	ldr	r2, [r3, #4]
 80067f2:	23a0      	movs	r3, #160	@ 0xa0
 80067f4:	02db      	lsls	r3, r3, #11
 80067f6:	429a      	cmp	r2, r3
 80067f8:	d107      	bne.n	800680a <HAL_RCC_OscConfig+0x276>
 80067fa:	4b32      	ldr	r3, [pc, #200]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80067fc:	681a      	ldr	r2, [r3, #0]
 80067fe:	4b31      	ldr	r3, [pc, #196]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006800:	21a0      	movs	r1, #160	@ 0xa0
 8006802:	02c9      	lsls	r1, r1, #11
 8006804:	430a      	orrs	r2, r1
 8006806:	601a      	str	r2, [r3, #0]
 8006808:	e005      	b.n	8006816 <HAL_RCC_OscConfig+0x282>
 800680a:	4b2e      	ldr	r3, [pc, #184]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800680c:	681a      	ldr	r2, [r3, #0]
 800680e:	4b2d      	ldr	r3, [pc, #180]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006810:	4931      	ldr	r1, [pc, #196]	@ (80068d8 <HAL_RCC_OscConfig+0x344>)
 8006812:	400a      	ands	r2, r1
 8006814:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d014      	beq.n	8006848 <HAL_RCC_OscConfig+0x2b4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800681e:	f7fe fe8b 	bl	8005538 <HAL_GetTick>
 8006822:	0003      	movs	r3, r0
 8006824:	613b      	str	r3, [r7, #16]
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006826:	e008      	b.n	800683a <HAL_RCC_OscConfig+0x2a6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8006828:	f7fe fe86 	bl	8005538 <HAL_GetTick>
 800682c:	0002      	movs	r2, r0
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	1ad3      	subs	r3, r2, r3
 8006832:	2b64      	cmp	r3, #100	@ 0x64
 8006834:	d901      	bls.n	800683a <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8006836:	2303      	movs	r3, #3
 8006838:	e2c9      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800683a:	4b22      	ldr	r3, [pc, #136]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 800683c:	681a      	ldr	r2, [r3, #0]
 800683e:	2380      	movs	r3, #128	@ 0x80
 8006840:	029b      	lsls	r3, r3, #10
 8006842:	4013      	ands	r3, r2
 8006844:	d0f0      	beq.n	8006828 <HAL_RCC_OscConfig+0x294>
 8006846:	e015      	b.n	8006874 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006848:	f7fe fe76 	bl	8005538 <HAL_GetTick>
 800684c:	0003      	movs	r3, r0
 800684e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006850:	e008      	b.n	8006864 <HAL_RCC_OscConfig+0x2d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8006852:	f7fe fe71 	bl	8005538 <HAL_GetTick>
 8006856:	0002      	movs	r2, r0
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	1ad3      	subs	r3, r2, r3
 800685c:	2b64      	cmp	r3, #100	@ 0x64
 800685e:	d901      	bls.n	8006864 <HAL_RCC_OscConfig+0x2d0>
          {
            return HAL_TIMEOUT;
 8006860:	2303      	movs	r3, #3
 8006862:	e2b4      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006864:	4b17      	ldr	r3, [pc, #92]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006866:	681a      	ldr	r2, [r3, #0]
 8006868:	2380      	movs	r3, #128	@ 0x80
 800686a:	029b      	lsls	r3, r3, #10
 800686c:	4013      	ands	r3, r2
 800686e:	d1f0      	bne.n	8006852 <HAL_RCC_OscConfig+0x2be>
 8006870:	e000      	b.n	8006874 <HAL_RCC_OscConfig+0x2e0>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006872:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	2202      	movs	r2, #2
 800687a:	4013      	ands	r3, r2
 800687c:	d100      	bne.n	8006880 <HAL_RCC_OscConfig+0x2ec>
 800687e:	e074      	b.n	800696a <HAL_RCC_OscConfig+0x3d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8006880:	69bb      	ldr	r3, [r7, #24]
 8006882:	2b08      	cmp	r3, #8
 8006884:	d005      	beq.n	8006892 <HAL_RCC_OscConfig+0x2fe>
 8006886:	69bb      	ldr	r3, [r7, #24]
 8006888:	2b18      	cmp	r3, #24
 800688a:	d129      	bne.n	80068e0 <HAL_RCC_OscConfig+0x34c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	2b02      	cmp	r3, #2
 8006890:	d126      	bne.n	80068e0 <HAL_RCC_OscConfig+0x34c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006892:	4b0c      	ldr	r3, [pc, #48]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	2380      	movs	r3, #128	@ 0x80
 8006898:	00db      	lsls	r3, r3, #3
 800689a:	4013      	ands	r3, r2
 800689c:	d005      	beq.n	80068aa <HAL_RCC_OscConfig+0x316>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	68db      	ldr	r3, [r3, #12]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d101      	bne.n	80068aa <HAL_RCC_OscConfig+0x316>
      {
        return HAL_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	e291      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068aa:	4b06      	ldr	r3, [pc, #24]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	4a0b      	ldr	r2, [pc, #44]	@ (80068dc <HAL_RCC_OscConfig+0x348>)
 80068b0:	4013      	ands	r3, r2
 80068b2:	0019      	movs	r1, r3
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	691b      	ldr	r3, [r3, #16]
 80068b8:	061a      	lsls	r2, r3, #24
 80068ba:	4b02      	ldr	r3, [pc, #8]	@ (80068c4 <HAL_RCC_OscConfig+0x330>)
 80068bc:	430a      	orrs	r2, r1
 80068be:	605a      	str	r2, [r3, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80068c0:	e053      	b.n	800696a <HAL_RCC_OscConfig+0x3d6>
 80068c2:	46c0      	nop			@ (mov r8, r8)
 80068c4:	40021000 	.word	0x40021000
 80068c8:	ffff00ff 	.word	0xffff00ff
 80068cc:	08009728 	.word	0x08009728
 80068d0:	20000004 	.word	0x20000004
 80068d4:	20000008 	.word	0x20000008
 80068d8:	fffaffff 	.word	0xfffaffff
 80068dc:	80ffffff 	.word	0x80ffffff
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	68db      	ldr	r3, [r3, #12]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d026      	beq.n	8006936 <HAL_RCC_OscConfig+0x3a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80068e8:	4bc7      	ldr	r3, [pc, #796]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 80068ea:	681a      	ldr	r2, [r3, #0]
 80068ec:	4bc6      	ldr	r3, [pc, #792]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 80068ee:	2180      	movs	r1, #128	@ 0x80
 80068f0:	0049      	lsls	r1, r1, #1
 80068f2:	430a      	orrs	r2, r1
 80068f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068f6:	f7fe fe1f 	bl	8005538 <HAL_GetTick>
 80068fa:	0003      	movs	r3, r0
 80068fc:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80068fe:	e008      	b.n	8006912 <HAL_RCC_OscConfig+0x37e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8006900:	f7fe fe1a 	bl	8005538 <HAL_GetTick>
 8006904:	0002      	movs	r2, r0
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	1ad3      	subs	r3, r2, r3
 800690a:	2b02      	cmp	r3, #2
 800690c:	d901      	bls.n	8006912 <HAL_RCC_OscConfig+0x37e>
          {
            return HAL_TIMEOUT;
 800690e:	2303      	movs	r3, #3
 8006910:	e25d      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006912:	4bbd      	ldr	r3, [pc, #756]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006914:	681a      	ldr	r2, [r3, #0]
 8006916:	2380      	movs	r3, #128	@ 0x80
 8006918:	00db      	lsls	r3, r3, #3
 800691a:	4013      	ands	r3, r2
 800691c:	d0f0      	beq.n	8006900 <HAL_RCC_OscConfig+0x36c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800691e:	4bba      	ldr	r3, [pc, #744]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	4aba      	ldr	r2, [pc, #744]	@ (8006c0c <HAL_RCC_OscConfig+0x678>)
 8006924:	4013      	ands	r3, r2
 8006926:	0019      	movs	r1, r3
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	691b      	ldr	r3, [r3, #16]
 800692c:	061a      	lsls	r2, r3, #24
 800692e:	4bb6      	ldr	r3, [pc, #728]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006930:	430a      	orrs	r2, r1
 8006932:	605a      	str	r2, [r3, #4]
 8006934:	e019      	b.n	800696a <HAL_RCC_OscConfig+0x3d6>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006936:	4bb4      	ldr	r3, [pc, #720]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006938:	681a      	ldr	r2, [r3, #0]
 800693a:	4bb3      	ldr	r3, [pc, #716]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 800693c:	49b4      	ldr	r1, [pc, #720]	@ (8006c10 <HAL_RCC_OscConfig+0x67c>)
 800693e:	400a      	ands	r2, r1
 8006940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006942:	f7fe fdf9 	bl	8005538 <HAL_GetTick>
 8006946:	0003      	movs	r3, r0
 8006948:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800694a:	e008      	b.n	800695e <HAL_RCC_OscConfig+0x3ca>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800694c:	f7fe fdf4 	bl	8005538 <HAL_GetTick>
 8006950:	0002      	movs	r2, r0
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	1ad3      	subs	r3, r2, r3
 8006956:	2b02      	cmp	r3, #2
 8006958:	d901      	bls.n	800695e <HAL_RCC_OscConfig+0x3ca>
          {
            return HAL_TIMEOUT;
 800695a:	2303      	movs	r3, #3
 800695c:	e237      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800695e:	4baa      	ldr	r3, [pc, #680]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006960:	681a      	ldr	r2, [r3, #0]
 8006962:	2380      	movs	r3, #128	@ 0x80
 8006964:	00db      	lsls	r3, r3, #3
 8006966:	4013      	ands	r3, r2
 8006968:	d1f0      	bne.n	800694c <HAL_RCC_OscConfig+0x3b8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	2208      	movs	r2, #8
 8006970:	4013      	ands	r3, r2
 8006972:	d051      	beq.n	8006a18 <HAL_RCC_OscConfig+0x484>
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	695b      	ldr	r3, [r3, #20]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d031      	beq.n	80069e0 <HAL_RCC_OscConfig+0x44c>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	699b      	ldr	r3, [r3, #24]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d108      	bne.n	8006996 <HAL_RCC_OscConfig+0x402>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 8006984:	4aa0      	ldr	r2, [pc, #640]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006986:	2394      	movs	r3, #148	@ 0x94
 8006988:	58d3      	ldr	r3, [r2, r3]
 800698a:	499f      	ldr	r1, [pc, #636]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 800698c:	2204      	movs	r2, #4
 800698e:	4393      	bics	r3, r2
 8006990:	2294      	movs	r2, #148	@ 0x94
 8006992:	508b      	str	r3, [r1, r2]
 8006994:	e007      	b.n	80069a6 <HAL_RCC_OscConfig+0x412>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 8006996:	4a9c      	ldr	r2, [pc, #624]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006998:	2394      	movs	r3, #148	@ 0x94
 800699a:	58d3      	ldr	r3, [r2, r3]
 800699c:	499a      	ldr	r1, [pc, #616]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 800699e:	2204      	movs	r2, #4
 80069a0:	4313      	orrs	r3, r2
 80069a2:	2294      	movs	r2, #148	@ 0x94
 80069a4:	508b      	str	r3, [r1, r2]
      }
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069a6:	4a98      	ldr	r2, [pc, #608]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 80069a8:	2394      	movs	r3, #148	@ 0x94
 80069aa:	58d3      	ldr	r3, [r2, r3]
 80069ac:	4996      	ldr	r1, [pc, #600]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 80069ae:	2201      	movs	r2, #1
 80069b0:	4313      	orrs	r3, r2
 80069b2:	2294      	movs	r2, #148	@ 0x94
 80069b4:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069b6:	f7fe fdbf 	bl	8005538 <HAL_GetTick>
 80069ba:	0003      	movs	r3, r0
 80069bc:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80069be:	e008      	b.n	80069d2 <HAL_RCC_OscConfig+0x43e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80069c0:	f7fe fdba 	bl	8005538 <HAL_GetTick>
 80069c4:	0002      	movs	r2, r0
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	1ad3      	subs	r3, r2, r3
 80069ca:	2b11      	cmp	r3, #17
 80069cc:	d901      	bls.n	80069d2 <HAL_RCC_OscConfig+0x43e>
        {
          return HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	e1fd      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80069d2:	4a8d      	ldr	r2, [pc, #564]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 80069d4:	2394      	movs	r3, #148	@ 0x94
 80069d6:	58d3      	ldr	r3, [r2, r3]
 80069d8:	2202      	movs	r2, #2
 80069da:	4013      	ands	r3, r2
 80069dc:	d0f0      	beq.n	80069c0 <HAL_RCC_OscConfig+0x42c>
 80069de:	e01b      	b.n	8006a18 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80069e0:	4a89      	ldr	r2, [pc, #548]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 80069e2:	2394      	movs	r3, #148	@ 0x94
 80069e4:	58d3      	ldr	r3, [r2, r3]
 80069e6:	4988      	ldr	r1, [pc, #544]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 80069e8:	2201      	movs	r2, #1
 80069ea:	4393      	bics	r3, r2
 80069ec:	2294      	movs	r2, #148	@ 0x94
 80069ee:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069f0:	f7fe fda2 	bl	8005538 <HAL_GetTick>
 80069f4:	0003      	movs	r3, r0
 80069f6:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80069f8:	e008      	b.n	8006a0c <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80069fa:	f7fe fd9d 	bl	8005538 <HAL_GetTick>
 80069fe:	0002      	movs	r2, r0
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	1ad3      	subs	r3, r2, r3
 8006a04:	2b11      	cmp	r3, #17
 8006a06:	d901      	bls.n	8006a0c <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8006a08:	2303      	movs	r3, #3
 8006a0a:	e1e0      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006a0c:	4a7e      	ldr	r2, [pc, #504]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006a0e:	2394      	movs	r3, #148	@ 0x94
 8006a10:	58d3      	ldr	r3, [r2, r3]
 8006a12:	2202      	movs	r2, #2
 8006a14:	4013      	ands	r3, r2
 8006a16:	d1f0      	bne.n	80069fa <HAL_RCC_OscConfig+0x466>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2204      	movs	r2, #4
 8006a1e:	4013      	ands	r3, r2
 8006a20:	d100      	bne.n	8006a24 <HAL_RCC_OscConfig+0x490>
 8006a22:	e10d      	b.n	8006c40 <HAL_RCC_OscConfig+0x6ac>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a24:	201f      	movs	r0, #31
 8006a26:	183b      	adds	r3, r7, r0
 8006a28:	2200      	movs	r2, #0
 8006a2a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 8006a2c:	4b76      	ldr	r3, [pc, #472]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006a2e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006a30:	2380      	movs	r3, #128	@ 0x80
 8006a32:	055b      	lsls	r3, r3, #21
 8006a34:	4013      	ands	r3, r2
 8006a36:	d110      	bne.n	8006a5a <HAL_RCC_OscConfig+0x4c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a38:	4b73      	ldr	r3, [pc, #460]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006a3a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006a3c:	4b72      	ldr	r3, [pc, #456]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006a3e:	2180      	movs	r1, #128	@ 0x80
 8006a40:	0549      	lsls	r1, r1, #21
 8006a42:	430a      	orrs	r2, r1
 8006a44:	659a      	str	r2, [r3, #88]	@ 0x58
 8006a46:	4b70      	ldr	r3, [pc, #448]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006a48:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006a4a:	2380      	movs	r3, #128	@ 0x80
 8006a4c:	055b      	lsls	r3, r3, #21
 8006a4e:	4013      	ands	r3, r2
 8006a50:	60bb      	str	r3, [r7, #8]
 8006a52:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a54:	183b      	adds	r3, r7, r0
 8006a56:	2201      	movs	r2, #1
 8006a58:	701a      	strb	r2, [r3, #0]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006a5a:	4b6e      	ldr	r3, [pc, #440]	@ (8006c14 <HAL_RCC_OscConfig+0x680>)
 8006a5c:	681a      	ldr	r2, [r3, #0]
 8006a5e:	2380      	movs	r3, #128	@ 0x80
 8006a60:	005b      	lsls	r3, r3, #1
 8006a62:	4013      	ands	r3, r2
 8006a64:	d11a      	bne.n	8006a9c <HAL_RCC_OscConfig+0x508>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006a66:	4b6b      	ldr	r3, [pc, #428]	@ (8006c14 <HAL_RCC_OscConfig+0x680>)
 8006a68:	681a      	ldr	r2, [r3, #0]
 8006a6a:	4b6a      	ldr	r3, [pc, #424]	@ (8006c14 <HAL_RCC_OscConfig+0x680>)
 8006a6c:	2180      	movs	r1, #128	@ 0x80
 8006a6e:	0049      	lsls	r1, r1, #1
 8006a70:	430a      	orrs	r2, r1
 8006a72:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a74:	f7fe fd60 	bl	8005538 <HAL_GetTick>
 8006a78:	0003      	movs	r3, r0
 8006a7a:	613b      	str	r3, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006a7c:	e008      	b.n	8006a90 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a7e:	f7fe fd5b 	bl	8005538 <HAL_GetTick>
 8006a82:	0002      	movs	r2, r0
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	1ad3      	subs	r3, r2, r3
 8006a88:	2b02      	cmp	r3, #2
 8006a8a:	d901      	bls.n	8006a90 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8006a8c:	2303      	movs	r3, #3
 8006a8e:	e19e      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006a90:	4b60      	ldr	r3, [pc, #384]	@ (8006c14 <HAL_RCC_OscConfig+0x680>)
 8006a92:	681a      	ldr	r2, [r3, #0]
 8006a94:	2380      	movs	r3, #128	@ 0x80
 8006a96:	005b      	lsls	r3, r3, #1
 8006a98:	4013      	ands	r3, r2
 8006a9a:	d0f0      	beq.n	8006a7e <HAL_RCC_OscConfig+0x4ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	2201      	movs	r2, #1
 8006aa2:	4013      	ands	r3, r2
 8006aa4:	d01e      	beq.n	8006ae4 <HAL_RCC_OscConfig+0x550>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	2204      	movs	r2, #4
 8006aac:	4013      	ands	r3, r2
 8006aae:	d010      	beq.n	8006ad2 <HAL_RCC_OscConfig+0x53e>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006ab0:	4a55      	ldr	r2, [pc, #340]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006ab2:	2390      	movs	r3, #144	@ 0x90
 8006ab4:	58d3      	ldr	r3, [r2, r3]
 8006ab6:	4954      	ldr	r1, [pc, #336]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006ab8:	2204      	movs	r2, #4
 8006aba:	4313      	orrs	r3, r2
 8006abc:	2290      	movs	r2, #144	@ 0x90
 8006abe:	508b      	str	r3, [r1, r2]
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006ac0:	4a51      	ldr	r2, [pc, #324]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006ac2:	2390      	movs	r3, #144	@ 0x90
 8006ac4:	58d3      	ldr	r3, [r2, r3]
 8006ac6:	4950      	ldr	r1, [pc, #320]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006ac8:	2201      	movs	r2, #1
 8006aca:	4313      	orrs	r3, r2
 8006acc:	2290      	movs	r2, #144	@ 0x90
 8006ace:	508b      	str	r3, [r1, r2]
 8006ad0:	e018      	b.n	8006b04 <HAL_RCC_OscConfig+0x570>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006ad2:	4a4d      	ldr	r2, [pc, #308]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006ad4:	2390      	movs	r3, #144	@ 0x90
 8006ad6:	58d3      	ldr	r3, [r2, r3]
 8006ad8:	494b      	ldr	r1, [pc, #300]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006ada:	2201      	movs	r2, #1
 8006adc:	4313      	orrs	r3, r2
 8006ade:	2290      	movs	r2, #144	@ 0x90
 8006ae0:	508b      	str	r3, [r1, r2]
 8006ae2:	e00f      	b.n	8006b04 <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006ae4:	4a48      	ldr	r2, [pc, #288]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006ae6:	2390      	movs	r3, #144	@ 0x90
 8006ae8:	58d3      	ldr	r3, [r2, r3]
 8006aea:	4947      	ldr	r1, [pc, #284]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006aec:	2201      	movs	r2, #1
 8006aee:	4393      	bics	r3, r2
 8006af0:	2290      	movs	r2, #144	@ 0x90
 8006af2:	508b      	str	r3, [r1, r2]
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006af4:	4a44      	ldr	r2, [pc, #272]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006af6:	2390      	movs	r3, #144	@ 0x90
 8006af8:	58d3      	ldr	r3, [r2, r3]
 8006afa:	4943      	ldr	r1, [pc, #268]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006afc:	2204      	movs	r2, #4
 8006afe:	4393      	bics	r3, r2
 8006b00:	2290      	movs	r2, #144	@ 0x90
 8006b02:	508b      	str	r3, [r1, r2]
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	689b      	ldr	r3, [r3, #8]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d04f      	beq.n	8006bac <HAL_RCC_OscConfig+0x618>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b0c:	f7fe fd14 	bl	8005538 <HAL_GetTick>
 8006b10:	0003      	movs	r3, r0
 8006b12:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b14:	e009      	b.n	8006b2a <HAL_RCC_OscConfig+0x596>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b16:	f7fe fd0f 	bl	8005538 <HAL_GetTick>
 8006b1a:	0002      	movs	r2, r0
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	1ad3      	subs	r3, r2, r3
 8006b20:	4a3d      	ldr	r2, [pc, #244]	@ (8006c18 <HAL_RCC_OscConfig+0x684>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d901      	bls.n	8006b2a <HAL_RCC_OscConfig+0x596>
        {
          return HAL_TIMEOUT;
 8006b26:	2303      	movs	r3, #3
 8006b28:	e151      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b2a:	4a37      	ldr	r2, [pc, #220]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006b2c:	2390      	movs	r3, #144	@ 0x90
 8006b2e:	58d3      	ldr	r3, [r2, r3]
 8006b30:	2202      	movs	r2, #2
 8006b32:	4013      	ands	r3, r2
 8006b34:	d0ef      	beq.n	8006b16 <HAL_RCC_OscConfig+0x582>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	689b      	ldr	r3, [r3, #8]
 8006b3a:	2280      	movs	r2, #128	@ 0x80
 8006b3c:	4013      	ands	r3, r2
 8006b3e:	d01a      	beq.n	8006b76 <HAL_RCC_OscConfig+0x5e2>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006b40:	4a31      	ldr	r2, [pc, #196]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006b42:	2390      	movs	r3, #144	@ 0x90
 8006b44:	58d3      	ldr	r3, [r2, r3]
 8006b46:	4930      	ldr	r1, [pc, #192]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006b48:	2280      	movs	r2, #128	@ 0x80
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	2290      	movs	r2, #144	@ 0x90
 8006b4e:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006b50:	e009      	b.n	8006b66 <HAL_RCC_OscConfig+0x5d2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b52:	f7fe fcf1 	bl	8005538 <HAL_GetTick>
 8006b56:	0002      	movs	r2, r0
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	1ad3      	subs	r3, r2, r3
 8006b5c:	4a2e      	ldr	r2, [pc, #184]	@ (8006c18 <HAL_RCC_OscConfig+0x684>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d901      	bls.n	8006b66 <HAL_RCC_OscConfig+0x5d2>
          {
            return HAL_TIMEOUT;
 8006b62:	2303      	movs	r3, #3
 8006b64:	e133      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006b66:	4a28      	ldr	r2, [pc, #160]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006b68:	2390      	movs	r3, #144	@ 0x90
 8006b6a:	58d2      	ldr	r2, [r2, r3]
 8006b6c:	2380      	movs	r3, #128	@ 0x80
 8006b6e:	011b      	lsls	r3, r3, #4
 8006b70:	4013      	ands	r3, r2
 8006b72:	d0ee      	beq.n	8006b52 <HAL_RCC_OscConfig+0x5be>
 8006b74:	e059      	b.n	8006c2a <HAL_RCC_OscConfig+0x696>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006b76:	4a24      	ldr	r2, [pc, #144]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006b78:	2390      	movs	r3, #144	@ 0x90
 8006b7a:	58d3      	ldr	r3, [r2, r3]
 8006b7c:	4922      	ldr	r1, [pc, #136]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006b7e:	2280      	movs	r2, #128	@ 0x80
 8006b80:	4393      	bics	r3, r2
 8006b82:	2290      	movs	r2, #144	@ 0x90
 8006b84:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006b86:	e009      	b.n	8006b9c <HAL_RCC_OscConfig+0x608>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b88:	f7fe fcd6 	bl	8005538 <HAL_GetTick>
 8006b8c:	0002      	movs	r2, r0
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	1ad3      	subs	r3, r2, r3
 8006b92:	4a21      	ldr	r2, [pc, #132]	@ (8006c18 <HAL_RCC_OscConfig+0x684>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d901      	bls.n	8006b9c <HAL_RCC_OscConfig+0x608>
          {
            return HAL_TIMEOUT;
 8006b98:	2303      	movs	r3, #3
 8006b9a:	e118      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006b9c:	4a1a      	ldr	r2, [pc, #104]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006b9e:	2390      	movs	r3, #144	@ 0x90
 8006ba0:	58d2      	ldr	r2, [r2, r3]
 8006ba2:	2380      	movs	r3, #128	@ 0x80
 8006ba4:	011b      	lsls	r3, r3, #4
 8006ba6:	4013      	ands	r3, r2
 8006ba8:	d1ee      	bne.n	8006b88 <HAL_RCC_OscConfig+0x5f4>
 8006baa:	e03e      	b.n	8006c2a <HAL_RCC_OscConfig+0x696>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bac:	f7fe fcc4 	bl	8005538 <HAL_GetTick>
 8006bb0:	0003      	movs	r3, r0
 8006bb2:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006bb4:	e009      	b.n	8006bca <HAL_RCC_OscConfig+0x636>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bb6:	f7fe fcbf 	bl	8005538 <HAL_GetTick>
 8006bba:	0002      	movs	r2, r0
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	1ad3      	subs	r3, r2, r3
 8006bc0:	4a15      	ldr	r2, [pc, #84]	@ (8006c18 <HAL_RCC_OscConfig+0x684>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d901      	bls.n	8006bca <HAL_RCC_OscConfig+0x636>
        {
          return HAL_TIMEOUT;
 8006bc6:	2303      	movs	r3, #3
 8006bc8:	e101      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006bca:	4a0f      	ldr	r2, [pc, #60]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006bcc:	2390      	movs	r3, #144	@ 0x90
 8006bce:	58d3      	ldr	r3, [r2, r3]
 8006bd0:	2202      	movs	r2, #2
 8006bd2:	4013      	ands	r3, r2
 8006bd4:	d1ef      	bne.n	8006bb6 <HAL_RCC_OscConfig+0x622>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8006bd6:	4a0c      	ldr	r2, [pc, #48]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006bd8:	2390      	movs	r3, #144	@ 0x90
 8006bda:	58d3      	ldr	r3, [r2, r3]
 8006bdc:	2280      	movs	r2, #128	@ 0x80
 8006bde:	4013      	ands	r3, r2
 8006be0:	d023      	beq.n	8006c2a <HAL_RCC_OscConfig+0x696>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006be2:	4a09      	ldr	r2, [pc, #36]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006be4:	2390      	movs	r3, #144	@ 0x90
 8006be6:	58d3      	ldr	r3, [r2, r3]
 8006be8:	4907      	ldr	r1, [pc, #28]	@ (8006c08 <HAL_RCC_OscConfig+0x674>)
 8006bea:	2280      	movs	r2, #128	@ 0x80
 8006bec:	4393      	bics	r3, r2
 8006bee:	2290      	movs	r2, #144	@ 0x90
 8006bf0:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006bf2:	e013      	b.n	8006c1c <HAL_RCC_OscConfig+0x688>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bf4:	f7fe fca0 	bl	8005538 <HAL_GetTick>
 8006bf8:	0002      	movs	r2, r0
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	1ad3      	subs	r3, r2, r3
 8006bfe:	4a06      	ldr	r2, [pc, #24]	@ (8006c18 <HAL_RCC_OscConfig+0x684>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d90b      	bls.n	8006c1c <HAL_RCC_OscConfig+0x688>
          {
            return HAL_TIMEOUT;
 8006c04:	2303      	movs	r3, #3
 8006c06:	e0e2      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
 8006c08:	40021000 	.word	0x40021000
 8006c0c:	80ffffff 	.word	0x80ffffff
 8006c10:	fffffeff 	.word	0xfffffeff
 8006c14:	40007000 	.word	0x40007000
 8006c18:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006c1c:	4a6e      	ldr	r2, [pc, #440]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006c1e:	2390      	movs	r3, #144	@ 0x90
 8006c20:	58d2      	ldr	r2, [r2, r3]
 8006c22:	2380      	movs	r3, #128	@ 0x80
 8006c24:	011b      	lsls	r3, r3, #4
 8006c26:	4013      	ands	r3, r2
 8006c28:	d1e4      	bne.n	8006bf4 <HAL_RCC_OscConfig+0x660>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006c2a:	231f      	movs	r3, #31
 8006c2c:	18fb      	adds	r3, r7, r3
 8006c2e:	781b      	ldrb	r3, [r3, #0]
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d105      	bne.n	8006c40 <HAL_RCC_OscConfig+0x6ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c34:	4b68      	ldr	r3, [pc, #416]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006c36:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006c38:	4b67      	ldr	r3, [pc, #412]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006c3a:	4968      	ldr	r1, [pc, #416]	@ (8006ddc <HAL_RCC_OscConfig+0x848>)
 8006c3c:	400a      	ands	r2, r1
 8006c3e:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }
#if defined(RCC_CRRCR_HSI48ON)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	2220      	movs	r2, #32
 8006c46:	4013      	ands	r3, r2
 8006c48:	d03c      	beq.n	8006cc4 <HAL_RCC_OscConfig+0x730>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d01c      	beq.n	8006c8c <HAL_RCC_OscConfig+0x6f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006c52:	4a61      	ldr	r2, [pc, #388]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006c54:	2398      	movs	r3, #152	@ 0x98
 8006c56:	58d3      	ldr	r3, [r2, r3]
 8006c58:	495f      	ldr	r1, [pc, #380]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	2298      	movs	r2, #152	@ 0x98
 8006c60:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c62:	f7fe fc69 	bl	8005538 <HAL_GetTick>
 8006c66:	0003      	movs	r3, r0
 8006c68:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006c6a:	e008      	b.n	8006c7e <HAL_RCC_OscConfig+0x6ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006c6c:	f7fe fc64 	bl	8005538 <HAL_GetTick>
 8006c70:	0002      	movs	r2, r0
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	1ad3      	subs	r3, r2, r3
 8006c76:	2b02      	cmp	r3, #2
 8006c78:	d901      	bls.n	8006c7e <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_TIMEOUT;
 8006c7a:	2303      	movs	r3, #3
 8006c7c:	e0a7      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006c7e:	4a56      	ldr	r2, [pc, #344]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006c80:	2398      	movs	r3, #152	@ 0x98
 8006c82:	58d3      	ldr	r3, [r2, r3]
 8006c84:	2202      	movs	r2, #2
 8006c86:	4013      	ands	r3, r2
 8006c88:	d0f0      	beq.n	8006c6c <HAL_RCC_OscConfig+0x6d8>
 8006c8a:	e01b      	b.n	8006cc4 <HAL_RCC_OscConfig+0x730>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006c8c:	4a52      	ldr	r2, [pc, #328]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006c8e:	2398      	movs	r3, #152	@ 0x98
 8006c90:	58d3      	ldr	r3, [r2, r3]
 8006c92:	4951      	ldr	r1, [pc, #324]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006c94:	2201      	movs	r2, #1
 8006c96:	4393      	bics	r3, r2
 8006c98:	2298      	movs	r2, #152	@ 0x98
 8006c9a:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c9c:	f7fe fc4c 	bl	8005538 <HAL_GetTick>
 8006ca0:	0003      	movs	r3, r0
 8006ca2:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 8006ca4:	e008      	b.n	8006cb8 <HAL_RCC_OscConfig+0x724>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006ca6:	f7fe fc47 	bl	8005538 <HAL_GetTick>
 8006caa:	0002      	movs	r2, r0
 8006cac:	693b      	ldr	r3, [r7, #16]
 8006cae:	1ad3      	subs	r3, r2, r3
 8006cb0:	2b02      	cmp	r3, #2
 8006cb2:	d901      	bls.n	8006cb8 <HAL_RCC_OscConfig+0x724>
        {
          return HAL_TIMEOUT;
 8006cb4:	2303      	movs	r3, #3
 8006cb6:	e08a      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 8006cb8:	4a47      	ldr	r2, [pc, #284]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006cba:	2398      	movs	r3, #152	@ 0x98
 8006cbc:	58d3      	ldr	r3, [r2, r3]
 8006cbe:	2202      	movs	r2, #2
 8006cc0:	4013      	ands	r3, r2
 8006cc2:	d1f0      	bne.n	8006ca6 <HAL_RCC_OscConfig+0x712>
#endif /* RCC_CRRCR_HSI48ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d100      	bne.n	8006cce <HAL_RCC_OscConfig+0x73a>
 8006ccc:	e07e      	b.n	8006dcc <HAL_RCC_OscConfig+0x838>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006cce:	4b42      	ldr	r3, [pc, #264]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	2238      	movs	r2, #56	@ 0x38
 8006cd4:	4013      	ands	r3, r2
 8006cd6:	2b18      	cmp	r3, #24
 8006cd8:	d100      	bne.n	8006cdc <HAL_RCC_OscConfig+0x748>
 8006cda:	e075      	b.n	8006dc8 <HAL_RCC_OscConfig+0x834>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ce0:	2b02      	cmp	r3, #2
 8006ce2:	d156      	bne.n	8006d92 <HAL_RCC_OscConfig+0x7fe>
        assert_param(IS_RCC_PLL_DIVP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL_DIVQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL_DIVR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ce4:	4b3c      	ldr	r3, [pc, #240]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006ce6:	681a      	ldr	r2, [r3, #0]
 8006ce8:	4b3b      	ldr	r3, [pc, #236]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006cea:	493d      	ldr	r1, [pc, #244]	@ (8006de0 <HAL_RCC_OscConfig+0x84c>)
 8006cec:	400a      	ands	r2, r1
 8006cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cf0:	f7fe fc22 	bl	8005538 <HAL_GetTick>
 8006cf4:	0003      	movs	r3, r0
 8006cf6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006cf8:	e008      	b.n	8006d0c <HAL_RCC_OscConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006cfa:	f7fe fc1d 	bl	8005538 <HAL_GetTick>
 8006cfe:	0002      	movs	r2, r0
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	1ad3      	subs	r3, r2, r3
 8006d04:	2b02      	cmp	r3, #2
 8006d06:	d901      	bls.n	8006d0c <HAL_RCC_OscConfig+0x778>
          {
            return HAL_TIMEOUT;
 8006d08:	2303      	movs	r3, #3
 8006d0a:	e060      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d0c:	4b32      	ldr	r3, [pc, #200]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006d0e:	681a      	ldr	r2, [r3, #0]
 8006d10:	2380      	movs	r3, #128	@ 0x80
 8006d12:	049b      	lsls	r3, r3, #18
 8006d14:	4013      	ands	r3, r2
 8006d16:	d1f0      	bne.n	8006cfa <HAL_RCC_OscConfig+0x766>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006d18:	4b2f      	ldr	r3, [pc, #188]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006d1a:	68db      	ldr	r3, [r3, #12]
 8006d1c:	4a31      	ldr	r2, [pc, #196]	@ (8006de4 <HAL_RCC_OscConfig+0x850>)
 8006d1e:	4013      	ands	r3, r2
 8006d20:	0019      	movs	r1, r3
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d2a:	431a      	orrs	r2, r3
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d30:	021b      	lsls	r3, r3, #8
 8006d32:	431a      	orrs	r2, r3
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d38:	431a      	orrs	r2, r3
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d3e:	431a      	orrs	r2, r3
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d44:	431a      	orrs	r2, r3
 8006d46:	4b24      	ldr	r3, [pc, #144]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006d48:	430a      	orrs	r2, r1
 8006d4a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVR);
 8006d4c:	4b22      	ldr	r3, [pc, #136]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006d4e:	68da      	ldr	r2, [r3, #12]
 8006d50:	4b21      	ldr	r3, [pc, #132]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006d52:	2180      	movs	r1, #128	@ 0x80
 8006d54:	0549      	lsls	r1, r1, #21
 8006d56:	430a      	orrs	r2, r1
 8006d58:	60da      	str	r2, [r3, #12]

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006d5a:	4b1f      	ldr	r3, [pc, #124]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	4b1e      	ldr	r3, [pc, #120]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006d60:	2180      	movs	r1, #128	@ 0x80
 8006d62:	0449      	lsls	r1, r1, #17
 8006d64:	430a      	orrs	r2, r1
 8006d66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d68:	f7fe fbe6 	bl	8005538 <HAL_GetTick>
 8006d6c:	0003      	movs	r3, r0
 8006d6e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d70:	e008      	b.n	8006d84 <HAL_RCC_OscConfig+0x7f0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d72:	f7fe fbe1 	bl	8005538 <HAL_GetTick>
 8006d76:	0002      	movs	r2, r0
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	1ad3      	subs	r3, r2, r3
 8006d7c:	2b02      	cmp	r3, #2
 8006d7e:	d901      	bls.n	8006d84 <HAL_RCC_OscConfig+0x7f0>
          {
            return HAL_TIMEOUT;
 8006d80:	2303      	movs	r3, #3
 8006d82:	e024      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d84:	4b14      	ldr	r3, [pc, #80]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006d86:	681a      	ldr	r2, [r3, #0]
 8006d88:	2380      	movs	r3, #128	@ 0x80
 8006d8a:	049b      	lsls	r3, r3, #18
 8006d8c:	4013      	ands	r3, r2
 8006d8e:	d0f0      	beq.n	8006d72 <HAL_RCC_OscConfig+0x7de>
 8006d90:	e01c      	b.n	8006dcc <HAL_RCC_OscConfig+0x838>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d92:	4b11      	ldr	r3, [pc, #68]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006d94:	681a      	ldr	r2, [r3, #0]
 8006d96:	4b10      	ldr	r3, [pc, #64]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006d98:	4911      	ldr	r1, [pc, #68]	@ (8006de0 <HAL_RCC_OscConfig+0x84c>)
 8006d9a:	400a      	ands	r2, r1
 8006d9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d9e:	f7fe fbcb 	bl	8005538 <HAL_GetTick>
 8006da2:	0003      	movs	r3, r0
 8006da4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006da6:	e008      	b.n	8006dba <HAL_RCC_OscConfig+0x826>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006da8:	f7fe fbc6 	bl	8005538 <HAL_GetTick>
 8006dac:	0002      	movs	r2, r0
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	1ad3      	subs	r3, r2, r3
 8006db2:	2b02      	cmp	r3, #2
 8006db4:	d901      	bls.n	8006dba <HAL_RCC_OscConfig+0x826>
          {
            return HAL_TIMEOUT;
 8006db6:	2303      	movs	r3, #3
 8006db8:	e009      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006dba:	4b07      	ldr	r3, [pc, #28]	@ (8006dd8 <HAL_RCC_OscConfig+0x844>)
 8006dbc:	681a      	ldr	r2, [r3, #0]
 8006dbe:	2380      	movs	r3, #128	@ 0x80
 8006dc0:	049b      	lsls	r3, r3, #18
 8006dc2:	4013      	ands	r3, r2
 8006dc4:	d1f0      	bne.n	8006da8 <HAL_RCC_OscConfig+0x814>
 8006dc6:	e001      	b.n	8006dcc <HAL_RCC_OscConfig+0x838>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8006dc8:	2301      	movs	r3, #1
 8006dca:	e000      	b.n	8006dce <HAL_RCC_OscConfig+0x83a>
    }
  }
  return HAL_OK;
 8006dcc:	2300      	movs	r3, #0
}
 8006dce:	0018      	movs	r0, r3
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	b008      	add	sp, #32
 8006dd4:	bdb0      	pop	{r4, r5, r7, pc}
 8006dd6:	46c0      	nop			@ (mov r8, r8)
 8006dd8:	40021000 	.word	0x40021000
 8006ddc:	efffffff 	.word	0xefffffff
 8006de0:	feffffff 	.word	0xfeffffff
 8006de4:	11c1808c 	.word	0x11c1808c

08006de8 <HAL_RCC_ClockConfig>:

HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *const RCC_ClkInitStruct, uint32_t FLatency)
{
 8006de8:	b5b0      	push	{r4, r5, r7, lr}
 8006dea:	b084      	sub	sp, #16
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
 8006df0:	6039      	str	r1, [r7, #0]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006df2:	4b6c      	ldr	r3, [pc, #432]	@ (8006fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	2207      	movs	r2, #7
 8006df8:	4013      	ands	r3, r2
 8006dfa:	683a      	ldr	r2, [r7, #0]
 8006dfc:	429a      	cmp	r2, r3
 8006dfe:	d911      	bls.n	8006e24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e00:	4b68      	ldr	r3, [pc, #416]	@ (8006fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	2207      	movs	r2, #7
 8006e06:	4393      	bics	r3, r2
 8006e08:	0019      	movs	r1, r3
 8006e0a:	4b66      	ldr	r3, [pc, #408]	@ (8006fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8006e0c:	683a      	ldr	r2, [r7, #0]
 8006e0e:	430a      	orrs	r2, r1
 8006e10:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e12:	4b64      	ldr	r3, [pc, #400]	@ (8006fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	2207      	movs	r2, #7
 8006e18:	4013      	ands	r3, r2
 8006e1a:	683a      	ldr	r2, [r7, #0]
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	d001      	beq.n	8006e24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006e20:	2301      	movs	r3, #1
 8006e22:	e0bb      	b.n	8006f9c <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	2201      	movs	r2, #1
 8006e2a:	4013      	ands	r3, r2
 8006e2c:	d100      	bne.n	8006e30 <HAL_RCC_ClockConfig+0x48>
 8006e2e:	e064      	b.n	8006efa <HAL_RCC_ClockConfig+0x112>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	685b      	ldr	r3, [r3, #4]
 8006e34:	2b03      	cmp	r3, #3
 8006e36:	d107      	bne.n	8006e48 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e38:	4b5b      	ldr	r3, [pc, #364]	@ (8006fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	2380      	movs	r3, #128	@ 0x80
 8006e3e:	049b      	lsls	r3, r3, #18
 8006e40:	4013      	ands	r3, r2
 8006e42:	d138      	bne.n	8006eb6 <HAL_RCC_ClockConfig+0xce>
      {
        return HAL_ERROR;
 8006e44:	2301      	movs	r3, #1
 8006e46:	e0a9      	b.n	8006f9c <HAL_RCC_ClockConfig+0x1b4>
      }
    }
    else
    {
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	2b02      	cmp	r3, #2
 8006e4e:	d107      	bne.n	8006e60 <HAL_RCC_ClockConfig+0x78>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e50:	4b55      	ldr	r3, [pc, #340]	@ (8006fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8006e52:	681a      	ldr	r2, [r3, #0]
 8006e54:	2380      	movs	r3, #128	@ 0x80
 8006e56:	029b      	lsls	r3, r3, #10
 8006e58:	4013      	ands	r3, r2
 8006e5a:	d12c      	bne.n	8006eb6 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	e09d      	b.n	8006f9c <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d106      	bne.n	8006e76 <HAL_RCC_ClockConfig+0x8e>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006e68:	4b4f      	ldr	r3, [pc, #316]	@ (8006fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	2202      	movs	r2, #2
 8006e6e:	4013      	ands	r3, r2
 8006e70:	d121      	bne.n	8006eb6 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	e092      	b.n	8006f9c <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* HSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d107      	bne.n	8006e8e <HAL_RCC_ClockConfig+0xa6>
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006e7e:	4b4a      	ldr	r3, [pc, #296]	@ (8006fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8006e80:	681a      	ldr	r2, [r3, #0]
 8006e82:	2380      	movs	r3, #128	@ 0x80
 8006e84:	00db      	lsls	r3, r3, #3
 8006e86:	4013      	ands	r3, r2
 8006e88:	d115      	bne.n	8006eb6 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e086      	b.n	8006f9c <HAL_RCC_ClockConfig+0x1b4>
        }
      }

      /* LSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	2b04      	cmp	r3, #4
 8006e94:	d107      	bne.n	8006ea6 <HAL_RCC_ClockConfig+0xbe>
      {
        /* Check the LSI ready flag */
        if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006e96:	4a44      	ldr	r2, [pc, #272]	@ (8006fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8006e98:	2394      	movs	r3, #148	@ 0x94
 8006e9a:	58d3      	ldr	r3, [r2, r3]
 8006e9c:	2202      	movs	r2, #2
 8006e9e:	4013      	ands	r3, r2
 8006ea0:	d109      	bne.n	8006eb6 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	e07a      	b.n	8006f9c <HAL_RCC_ClockConfig+0x1b4>

      /* LSE is selected as System Clock Source */
      else
      {
        /* Check the LSE ready flag */
        if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ea6:	4a40      	ldr	r2, [pc, #256]	@ (8006fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8006ea8:	2390      	movs	r3, #144	@ 0x90
 8006eaa:	58d3      	ldr	r3, [r2, r3]
 8006eac:	2202      	movs	r2, #2
 8006eae:	4013      	ands	r3, r2
 8006eb0:	d101      	bne.n	8006eb6 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	e072      	b.n	8006f9c <HAL_RCC_ClockConfig+0x1b4>
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006eb6:	4b3c      	ldr	r3, [pc, #240]	@ (8006fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	2207      	movs	r2, #7
 8006ebc:	4393      	bics	r3, r2
 8006ebe:	0019      	movs	r1, r3
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	685a      	ldr	r2, [r3, #4]
 8006ec4:	4b38      	ldr	r3, [pc, #224]	@ (8006fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8006ec6:	430a      	orrs	r2, r1
 8006ec8:	609a      	str	r2, [r3, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006eca:	f7fe fb35 	bl	8005538 <HAL_GetTick>
 8006ece:	0003      	movs	r3, r0
 8006ed0:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ed2:	e009      	b.n	8006ee8 <HAL_RCC_ClockConfig+0x100>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ed4:	f7fe fb30 	bl	8005538 <HAL_GetTick>
 8006ed8:	0002      	movs	r2, r0
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	1ad3      	subs	r3, r2, r3
 8006ede:	4a33      	ldr	r2, [pc, #204]	@ (8006fac <HAL_RCC_ClockConfig+0x1c4>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d901      	bls.n	8006ee8 <HAL_RCC_ClockConfig+0x100>
      {
        return HAL_TIMEOUT;
 8006ee4:	2303      	movs	r3, #3
 8006ee6:	e059      	b.n	8006f9c <HAL_RCC_ClockConfig+0x1b4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ee8:	4b2f      	ldr	r3, [pc, #188]	@ (8006fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8006eea:	689b      	ldr	r3, [r3, #8]
 8006eec:	2238      	movs	r2, #56	@ 0x38
 8006eee:	401a      	ands	r2, r3
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	00db      	lsls	r3, r3, #3
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	d1ec      	bne.n	8006ed4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	2202      	movs	r2, #2
 8006f00:	4013      	ands	r3, r2
 8006f02:	d009      	beq.n	8006f18 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f04:	4b28      	ldr	r3, [pc, #160]	@ (8006fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8006f06:	689b      	ldr	r3, [r3, #8]
 8006f08:	4a29      	ldr	r2, [pc, #164]	@ (8006fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8006f0a:	4013      	ands	r3, r2
 8006f0c:	0019      	movs	r1, r3
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	689a      	ldr	r2, [r3, #8]
 8006f12:	4b25      	ldr	r3, [pc, #148]	@ (8006fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8006f14:	430a      	orrs	r2, r1
 8006f16:	609a      	str	r2, [r3, #8]
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006f18:	4b22      	ldr	r3, [pc, #136]	@ (8006fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	2207      	movs	r2, #7
 8006f1e:	4013      	ands	r3, r2
 8006f20:	683a      	ldr	r2, [r7, #0]
 8006f22:	429a      	cmp	r2, r3
 8006f24:	d211      	bcs.n	8006f4a <HAL_RCC_ClockConfig+0x162>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f26:	4b1f      	ldr	r3, [pc, #124]	@ (8006fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	2207      	movs	r2, #7
 8006f2c:	4393      	bics	r3, r2
 8006f2e:	0019      	movs	r1, r3
 8006f30:	4b1c      	ldr	r3, [pc, #112]	@ (8006fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8006f32:	683a      	ldr	r2, [r7, #0]
 8006f34:	430a      	orrs	r2, r1
 8006f36:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f38:	4b1a      	ldr	r3, [pc, #104]	@ (8006fa4 <HAL_RCC_ClockConfig+0x1bc>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	2207      	movs	r2, #7
 8006f3e:	4013      	ands	r3, r2
 8006f40:	683a      	ldr	r2, [r7, #0]
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d001      	beq.n	8006f4a <HAL_RCC_ClockConfig+0x162>
    {
      return HAL_ERROR;
 8006f46:	2301      	movs	r3, #1
 8006f48:	e028      	b.n	8006f9c <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*-------------------------- PCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	2204      	movs	r2, #4
 8006f50:	4013      	ands	r3, r2
 8006f52:	d009      	beq.n	8006f68 <HAL_RCC_ClockConfig+0x180>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8006f54:	4b14      	ldr	r3, [pc, #80]	@ (8006fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8006f56:	689b      	ldr	r3, [r3, #8]
 8006f58:	4a16      	ldr	r2, [pc, #88]	@ (8006fb4 <HAL_RCC_ClockConfig+0x1cc>)
 8006f5a:	4013      	ands	r3, r2
 8006f5c:	0019      	movs	r1, r3
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	68da      	ldr	r2, [r3, #12]
 8006f62:	4b11      	ldr	r3, [pc, #68]	@ (8006fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8006f64:	430a      	orrs	r2, r1
 8006f66:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8006f68:	f000 f82a 	bl	8006fc0 <HAL_RCC_GetSysClockFreq>
 8006f6c:	0001      	movs	r1, r0
 8006f6e:	4b0e      	ldr	r3, [pc, #56]	@ (8006fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8006f70:	689b      	ldr	r3, [r3, #8]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006f72:	0a1b      	lsrs	r3, r3, #8
 8006f74:	220f      	movs	r2, #15
 8006f76:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8006f78:	4a0f      	ldr	r2, [pc, #60]	@ (8006fb8 <HAL_RCC_ClockConfig+0x1d0>)
 8006f7a:	5cd3      	ldrb	r3, [r2, r3]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006f7c:	001a      	movs	r2, r3
 8006f7e:	231f      	movs	r3, #31
 8006f80:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8006f82:	000a      	movs	r2, r1
 8006f84:	40da      	lsrs	r2, r3
 8006f86:	4b0d      	ldr	r3, [pc, #52]	@ (8006fbc <HAL_RCC_ClockConfig+0x1d4>)
 8006f88:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(TICK_INT_PRIORITY);
 8006f8a:	250b      	movs	r5, #11
 8006f8c:	197c      	adds	r4, r7, r5
 8006f8e:	2003      	movs	r0, #3
 8006f90:	f7fe fa78 	bl	8005484 <HAL_InitTick>
 8006f94:	0003      	movs	r3, r0
 8006f96:	7023      	strb	r3, [r4, #0]

  return halstatus;
 8006f98:	197b      	adds	r3, r7, r5
 8006f9a:	781b      	ldrb	r3, [r3, #0]
}
 8006f9c:	0018      	movs	r0, r3
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	b004      	add	sp, #16
 8006fa2:	bdb0      	pop	{r4, r5, r7, pc}
 8006fa4:	40022000 	.word	0x40022000
 8006fa8:	40021000 	.word	0x40021000
 8006fac:	00001388 	.word	0x00001388
 8006fb0:	fffff0ff 	.word	0xfffff0ff
 8006fb4:	ffff8fff 	.word	0xffff8fff
 8006fb8:	08009728 	.word	0x08009728
 8006fbc:	20000004 	.word	0x20000004

08006fc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b08a      	sub	sp, #40	@ 0x28
 8006fc4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	623b      	str	r3, [r7, #32]
  uint32_t pllm;
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  uint32_t pllsourcefreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006fce:	4b46      	ldr	r3, [pc, #280]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x128>)
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	2238      	movs	r2, #56	@ 0x38
 8006fd4:	4013      	ands	r3, r2
 8006fd6:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006fd8:	4b43      	ldr	r3, [pc, #268]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x128>)
 8006fda:	68db      	ldr	r3, [r3, #12]
 8006fdc:	2203      	movs	r2, #3
 8006fde:	4013      	ands	r3, r2
 8006fe0:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006fe2:	69bb      	ldr	r3, [r7, #24]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d005      	beq.n	8006ff4 <HAL_RCC_GetSysClockFreq+0x34>
 8006fe8:	69bb      	ldr	r3, [r7, #24]
 8006fea:	2b18      	cmp	r3, #24
 8006fec:	d125      	bne.n	800703a <HAL_RCC_GetSysClockFreq+0x7a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	d122      	bne.n	800703a <HAL_RCC_GetSysClockFreq+0x7a>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006ff4:	4b3c      	ldr	r3, [pc, #240]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x128>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	2208      	movs	r2, #8
 8006ffa:	4013      	ands	r3, r2
 8006ffc:	d107      	bne.n	800700e <HAL_RCC_GetSysClockFreq+0x4e>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISTBYRG) >> RCC_CSR_MSISTBYRG_Pos;
 8006ffe:	4a3a      	ldr	r2, [pc, #232]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x128>)
 8007000:	2394      	movs	r3, #148	@ 0x94
 8007002:	58d3      	ldr	r3, [r2, r3]
 8007004:	0a1b      	lsrs	r3, r3, #8
 8007006:	220f      	movs	r2, #15
 8007008:	4013      	ands	r3, r2
 800700a:	627b      	str	r3, [r7, #36]	@ 0x24
 800700c:	e005      	b.n	800701a <HAL_RCC_GetSysClockFreq+0x5a>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800700e:	4b36      	ldr	r3, [pc, #216]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x128>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	091b      	lsrs	r3, r3, #4
 8007014:	220f      	movs	r2, #15
 8007016:	4013      	ands	r3, r2
 8007018:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    if (msirange > 11U)
 800701a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800701c:	2b0b      	cmp	r3, #11
 800701e:	d901      	bls.n	8007024 <HAL_RCC_GetSysClockFreq+0x64>
    {
      msirange = 0U;
 8007020:	2300      	movs	r3, #0
 8007022:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    msirange = MSIRangeTable[msirange];
 8007024:	4b31      	ldr	r3, [pc, #196]	@ (80070ec <HAL_RCC_GetSysClockFreq+0x12c>)
 8007026:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007028:	0092      	lsls	r2, r2, #2
 800702a:	58d3      	ldr	r3, [r2, r3]
 800702c:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800702e:	69bb      	ldr	r3, [r7, #24]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d11b      	bne.n	800706c <HAL_RCC_GetSysClockFreq+0xac>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007036:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007038:	e018      	b.n	800706c <HAL_RCC_GetSysClockFreq+0xac>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800703a:	69bb      	ldr	r3, [r7, #24]
 800703c:	2b08      	cmp	r3, #8
 800703e:	d102      	bne.n	8007046 <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007040:	4b2b      	ldr	r3, [pc, #172]	@ (80070f0 <HAL_RCC_GetSysClockFreq+0x130>)
 8007042:	623b      	str	r3, [r7, #32]
 8007044:	e012      	b.n	800706c <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007046:	69bb      	ldr	r3, [r7, #24]
 8007048:	2b10      	cmp	r3, #16
 800704a:	d102      	bne.n	8007052 <HAL_RCC_GetSysClockFreq+0x92>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800704c:	4b29      	ldr	r3, [pc, #164]	@ (80070f4 <HAL_RCC_GetSysClockFreq+0x134>)
 800704e:	623b      	str	r3, [r7, #32]
 8007050:	e00c      	b.n	800706c <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSI)
 8007052:	69bb      	ldr	r3, [r7, #24]
 8007054:	2b20      	cmp	r3, #32
 8007056:	d103      	bne.n	8007060 <HAL_RCC_GetSysClockFreq+0xa0>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8007058:	23fa      	movs	r3, #250	@ 0xfa
 800705a:	01db      	lsls	r3, r3, #7
 800705c:	623b      	str	r3, [r7, #32]
 800705e:	e005      	b.n	800706c <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSE)
 8007060:	69bb      	ldr	r3, [r7, #24]
 8007062:	2b28      	cmp	r3, #40	@ 0x28
 8007064:	d102      	bne.n	800706c <HAL_RCC_GetSysClockFreq+0xac>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8007066:	2380      	movs	r3, #128	@ 0x80
 8007068:	021b      	lsls	r3, r3, #8
 800706a:	623b      	str	r3, [r7, #32]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800706c:	69bb      	ldr	r3, [r7, #24]
 800706e:	2b18      	cmp	r3, #24
 8007070:	d135      	bne.n	80070de <HAL_RCC_GetSysClockFreq+0x11e>
    /* PLL used as system clock  source */
    /* The allowed input (pllinput/M) frequency range is from 2.66 to 16 MHZ */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007072:	4b1d      	ldr	r3, [pc, #116]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x128>)
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	2203      	movs	r2, #3
 8007078:	4013      	ands	r3, r2
 800707a:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800707c:	4b1a      	ldr	r3, [pc, #104]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x128>)
 800707e:	68db      	ldr	r3, [r3, #12]
 8007080:	091b      	lsrs	r3, r3, #4
 8007082:	2207      	movs	r2, #7
 8007084:	4013      	ands	r3, r2
 8007086:	3301      	adds	r3, #1
 8007088:	60fb      	str	r3, [r7, #12]

    switch (pllsource)
 800708a:	693b      	ldr	r3, [r7, #16]
 800708c:	2b02      	cmp	r3, #2
 800708e:	d003      	beq.n	8007098 <HAL_RCC_GetSysClockFreq+0xd8>
 8007090:	693b      	ldr	r3, [r7, #16]
 8007092:	2b03      	cmp	r3, #3
 8007094:	d003      	beq.n	800709e <HAL_RCC_GetSysClockFreq+0xde>
 8007096:	e005      	b.n	80070a4 <HAL_RCC_GetSysClockFreq+0xe4>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllsourcefreq = HSI_VALUE;
 8007098:	4b15      	ldr	r3, [pc, #84]	@ (80070f0 <HAL_RCC_GetSysClockFreq+0x130>)
 800709a:	61fb      	str	r3, [r7, #28]
        break;
 800709c:	e005      	b.n	80070aa <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllsourcefreq = HSE_VALUE;
 800709e:	4b15      	ldr	r3, [pc, #84]	@ (80070f4 <HAL_RCC_GetSysClockFreq+0x134>)
 80070a0:	61fb      	str	r3, [r7, #28]
        break;
 80070a2:	e002      	b.n	80070aa <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllsourcefreq = msirange;
 80070a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a6:	61fb      	str	r3, [r7, #28]
        break;
 80070a8:	46c0      	nop			@ (mov r8, r8)
    }
    pllvco = (pllsourcefreq * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm ;
 80070aa:	4b0f      	ldr	r3, [pc, #60]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x128>)
 80070ac:	68db      	ldr	r3, [r3, #12]
 80070ae:	0a1b      	lsrs	r3, r3, #8
 80070b0:	227f      	movs	r2, #127	@ 0x7f
 80070b2:	4013      	ands	r3, r2
 80070b4:	69fa      	ldr	r2, [r7, #28]
 80070b6:	4353      	muls	r3, r2
 80070b8:	68f9      	ldr	r1, [r7, #12]
 80070ba:	0018      	movs	r0, r3
 80070bc:	f7f9 f824 	bl	8000108 <__udivsi3>
 80070c0:	0003      	movs	r3, r0
 80070c2:	60bb      	str	r3, [r7, #8]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80070c4:	4b08      	ldr	r3, [pc, #32]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x128>)
 80070c6:	68db      	ldr	r3, [r3, #12]
 80070c8:	0f5b      	lsrs	r3, r3, #29
 80070ca:	2207      	movs	r2, #7
 80070cc:	4013      	ands	r3, r2
 80070ce:	3301      	adds	r3, #1
 80070d0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80070d2:	6879      	ldr	r1, [r7, #4]
 80070d4:	68b8      	ldr	r0, [r7, #8]
 80070d6:	f7f9 f817 	bl	8000108 <__udivsi3>
 80070da:	0003      	movs	r3, r0
 80070dc:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80070de:	6a3b      	ldr	r3, [r7, #32]
}
 80070e0:	0018      	movs	r0, r3
 80070e2:	46bd      	mov	sp, r7
 80070e4:	b00a      	add	sp, #40	@ 0x28
 80070e6:	bd80      	pop	{r7, pc}
 80070e8:	40021000 	.word	0x40021000
 80070ec:	08009740 	.word	0x08009740
 80070f0:	00f42400 	.word	0x00f42400
 80070f4:	003d0900 	.word	0x003d0900

080070f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80070fc:	4b02      	ldr	r3, [pc, #8]	@ (8007108 <HAL_RCC_GetHCLKFreq+0x10>)
 80070fe:	681b      	ldr	r3, [r3, #0]
}
 8007100:	0018      	movs	r0, r3
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}
 8007106:	46c0      	nop			@ (mov r8, r8)
 8007108:	20000004 	.word	0x20000004

0800710c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos] & 0x1FU));
 8007110:	f7ff fff2 	bl	80070f8 <HAL_RCC_GetHCLKFreq>
 8007114:	0001      	movs	r1, r0
 8007116:	4b07      	ldr	r3, [pc, #28]	@ (8007134 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	0b1b      	lsrs	r3, r3, #12
 800711c:	2207      	movs	r2, #7
 800711e:	4013      	ands	r3, r2
 8007120:	4a05      	ldr	r2, [pc, #20]	@ (8007138 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8007122:	5cd3      	ldrb	r3, [r2, r3]
 8007124:	001a      	movs	r2, r3
 8007126:	231f      	movs	r3, #31
 8007128:	4013      	ands	r3, r2
 800712a:	40d9      	lsrs	r1, r3
 800712c:	000b      	movs	r3, r1
}
 800712e:	0018      	movs	r0, r3
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}
 8007134:	40021000 	.word	0x40021000
 8007138:	08009738 	.word	0x08009738

0800713c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSISRANGE_0 to RCC_MSISRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b086      	sub	sp, #24
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007144:	2300      	movs	r3, #0
 8007146:	613b      	str	r3, [r7, #16]

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007148:	4b2f      	ldr	r3, [pc, #188]	@ (8007208 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 800714a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800714c:	2380      	movs	r3, #128	@ 0x80
 800714e:	055b      	lsls	r3, r3, #21
 8007150:	4013      	ands	r3, r2
 8007152:	d004      	beq.n	800715e <RCC_SetFlashLatencyFromMSIRange+0x22>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007154:	f7ff fa12 	bl	800657c <HAL_PWREx_GetVoltageRange>
 8007158:	0003      	movs	r3, r0
 800715a:	617b      	str	r3, [r7, #20]
 800715c:	e017      	b.n	800718e <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800715e:	4b2a      	ldr	r3, [pc, #168]	@ (8007208 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8007160:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007162:	4b29      	ldr	r3, [pc, #164]	@ (8007208 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8007164:	2180      	movs	r1, #128	@ 0x80
 8007166:	0549      	lsls	r1, r1, #21
 8007168:	430a      	orrs	r2, r1
 800716a:	659a      	str	r2, [r3, #88]	@ 0x58
 800716c:	4b26      	ldr	r3, [pc, #152]	@ (8007208 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 800716e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007170:	2380      	movs	r3, #128	@ 0x80
 8007172:	055b      	lsls	r3, r3, #21
 8007174:	4013      	ands	r3, r2
 8007176:	60fb      	str	r3, [r7, #12]
 8007178:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800717a:	f7ff f9ff 	bl	800657c <HAL_PWREx_GetVoltageRange>
 800717e:	0003      	movs	r3, r0
 8007180:	617b      	str	r3, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007182:	4b21      	ldr	r3, [pc, #132]	@ (8007208 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8007184:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007186:	4b20      	ldr	r3, [pc, #128]	@ (8007208 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8007188:	4920      	ldr	r1, [pc, #128]	@ (800720c <RCC_SetFlashLatencyFromMSIRange+0xd0>)
 800718a:	400a      	ands	r2, r1
 800718c:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  if (vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800718e:	697a      	ldr	r2, [r7, #20]
 8007190:	2380      	movs	r3, #128	@ 0x80
 8007192:	009b      	lsls	r3, r3, #2
 8007194:	429a      	cmp	r2, r3
 8007196:	d111      	bne.n	80071bc <RCC_SetFlashLatencyFromMSIRange+0x80>
  {
    if (msirange > RCC_MSIRANGE_8)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2b80      	cmp	r3, #128	@ 0x80
 800719c:	d91c      	bls.n	80071d8 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_11)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2bb0      	cmp	r3, #176	@ 0xb0
 80071a2:	d902      	bls.n	80071aa <RCC_SetFlashLatencyFromMSIRange+0x6e>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80071a4:	2302      	movs	r3, #2
 80071a6:	613b      	str	r3, [r7, #16]
 80071a8:	e016      	b.n	80071d8 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else if (msirange > RCC_MSIRANGE_9)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2b90      	cmp	r3, #144	@ 0x90
 80071ae:	d902      	bls.n	80071b6 <RCC_SetFlashLatencyFromMSIRange+0x7a>
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80071b0:	2301      	movs	r3, #1
 80071b2:	613b      	str	r3, [r7, #16]
 80071b4:	e010      	b.n	80071d8 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_0; /* 0WS */
 80071b6:	2300      	movs	r3, #0
 80071b8:	613b      	str	r3, [r7, #16]
 80071ba:	e00d      	b.n	80071d8 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange >= RCC_MSIRANGE_8)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2b7f      	cmp	r3, #127	@ 0x7f
 80071c0:	d902      	bls.n	80071c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_2; /* 3WS */
 80071c2:	2302      	movs	r3, #2
 80071c4:	613b      	str	r3, [r7, #16]
 80071c6:	e007      	b.n	80071d8 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else if (msirange == RCC_MSIRANGE_7)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2b70      	cmp	r3, #112	@ 0x70
 80071cc:	d102      	bne.n	80071d4 <RCC_SetFlashLatencyFromMSIRange+0x98>
    {
      /* MSI 8Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80071ce:	2301      	movs	r3, #1
 80071d0:	613b      	str	r3, [r7, #16]
 80071d2:	e001      	b.n	80071d8 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else
    {
      /* MSI 16Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80071d4:	2300      	movs	r3, #0
 80071d6:	613b      	str	r3, [r7, #16]
    }
    /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80071d8:	4b0d      	ldr	r3, [pc, #52]	@ (8007210 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	2207      	movs	r2, #7
 80071de:	4393      	bics	r3, r2
 80071e0:	0019      	movs	r1, r3
 80071e2:	4b0b      	ldr	r3, [pc, #44]	@ (8007210 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 80071e4:	693a      	ldr	r2, [r7, #16]
 80071e6:	430a      	orrs	r2, r1
 80071e8:	601a      	str	r2, [r3, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80071ea:	4b09      	ldr	r3, [pc, #36]	@ (8007210 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	2207      	movs	r2, #7
 80071f0:	4013      	ands	r3, r2
 80071f2:	693a      	ldr	r2, [r7, #16]
 80071f4:	429a      	cmp	r2, r3
 80071f6:	d001      	beq.n	80071fc <RCC_SetFlashLatencyFromMSIRange+0xc0>
  {
    return HAL_ERROR;
 80071f8:	2301      	movs	r3, #1
 80071fa:	e000      	b.n	80071fe <RCC_SetFlashLatencyFromMSIRange+0xc2>
  }

  return HAL_OK;
 80071fc:	2300      	movs	r3, #0
}
 80071fe:	0018      	movs	r0, r3
 8007200:	46bd      	mov	sp, r7
 8007202:	b006      	add	sp, #24
 8007204:	bd80      	pop	{r7, pc}
 8007206:	46c0      	nop			@ (mov r8, r8)
 8007208:	40021000 	.word	0x40021000
 800720c:	efffffff 	.word	0xefffffff
 8007210:	40022000 	.word	0x40022000

08007214 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b086      	sub	sp, #24
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800721c:	2313      	movs	r3, #19
 800721e:	18fb      	adds	r3, r7, r3
 8007220:	2200      	movs	r2, #0
 8007222:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007224:	2312      	movs	r3, #18
 8007226:	18fb      	adds	r3, r7, r3
 8007228:	2200      	movs	r2, #0
 800722a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681a      	ldr	r2, [r3, #0]
 8007230:	2380      	movs	r3, #128	@ 0x80
 8007232:	021b      	lsls	r3, r3, #8
 8007234:	4013      	ands	r3, r2
 8007236:	d100      	bne.n	800723a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8007238:	e0b7      	b.n	80073aa <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    FlagStatus       pwrclkchanged = RESET;
 800723a:	2011      	movs	r0, #17
 800723c:	183b      	adds	r3, r7, r0
 800723e:	2200      	movs	r2, #0
 8007240:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007242:	4b4c      	ldr	r3, [pc, #304]	@ (8007374 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007244:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007246:	2380      	movs	r3, #128	@ 0x80
 8007248:	055b      	lsls	r3, r3, #21
 800724a:	4013      	ands	r3, r2
 800724c:	d110      	bne.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800724e:	4b49      	ldr	r3, [pc, #292]	@ (8007374 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007250:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007252:	4b48      	ldr	r3, [pc, #288]	@ (8007374 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007254:	2180      	movs	r1, #128	@ 0x80
 8007256:	0549      	lsls	r1, r1, #21
 8007258:	430a      	orrs	r2, r1
 800725a:	659a      	str	r2, [r3, #88]	@ 0x58
 800725c:	4b45      	ldr	r3, [pc, #276]	@ (8007374 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800725e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007260:	2380      	movs	r3, #128	@ 0x80
 8007262:	055b      	lsls	r3, r3, #21
 8007264:	4013      	ands	r3, r2
 8007266:	60bb      	str	r3, [r7, #8]
 8007268:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800726a:	183b      	adds	r3, r7, r0
 800726c:	2201      	movs	r2, #1
 800726e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007270:	4b41      	ldr	r3, [pc, #260]	@ (8007378 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007272:	681a      	ldr	r2, [r3, #0]
 8007274:	4b40      	ldr	r3, [pc, #256]	@ (8007378 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007276:	2180      	movs	r1, #128	@ 0x80
 8007278:	0049      	lsls	r1, r1, #1
 800727a:	430a      	orrs	r2, r1
 800727c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800727e:	f7fe f95b 	bl	8005538 <HAL_GetTick>
 8007282:	0003      	movs	r3, r0
 8007284:	60fb      	str	r3, [r7, #12]

    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007286:	e00b      	b.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007288:	f7fe f956 	bl	8005538 <HAL_GetTick>
 800728c:	0002      	movs	r2, r0
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	1ad3      	subs	r3, r2, r3
 8007292:	2b02      	cmp	r3, #2
 8007294:	d904      	bls.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8007296:	2313      	movs	r3, #19
 8007298:	18fb      	adds	r3, r7, r3
 800729a:	2203      	movs	r2, #3
 800729c:	701a      	strb	r2, [r3, #0]
        break;
 800729e:	e005      	b.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0x98>
    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80072a0:	4b35      	ldr	r3, [pc, #212]	@ (8007378 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80072a2:	681a      	ldr	r2, [r3, #0]
 80072a4:	2380      	movs	r3, #128	@ 0x80
 80072a6:	005b      	lsls	r3, r3, #1
 80072a8:	4013      	ands	r3, r2
 80072aa:	d0ed      	beq.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80072ac:	2313      	movs	r3, #19
 80072ae:	18fb      	adds	r3, r7, r3
 80072b0:	781b      	ldrb	r3, [r3, #0]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d168      	bne.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80072b6:	4a2f      	ldr	r2, [pc, #188]	@ (8007374 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072b8:	2390      	movs	r3, #144	@ 0x90
 80072ba:	58d2      	ldr	r2, [r2, r3]
 80072bc:	23c0      	movs	r3, #192	@ 0xc0
 80072be:	009b      	lsls	r3, r3, #2
 80072c0:	4013      	ands	r3, r2
 80072c2:	617b      	str	r3, [r7, #20]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d01f      	beq.n	800730a <HAL_RCCEx_PeriphCLKConfig+0xf6>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072ce:	697a      	ldr	r2, [r7, #20]
 80072d0:	429a      	cmp	r2, r3
 80072d2:	d01a      	beq.n	800730a <HAL_RCCEx_PeriphCLKConfig+0xf6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80072d4:	4a27      	ldr	r2, [pc, #156]	@ (8007374 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072d6:	2390      	movs	r3, #144	@ 0x90
 80072d8:	58d3      	ldr	r3, [r2, r3]
 80072da:	4a28      	ldr	r2, [pc, #160]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80072dc:	4013      	ands	r3, r2
 80072de:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80072e0:	4a24      	ldr	r2, [pc, #144]	@ (8007374 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072e2:	2390      	movs	r3, #144	@ 0x90
 80072e4:	58d3      	ldr	r3, [r2, r3]
 80072e6:	4923      	ldr	r1, [pc, #140]	@ (8007374 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072e8:	2280      	movs	r2, #128	@ 0x80
 80072ea:	0252      	lsls	r2, r2, #9
 80072ec:	4313      	orrs	r3, r2
 80072ee:	2290      	movs	r2, #144	@ 0x90
 80072f0:	508b      	str	r3, [r1, r2]
        __HAL_RCC_BACKUPRESET_RELEASE();
 80072f2:	4a20      	ldr	r2, [pc, #128]	@ (8007374 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072f4:	2390      	movs	r3, #144	@ 0x90
 80072f6:	58d3      	ldr	r3, [r2, r3]
 80072f8:	491e      	ldr	r1, [pc, #120]	@ (8007374 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072fa:	4a21      	ldr	r2, [pc, #132]	@ (8007380 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
 80072fc:	4013      	ands	r3, r2
 80072fe:	2290      	movs	r2, #144	@ 0x90
 8007300:	508b      	str	r3, [r1, r2]
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007302:	491c      	ldr	r1, [pc, #112]	@ (8007374 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007304:	2290      	movs	r2, #144	@ 0x90
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	508b      	str	r3, [r1, r2]
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	2201      	movs	r2, #1
 800730e:	4013      	ands	r3, r2
 8007310:	d017      	beq.n	8007342 <HAL_RCCEx_PeriphCLKConfig+0x12e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007312:	f7fe f911 	bl	8005538 <HAL_GetTick>
 8007316:	0003      	movs	r3, r0
 8007318:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800731a:	e00c      	b.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800731c:	f7fe f90c 	bl	8005538 <HAL_GetTick>
 8007320:	0002      	movs	r2, r0
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	1ad3      	subs	r3, r2, r3
 8007326:	4a17      	ldr	r2, [pc, #92]	@ (8007384 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d904      	bls.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0x122>
          {
            ret = HAL_TIMEOUT;
 800732c:	2313      	movs	r3, #19
 800732e:	18fb      	adds	r3, r7, r3
 8007330:	2203      	movs	r2, #3
 8007332:	701a      	strb	r2, [r3, #0]
            break;
 8007334:	e005      	b.n	8007342 <HAL_RCCEx_PeriphCLKConfig+0x12e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007336:	4a0f      	ldr	r2, [pc, #60]	@ (8007374 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007338:	2390      	movs	r3, #144	@ 0x90
 800733a:	58d3      	ldr	r3, [r2, r3]
 800733c:	2202      	movs	r2, #2
 800733e:	4013      	ands	r3, r2
 8007340:	d0ec      	beq.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x108>
          }
        }
      }

      if (ret == HAL_OK)
 8007342:	2313      	movs	r3, #19
 8007344:	18fb      	adds	r3, r7, r3
 8007346:	781b      	ldrb	r3, [r3, #0]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d10b      	bne.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800734c:	4a09      	ldr	r2, [pc, #36]	@ (8007374 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800734e:	2390      	movs	r3, #144	@ 0x90
 8007350:	58d3      	ldr	r3, [r2, r3]
 8007352:	4a0a      	ldr	r2, [pc, #40]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007354:	401a      	ands	r2, r3
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800735a:	4906      	ldr	r1, [pc, #24]	@ (8007374 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800735c:	4313      	orrs	r3, r2
 800735e:	2290      	movs	r2, #144	@ 0x90
 8007360:	508b      	str	r3, [r1, r2]
 8007362:	e017      	b.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007364:	2312      	movs	r3, #18
 8007366:	18fb      	adds	r3, r7, r3
 8007368:	2213      	movs	r2, #19
 800736a:	18ba      	adds	r2, r7, r2
 800736c:	7812      	ldrb	r2, [r2, #0]
 800736e:	701a      	strb	r2, [r3, #0]
 8007370:	e010      	b.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8007372:	46c0      	nop			@ (mov r8, r8)
 8007374:	40021000 	.word	0x40021000
 8007378:	40007000 	.word	0x40007000
 800737c:	fffffcff 	.word	0xfffffcff
 8007380:	fffeffff 	.word	0xfffeffff
 8007384:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007388:	2312      	movs	r3, #18
 800738a:	18fb      	adds	r3, r7, r3
 800738c:	2213      	movs	r2, #19
 800738e:	18ba      	adds	r2, r7, r2
 8007390:	7812      	ldrb	r2, [r2, #0]
 8007392:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007394:	2311      	movs	r3, #17
 8007396:	18fb      	adds	r3, r7, r3
 8007398:	781b      	ldrb	r3, [r3, #0]
 800739a:	2b01      	cmp	r3, #1
 800739c:	d105      	bne.n	80073aa <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800739e:	4ba4      	ldr	r3, [pc, #656]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80073a0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80073a2:	4ba3      	ldr	r3, [pc, #652]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80073a4:	49a3      	ldr	r1, [pc, #652]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x420>)
 80073a6:	400a      	ands	r2, r1
 80073a8:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	2201      	movs	r2, #1
 80073b0:	4013      	ands	r3, r2
 80073b2:	d00b      	beq.n	80073cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80073b4:	4a9e      	ldr	r2, [pc, #632]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80073b6:	2388      	movs	r3, #136	@ 0x88
 80073b8:	58d3      	ldr	r3, [r2, r3]
 80073ba:	2203      	movs	r2, #3
 80073bc:	4393      	bics	r3, r2
 80073be:	001a      	movs	r2, r3
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	685b      	ldr	r3, [r3, #4]
 80073c4:	499a      	ldr	r1, [pc, #616]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80073c6:	4313      	orrs	r3, r2
 80073c8:	2288      	movs	r2, #136	@ 0x88
 80073ca:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	2202      	movs	r2, #2
 80073d2:	4013      	ands	r3, r2
 80073d4:	d00b      	beq.n	80073ee <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80073d6:	4a96      	ldr	r2, [pc, #600]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80073d8:	2388      	movs	r3, #136	@ 0x88
 80073da:	58d3      	ldr	r3, [r2, r3]
 80073dc:	220c      	movs	r2, #12
 80073de:	4393      	bics	r3, r2
 80073e0:	001a      	movs	r2, r3
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	689b      	ldr	r3, [r3, #8]
 80073e6:	4992      	ldr	r1, [pc, #584]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80073e8:	4313      	orrs	r3, r2
 80073ea:	2288      	movs	r2, #136	@ 0x88
 80073ec:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	2210      	movs	r2, #16
 80073f4:	4013      	ands	r3, r2
 80073f6:	d00a      	beq.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80073f8:	4a8d      	ldr	r2, [pc, #564]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80073fa:	2388      	movs	r3, #136	@ 0x88
 80073fc:	58d3      	ldr	r3, [r2, r3]
 80073fe:	4a8e      	ldr	r2, [pc, #568]	@ (8007638 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8007400:	401a      	ands	r2, r3
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	695b      	ldr	r3, [r3, #20]
 8007406:	498a      	ldr	r1, [pc, #552]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007408:	4313      	orrs	r3, r2
 800740a:	2288      	movs	r2, #136	@ 0x88
 800740c:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	2208      	movs	r2, #8
 8007414:	4013      	ands	r3, r2
 8007416:	d00a      	beq.n	800742e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART2 clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8007418:	4a85      	ldr	r2, [pc, #532]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800741a:	2388      	movs	r3, #136	@ 0x88
 800741c:	58d3      	ldr	r3, [r2, r3]
 800741e:	4a87      	ldr	r2, [pc, #540]	@ (800763c <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8007420:	401a      	ands	r2, r3
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	691b      	ldr	r3, [r3, #16]
 8007426:	4982      	ldr	r1, [pc, #520]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007428:	4313      	orrs	r3, r2
 800742a:	2288      	movs	r2, #136	@ 0x88
 800742c:	508b      	str	r3, [r1, r2]
  }
#if defined (LPUART3)
  /*-------------------------- LPUART3 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART3) == RCC_PERIPHCLK_LPUART3)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	2204      	movs	r2, #4
 8007434:	4013      	ands	r3, r2
 8007436:	d00b      	beq.n	8007450 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART3CLKSOURCE(PeriphClkInit->Lpuart3ClockSelection));

    /* Configure the LPUART3 clock source */
    __HAL_RCC_LPUART3_CONFIG(PeriphClkInit->Lpuart3ClockSelection);
 8007438:	4a7d      	ldr	r2, [pc, #500]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800743a:	2388      	movs	r3, #136	@ 0x88
 800743c:	58d3      	ldr	r3, [r2, r3]
 800743e:	22c0      	movs	r2, #192	@ 0xc0
 8007440:	4393      	bics	r3, r2
 8007442:	001a      	movs	r2, r3
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	68db      	ldr	r3, [r3, #12]
 8007448:	4979      	ldr	r1, [pc, #484]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800744a:	4313      	orrs	r3, r2
 800744c:	2288      	movs	r2, #136	@ 0x88
 800744e:	508b      	str	r3, [r1, r2]
  }
#endif /* LPUART3 */
  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	2220      	movs	r2, #32
 8007456:	4013      	ands	r3, r2
 8007458:	d00a      	beq.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0x25c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800745a:	4a75      	ldr	r2, [pc, #468]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800745c:	2388      	movs	r3, #136	@ 0x88
 800745e:	58d3      	ldr	r3, [r2, r3]
 8007460:	4a77      	ldr	r2, [pc, #476]	@ (8007640 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007462:	401a      	ands	r2, r3
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	699b      	ldr	r3, [r3, #24]
 8007468:	4971      	ldr	r1, [pc, #452]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800746a:	4313      	orrs	r3, r2
 800746c:	2288      	movs	r2, #136	@ 0x88
 800746e:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	2240      	movs	r2, #64	@ 0x40
 8007476:	4013      	ands	r3, r2
 8007478:	d00a      	beq.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800747a:	4a6d      	ldr	r2, [pc, #436]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800747c:	2388      	movs	r3, #136	@ 0x88
 800747e:	58d3      	ldr	r3, [r2, r3]
 8007480:	4a70      	ldr	r2, [pc, #448]	@ (8007644 <HAL_RCCEx_PeriphCLKConfig+0x430>)
 8007482:	401a      	ands	r2, r3
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	69db      	ldr	r3, [r3, #28]
 8007488:	4969      	ldr	r1, [pc, #420]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800748a:	4313      	orrs	r3, r2
 800748c:	2288      	movs	r2, #136	@ 0x88
 800748e:	508b      	str	r3, [r1, r2]
  }

  /*----------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	2280      	movs	r2, #128	@ 0x80
 8007496:	4013      	ands	r3, r2
 8007498:	d00a      	beq.n	80074b0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800749a:	4a65      	ldr	r2, [pc, #404]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800749c:	2388      	movs	r3, #136	@ 0x88
 800749e:	58d3      	ldr	r3, [r2, r3]
 80074a0:	4a69      	ldr	r2, [pc, #420]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80074a2:	401a      	ands	r2, r3
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6a1b      	ldr	r3, [r3, #32]
 80074a8:	4961      	ldr	r1, [pc, #388]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80074aa:	4313      	orrs	r3, r2
 80074ac:	2288      	movs	r2, #136	@ 0x88
 80074ae:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681a      	ldr	r2, [r3, #0]
 80074b4:	2380      	movs	r3, #128	@ 0x80
 80074b6:	005b      	lsls	r3, r3, #1
 80074b8:	4013      	ands	r3, r2
 80074ba:	d00a      	beq.n	80074d2 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80074bc:	4a5c      	ldr	r2, [pc, #368]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80074be:	2388      	movs	r3, #136	@ 0x88
 80074c0:	58d3      	ldr	r3, [r2, r3]
 80074c2:	4a62      	ldr	r2, [pc, #392]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80074c4:	401a      	ands	r2, r3
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ca:	4959      	ldr	r1, [pc, #356]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80074cc:	4313      	orrs	r3, r2
 80074ce:	2288      	movs	r2, #136	@ 0x88
 80074d0:	508b      	str	r3, [r1, r2]
  }
#if defined (LPTIM3)
  /*----------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681a      	ldr	r2, [r3, #0]
 80074d6:	2380      	movs	r3, #128	@ 0x80
 80074d8:	009b      	lsls	r3, r3, #2
 80074da:	4013      	ands	r3, r2
 80074dc:	d00a      	beq.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80074de:	4a54      	ldr	r2, [pc, #336]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80074e0:	2388      	movs	r3, #136	@ 0x88
 80074e2:	58d3      	ldr	r3, [r2, r3]
 80074e4:	4a5a      	ldr	r2, [pc, #360]	@ (8007650 <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 80074e6:	401a      	ands	r2, r3
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074ec:	4950      	ldr	r1, [pc, #320]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80074ee:	4313      	orrs	r3, r2
 80074f0:	2288      	movs	r2, #136	@ 0x88
 80074f2:	508b      	str	r3, [r1, r2]
  }
#endif /* LPTIM3 */
  /*-------------------------- ADC clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681a      	ldr	r2, [r3, #0]
 80074f8:	2380      	movs	r3, #128	@ 0x80
 80074fa:	01db      	lsls	r3, r3, #7
 80074fc:	4013      	ands	r3, r2
 80074fe:	d017      	beq.n	8007530 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLP)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007504:	2380      	movs	r3, #128	@ 0x80
 8007506:	055b      	lsls	r3, r3, #21
 8007508:	429a      	cmp	r2, r3
 800750a:	d106      	bne.n	800751a <HAL_RCCEx_PeriphCLKConfig+0x306>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVP);
 800750c:	4b48      	ldr	r3, [pc, #288]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800750e:	68da      	ldr	r2, [r3, #12]
 8007510:	4b47      	ldr	r3, [pc, #284]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007512:	2180      	movs	r1, #128	@ 0x80
 8007514:	0249      	lsls	r1, r1, #9
 8007516:	430a      	orrs	r2, r1
 8007518:	60da      	str	r2, [r3, #12]
    }
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800751a:	4a45      	ldr	r2, [pc, #276]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800751c:	2388      	movs	r3, #136	@ 0x88
 800751e:	58d3      	ldr	r3, [r2, r3]
 8007520:	4a4c      	ldr	r2, [pc, #304]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x440>)
 8007522:	401a      	ands	r2, r3
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007528:	4941      	ldr	r1, [pc, #260]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800752a:	4313      	orrs	r3, r2
 800752c:	2288      	movs	r2, #136	@ 0x88
 800752e:	508b      	str	r3, [r1, r2]
  }
#if defined (USB_DRD_FS)
  /*-------------------------- USB clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681a      	ldr	r2, [r3, #0]
 8007534:	2380      	movs	r3, #128	@ 0x80
 8007536:	015b      	lsls	r3, r3, #5
 8007538:	4013      	ands	r3, r2
 800753a:	d017      	beq.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLQ)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007540:	2380      	movs	r3, #128	@ 0x80
 8007542:	051b      	lsls	r3, r3, #20
 8007544:	429a      	cmp	r2, r3
 8007546:	d106      	bne.n	8007556 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8007548:	4b39      	ldr	r3, [pc, #228]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800754a:	68da      	ldr	r2, [r3, #12]
 800754c:	4b38      	ldr	r3, [pc, #224]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800754e:	2180      	movs	r1, #128	@ 0x80
 8007550:	0449      	lsls	r1, r1, #17
 8007552:	430a      	orrs	r2, r1
 8007554:	60da      	str	r2, [r3, #12]
    }
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007556:	4a36      	ldr	r2, [pc, #216]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007558:	2388      	movs	r3, #136	@ 0x88
 800755a:	58d3      	ldr	r3, [r2, r3]
 800755c:	4a3e      	ldr	r2, [pc, #248]	@ (8007658 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800755e:	401a      	ands	r2, r3
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007564:	4932      	ldr	r1, [pc, #200]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007566:	4313      	orrs	r3, r2
 8007568:	2288      	movs	r2, #136	@ 0x88
 800756a:	508b      	str	r3, [r1, r2]

  }
#endif /* USB_DRD_FS */
  /*-------------------------- RNG clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681a      	ldr	r2, [r3, #0]
 8007570:	2380      	movs	r3, #128	@ 0x80
 8007572:	019b      	lsls	r3, r3, #6
 8007574:	4013      	ands	r3, r2
 8007576:	d017      	beq.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLQ)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800757c:	2380      	movs	r3, #128	@ 0x80
 800757e:	051b      	lsls	r3, r3, #20
 8007580:	429a      	cmp	r2, r3
 8007582:	d106      	bne.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x37e>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8007584:	4b2a      	ldr	r3, [pc, #168]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007586:	68da      	ldr	r2, [r3, #12]
 8007588:	4b29      	ldr	r3, [pc, #164]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800758a:	2180      	movs	r1, #128	@ 0x80
 800758c:	0449      	lsls	r1, r1, #17
 800758e:	430a      	orrs	r2, r1
 8007590:	60da      	str	r2, [r3, #12]
    }
    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007592:	4a27      	ldr	r2, [pc, #156]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007594:	2388      	movs	r3, #136	@ 0x88
 8007596:	58d3      	ldr	r3, [r2, r3]
 8007598:	4a2f      	ldr	r2, [pc, #188]	@ (8007658 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800759a:	401a      	ands	r2, r3
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075a0:	4923      	ldr	r1, [pc, #140]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80075a2:	4313      	orrs	r3, r2
 80075a4:	2288      	movs	r2, #136	@ 0x88
 80075a6:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM1 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681a      	ldr	r2, [r3, #0]
 80075ac:	2380      	movs	r3, #128	@ 0x80
 80075ae:	00db      	lsls	r3, r3, #3
 80075b0:	4013      	ands	r3, r2
 80075b2:	d017      	beq.n	80075e4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {

    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLLQ)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075b8:	2380      	movs	r3, #128	@ 0x80
 80075ba:	045b      	lsls	r3, r3, #17
 80075bc:	429a      	cmp	r2, r3
 80075be:	d106      	bne.n	80075ce <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 80075c0:	4b1b      	ldr	r3, [pc, #108]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80075c2:	68da      	ldr	r2, [r3, #12]
 80075c4:	4b1a      	ldr	r3, [pc, #104]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80075c6:	2180      	movs	r1, #128	@ 0x80
 80075c8:	0449      	lsls	r1, r1, #17
 80075ca:	430a      	orrs	r2, r1
 80075cc:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80075ce:	4a18      	ldr	r2, [pc, #96]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80075d0:	2388      	movs	r3, #136	@ 0x88
 80075d2:	58d3      	ldr	r3, [r2, r3]
 80075d4:	4a21      	ldr	r2, [pc, #132]	@ (800765c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 80075d6:	401a      	ands	r2, r3
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075dc:	4914      	ldr	r1, [pc, #80]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80075de:	4313      	orrs	r3, r2
 80075e0:	2288      	movs	r2, #136	@ 0x88
 80075e2:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM15 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681a      	ldr	r2, [r3, #0]
 80075e8:	2380      	movs	r3, #128	@ 0x80
 80075ea:	011b      	lsls	r3, r3, #4
 80075ec:	4013      	ands	r3, r2
 80075ee:	d017      	beq.n	8007620 <HAL_RCCEx_PeriphCLKConfig+0x40c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLLQ)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80075f4:	2380      	movs	r3, #128	@ 0x80
 80075f6:	049b      	lsls	r3, r3, #18
 80075f8:	429a      	cmp	r2, r3
 80075fa:	d106      	bne.n	800760a <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 80075fc:	4b0c      	ldr	r3, [pc, #48]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80075fe:	68da      	ldr	r2, [r3, #12]
 8007600:	4b0b      	ldr	r3, [pc, #44]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007602:	2180      	movs	r1, #128	@ 0x80
 8007604:	0449      	lsls	r1, r1, #17
 8007606:	430a      	orrs	r2, r1
 8007608:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800760a:	4a09      	ldr	r2, [pc, #36]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800760c:	2388      	movs	r3, #136	@ 0x88
 800760e:	58d3      	ldr	r3, [r2, r3]
 8007610:	4a12      	ldr	r2, [pc, #72]	@ (800765c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8007612:	401a      	ands	r2, r3
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007618:	4905      	ldr	r1, [pc, #20]	@ (8007630 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800761a:	4313      	orrs	r3, r2
 800761c:	2288      	movs	r2, #136	@ 0x88
 800761e:	508b      	str	r3, [r1, r2]

  }

  return status;
 8007620:	2312      	movs	r3, #18
 8007622:	18fb      	adds	r3, r7, r3
 8007624:	781b      	ldrb	r3, [r3, #0]
}
 8007626:	0018      	movs	r0, r3
 8007628:	46bd      	mov	sp, r7
 800762a:	b006      	add	sp, #24
 800762c:	bd80      	pop	{r7, pc}
 800762e:	46c0      	nop			@ (mov r8, r8)
 8007630:	40021000 	.word	0x40021000
 8007634:	efffffff 	.word	0xefffffff
 8007638:	fffff3ff 	.word	0xfffff3ff
 800763c:	fffffcff 	.word	0xfffffcff
 8007640:	ffffcfff 	.word	0xffffcfff
 8007644:	fffcffff 	.word	0xfffcffff
 8007648:	fff3ffff 	.word	0xfff3ffff
 800764c:	ffcfffff 	.word	0xffcfffff
 8007650:	ff3fffff 	.word	0xff3fffff
 8007654:	cfffffff 	.word	0xcfffffff
 8007658:	f3ffffff 	.word	0xf3ffffff
 800765c:	feffffff 	.word	0xfeffffff

08007660 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_TIM1  TIM1 peripheral clock (only for devices with TIM1)
  *            @arg @ref RCC_PERIPHCLK_TIM15  TIM15 peripheral clock (only for devices with TIM15)
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007660:	b590      	push	{r4, r7, lr}
 8007662:	b089      	sub	sp, #36	@ 0x24
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8007668:	2300      	movs	r3, #0
 800766a:	61fb      	str	r3, [r7, #28]
  PLL_ClocksTypeDef pll_freq;
  uint32_t msirange;
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800766c:	687a      	ldr	r2, [r7, #4]
 800766e:	2380      	movs	r3, #128	@ 0x80
 8007670:	021b      	lsls	r3, r3, #8
 8007672:	429a      	cmp	r2, r3
 8007674:	d154      	bne.n	8007720 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
  {
    /* Get the current RCC_PERIPHCLK_RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8007676:	4ad5      	ldr	r2, [pc, #852]	@ (80079cc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8007678:	2390      	movs	r3, #144	@ 0x90
 800767a:	58d2      	ldr	r2, [r2, r3]
 800767c:	23c0      	movs	r3, #192	@ 0xc0
 800767e:	009b      	lsls	r3, r3, #2
 8007680:	4013      	ands	r3, r2
 8007682:	617b      	str	r3, [r7, #20]

    switch (srcclk)
 8007684:	697a      	ldr	r2, [r7, #20]
 8007686:	23c0      	movs	r3, #192	@ 0xc0
 8007688:	009b      	lsls	r3, r3, #2
 800768a:	429a      	cmp	r2, r3
 800768c:	d039      	beq.n	8007702 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
 800768e:	697a      	ldr	r2, [r7, #20]
 8007690:	23c0      	movs	r3, #192	@ 0xc0
 8007692:	009b      	lsls	r3, r3, #2
 8007694:	429a      	cmp	r2, r3
 8007696:	d901      	bls.n	800769c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8007698:	f000 fd1a 	bl	80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 800769c:	697a      	ldr	r2, [r7, #20]
 800769e:	2380      	movs	r3, #128	@ 0x80
 80076a0:	005b      	lsls	r3, r3, #1
 80076a2:	429a      	cmp	r2, r3
 80076a4:	d006      	beq.n	80076b4 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 80076a6:	697a      	ldr	r2, [r7, #20]
 80076a8:	2380      	movs	r3, #128	@ 0x80
 80076aa:	009b      	lsls	r3, r3, #2
 80076ac:	429a      	cmp	r2, r3
 80076ae:	d00f      	beq.n	80076d0 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          frequency = HSE_VALUE / 32U;
        }
        break;
      default:
        /* No clock source, frequency default init at 0 */
        break;
 80076b0:	f000 fd0e 	bl	80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80076b4:	4ac5      	ldr	r2, [pc, #788]	@ (80079cc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80076b6:	2390      	movs	r3, #144	@ 0x90
 80076b8:	58d3      	ldr	r3, [r2, r3]
 80076ba:	2202      	movs	r2, #2
 80076bc:	4013      	ands	r3, r2
 80076be:	2b02      	cmp	r3, #2
 80076c0:	d001      	beq.n	80076c6 <HAL_RCCEx_GetPeriphCLKFreq+0x66>
 80076c2:	f000 fd07 	bl	80080d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
          frequency = LSE_VALUE;
 80076c6:	2380      	movs	r3, #128	@ 0x80
 80076c8:	021b      	lsls	r3, r3, #8
 80076ca:	61fb      	str	r3, [r7, #28]
        break;
 80076cc:	f000 fd02 	bl	80080d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80076d0:	4abe      	ldr	r2, [pc, #760]	@ (80079cc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80076d2:	2394      	movs	r3, #148	@ 0x94
 80076d4:	58d3      	ldr	r3, [r2, r3]
 80076d6:	2202      	movs	r2, #2
 80076d8:	4013      	ands	r3, r2
 80076da:	2b02      	cmp	r3, #2
 80076dc:	d001      	beq.n	80076e2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 80076de:	f000 fcfb 	bl	80080d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 80076e2:	4aba      	ldr	r2, [pc, #744]	@ (80079cc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80076e4:	2394      	movs	r3, #148	@ 0x94
 80076e6:	58d3      	ldr	r3, [r2, r3]
 80076e8:	2204      	movs	r2, #4
 80076ea:	4013      	ands	r3, r2
 80076ec:	2b04      	cmp	r3, #4
 80076ee:	d103      	bne.n	80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            frequency = LSI_VALUE / 128U;
 80076f0:	23fa      	movs	r3, #250	@ 0xfa
 80076f2:	61fb      	str	r3, [r7, #28]
        break;
 80076f4:	f000 fcf0 	bl	80080d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
            frequency = LSI_VALUE;
 80076f8:	23fa      	movs	r3, #250	@ 0xfa
 80076fa:	01db      	lsls	r3, r3, #7
 80076fc:	61fb      	str	r3, [r7, #28]
        break;
 80076fe:	f000 fceb 	bl	80080d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007702:	4bb2      	ldr	r3, [pc, #712]	@ (80079cc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8007704:	681a      	ldr	r2, [r3, #0]
 8007706:	2380      	movs	r3, #128	@ 0x80
 8007708:	029b      	lsls	r3, r3, #10
 800770a:	401a      	ands	r2, r3
 800770c:	2380      	movs	r3, #128	@ 0x80
 800770e:	029b      	lsls	r3, r3, #10
 8007710:	429a      	cmp	r2, r3
 8007712:	d001      	beq.n	8007718 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
 8007714:	f000 fce2 	bl	80080dc <HAL_RCCEx_GetPeriphCLKFreq+0xa7c>
          frequency = HSE_VALUE / 32U;
 8007718:	4bad      	ldr	r3, [pc, #692]	@ (80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x370>)
 800771a:	61fb      	str	r3, [r7, #28]
        break;
 800771c:	f000 fcde 	bl	80080dc <HAL_RCCEx_GetPeriphCLKFreq+0xa7c>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8007720:	687a      	ldr	r2, [r7, #4]
 8007722:	2380      	movs	r3, #128	@ 0x80
 8007724:	029b      	lsls	r3, r3, #10
 8007726:	429a      	cmp	r2, r3
 8007728:	d100      	bne.n	800772c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 800772a:	e11a      	b.n	8007962 <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 800772c:	687a      	ldr	r2, [r7, #4]
 800772e:	2380      	movs	r3, #128	@ 0x80
 8007730:	029b      	lsls	r3, r3, #10
 8007732:	429a      	cmp	r2, r3
 8007734:	d901      	bls.n	800773a <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8007736:	f000 fcd3 	bl	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	2380      	movs	r3, #128	@ 0x80
 800773e:	025b      	lsls	r3, r3, #9
 8007740:	429a      	cmp	r2, r3
 8007742:	d100      	bne.n	8007746 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8007744:	e10d      	b.n	8007962 <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 8007746:	687a      	ldr	r2, [r7, #4]
 8007748:	2380      	movs	r3, #128	@ 0x80
 800774a:	025b      	lsls	r3, r3, #9
 800774c:	429a      	cmp	r2, r3
 800774e:	d901      	bls.n	8007754 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8007750:	f000 fcc6 	bl	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8007754:	687a      	ldr	r2, [r7, #4]
 8007756:	2380      	movs	r3, #128	@ 0x80
 8007758:	01db      	lsls	r3, r3, #7
 800775a:	429a      	cmp	r2, r3
 800775c:	d100      	bne.n	8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800775e:	e1eb      	b.n	8007b38 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
 8007760:	687a      	ldr	r2, [r7, #4]
 8007762:	2380      	movs	r3, #128	@ 0x80
 8007764:	01db      	lsls	r3, r3, #7
 8007766:	429a      	cmp	r2, r3
 8007768:	d901      	bls.n	800776e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800776a:	f000 fcb9 	bl	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 800776e:	687a      	ldr	r2, [r7, #4]
 8007770:	2380      	movs	r3, #128	@ 0x80
 8007772:	019b      	lsls	r3, r3, #6
 8007774:	429a      	cmp	r2, r3
 8007776:	d101      	bne.n	800777c <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
 8007778:	f000 fc50 	bl	800801c <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 800777c:	687a      	ldr	r2, [r7, #4]
 800777e:	2380      	movs	r3, #128	@ 0x80
 8007780:	019b      	lsls	r3, r3, #6
 8007782:	429a      	cmp	r2, r3
 8007784:	d901      	bls.n	800778a <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8007786:	f000 fcab 	bl	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 800778a:	687a      	ldr	r2, [r7, #4]
 800778c:	2380      	movs	r3, #128	@ 0x80
 800778e:	015b      	lsls	r3, r3, #5
 8007790:	429a      	cmp	r2, r3
 8007792:	d101      	bne.n	8007798 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8007794:	f000 fbe2 	bl	8007f5c <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>
 8007798:	687a      	ldr	r2, [r7, #4]
 800779a:	2380      	movs	r3, #128	@ 0x80
 800779c:	015b      	lsls	r3, r3, #5
 800779e:	429a      	cmp	r2, r3
 80077a0:	d901      	bls.n	80077a6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80077a2:	f000 fc9d 	bl	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 80077a6:	687a      	ldr	r2, [r7, #4]
 80077a8:	2380      	movs	r3, #128	@ 0x80
 80077aa:	011b      	lsls	r3, r3, #4
 80077ac:	429a      	cmp	r2, r3
 80077ae:	d101      	bne.n	80077b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80077b0:	f000 fba9 	bl	8007f06 <HAL_RCCEx_GetPeriphCLKFreq+0x8a6>
 80077b4:	687a      	ldr	r2, [r7, #4]
 80077b6:	2380      	movs	r3, #128	@ 0x80
 80077b8:	011b      	lsls	r3, r3, #4
 80077ba:	429a      	cmp	r2, r3
 80077bc:	d901      	bls.n	80077c2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 80077be:	f000 fc8f 	bl	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 80077c2:	687a      	ldr	r2, [r7, #4]
 80077c4:	2380      	movs	r3, #128	@ 0x80
 80077c6:	00db      	lsls	r3, r3, #3
 80077c8:	429a      	cmp	r2, r3
 80077ca:	d101      	bne.n	80077d0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 80077cc:	f000 fb70 	bl	8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 80077d0:	687a      	ldr	r2, [r7, #4]
 80077d2:	2380      	movs	r3, #128	@ 0x80
 80077d4:	00db      	lsls	r3, r3, #3
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d901      	bls.n	80077de <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 80077da:	f000 fc81 	bl	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	2380      	movs	r3, #128	@ 0x80
 80077e2:	009b      	lsls	r3, r3, #2
 80077e4:	429a      	cmp	r2, r3
 80077e6:	d100      	bne.n	80077ea <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
 80077e8:	e305      	b.n	8007df6 <HAL_RCCEx_GetPeriphCLKFreq+0x796>
 80077ea:	687a      	ldr	r2, [r7, #4]
 80077ec:	2380      	movs	r3, #128	@ 0x80
 80077ee:	009b      	lsls	r3, r3, #2
 80077f0:	429a      	cmp	r2, r3
 80077f2:	d901      	bls.n	80077f8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 80077f4:	f000 fc74 	bl	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 80077f8:	687a      	ldr	r2, [r7, #4]
 80077fa:	2380      	movs	r3, #128	@ 0x80
 80077fc:	005b      	lsls	r3, r3, #1
 80077fe:	429a      	cmp	r2, r3
 8007800:	d100      	bne.n	8007804 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8007802:	e29b      	b.n	8007d3c <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
 8007804:	687a      	ldr	r2, [r7, #4]
 8007806:	2380      	movs	r3, #128	@ 0x80
 8007808:	005b      	lsls	r3, r3, #1
 800780a:	429a      	cmp	r2, r3
 800780c:	d901      	bls.n	8007812 <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
 800780e:	f000 fc67 	bl	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2b80      	cmp	r3, #128	@ 0x80
 8007816:	d100      	bne.n	800781a <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
 8007818:	e22f      	b.n	8007c7a <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2b80      	cmp	r3, #128	@ 0x80
 800781e:	d901      	bls.n	8007824 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
 8007820:	f000 fc5e 	bl	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2b20      	cmp	r3, #32
 8007828:	d80f      	bhi.n	800784a <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d101      	bne.n	8007834 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
 8007830:	f000 fc56 	bl	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2b20      	cmp	r3, #32
 8007838:	d901      	bls.n	800783e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
 800783a:	f000 fc51 	bl	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	009a      	lsls	r2, r3, #2
 8007842:	4b64      	ldr	r3, [pc, #400]	@ (80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0x374>)
 8007844:	18d3      	adds	r3, r2, r3
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	469f      	mov	pc, r3
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2b40      	cmp	r3, #64	@ 0x40
 800784e:	d100      	bne.n	8007852 <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
 8007850:	e1df      	b.n	8007c12 <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
            break;
        }
        break;
      }
      default:
        break;
 8007852:	f000 fc45 	bl	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007856:	4a5d      	ldr	r2, [pc, #372]	@ (80079cc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8007858:	2388      	movs	r3, #136	@ 0x88
 800785a:	58d3      	ldr	r3, [r2, r3]
 800785c:	2203      	movs	r2, #3
 800785e:	4013      	ands	r3, r2
 8007860:	617b      	str	r3, [r7, #20]
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	2b03      	cmp	r3, #3
 8007866:	d025      	beq.n	80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	2b03      	cmp	r3, #3
 800786c:	d82d      	bhi.n	80078ca <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	2b02      	cmp	r3, #2
 8007872:	d013      	beq.n	800789c <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	2b02      	cmp	r3, #2
 8007878:	d827      	bhi.n	80078ca <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d003      	beq.n	8007888 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
 8007880:	697b      	ldr	r3, [r7, #20]
 8007882:	2b01      	cmp	r3, #1
 8007884:	d005      	beq.n	8007892 <HAL_RCCEx_GetPeriphCLKFreq+0x232>
            break;
 8007886:	e020      	b.n	80078ca <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
            frequency = HAL_RCC_GetPCLK1Freq();
 8007888:	f7ff fc40 	bl	800710c <HAL_RCC_GetPCLK1Freq>
 800788c:	0003      	movs	r3, r0
 800788e:	61fb      	str	r3, [r7, #28]
            break;
 8007890:	e022      	b.n	80078d8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
            frequency = HAL_RCC_GetSysClockFreq();
 8007892:	f7ff fb95 	bl	8006fc0 <HAL_RCC_GetSysClockFreq>
 8007896:	0003      	movs	r3, r0
 8007898:	61fb      	str	r3, [r7, #28]
            break;
 800789a:	e01d      	b.n	80078d8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800789c:	4b4b      	ldr	r3, [pc, #300]	@ (80079cc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 800789e:	681a      	ldr	r2, [r3, #0]
 80078a0:	2380      	movs	r3, #128	@ 0x80
 80078a2:	00db      	lsls	r3, r3, #3
 80078a4:	401a      	ands	r2, r3
 80078a6:	2380      	movs	r3, #128	@ 0x80
 80078a8:	00db      	lsls	r3, r3, #3
 80078aa:	429a      	cmp	r2, r3
 80078ac:	d110      	bne.n	80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
              frequency = HSI_VALUE;
 80078ae:	4b4a      	ldr	r3, [pc, #296]	@ (80079d8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>)
 80078b0:	61fb      	str	r3, [r7, #28]
            break;
 80078b2:	e00d      	b.n	80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80078b4:	4a45      	ldr	r2, [pc, #276]	@ (80079cc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80078b6:	2390      	movs	r3, #144	@ 0x90
 80078b8:	58d3      	ldr	r3, [r2, r3]
 80078ba:	2202      	movs	r2, #2
 80078bc:	4013      	ands	r3, r2
 80078be:	2b02      	cmp	r3, #2
 80078c0:	d109      	bne.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
              frequency = LSE_VALUE;
 80078c2:	2380      	movs	r3, #128	@ 0x80
 80078c4:	021b      	lsls	r3, r3, #8
 80078c6:	61fb      	str	r3, [r7, #28]
            break;
 80078c8:	e005      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
            break;
 80078ca:	46c0      	nop			@ (mov r8, r8)
 80078cc:	f000 fc09 	bl	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80078d0:	46c0      	nop			@ (mov r8, r8)
 80078d2:	f000 fc06 	bl	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80078d6:	46c0      	nop			@ (mov r8, r8)
        break;
 80078d8:	f000 fc03 	bl	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80078dc:	4a3b      	ldr	r2, [pc, #236]	@ (80079cc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80078de:	2388      	movs	r3, #136	@ 0x88
 80078e0:	58d3      	ldr	r3, [r2, r3]
 80078e2:	220c      	movs	r2, #12
 80078e4:	4013      	ands	r3, r2
 80078e6:	617b      	str	r3, [r7, #20]
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	2b0c      	cmp	r3, #12
 80078ec:	d025      	beq.n	800793a <HAL_RCCEx_GetPeriphCLKFreq+0x2da>
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	2b0c      	cmp	r3, #12
 80078f2:	d82d      	bhi.n	8007950 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	2b08      	cmp	r3, #8
 80078f8:	d013      	beq.n	8007922 <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	2b08      	cmp	r3, #8
 80078fe:	d827      	bhi.n	8007950 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
 8007900:	697b      	ldr	r3, [r7, #20]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d003      	beq.n	800790e <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	2b04      	cmp	r3, #4
 800790a:	d005      	beq.n	8007918 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
            break;
 800790c:	e020      	b.n	8007950 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
            frequency = HAL_RCC_GetPCLK1Freq();
 800790e:	f7ff fbfd 	bl	800710c <HAL_RCC_GetPCLK1Freq>
 8007912:	0003      	movs	r3, r0
 8007914:	61fb      	str	r3, [r7, #28]
            break;
 8007916:	e022      	b.n	800795e <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
            frequency = HAL_RCC_GetSysClockFreq();
 8007918:	f7ff fb52 	bl	8006fc0 <HAL_RCC_GetSysClockFreq>
 800791c:	0003      	movs	r3, r0
 800791e:	61fb      	str	r3, [r7, #28]
            break;
 8007920:	e01d      	b.n	800795e <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007922:	4b2a      	ldr	r3, [pc, #168]	@ (80079cc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8007924:	681a      	ldr	r2, [r3, #0]
 8007926:	2380      	movs	r3, #128	@ 0x80
 8007928:	00db      	lsls	r3, r3, #3
 800792a:	401a      	ands	r2, r3
 800792c:	2380      	movs	r3, #128	@ 0x80
 800792e:	00db      	lsls	r3, r3, #3
 8007930:	429a      	cmp	r2, r3
 8007932:	d110      	bne.n	8007956 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
              frequency = HSI_VALUE;
 8007934:	4b28      	ldr	r3, [pc, #160]	@ (80079d8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>)
 8007936:	61fb      	str	r3, [r7, #28]
            break;
 8007938:	e00d      	b.n	8007956 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800793a:	4a24      	ldr	r2, [pc, #144]	@ (80079cc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 800793c:	2390      	movs	r3, #144	@ 0x90
 800793e:	58d3      	ldr	r3, [r2, r3]
 8007940:	2202      	movs	r2, #2
 8007942:	4013      	ands	r3, r2
 8007944:	2b02      	cmp	r3, #2
 8007946:	d109      	bne.n	800795c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
              frequency = LSE_VALUE;
 8007948:	2380      	movs	r3, #128	@ 0x80
 800794a:	021b      	lsls	r3, r3, #8
 800794c:	61fb      	str	r3, [r7, #28]
            break;
 800794e:	e005      	b.n	800795c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
            break;
 8007950:	46c0      	nop			@ (mov r8, r8)
 8007952:	f000 fbc6 	bl	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8007956:	46c0      	nop			@ (mov r8, r8)
 8007958:	f000 fbc3 	bl	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 800795c:	46c0      	nop			@ (mov r8, r8)
        break;
 800795e:	f000 fbc0 	bl	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        frequency = HAL_RCC_GetPCLK1Freq();
 8007962:	f7ff fbd3 	bl	800710c <HAL_RCC_GetPCLK1Freq>
 8007966:	0003      	movs	r3, r0
 8007968:	61fb      	str	r3, [r7, #28]
        break;
 800796a:	f000 fbba 	bl	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800796e:	4a17      	ldr	r2, [pc, #92]	@ (80079cc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8007970:	2388      	movs	r3, #136	@ 0x88
 8007972:	58d2      	ldr	r2, [r2, r3]
 8007974:	23c0      	movs	r3, #192	@ 0xc0
 8007976:	011b      	lsls	r3, r3, #4
 8007978:	4013      	ands	r3, r2
 800797a:	617b      	str	r3, [r7, #20]
 800797c:	697a      	ldr	r2, [r7, #20]
 800797e:	23c0      	movs	r3, #192	@ 0xc0
 8007980:	011b      	lsls	r3, r3, #4
 8007982:	429a      	cmp	r2, r3
 8007984:	d036      	beq.n	80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 8007986:	697a      	ldr	r2, [r7, #20]
 8007988:	23c0      	movs	r3, #192	@ 0xc0
 800798a:	011b      	lsls	r3, r3, #4
 800798c:	429a      	cmp	r2, r3
 800798e:	d83c      	bhi.n	8007a0a <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 8007990:	697a      	ldr	r2, [r7, #20]
 8007992:	2380      	movs	r3, #128	@ 0x80
 8007994:	011b      	lsls	r3, r3, #4
 8007996:	429a      	cmp	r2, r3
 8007998:	d020      	beq.n	80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 800799a:	697a      	ldr	r2, [r7, #20]
 800799c:	2380      	movs	r3, #128	@ 0x80
 800799e:	011b      	lsls	r3, r3, #4
 80079a0:	429a      	cmp	r2, r3
 80079a2:	d832      	bhi.n	8007a0a <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d005      	beq.n	80079b6 <HAL_RCCEx_GetPeriphCLKFreq+0x356>
 80079aa:	697a      	ldr	r2, [r7, #20]
 80079ac:	2380      	movs	r3, #128	@ 0x80
 80079ae:	00db      	lsls	r3, r3, #3
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d005      	beq.n	80079c0 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
            break;
 80079b4:	e029      	b.n	8007a0a <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
            frequency = HAL_RCC_GetPCLK1Freq();
 80079b6:	f7ff fba9 	bl	800710c <HAL_RCC_GetPCLK1Freq>
 80079ba:	0003      	movs	r3, r0
 80079bc:	61fb      	str	r3, [r7, #28]
            break;
 80079be:	e02b      	b.n	8007a18 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
            frequency = HAL_RCC_GetSysClockFreq();
 80079c0:	f7ff fafe 	bl	8006fc0 <HAL_RCC_GetSysClockFreq>
 80079c4:	0003      	movs	r3, r0
 80079c6:	61fb      	str	r3, [r7, #28]
            break;
 80079c8:	e026      	b.n	8007a18 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 80079ca:	46c0      	nop			@ (mov r8, r8)
 80079cc:	40021000 	.word	0x40021000
 80079d0:	0001e848 	.word	0x0001e848
 80079d4:	08009770 	.word	0x08009770
 80079d8:	00f42400 	.word	0x00f42400
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80079dc:	4bbb      	ldr	r3, [pc, #748]	@ (8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80079de:	681a      	ldr	r2, [r3, #0]
 80079e0:	2380      	movs	r3, #128	@ 0x80
 80079e2:	00db      	lsls	r3, r3, #3
 80079e4:	401a      	ands	r2, r3
 80079e6:	2380      	movs	r3, #128	@ 0x80
 80079e8:	00db      	lsls	r3, r3, #3
 80079ea:	429a      	cmp	r2, r3
 80079ec:	d110      	bne.n	8007a10 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
              frequency = HSI_VALUE;
 80079ee:	4bb8      	ldr	r3, [pc, #736]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 80079f0:	61fb      	str	r3, [r7, #28]
            break;
 80079f2:	e00d      	b.n	8007a10 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80079f4:	4ab5      	ldr	r2, [pc, #724]	@ (8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80079f6:	2390      	movs	r3, #144	@ 0x90
 80079f8:	58d3      	ldr	r3, [r2, r3]
 80079fa:	2202      	movs	r2, #2
 80079fc:	4013      	ands	r3, r2
 80079fe:	2b02      	cmp	r3, #2
 8007a00:	d109      	bne.n	8007a16 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
              frequency = LSE_VALUE;
 8007a02:	2380      	movs	r3, #128	@ 0x80
 8007a04:	021b      	lsls	r3, r3, #8
 8007a06:	61fb      	str	r3, [r7, #28]
            break;
 8007a08:	e005      	b.n	8007a16 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
            break;
 8007a0a:	46c0      	nop			@ (mov r8, r8)
 8007a0c:	f000 fb69 	bl	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8007a10:	46c0      	nop			@ (mov r8, r8)
 8007a12:	f000 fb66 	bl	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8007a16:	46c0      	nop			@ (mov r8, r8)
        break;
 8007a18:	f000 fb63 	bl	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART2_SOURCE();
 8007a1c:	4aab      	ldr	r2, [pc, #684]	@ (8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8007a1e:	2388      	movs	r3, #136	@ 0x88
 8007a20:	58d2      	ldr	r2, [r2, r3]
 8007a22:	23c0      	movs	r3, #192	@ 0xc0
 8007a24:	009b      	lsls	r3, r3, #2
 8007a26:	4013      	ands	r3, r2
 8007a28:	617b      	str	r3, [r7, #20]
 8007a2a:	697a      	ldr	r2, [r7, #20]
 8007a2c:	23c0      	movs	r3, #192	@ 0xc0
 8007a2e:	009b      	lsls	r3, r3, #2
 8007a30:	429a      	cmp	r2, r3
 8007a32:	d02d      	beq.n	8007a90 <HAL_RCCEx_GetPeriphCLKFreq+0x430>
 8007a34:	697a      	ldr	r2, [r7, #20]
 8007a36:	23c0      	movs	r3, #192	@ 0xc0
 8007a38:	009b      	lsls	r3, r3, #2
 8007a3a:	429a      	cmp	r2, r3
 8007a3c:	d833      	bhi.n	8007aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 8007a3e:	697a      	ldr	r2, [r7, #20]
 8007a40:	2380      	movs	r3, #128	@ 0x80
 8007a42:	009b      	lsls	r3, r3, #2
 8007a44:	429a      	cmp	r2, r3
 8007a46:	d017      	beq.n	8007a78 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8007a48:	697a      	ldr	r2, [r7, #20]
 8007a4a:	2380      	movs	r3, #128	@ 0x80
 8007a4c:	009b      	lsls	r3, r3, #2
 8007a4e:	429a      	cmp	r2, r3
 8007a50:	d829      	bhi.n	8007aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d005      	beq.n	8007a64 <HAL_RCCEx_GetPeriphCLKFreq+0x404>
 8007a58:	697a      	ldr	r2, [r7, #20]
 8007a5a:	2380      	movs	r3, #128	@ 0x80
 8007a5c:	005b      	lsls	r3, r3, #1
 8007a5e:	429a      	cmp	r2, r3
 8007a60:	d005      	beq.n	8007a6e <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
            break;
 8007a62:	e020      	b.n	8007aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
            frequency = HAL_RCC_GetPCLK1Freq();
 8007a64:	f7ff fb52 	bl	800710c <HAL_RCC_GetPCLK1Freq>
 8007a68:	0003      	movs	r3, r0
 8007a6a:	61fb      	str	r3, [r7, #28]
            break;
 8007a6c:	e022      	b.n	8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x454>
            frequency = HAL_RCC_GetSysClockFreq();
 8007a6e:	f7ff faa7 	bl	8006fc0 <HAL_RCC_GetSysClockFreq>
 8007a72:	0003      	movs	r3, r0
 8007a74:	61fb      	str	r3, [r7, #28]
            break;
 8007a76:	e01d      	b.n	8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x454>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007a78:	4b94      	ldr	r3, [pc, #592]	@ (8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8007a7a:	681a      	ldr	r2, [r3, #0]
 8007a7c:	2380      	movs	r3, #128	@ 0x80
 8007a7e:	00db      	lsls	r3, r3, #3
 8007a80:	401a      	ands	r2, r3
 8007a82:	2380      	movs	r3, #128	@ 0x80
 8007a84:	00db      	lsls	r3, r3, #3
 8007a86:	429a      	cmp	r2, r3
 8007a88:	d110      	bne.n	8007aac <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
              frequency = HSI_VALUE;
 8007a8a:	4b91      	ldr	r3, [pc, #580]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 8007a8c:	61fb      	str	r3, [r7, #28]
            break;
 8007a8e:	e00d      	b.n	8007aac <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007a90:	4a8e      	ldr	r2, [pc, #568]	@ (8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8007a92:	2390      	movs	r3, #144	@ 0x90
 8007a94:	58d3      	ldr	r3, [r2, r3]
 8007a96:	2202      	movs	r2, #2
 8007a98:	4013      	ands	r3, r2
 8007a9a:	2b02      	cmp	r3, #2
 8007a9c:	d109      	bne.n	8007ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
              frequency = LSE_VALUE;
 8007a9e:	2380      	movs	r3, #128	@ 0x80
 8007aa0:	021b      	lsls	r3, r3, #8
 8007aa2:	61fb      	str	r3, [r7, #28]
            break;
 8007aa4:	e005      	b.n	8007ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
            break;
 8007aa6:	46c0      	nop			@ (mov r8, r8)
 8007aa8:	f000 fb1b 	bl	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8007aac:	46c0      	nop			@ (mov r8, r8)
 8007aae:	f000 fb18 	bl	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8007ab2:	46c0      	nop			@ (mov r8, r8)
        break;
 8007ab4:	f000 fb15 	bl	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART3_SOURCE();
 8007ab8:	4a84      	ldr	r2, [pc, #528]	@ (8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8007aba:	2388      	movs	r3, #136	@ 0x88
 8007abc:	58d3      	ldr	r3, [r2, r3]
 8007abe:	22c0      	movs	r2, #192	@ 0xc0
 8007ac0:	4013      	ands	r3, r2
 8007ac2:	617b      	str	r3, [r7, #20]
 8007ac4:	697b      	ldr	r3, [r7, #20]
 8007ac6:	2bc0      	cmp	r3, #192	@ 0xc0
 8007ac8:	d025      	beq.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x4b6>
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	2bc0      	cmp	r3, #192	@ 0xc0
 8007ace:	d82d      	bhi.n	8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
 8007ad0:	697b      	ldr	r3, [r7, #20]
 8007ad2:	2b80      	cmp	r3, #128	@ 0x80
 8007ad4:	d013      	beq.n	8007afe <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 8007ad6:	697b      	ldr	r3, [r7, #20]
 8007ad8:	2b80      	cmp	r3, #128	@ 0x80
 8007ada:	d827      	bhi.n	8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d003      	beq.n	8007aea <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	2b40      	cmp	r3, #64	@ 0x40
 8007ae6:	d005      	beq.n	8007af4 <HAL_RCCEx_GetPeriphCLKFreq+0x494>
            break;
 8007ae8:	e020      	b.n	8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
            frequency = HAL_RCC_GetPCLK1Freq();
 8007aea:	f7ff fb0f 	bl	800710c <HAL_RCC_GetPCLK1Freq>
 8007aee:	0003      	movs	r3, r0
 8007af0:	61fb      	str	r3, [r7, #28]
            break;
 8007af2:	e020      	b.n	8007b36 <HAL_RCCEx_GetPeriphCLKFreq+0x4d6>
            frequency = HAL_RCC_GetSysClockFreq();
 8007af4:	f7ff fa64 	bl	8006fc0 <HAL_RCC_GetSysClockFreq>
 8007af8:	0003      	movs	r3, r0
 8007afa:	61fb      	str	r3, [r7, #28]
            break;
 8007afc:	e01b      	b.n	8007b36 <HAL_RCCEx_GetPeriphCLKFreq+0x4d6>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007afe:	4b73      	ldr	r3, [pc, #460]	@ (8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8007b00:	681a      	ldr	r2, [r3, #0]
 8007b02:	2380      	movs	r3, #128	@ 0x80
 8007b04:	00db      	lsls	r3, r3, #3
 8007b06:	401a      	ands	r2, r3
 8007b08:	2380      	movs	r3, #128	@ 0x80
 8007b0a:	00db      	lsls	r3, r3, #3
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d10f      	bne.n	8007b30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
              frequency = HSI_VALUE;
 8007b10:	4b6f      	ldr	r3, [pc, #444]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 8007b12:	61fb      	str	r3, [r7, #28]
            break;
 8007b14:	e00c      	b.n	8007b30 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007b16:	4a6d      	ldr	r2, [pc, #436]	@ (8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8007b18:	2390      	movs	r3, #144	@ 0x90
 8007b1a:	58d3      	ldr	r3, [r2, r3]
 8007b1c:	2202      	movs	r2, #2
 8007b1e:	4013      	ands	r3, r2
 8007b20:	2b02      	cmp	r3, #2
 8007b22:	d107      	bne.n	8007b34 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>
              frequency = LSE_VALUE;
 8007b24:	2380      	movs	r3, #128	@ 0x80
 8007b26:	021b      	lsls	r3, r3, #8
 8007b28:	61fb      	str	r3, [r7, #28]
            break;
 8007b2a:	e003      	b.n	8007b34 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>
            break;
 8007b2c:	46c0      	nop			@ (mov r8, r8)
 8007b2e:	e2d8      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8007b30:	46c0      	nop			@ (mov r8, r8)
 8007b32:	e2d6      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8007b34:	46c0      	nop			@ (mov r8, r8)
        break;
 8007b36:	e2d4      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8007b38:	4a64      	ldr	r2, [pc, #400]	@ (8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8007b3a:	2388      	movs	r3, #136	@ 0x88
 8007b3c:	58d2      	ldr	r2, [r2, r3]
 8007b3e:	23c0      	movs	r3, #192	@ 0xc0
 8007b40:	059b      	lsls	r3, r3, #22
 8007b42:	4013      	ands	r3, r2
 8007b44:	617b      	str	r3, [r7, #20]
 8007b46:	697a      	ldr	r2, [r7, #20]
 8007b48:	2380      	movs	r3, #128	@ 0x80
 8007b4a:	059b      	lsls	r3, r3, #22
 8007b4c:	429a      	cmp	r2, r3
 8007b4e:	d012      	beq.n	8007b76 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8007b50:	697a      	ldr	r2, [r7, #20]
 8007b52:	2380      	movs	r3, #128	@ 0x80
 8007b54:	059b      	lsls	r3, r3, #22
 8007b56:	429a      	cmp	r2, r3
 8007b58:	d825      	bhi.n	8007ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x546>
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d005      	beq.n	8007b6c <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
 8007b60:	697a      	ldr	r2, [r7, #20]
 8007b62:	2380      	movs	r3, #128	@ 0x80
 8007b64:	055b      	lsls	r3, r3, #21
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d014      	beq.n	8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
            break;
 8007b6a:	e01c      	b.n	8007ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x546>
            frequency = HAL_RCC_GetSysClockFreq();
 8007b6c:	f7ff fa28 	bl	8006fc0 <HAL_RCC_GetSysClockFreq>
 8007b70:	0003      	movs	r3, r0
 8007b72:	61fb      	str	r3, [r7, #28]
            break;
 8007b74:	e018      	b.n	8007ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007b76:	4b55      	ldr	r3, [pc, #340]	@ (8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8007b78:	681a      	ldr	r2, [r3, #0]
 8007b7a:	2380      	movs	r3, #128	@ 0x80
 8007b7c:	00db      	lsls	r3, r3, #3
 8007b7e:	401a      	ands	r2, r3
 8007b80:	2380      	movs	r3, #128	@ 0x80
 8007b82:	00db      	lsls	r3, r3, #3
 8007b84:	429a      	cmp	r2, r3
 8007b86:	d102      	bne.n	8007b8e <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
              frequency = HSI_VALUE;
 8007b88:	4b51      	ldr	r3, [pc, #324]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 8007b8a:	61fb      	str	r3, [r7, #28]
            break;
 8007b8c:	e00c      	b.n	8007ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
              frequency = 0U;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	61fb      	str	r3, [r7, #28]
            break;
 8007b92:	e009      	b.n	8007ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8007b94:	2408      	movs	r4, #8
 8007b96:	193b      	adds	r3, r7, r4
 8007b98:	0018      	movs	r0, r3
 8007b9a:	f000 faad 	bl	80080f8 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_P_Frequency;
 8007b9e:	193b      	adds	r3, r7, r4
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	61fb      	str	r3, [r7, #28]
            break;
 8007ba4:	e000      	b.n	8007ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            break;
 8007ba6:	46c0      	nop			@ (mov r8, r8)
        break;
 8007ba8:	e29b      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007baa:	4a48      	ldr	r2, [pc, #288]	@ (8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8007bac:	2388      	movs	r3, #136	@ 0x88
 8007bae:	58d2      	ldr	r2, [r2, r3]
 8007bb0:	23c0      	movs	r3, #192	@ 0xc0
 8007bb2:	019b      	lsls	r3, r3, #6
 8007bb4:	4013      	ands	r3, r2
 8007bb6:	617b      	str	r3, [r7, #20]
 8007bb8:	697a      	ldr	r2, [r7, #20]
 8007bba:	2380      	movs	r3, #128	@ 0x80
 8007bbc:	019b      	lsls	r3, r3, #6
 8007bbe:	429a      	cmp	r2, r3
 8007bc0:	d017      	beq.n	8007bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
 8007bc2:	697a      	ldr	r2, [r7, #20]
 8007bc4:	2380      	movs	r3, #128	@ 0x80
 8007bc6:	019b      	lsls	r3, r3, #6
 8007bc8:	429a      	cmp	r2, r3
 8007bca:	d81e      	bhi.n	8007c0a <HAL_RCCEx_GetPeriphCLKFreq+0x5aa>
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d005      	beq.n	8007bde <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
 8007bd2:	697a      	ldr	r2, [r7, #20]
 8007bd4:	2380      	movs	r3, #128	@ 0x80
 8007bd6:	015b      	lsls	r3, r3, #5
 8007bd8:	429a      	cmp	r2, r3
 8007bda:	d005      	beq.n	8007be8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
            break;
 8007bdc:	e015      	b.n	8007c0a <HAL_RCCEx_GetPeriphCLKFreq+0x5aa>
            frequency = HAL_RCC_GetPCLK1Freq();
 8007bde:	f7ff fa95 	bl	800710c <HAL_RCC_GetPCLK1Freq>
 8007be2:	0003      	movs	r3, r0
 8007be4:	61fb      	str	r3, [r7, #28]
            break;
 8007be6:	e013      	b.n	8007c10 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
            frequency = HAL_RCC_GetSysClockFreq();
 8007be8:	f7ff f9ea 	bl	8006fc0 <HAL_RCC_GetSysClockFreq>
 8007bec:	0003      	movs	r3, r0
 8007bee:	61fb      	str	r3, [r7, #28]
            break;
 8007bf0:	e00e      	b.n	8007c10 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007bf2:	4b36      	ldr	r3, [pc, #216]	@ (8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8007bf4:	681a      	ldr	r2, [r3, #0]
 8007bf6:	2380      	movs	r3, #128	@ 0x80
 8007bf8:	00db      	lsls	r3, r3, #3
 8007bfa:	401a      	ands	r2, r3
 8007bfc:	2380      	movs	r3, #128	@ 0x80
 8007bfe:	00db      	lsls	r3, r3, #3
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d104      	bne.n	8007c0e <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
              frequency = HSI_VALUE;
 8007c04:	4b32      	ldr	r3, [pc, #200]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 8007c06:	61fb      	str	r3, [r7, #28]
            break;
 8007c08:	e001      	b.n	8007c0e <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
            break;
 8007c0a:	46c0      	nop			@ (mov r8, r8)
 8007c0c:	e269      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8007c0e:	46c0      	nop			@ (mov r8, r8)
        break;
 8007c10:	e267      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8007c12:	4a2e      	ldr	r2, [pc, #184]	@ (8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8007c14:	2388      	movs	r3, #136	@ 0x88
 8007c16:	58d2      	ldr	r2, [r2, r3]
 8007c18:	23c0      	movs	r3, #192	@ 0xc0
 8007c1a:	029b      	lsls	r3, r3, #10
 8007c1c:	4013      	ands	r3, r2
 8007c1e:	617b      	str	r3, [r7, #20]
 8007c20:	697a      	ldr	r2, [r7, #20]
 8007c22:	2380      	movs	r3, #128	@ 0x80
 8007c24:	029b      	lsls	r3, r3, #10
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d017      	beq.n	8007c5a <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
 8007c2a:	697a      	ldr	r2, [r7, #20]
 8007c2c:	2380      	movs	r3, #128	@ 0x80
 8007c2e:	029b      	lsls	r3, r3, #10
 8007c30:	429a      	cmp	r2, r3
 8007c32:	d81e      	bhi.n	8007c72 <HAL_RCCEx_GetPeriphCLKFreq+0x612>
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d005      	beq.n	8007c46 <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
 8007c3a:	697a      	ldr	r2, [r7, #20]
 8007c3c:	2380      	movs	r3, #128	@ 0x80
 8007c3e:	025b      	lsls	r3, r3, #9
 8007c40:	429a      	cmp	r2, r3
 8007c42:	d005      	beq.n	8007c50 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
            break;
 8007c44:	e015      	b.n	8007c72 <HAL_RCCEx_GetPeriphCLKFreq+0x612>
            frequency = HAL_RCC_GetPCLK1Freq();
 8007c46:	f7ff fa61 	bl	800710c <HAL_RCC_GetPCLK1Freq>
 8007c4a:	0003      	movs	r3, r0
 8007c4c:	61fb      	str	r3, [r7, #28]
            break;
 8007c4e:	e013      	b.n	8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HAL_RCC_GetSysClockFreq();
 8007c50:	f7ff f9b6 	bl	8006fc0 <HAL_RCC_GetSysClockFreq>
 8007c54:	0003      	movs	r3, r0
 8007c56:	61fb      	str	r3, [r7, #28]
            break;
 8007c58:	e00e      	b.n	8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007c5a:	4b1c      	ldr	r3, [pc, #112]	@ (8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8007c5c:	681a      	ldr	r2, [r3, #0]
 8007c5e:	2380      	movs	r3, #128	@ 0x80
 8007c60:	00db      	lsls	r3, r3, #3
 8007c62:	401a      	ands	r2, r3
 8007c64:	2380      	movs	r3, #128	@ 0x80
 8007c66:	00db      	lsls	r3, r3, #3
 8007c68:	429a      	cmp	r2, r3
 8007c6a:	d104      	bne.n	8007c76 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
              frequency = HSI_VALUE;
 8007c6c:	4b18      	ldr	r3, [pc, #96]	@ (8007cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 8007c6e:	61fb      	str	r3, [r7, #28]
            break;
 8007c70:	e001      	b.n	8007c76 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
            break;
 8007c72:	46c0      	nop			@ (mov r8, r8)
 8007c74:	e235      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8007c76:	46c0      	nop			@ (mov r8, r8)
        break;
 8007c78:	e233      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007c7a:	4a14      	ldr	r2, [pc, #80]	@ (8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8007c7c:	2388      	movs	r3, #136	@ 0x88
 8007c7e:	58d2      	ldr	r2, [r2, r3]
 8007c80:	23c0      	movs	r3, #192	@ 0xc0
 8007c82:	031b      	lsls	r3, r3, #12
 8007c84:	4013      	ands	r3, r2
 8007c86:	617b      	str	r3, [r7, #20]
 8007c88:	697a      	ldr	r2, [r7, #20]
 8007c8a:	23c0      	movs	r3, #192	@ 0xc0
 8007c8c:	031b      	lsls	r3, r3, #12
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d041      	beq.n	8007d16 <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 8007c92:	697a      	ldr	r2, [r7, #20]
 8007c94:	23c0      	movs	r3, #192	@ 0xc0
 8007c96:	031b      	lsls	r3, r3, #12
 8007c98:	429a      	cmp	r2, r3
 8007c9a:	d847      	bhi.n	8007d2c <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 8007c9c:	697a      	ldr	r2, [r7, #20]
 8007c9e:	2380      	movs	r3, #128	@ 0x80
 8007ca0:	031b      	lsls	r3, r3, #12
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	d02b      	beq.n	8007cfe <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
 8007ca6:	697a      	ldr	r2, [r7, #20]
 8007ca8:	2380      	movs	r3, #128	@ 0x80
 8007caa:	031b      	lsls	r3, r3, #12
 8007cac:	429a      	cmp	r2, r3
 8007cae:	d83d      	bhi.n	8007d2c <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d005      	beq.n	8007cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x662>
 8007cb6:	697a      	ldr	r2, [r7, #20]
 8007cb8:	2380      	movs	r3, #128	@ 0x80
 8007cba:	02db      	lsls	r3, r3, #11
 8007cbc:	429a      	cmp	r2, r3
 8007cbe:	d009      	beq.n	8007cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            break;
 8007cc0:	e034      	b.n	8007d2c <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
            frequency = HAL_RCC_GetPCLK1Freq();
 8007cc2:	f7ff fa23 	bl	800710c <HAL_RCC_GetPCLK1Freq>
 8007cc6:	0003      	movs	r3, r0
 8007cc8:	61fb      	str	r3, [r7, #28]
            break;
 8007cca:	e036      	b.n	8007d3a <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 8007ccc:	40021000 	.word	0x40021000
 8007cd0:	00f42400 	.word	0x00f42400
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8007cd4:	4abd      	ldr	r2, [pc, #756]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007cd6:	2394      	movs	r3, #148	@ 0x94
 8007cd8:	58d3      	ldr	r3, [r2, r3]
 8007cda:	2202      	movs	r2, #2
 8007cdc:	4013      	ands	r3, r2
 8007cde:	2b02      	cmp	r3, #2
 8007ce0:	d126      	bne.n	8007d30 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8007ce2:	4aba      	ldr	r2, [pc, #744]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007ce4:	2394      	movs	r3, #148	@ 0x94
 8007ce6:	58d3      	ldr	r3, [r2, r3]
 8007ce8:	2204      	movs	r2, #4
 8007cea:	4013      	ands	r3, r2
 8007cec:	2b04      	cmp	r3, #4
 8007cee:	d102      	bne.n	8007cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
                frequency = LSI_VALUE / 128U;
 8007cf0:	23fa      	movs	r3, #250	@ 0xfa
 8007cf2:	61fb      	str	r3, [r7, #28]
            break;
 8007cf4:	e01c      	b.n	8007d30 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
                frequency = LSI_VALUE;
 8007cf6:	23fa      	movs	r3, #250	@ 0xfa
 8007cf8:	01db      	lsls	r3, r3, #7
 8007cfa:	61fb      	str	r3, [r7, #28]
            break;
 8007cfc:	e018      	b.n	8007d30 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007cfe:	4bb3      	ldr	r3, [pc, #716]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007d00:	681a      	ldr	r2, [r3, #0]
 8007d02:	2380      	movs	r3, #128	@ 0x80
 8007d04:	00db      	lsls	r3, r3, #3
 8007d06:	401a      	ands	r2, r3
 8007d08:	2380      	movs	r3, #128	@ 0x80
 8007d0a:	00db      	lsls	r3, r3, #3
 8007d0c:	429a      	cmp	r2, r3
 8007d0e:	d111      	bne.n	8007d34 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
              frequency = HSI_VALUE;
 8007d10:	4baf      	ldr	r3, [pc, #700]	@ (8007fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 8007d12:	61fb      	str	r3, [r7, #28]
            break;
 8007d14:	e00e      	b.n	8007d34 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007d16:	4aad      	ldr	r2, [pc, #692]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007d18:	2390      	movs	r3, #144	@ 0x90
 8007d1a:	58d3      	ldr	r3, [r2, r3]
 8007d1c:	2202      	movs	r2, #2
 8007d1e:	4013      	ands	r3, r2
 8007d20:	2b02      	cmp	r3, #2
 8007d22:	d109      	bne.n	8007d38 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
              frequency = LSE_VALUE;
 8007d24:	2380      	movs	r3, #128	@ 0x80
 8007d26:	021b      	lsls	r3, r3, #8
 8007d28:	61fb      	str	r3, [r7, #28]
            break;
 8007d2a:	e005      	b.n	8007d38 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
            break;
 8007d2c:	46c0      	nop			@ (mov r8, r8)
 8007d2e:	e1d8      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8007d30:	46c0      	nop			@ (mov r8, r8)
 8007d32:	e1d6      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8007d34:	46c0      	nop			@ (mov r8, r8)
 8007d36:	e1d4      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8007d38:	46c0      	nop			@ (mov r8, r8)
        break;
 8007d3a:	e1d2      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8007d3c:	4aa3      	ldr	r2, [pc, #652]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007d3e:	2388      	movs	r3, #136	@ 0x88
 8007d40:	58d2      	ldr	r2, [r2, r3]
 8007d42:	23c0      	movs	r3, #192	@ 0xc0
 8007d44:	039b      	lsls	r3, r3, #14
 8007d46:	4013      	ands	r3, r2
 8007d48:	617b      	str	r3, [r7, #20]
 8007d4a:	697a      	ldr	r2, [r7, #20]
 8007d4c:	23c0      	movs	r3, #192	@ 0xc0
 8007d4e:	039b      	lsls	r3, r3, #14
 8007d50:	429a      	cmp	r2, r3
 8007d52:	d03d      	beq.n	8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8007d54:	697a      	ldr	r2, [r7, #20]
 8007d56:	23c0      	movs	r3, #192	@ 0xc0
 8007d58:	039b      	lsls	r3, r3, #14
 8007d5a:	429a      	cmp	r2, r3
 8007d5c:	d843      	bhi.n	8007de6 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
 8007d5e:	697a      	ldr	r2, [r7, #20]
 8007d60:	2380      	movs	r3, #128	@ 0x80
 8007d62:	039b      	lsls	r3, r3, #14
 8007d64:	429a      	cmp	r2, r3
 8007d66:	d027      	beq.n	8007db8 <HAL_RCCEx_GetPeriphCLKFreq+0x758>
 8007d68:	697a      	ldr	r2, [r7, #20]
 8007d6a:	2380      	movs	r3, #128	@ 0x80
 8007d6c:	039b      	lsls	r3, r3, #14
 8007d6e:	429a      	cmp	r2, r3
 8007d70:	d839      	bhi.n	8007de6 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
 8007d72:	697b      	ldr	r3, [r7, #20]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d005      	beq.n	8007d84 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8007d78:	697a      	ldr	r2, [r7, #20]
 8007d7a:	2380      	movs	r3, #128	@ 0x80
 8007d7c:	035b      	lsls	r3, r3, #13
 8007d7e:	429a      	cmp	r2, r3
 8007d80:	d005      	beq.n	8007d8e <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
            break;
 8007d82:	e030      	b.n	8007de6 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
            frequency = HAL_RCC_GetPCLK1Freq();
 8007d84:	f7ff f9c2 	bl	800710c <HAL_RCC_GetPCLK1Freq>
 8007d88:	0003      	movs	r3, r0
 8007d8a:	61fb      	str	r3, [r7, #28]
            break;
 8007d8c:	e032      	b.n	8007df4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8007d8e:	4a8f      	ldr	r2, [pc, #572]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007d90:	2394      	movs	r3, #148	@ 0x94
 8007d92:	58d3      	ldr	r3, [r2, r3]
 8007d94:	2202      	movs	r2, #2
 8007d96:	4013      	ands	r3, r2
 8007d98:	2b02      	cmp	r3, #2
 8007d9a:	d126      	bne.n	8007dea <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8007d9c:	4a8b      	ldr	r2, [pc, #556]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007d9e:	2394      	movs	r3, #148	@ 0x94
 8007da0:	58d3      	ldr	r3, [r2, r3]
 8007da2:	2204      	movs	r2, #4
 8007da4:	4013      	ands	r3, r2
 8007da6:	2b04      	cmp	r3, #4
 8007da8:	d102      	bne.n	8007db0 <HAL_RCCEx_GetPeriphCLKFreq+0x750>
                frequency = LSI_VALUE / 128U;
 8007daa:	23fa      	movs	r3, #250	@ 0xfa
 8007dac:	61fb      	str	r3, [r7, #28]
            break;
 8007dae:	e01c      	b.n	8007dea <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
                frequency = LSI_VALUE;
 8007db0:	23fa      	movs	r3, #250	@ 0xfa
 8007db2:	01db      	lsls	r3, r3, #7
 8007db4:	61fb      	str	r3, [r7, #28]
            break;
 8007db6:	e018      	b.n	8007dea <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007db8:	4b84      	ldr	r3, [pc, #528]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007dba:	681a      	ldr	r2, [r3, #0]
 8007dbc:	2380      	movs	r3, #128	@ 0x80
 8007dbe:	00db      	lsls	r3, r3, #3
 8007dc0:	401a      	ands	r2, r3
 8007dc2:	2380      	movs	r3, #128	@ 0x80
 8007dc4:	00db      	lsls	r3, r3, #3
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d111      	bne.n	8007dee <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
              frequency = HSI_VALUE;
 8007dca:	4b81      	ldr	r3, [pc, #516]	@ (8007fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 8007dcc:	61fb      	str	r3, [r7, #28]
            break;
 8007dce:	e00e      	b.n	8007dee <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007dd0:	4a7e      	ldr	r2, [pc, #504]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007dd2:	2390      	movs	r3, #144	@ 0x90
 8007dd4:	58d3      	ldr	r3, [r2, r3]
 8007dd6:	2202      	movs	r2, #2
 8007dd8:	4013      	ands	r3, r2
 8007dda:	2b02      	cmp	r3, #2
 8007ddc:	d109      	bne.n	8007df2 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
              frequency = LSE_VALUE;
 8007dde:	2380      	movs	r3, #128	@ 0x80
 8007de0:	021b      	lsls	r3, r3, #8
 8007de2:	61fb      	str	r3, [r7, #28]
            break;
 8007de4:	e005      	b.n	8007df2 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
            break;
 8007de6:	46c0      	nop			@ (mov r8, r8)
 8007de8:	e17b      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8007dea:	46c0      	nop			@ (mov r8, r8)
 8007dec:	e179      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8007dee:	46c0      	nop			@ (mov r8, r8)
 8007df0:	e177      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8007df2:	46c0      	nop			@ (mov r8, r8)
        break;
 8007df4:	e175      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 8007df6:	4a75      	ldr	r2, [pc, #468]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007df8:	2388      	movs	r3, #136	@ 0x88
 8007dfa:	58d2      	ldr	r2, [r2, r3]
 8007dfc:	23c0      	movs	r3, #192	@ 0xc0
 8007dfe:	041b      	lsls	r3, r3, #16
 8007e00:	4013      	ands	r3, r2
 8007e02:	617b      	str	r3, [r7, #20]
 8007e04:	697a      	ldr	r2, [r7, #20]
 8007e06:	23c0      	movs	r3, #192	@ 0xc0
 8007e08:	041b      	lsls	r3, r3, #16
 8007e0a:	429a      	cmp	r2, r3
 8007e0c:	d03d      	beq.n	8007e8a <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
 8007e0e:	697a      	ldr	r2, [r7, #20]
 8007e10:	23c0      	movs	r3, #192	@ 0xc0
 8007e12:	041b      	lsls	r3, r3, #16
 8007e14:	429a      	cmp	r2, r3
 8007e16:	d843      	bhi.n	8007ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8007e18:	697a      	ldr	r2, [r7, #20]
 8007e1a:	2380      	movs	r3, #128	@ 0x80
 8007e1c:	041b      	lsls	r3, r3, #16
 8007e1e:	429a      	cmp	r2, r3
 8007e20:	d027      	beq.n	8007e72 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8007e22:	697a      	ldr	r2, [r7, #20]
 8007e24:	2380      	movs	r3, #128	@ 0x80
 8007e26:	041b      	lsls	r3, r3, #16
 8007e28:	429a      	cmp	r2, r3
 8007e2a:	d839      	bhi.n	8007ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d005      	beq.n	8007e3e <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
 8007e32:	697a      	ldr	r2, [r7, #20]
 8007e34:	2380      	movs	r3, #128	@ 0x80
 8007e36:	03db      	lsls	r3, r3, #15
 8007e38:	429a      	cmp	r2, r3
 8007e3a:	d005      	beq.n	8007e48 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
            break;
 8007e3c:	e030      	b.n	8007ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
            frequency = HAL_RCC_GetPCLK1Freq();
 8007e3e:	f7ff f965 	bl	800710c <HAL_RCC_GetPCLK1Freq>
 8007e42:	0003      	movs	r3, r0
 8007e44:	61fb      	str	r3, [r7, #28]
            break;
 8007e46:	e032      	b.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0x84e>
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8007e48:	4a60      	ldr	r2, [pc, #384]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007e4a:	2394      	movs	r3, #148	@ 0x94
 8007e4c:	58d3      	ldr	r3, [r2, r3]
 8007e4e:	2202      	movs	r2, #2
 8007e50:	4013      	ands	r3, r2
 8007e52:	2b02      	cmp	r3, #2
 8007e54:	d126      	bne.n	8007ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8007e56:	4a5d      	ldr	r2, [pc, #372]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007e58:	2394      	movs	r3, #148	@ 0x94
 8007e5a:	58d3      	ldr	r3, [r2, r3]
 8007e5c:	2204      	movs	r2, #4
 8007e5e:	4013      	ands	r3, r2
 8007e60:	2b04      	cmp	r3, #4
 8007e62:	d102      	bne.n	8007e6a <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
                frequency = LSI_VALUE / 128U;
 8007e64:	23fa      	movs	r3, #250	@ 0xfa
 8007e66:	61fb      	str	r3, [r7, #28]
            break;
 8007e68:	e01c      	b.n	8007ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
                frequency = LSI_VALUE;
 8007e6a:	23fa      	movs	r3, #250	@ 0xfa
 8007e6c:	01db      	lsls	r3, r3, #7
 8007e6e:	61fb      	str	r3, [r7, #28]
            break;
 8007e70:	e018      	b.n	8007ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007e72:	4b56      	ldr	r3, [pc, #344]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007e74:	681a      	ldr	r2, [r3, #0]
 8007e76:	2380      	movs	r3, #128	@ 0x80
 8007e78:	00db      	lsls	r3, r3, #3
 8007e7a:	401a      	ands	r2, r3
 8007e7c:	2380      	movs	r3, #128	@ 0x80
 8007e7e:	00db      	lsls	r3, r3, #3
 8007e80:	429a      	cmp	r2, r3
 8007e82:	d111      	bne.n	8007ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
              frequency = HSI_VALUE;
 8007e84:	4b52      	ldr	r3, [pc, #328]	@ (8007fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 8007e86:	61fb      	str	r3, [r7, #28]
            break;
 8007e88:	e00e      	b.n	8007ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007e8a:	4a50      	ldr	r2, [pc, #320]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007e8c:	2390      	movs	r3, #144	@ 0x90
 8007e8e:	58d3      	ldr	r3, [r2, r3]
 8007e90:	2202      	movs	r2, #2
 8007e92:	4013      	ands	r3, r2
 8007e94:	2b02      	cmp	r3, #2
 8007e96:	d109      	bne.n	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0x84c>
              frequency = LSE_VALUE;
 8007e98:	2380      	movs	r3, #128	@ 0x80
 8007e9a:	021b      	lsls	r3, r3, #8
 8007e9c:	61fb      	str	r3, [r7, #28]
            break;
 8007e9e:	e005      	b.n	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0x84c>
            break;
 8007ea0:	46c0      	nop			@ (mov r8, r8)
 8007ea2:	e11e      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8007ea4:	46c0      	nop			@ (mov r8, r8)
 8007ea6:	e11c      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8007ea8:	46c0      	nop			@ (mov r8, r8)
 8007eaa:	e11a      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8007eac:	46c0      	nop			@ (mov r8, r8)
        break;
 8007eae:	e118      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_TIM1_SOURCE();
 8007eb0:	4a46      	ldr	r2, [pc, #280]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007eb2:	2388      	movs	r3, #136	@ 0x88
 8007eb4:	58d2      	ldr	r2, [r2, r3]
 8007eb6:	2380      	movs	r3, #128	@ 0x80
 8007eb8:	045b      	lsls	r3, r3, #17
 8007eba:	4013      	ands	r3, r2
 8007ebc:	617b      	str	r3, [r7, #20]
 8007ebe:	697b      	ldr	r3, [r7, #20]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d005      	beq.n	8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 8007ec4:	697a      	ldr	r2, [r7, #20]
 8007ec6:	2380      	movs	r3, #128	@ 0x80
 8007ec8:	045b      	lsls	r3, r3, #17
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	d011      	beq.n	8007ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
            break;
 8007ece:	e019      	b.n	8007f04 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
            if ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) == RCC_HCLK_DIV1))
 8007ed0:	4b3e      	ldr	r3, [pc, #248]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007ed2:	689a      	ldr	r2, [r3, #8]
 8007ed4:	23e0      	movs	r3, #224	@ 0xe0
 8007ed6:	01db      	lsls	r3, r3, #7
 8007ed8:	4013      	ands	r3, r2
 8007eda:	d104      	bne.n	8007ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
              frequency = HAL_RCC_GetPCLK1Freq();
 8007edc:	f7ff f916 	bl	800710c <HAL_RCC_GetPCLK1Freq>
 8007ee0:	0003      	movs	r3, r0
 8007ee2:	61fb      	str	r3, [r7, #28]
            break;
 8007ee4:	e00e      	b.n	8007f04 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
              frequency = (HAL_RCC_GetPCLK1Freq() * 2U);
 8007ee6:	f7ff f911 	bl	800710c <HAL_RCC_GetPCLK1Freq>
 8007eea:	0003      	movs	r3, r0
 8007eec:	005b      	lsls	r3, r3, #1
 8007eee:	61fb      	str	r3, [r7, #28]
            break;
 8007ef0:	e008      	b.n	8007f04 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8007ef2:	2408      	movs	r4, #8
 8007ef4:	193b      	adds	r3, r7, r4
 8007ef6:	0018      	movs	r0, r3
 8007ef8:	f000 f8fe 	bl	80080f8 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 8007efc:	193b      	adds	r3, r7, r4
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	61fb      	str	r3, [r7, #28]
            break;
 8007f02:	46c0      	nop			@ (mov r8, r8)
        break;
 8007f04:	e0ed      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_TIM15_SOURCE();
 8007f06:	4a31      	ldr	r2, [pc, #196]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007f08:	2388      	movs	r3, #136	@ 0x88
 8007f0a:	58d2      	ldr	r2, [r2, r3]
 8007f0c:	2380      	movs	r3, #128	@ 0x80
 8007f0e:	049b      	lsls	r3, r3, #18
 8007f10:	4013      	ands	r3, r2
 8007f12:	617b      	str	r3, [r7, #20]
 8007f14:	697b      	ldr	r3, [r7, #20]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d005      	beq.n	8007f26 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8007f1a:	697a      	ldr	r2, [r7, #20]
 8007f1c:	2380      	movs	r3, #128	@ 0x80
 8007f1e:	049b      	lsls	r3, r3, #18
 8007f20:	429a      	cmp	r2, r3
 8007f22:	d011      	beq.n	8007f48 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
            break;
 8007f24:	e019      	b.n	8007f5a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
            if ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) == RCC_HCLK_DIV1))
 8007f26:	4b29      	ldr	r3, [pc, #164]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007f28:	689a      	ldr	r2, [r3, #8]
 8007f2a:	23e0      	movs	r3, #224	@ 0xe0
 8007f2c:	01db      	lsls	r3, r3, #7
 8007f2e:	4013      	ands	r3, r2
 8007f30:	d104      	bne.n	8007f3c <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
              frequency = HAL_RCC_GetPCLK1Freq();
 8007f32:	f7ff f8eb 	bl	800710c <HAL_RCC_GetPCLK1Freq>
 8007f36:	0003      	movs	r3, r0
 8007f38:	61fb      	str	r3, [r7, #28]
            break;
 8007f3a:	e00e      	b.n	8007f5a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
              frequency = (HAL_RCC_GetPCLK1Freq() * 2U);
 8007f3c:	f7ff f8e6 	bl	800710c <HAL_RCC_GetPCLK1Freq>
 8007f40:	0003      	movs	r3, r0
 8007f42:	005b      	lsls	r3, r3, #1
 8007f44:	61fb      	str	r3, [r7, #28]
            break;
 8007f46:	e008      	b.n	8007f5a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8007f48:	2408      	movs	r4, #8
 8007f4a:	193b      	adds	r3, r7, r4
 8007f4c:	0018      	movs	r0, r3
 8007f4e:	f000 f8d3 	bl	80080f8 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 8007f52:	193b      	adds	r3, r7, r4
 8007f54:	685b      	ldr	r3, [r3, #4]
 8007f56:	61fb      	str	r3, [r7, #28]
            break;
 8007f58:	46c0      	nop			@ (mov r8, r8)
        break;
 8007f5a:	e0c2      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8007f5c:	4a1b      	ldr	r2, [pc, #108]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007f5e:	2388      	movs	r3, #136	@ 0x88
 8007f60:	58d2      	ldr	r2, [r2, r3]
 8007f62:	23c0      	movs	r3, #192	@ 0xc0
 8007f64:	051b      	lsls	r3, r3, #20
 8007f66:	4013      	ands	r3, r2
 8007f68:	617b      	str	r3, [r7, #20]
 8007f6a:	697a      	ldr	r2, [r7, #20]
 8007f6c:	23c0      	movs	r3, #192	@ 0xc0
 8007f6e:	051b      	lsls	r3, r3, #20
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d017      	beq.n	8007fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 8007f74:	697a      	ldr	r2, [r7, #20]
 8007f76:	23c0      	movs	r3, #192	@ 0xc0
 8007f78:	051b      	lsls	r3, r3, #20
 8007f7a:	429a      	cmp	r2, r3
 8007f7c:	d84a      	bhi.n	8008014 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8007f7e:	697a      	ldr	r2, [r7, #20]
 8007f80:	2380      	movs	r3, #128	@ 0x80
 8007f82:	051b      	lsls	r3, r3, #20
 8007f84:	429a      	cmp	r2, r3
 8007f86:	d039      	beq.n	8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 8007f88:	697a      	ldr	r2, [r7, #20]
 8007f8a:	2380      	movs	r3, #128	@ 0x80
 8007f8c:	051b      	lsls	r3, r3, #20
 8007f8e:	429a      	cmp	r2, r3
 8007f90:	d840      	bhi.n	8008014 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8007f92:	697b      	ldr	r3, [r7, #20]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d03a      	beq.n	800800e <HAL_RCCEx_GetPeriphCLKFreq+0x9ae>
 8007f98:	697a      	ldr	r2, [r7, #20]
 8007f9a:	2380      	movs	r3, #128	@ 0x80
 8007f9c:	04db      	lsls	r3, r3, #19
 8007f9e:	429a      	cmp	r2, r3
 8007fa0:	d003      	beq.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
            break;
 8007fa2:	e037      	b.n	8008014 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
            frequency = HSI48_VALUE;
 8007fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x974>)
 8007fa6:	61fb      	str	r3, [r7, #28]
            break;
 8007fa8:	e037      	b.n	800801a <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8007faa:	4b08      	ldr	r3, [pc, #32]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	2202      	movs	r2, #2
 8007fb0:	4013      	ands	r3, r2
 8007fb2:	2b02      	cmp	r3, #2
 8007fb4:	d130      	bne.n	8008018 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
              msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 8007fb6:	4b05      	ldr	r3, [pc, #20]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	2208      	movs	r2, #8
 8007fbc:	4013      	ands	r3, r2
 8007fbe:	d00b      	beq.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
 8007fc0:	4b02      	ldr	r3, [pc, #8]	@ (8007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	091b      	lsrs	r3, r3, #4
 8007fc6:	220f      	movs	r2, #15
 8007fc8:	4013      	ands	r3, r2
 8007fca:	e00b      	b.n	8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
 8007fcc:	40021000 	.word	0x40021000
 8007fd0:	00f42400 	.word	0x00f42400
 8007fd4:	02dc6c00 	.word	0x02dc6c00
 8007fd8:	4a44      	ldr	r2, [pc, #272]	@ (80080ec <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 8007fda:	2394      	movs	r3, #148	@ 0x94
 8007fdc:	58d3      	ldr	r3, [r2, r3]
 8007fde:	0a1b      	lsrs	r3, r3, #8
 8007fe0:	220f      	movs	r2, #15
 8007fe2:	4013      	ands	r3, r2
 8007fe4:	61bb      	str	r3, [r7, #24]
              if (msirange > 11U)
 8007fe6:	69bb      	ldr	r3, [r7, #24]
 8007fe8:	2b0b      	cmp	r3, #11
 8007fea:	d901      	bls.n	8007ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
                msirange = 11U;
 8007fec:	230b      	movs	r3, #11
 8007fee:	61bb      	str	r3, [r7, #24]
              frequency = MSIRangeTable[msirange];
 8007ff0:	4b3f      	ldr	r3, [pc, #252]	@ (80080f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa90>)
 8007ff2:	69ba      	ldr	r2, [r7, #24]
 8007ff4:	0092      	lsls	r2, r2, #2
 8007ff6:	58d3      	ldr	r3, [r2, r3]
 8007ff8:	61fb      	str	r3, [r7, #28]
            break;
 8007ffa:	e00d      	b.n	8008018 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8007ffc:	2408      	movs	r4, #8
 8007ffe:	193b      	adds	r3, r7, r4
 8008000:	0018      	movs	r0, r3
 8008002:	f000 f879 	bl	80080f8 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 8008006:	193b      	adds	r3, r7, r4
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	61fb      	str	r3, [r7, #28]
            break;
 800800c:	e005      	b.n	800801a <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            frequency = 0U;
 800800e:	2300      	movs	r3, #0
 8008010:	61fb      	str	r3, [r7, #28]
            break;
 8008012:	e002      	b.n	800801a <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            break;
 8008014:	46c0      	nop			@ (mov r8, r8)
 8008016:	e064      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008018:	46c0      	nop			@ (mov r8, r8)
        break;
 800801a:	e062      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800801c:	4a33      	ldr	r2, [pc, #204]	@ (80080ec <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 800801e:	2388      	movs	r3, #136	@ 0x88
 8008020:	58d2      	ldr	r2, [r2, r3]
 8008022:	23c0      	movs	r3, #192	@ 0xc0
 8008024:	051b      	lsls	r3, r3, #20
 8008026:	4013      	ands	r3, r2
 8008028:	617b      	str	r3, [r7, #20]
 800802a:	697a      	ldr	r2, [r7, #20]
 800802c:	23c0      	movs	r3, #192	@ 0xc0
 800802e:	051b      	lsls	r3, r3, #20
 8008030:	429a      	cmp	r2, r3
 8008032:	d017      	beq.n	8008064 <HAL_RCCEx_GetPeriphCLKFreq+0xa04>
 8008034:	697a      	ldr	r2, [r7, #20]
 8008036:	23c0      	movs	r3, #192	@ 0xc0
 8008038:	051b      	lsls	r3, r3, #20
 800803a:	429a      	cmp	r2, r3
 800803c:	d844      	bhi.n	80080c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 800803e:	697a      	ldr	r2, [r7, #20]
 8008040:	2380      	movs	r3, #128	@ 0x80
 8008042:	051b      	lsls	r3, r3, #20
 8008044:	429a      	cmp	r2, r3
 8008046:	d033      	beq.n	80080b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 8008048:	697a      	ldr	r2, [r7, #20]
 800804a:	2380      	movs	r3, #128	@ 0x80
 800804c:	051b      	lsls	r3, r3, #20
 800804e:	429a      	cmp	r2, r3
 8008050:	d83a      	bhi.n	80080c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 8008052:	697b      	ldr	r3, [r7, #20]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d034      	beq.n	80080c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8008058:	697a      	ldr	r2, [r7, #20]
 800805a:	2380      	movs	r3, #128	@ 0x80
 800805c:	04db      	lsls	r3, r3, #19
 800805e:	429a      	cmp	r2, r3
 8008060:	d003      	beq.n	800806a <HAL_RCCEx_GetPeriphCLKFreq+0xa0a>
            break;
 8008062:	e031      	b.n	80080c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            frequency = HSI48_VALUE;
 8008064:	4b23      	ldr	r3, [pc, #140]	@ (80080f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa94>)
 8008066:	61fb      	str	r3, [r7, #28]
            break;
 8008068:	e031      	b.n	80080ce <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800806a:	4b20      	ldr	r3, [pc, #128]	@ (80080ec <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	2202      	movs	r2, #2
 8008070:	4013      	ands	r3, r2
 8008072:	2b02      	cmp	r3, #2
 8008074:	d12a      	bne.n	80080cc <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
              msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 8008076:	4b1d      	ldr	r3, [pc, #116]	@ (80080ec <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	2208      	movs	r2, #8
 800807c:	4013      	ands	r3, r2
 800807e:	d005      	beq.n	800808c <HAL_RCCEx_GetPeriphCLKFreq+0xa2c>
 8008080:	4b1a      	ldr	r3, [pc, #104]	@ (80080ec <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	091b      	lsrs	r3, r3, #4
 8008086:	220f      	movs	r2, #15
 8008088:	4013      	ands	r3, r2
 800808a:	e005      	b.n	8008098 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 800808c:	4a17      	ldr	r2, [pc, #92]	@ (80080ec <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 800808e:	2394      	movs	r3, #148	@ 0x94
 8008090:	58d3      	ldr	r3, [r2, r3]
 8008092:	0a1b      	lsrs	r3, r3, #8
 8008094:	220f      	movs	r2, #15
 8008096:	4013      	ands	r3, r2
 8008098:	61bb      	str	r3, [r7, #24]
              if (msirange > 11U)
 800809a:	69bb      	ldr	r3, [r7, #24]
 800809c:	2b0b      	cmp	r3, #11
 800809e:	d901      	bls.n	80080a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
                msirange = 11U;
 80080a0:	230b      	movs	r3, #11
 80080a2:	61bb      	str	r3, [r7, #24]
              frequency = MSIRangeTable[msirange];
 80080a4:	4b12      	ldr	r3, [pc, #72]	@ (80080f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa90>)
 80080a6:	69ba      	ldr	r2, [r7, #24]
 80080a8:	0092      	lsls	r2, r2, #2
 80080aa:	58d3      	ldr	r3, [r2, r3]
 80080ac:	61fb      	str	r3, [r7, #28]
            break;
 80080ae:	e00d      	b.n	80080cc <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 80080b0:	2408      	movs	r4, #8
 80080b2:	193b      	adds	r3, r7, r4
 80080b4:	0018      	movs	r0, r3
 80080b6:	f000 f81f 	bl	80080f8 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 80080ba:	193b      	adds	r3, r7, r4
 80080bc:	685b      	ldr	r3, [r3, #4]
 80080be:	61fb      	str	r3, [r7, #28]
            break;
 80080c0:	e005      	b.n	80080ce <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = 0U;
 80080c2:	2300      	movs	r3, #0
 80080c4:	61fb      	str	r3, [r7, #28]
            break;
 80080c6:	e002      	b.n	80080ce <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            break;
 80080c8:	46c0      	nop			@ (mov r8, r8)
 80080ca:	e00a      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80080cc:	46c0      	nop			@ (mov r8, r8)
        break;
 80080ce:	e008      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 80080d0:	46c0      	nop			@ (mov r8, r8)
 80080d2:	e006      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 80080d4:	46c0      	nop			@ (mov r8, r8)
 80080d6:	e004      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 80080d8:	46c0      	nop			@ (mov r8, r8)
 80080da:	e002      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 80080dc:	46c0      	nop			@ (mov r8, r8)
 80080de:	e000      	b.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 80080e0:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return (frequency);
 80080e2:	69fb      	ldr	r3, [r7, #28]
}
 80080e4:	0018      	movs	r0, r3
 80080e6:	46bd      	mov	sp, r7
 80080e8:	b009      	add	sp, #36	@ 0x24
 80080ea:	bd90      	pop	{r4, r7, pc}
 80080ec:	40021000 	.word	0x40021000
 80080f0:	08009740 	.word	0x08009740
 80080f4:	02dc6c00 	.word	0x02dc6c00

080080f8 <HAL_RCCEx_GetPLLClockFreq>:
  * @param  PLL_Clocks structure.
  * @retval None
  */

void HAL_RCCEx_GetPLLClockFreq(PLL_ClocksTypeDef *PLL_Clocks)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b088      	sub	sp, #32
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
  uint32_t pllm;
  uint32_t plln;
  uint32_t pllvco;
  uint32_t msirange;

  plln = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008100:	4b58      	ldr	r3, [pc, #352]	@ (8008264 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008102:	68db      	ldr	r3, [r3, #12]
 8008104:	0a1b      	lsrs	r3, r3, #8
 8008106:	227f      	movs	r2, #127	@ 0x7f
 8008108:	4013      	ands	r3, r2
 800810a:	617b      	str	r3, [r7, #20]
  pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800810c:	4b55      	ldr	r3, [pc, #340]	@ (8008264 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 800810e:	68db      	ldr	r3, [r3, #12]
 8008110:	2203      	movs	r2, #3
 8008112:	4013      	ands	r3, r2
 8008114:	613b      	str	r3, [r7, #16]
  pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 8008116:	4b53      	ldr	r3, [pc, #332]	@ (8008264 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008118:	68db      	ldr	r3, [r3, #12]
 800811a:	091b      	lsrs	r3, r3, #4
 800811c:	2207      	movs	r2, #7
 800811e:	4013      	ands	r3, r2
 8008120:	3301      	adds	r3, #1
 8008122:	60fb      	str	r3, [r7, #12]
  msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 8008124:	4b4f      	ldr	r3, [pc, #316]	@ (8008264 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	2208      	movs	r2, #8
 800812a:	4013      	ands	r3, r2
 800812c:	d005      	beq.n	800813a <HAL_RCCEx_GetPLLClockFreq+0x42>
 800812e:	4b4d      	ldr	r3, [pc, #308]	@ (8008264 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	091b      	lsrs	r3, r3, #4
 8008134:	220f      	movs	r2, #15
 8008136:	4013      	ands	r3, r2
 8008138:	e005      	b.n	8008146 <HAL_RCCEx_GetPLLClockFreq+0x4e>
 800813a:	4a4a      	ldr	r2, [pc, #296]	@ (8008264 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 800813c:	2394      	movs	r3, #148	@ 0x94
 800813e:	58d3      	ldr	r3, [r2, r3]
 8008140:	0a1b      	lsrs	r3, r3, #8
 8008142:	220f      	movs	r2, #15
 8008144:	4013      	ands	r3, r2
 8008146:	61bb      	str	r3, [r7, #24]
  if (msirange > 11U)
 8008148:	69bb      	ldr	r3, [r7, #24]
 800814a:	2b0b      	cmp	r3, #11
 800814c:	d901      	bls.n	8008152 <HAL_RCCEx_GetPLLClockFreq+0x5a>
  {
    msirange = 11U;
 800814e:	230b      	movs	r3, #11
 8008150:	61bb      	str	r3, [r7, #24]
  }
  switch (pllsource)
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	2b03      	cmp	r3, #3
 8008156:	d020      	beq.n	800819a <HAL_RCCEx_GetPLLClockFreq+0xa2>
 8008158:	693b      	ldr	r3, [r7, #16]
 800815a:	2b03      	cmp	r3, #3
 800815c:	d827      	bhi.n	80081ae <HAL_RCCEx_GetPLLClockFreq+0xb6>
 800815e:	693b      	ldr	r3, [r7, #16]
 8008160:	2b01      	cmp	r3, #1
 8008162:	d00c      	beq.n	800817e <HAL_RCCEx_GetPLLClockFreq+0x86>
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	2b02      	cmp	r3, #2
 8008168:	d121      	bne.n	80081ae <HAL_RCCEx_GetPLLClockFreq+0xb6>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * plln;
 800816a:	68f9      	ldr	r1, [r7, #12]
 800816c:	483e      	ldr	r0, [pc, #248]	@ (8008268 <HAL_RCCEx_GetPLLClockFreq+0x170>)
 800816e:	f7f7 ffcb 	bl	8000108 <__udivsi3>
 8008172:	0003      	movs	r3, r0
 8008174:	001a      	movs	r2, r3
 8008176:	697b      	ldr	r3, [r7, #20]
 8008178:	4353      	muls	r3, r2
 800817a:	61fb      	str	r3, [r7, #28]
      break;
 800817c:	e025      	b.n	80081ca <HAL_RCCEx_GetPLLClockFreq+0xd2>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllvco = ((MSIRangeTable[msirange] / pllm) * plln);
 800817e:	4b3b      	ldr	r3, [pc, #236]	@ (800826c <HAL_RCCEx_GetPLLClockFreq+0x174>)
 8008180:	69ba      	ldr	r2, [r7, #24]
 8008182:	0092      	lsls	r2, r2, #2
 8008184:	58d3      	ldr	r3, [r2, r3]
 8008186:	68f9      	ldr	r1, [r7, #12]
 8008188:	0018      	movs	r0, r3
 800818a:	f7f7 ffbd 	bl	8000108 <__udivsi3>
 800818e:	0003      	movs	r3, r0
 8008190:	001a      	movs	r2, r3
 8008192:	697b      	ldr	r3, [r7, #20]
 8008194:	4353      	muls	r3, r2
 8008196:	61fb      	str	r3, [r7, #28]
      break;
 8008198:	e017      	b.n	80081ca <HAL_RCCEx_GetPLLClockFreq+0xd2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * plln;
 800819a:	68f9      	ldr	r1, [r7, #12]
 800819c:	4834      	ldr	r0, [pc, #208]	@ (8008270 <HAL_RCCEx_GetPLLClockFreq+0x178>)
 800819e:	f7f7 ffb3 	bl	8000108 <__udivsi3>
 80081a2:	0003      	movs	r3, r0
 80081a4:	001a      	movs	r2, r3
 80081a6:	697b      	ldr	r3, [r7, #20]
 80081a8:	4353      	muls	r3, r2
 80081aa:	61fb      	str	r3, [r7, #28]
      break;
 80081ac:	e00d      	b.n	80081ca <HAL_RCCEx_GetPLLClockFreq+0xd2>

    default:
      pllvco = ((MSIRangeTable[msirange] / pllm) * plln);
 80081ae:	4b2f      	ldr	r3, [pc, #188]	@ (800826c <HAL_RCCEx_GetPLLClockFreq+0x174>)
 80081b0:	69ba      	ldr	r2, [r7, #24]
 80081b2:	0092      	lsls	r2, r2, #2
 80081b4:	58d3      	ldr	r3, [r2, r3]
 80081b6:	68f9      	ldr	r1, [r7, #12]
 80081b8:	0018      	movs	r0, r3
 80081ba:	f7f7 ffa5 	bl	8000108 <__udivsi3>
 80081be:	0003      	movs	r3, r0
 80081c0:	001a      	movs	r2, r3
 80081c2:	697b      	ldr	r3, [r7, #20]
 80081c4:	4353      	muls	r3, r2
 80081c6:	61fb      	str	r3, [r7, #28]
      break;
 80081c8:	46c0      	nop			@ (mov r8, r8)
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVP) != 0U)
 80081ca:	4b26      	ldr	r3, [pc, #152]	@ (8008264 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80081cc:	68da      	ldr	r2, [r3, #12]
 80081ce:	2380      	movs	r3, #128	@ 0x80
 80081d0:	025b      	lsls	r3, r3, #9
 80081d2:	4013      	ands	r3, r2
 80081d4:	d00e      	beq.n	80081f4 <HAL_RCCEx_GetPLLClockFreq+0xfc>
  {
    PLL_Clocks->PLL_P_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) \
 80081d6:	4b23      	ldr	r3, [pc, #140]	@ (8008264 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80081d8:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLP_Pos) + 1U));
 80081da:	0c5b      	lsrs	r3, r3, #17
 80081dc:	221f      	movs	r2, #31
 80081de:	4013      	ands	r3, r2
 80081e0:	3301      	adds	r3, #1
    PLL_Clocks->PLL_P_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) \
 80081e2:	0019      	movs	r1, r3
 80081e4:	69f8      	ldr	r0, [r7, #28]
 80081e6:	f7f7 ff8f 	bl	8000108 <__udivsi3>
 80081ea:	0003      	movs	r3, r0
 80081ec:	001a      	movs	r2, r3
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	601a      	str	r2, [r3, #0]
 80081f2:	e002      	b.n	80081fa <HAL_RCCEx_GetPLLClockFreq+0x102>
  }
  else
  {
    PLL_Clocks->PLL_P_Frequency = 0;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2200      	movs	r2, #0
 80081f8:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVQ) != 0U)
 80081fa:	4b1a      	ldr	r3, [pc, #104]	@ (8008264 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80081fc:	68da      	ldr	r2, [r3, #12]
 80081fe:	2380      	movs	r3, #128	@ 0x80
 8008200:	045b      	lsls	r3, r3, #17
 8008202:	4013      	ands	r3, r2
 8008204:	d00e      	beq.n	8008224 <HAL_RCCEx_GetPLLClockFreq+0x12c>
  {
    PLL_Clocks->PLL_Q_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) \
 8008206:	4b17      	ldr	r3, [pc, #92]	@ (8008264 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008208:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLQ_Pos) + 1U));
 800820a:	0e5b      	lsrs	r3, r3, #25
 800820c:	2207      	movs	r2, #7
 800820e:	4013      	ands	r3, r2
 8008210:	3301      	adds	r3, #1
    PLL_Clocks->PLL_Q_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) \
 8008212:	0019      	movs	r1, r3
 8008214:	69f8      	ldr	r0, [r7, #28]
 8008216:	f7f7 ff77 	bl	8000108 <__udivsi3>
 800821a:	0003      	movs	r3, r0
 800821c:	001a      	movs	r2, r3
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	605a      	str	r2, [r3, #4]
 8008222:	e002      	b.n	800822a <HAL_RCCEx_GetPLLClockFreq+0x132>
  }
  else
  {
    PLL_Clocks->PLL_Q_Frequency = 0;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2200      	movs	r2, #0
 8008228:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVR) != 0U)
 800822a:	4b0e      	ldr	r3, [pc, #56]	@ (8008264 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 800822c:	68da      	ldr	r2, [r3, #12]
 800822e:	2380      	movs	r3, #128	@ 0x80
 8008230:	055b      	lsls	r3, r3, #21
 8008232:	4013      	ands	r3, r2
 8008234:	d00e      	beq.n	8008254 <HAL_RCCEx_GetPLLClockFreq+0x15c>
  {
    PLL_Clocks->PLL_R_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) \
 8008236:	4b0b      	ldr	r3, [pc, #44]	@ (8008264 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008238:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLR_Pos) + 1U));
 800823a:	0f5b      	lsrs	r3, r3, #29
 800823c:	2207      	movs	r2, #7
 800823e:	4013      	ands	r3, r2
 8008240:	3301      	adds	r3, #1
    PLL_Clocks->PLL_R_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) \
 8008242:	0019      	movs	r1, r3
 8008244:	69f8      	ldr	r0, [r7, #28]
 8008246:	f7f7 ff5f 	bl	8000108 <__udivsi3>
 800824a:	0003      	movs	r3, r0
 800824c:	001a      	movs	r2, r3
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL_Clocks->PLL_R_Frequency = 0;
  }
}
 8008252:	e002      	b.n	800825a <HAL_RCCEx_GetPLLClockFreq+0x162>
    PLL_Clocks->PLL_R_Frequency = 0;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2200      	movs	r2, #0
 8008258:	609a      	str	r2, [r3, #8]
}
 800825a:	46c0      	nop			@ (mov r8, r8)
 800825c:	46bd      	mov	sp, r7
 800825e:	b008      	add	sp, #32
 8008260:	bd80      	pop	{r7, pc}
 8008262:	46c0      	nop			@ (mov r8, r8)
 8008264:	40021000 	.word	0x40021000
 8008268:	00f42400 	.word	0x00f42400
 800826c:	08009740 	.word	0x08009740
 8008270:	003d0900 	.word	0x003d0900

08008274 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b084      	sub	sp, #16
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800827c:	210f      	movs	r1, #15
 800827e:	187b      	adds	r3, r7, r1
 8008280:	2201      	movs	r2, #1
 8008282:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d100      	bne.n	800828c <HAL_RTC_Init+0x18>
 800828a:	e08b      	b.n	80083a4 <HAL_RTC_Init+0x130>
  {
    status = HAL_OK;
 800828c:	187b      	adds	r3, r7, r1
 800828e:	2200      	movs	r2, #0
 8008290:	701a      	strb	r2, [r3, #0]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	222d      	movs	r2, #45	@ 0x2d
 8008296:	5c9b      	ldrb	r3, [r3, r2]
 8008298:	b2db      	uxtb	r3, r3
 800829a:	2b00      	cmp	r3, #0
 800829c:	d107      	bne.n	80082ae <HAL_RTC_Init+0x3a>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	222c      	movs	r2, #44	@ 0x2c
 80082a2:	2100      	movs	r1, #0
 80082a4:	5499      	strb	r1, [r3, r2]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	0018      	movs	r0, r3
 80082aa:	f7fc fecd 	bl	8005048 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	222d      	movs	r2, #45	@ 0x2d
 80082b2:	2102      	movs	r1, #2
 80082b4:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80082b6:	4b3f      	ldr	r3, [pc, #252]	@ (80083b4 <HAL_RTC_Init+0x140>)
 80082b8:	22ca      	movs	r2, #202	@ 0xca
 80082ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80082bc:	4b3d      	ldr	r3, [pc, #244]	@ (80083b4 <HAL_RTC_Init+0x140>)
 80082be:	2253      	movs	r2, #83	@ 0x53
 80082c0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	0018      	movs	r0, r3
 80082c6:	f000 f8a1 	bl	800840c <RTC_EnterInitMode>
 80082ca:	1e03      	subs	r3, r0, #0
 80082cc:	d00b      	beq.n	80082e6 <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80082ce:	4b39      	ldr	r3, [pc, #228]	@ (80083b4 <HAL_RTC_Init+0x140>)
 80082d0:	22ff      	movs	r2, #255	@ 0xff
 80082d2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	222d      	movs	r2, #45	@ 0x2d
 80082d8:	2104      	movs	r1, #4
 80082da:	5499      	strb	r1, [r3, r2]

      status = HAL_ERROR;
 80082dc:	230f      	movs	r3, #15
 80082de:	18fb      	adds	r3, r7, r3
 80082e0:	2201      	movs	r2, #1
 80082e2:	701a      	strb	r2, [r3, #0]
 80082e4:	e05e      	b.n	80083a4 <HAL_RTC_Init+0x130>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80082e6:	4b33      	ldr	r3, [pc, #204]	@ (80083b4 <HAL_RTC_Init+0x140>)
 80082e8:	699a      	ldr	r2, [r3, #24]
 80082ea:	4b32      	ldr	r3, [pc, #200]	@ (80083b4 <HAL_RTC_Init+0x140>)
 80082ec:	4932      	ldr	r1, [pc, #200]	@ (80083b8 <HAL_RTC_Init+0x144>)
 80082ee:	400a      	ands	r2, r1
 80082f0:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80082f2:	4b30      	ldr	r3, [pc, #192]	@ (80083b4 <HAL_RTC_Init+0x140>)
 80082f4:	6999      	ldr	r1, [r3, #24]
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	685a      	ldr	r2, [r3, #4]
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	691b      	ldr	r3, [r3, #16]
 80082fe:	431a      	orrs	r2, r3
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	699b      	ldr	r3, [r3, #24]
 8008304:	431a      	orrs	r2, r3
 8008306:	4b2b      	ldr	r3, [pc, #172]	@ (80083b4 <HAL_RTC_Init+0x140>)
 8008308:	430a      	orrs	r2, r1
 800830a:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	68d9      	ldr	r1, [r3, #12]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	689b      	ldr	r3, [r3, #8]
 8008314:	041a      	lsls	r2, r3, #16
 8008316:	4b27      	ldr	r3, [pc, #156]	@ (80083b4 <HAL_RTC_Init+0x140>)
 8008318:	430a      	orrs	r2, r1
 800831a:	611a      	str	r2, [r3, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800831c:	4b25      	ldr	r3, [pc, #148]	@ (80083b4 <HAL_RTC_Init+0x140>)
 800831e:	68db      	ldr	r3, [r3, #12]
 8008320:	4a26      	ldr	r2, [pc, #152]	@ (80083bc <HAL_RTC_Init+0x148>)
 8008322:	4013      	ands	r3, r2
 8008324:	0019      	movs	r1, r3
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800832e:	431a      	orrs	r2, r3
 8008330:	4b20      	ldr	r3, [pc, #128]	@ (80083b4 <HAL_RTC_Init+0x140>)
 8008332:	430a      	orrs	r2, r1
 8008334:	60da      	str	r2, [r3, #12]

      /* Exit Initialization mode */
      CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8008336:	4b1f      	ldr	r3, [pc, #124]	@ (80083b4 <HAL_RTC_Init+0x140>)
 8008338:	68da      	ldr	r2, [r3, #12]
 800833a:	4b1e      	ldr	r3, [pc, #120]	@ (80083b4 <HAL_RTC_Init+0x140>)
 800833c:	2180      	movs	r1, #128	@ 0x80
 800833e:	438a      	bics	r2, r1
 8008340:	60da      	str	r2, [r3, #12]

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8008342:	4b1c      	ldr	r3, [pc, #112]	@ (80083b4 <HAL_RTC_Init+0x140>)
 8008344:	699b      	ldr	r3, [r3, #24]
 8008346:	2220      	movs	r2, #32
 8008348:	4013      	ands	r3, r2
 800834a:	d110      	bne.n	800836e <HAL_RTC_Init+0xfa>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	0018      	movs	r0, r3
 8008350:	f000 f836 	bl	80083c0 <HAL_RTC_WaitForSynchro>
 8008354:	1e03      	subs	r3, r0, #0
 8008356:	d00a      	beq.n	800836e <HAL_RTC_Init+0xfa>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008358:	4b16      	ldr	r3, [pc, #88]	@ (80083b4 <HAL_RTC_Init+0x140>)
 800835a:	22ff      	movs	r2, #255	@ 0xff
 800835c:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	222d      	movs	r2, #45	@ 0x2d
 8008362:	2104      	movs	r1, #4
 8008364:	5499      	strb	r1, [r3, r2]
          status = HAL_ERROR;
 8008366:	230f      	movs	r3, #15
 8008368:	18fb      	adds	r3, r7, r3
 800836a:	2201      	movs	r2, #1
 800836c:	701a      	strb	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
 800836e:	230f      	movs	r3, #15
 8008370:	18fb      	adds	r3, r7, r3
 8008372:	781b      	ldrb	r3, [r3, #0]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d115      	bne.n	80083a4 <HAL_RTC_Init+0x130>
      {
        MODIFY_REG(RTC->CR, \
 8008378:	4b0e      	ldr	r3, [pc, #56]	@ (80083b4 <HAL_RTC_Init+0x140>)
 800837a:	699b      	ldr	r3, [r3, #24]
 800837c:	00db      	lsls	r3, r3, #3
 800837e:	08d9      	lsrs	r1, r3, #3
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6a1a      	ldr	r2, [r3, #32]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	69db      	ldr	r3, [r3, #28]
 8008388:	431a      	orrs	r2, r3
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	695b      	ldr	r3, [r3, #20]
 800838e:	431a      	orrs	r2, r3
 8008390:	4b08      	ldr	r3, [pc, #32]	@ (80083b4 <HAL_RTC_Init+0x140>)
 8008392:	430a      	orrs	r2, r1
 8008394:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008396:	4b07      	ldr	r3, [pc, #28]	@ (80083b4 <HAL_RTC_Init+0x140>)
 8008398:	22ff      	movs	r2, #255	@ 0xff
 800839a:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	222d      	movs	r2, #45	@ 0x2d
 80083a0:	2101      	movs	r1, #1
 80083a2:	5499      	strb	r1, [r3, r2]
      }
    }
  }

  return status;
 80083a4:	230f      	movs	r3, #15
 80083a6:	18fb      	adds	r3, r7, r3
 80083a8:	781b      	ldrb	r3, [r3, #0]
}
 80083aa:	0018      	movs	r0, r3
 80083ac:	46bd      	mov	sp, r7
 80083ae:	b004      	add	sp, #16
 80083b0:	bd80      	pop	{r7, pc}
 80083b2:	46c0      	nop			@ (mov r8, r8)
 80083b4:	40002800 	.word	0x40002800
 80083b8:	fb8fffbf 	.word	0xfb8fffbf
 80083bc:	ffffe0ff 	.word	0xffffe0ff

080083c0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(const RTC_HandleTypeDef *hrtc)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b084      	sub	sp, #16
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 80083c8:	4b0f      	ldr	r3, [pc, #60]	@ (8008408 <HAL_RTC_WaitForSynchro+0x48>)
 80083ca:	68da      	ldr	r2, [r3, #12]
 80083cc:	4b0e      	ldr	r3, [pc, #56]	@ (8008408 <HAL_RTC_WaitForSynchro+0x48>)
 80083ce:	2120      	movs	r1, #32
 80083d0:	438a      	bics	r2, r1
 80083d2:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80083d4:	f7fd f8b0 	bl	8005538 <HAL_GetTick>
 80083d8:	0003      	movs	r3, r0
 80083da:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80083dc:	e00a      	b.n	80083f4 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80083de:	f7fd f8ab 	bl	8005538 <HAL_GetTick>
 80083e2:	0002      	movs	r2, r0
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	1ad2      	subs	r2, r2, r3
 80083e8:	23fa      	movs	r3, #250	@ 0xfa
 80083ea:	009b      	lsls	r3, r3, #2
 80083ec:	429a      	cmp	r2, r3
 80083ee:	d901      	bls.n	80083f4 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80083f0:	2303      	movs	r3, #3
 80083f2:	e005      	b.n	8008400 <HAL_RTC_WaitForSynchro+0x40>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80083f4:	4b04      	ldr	r3, [pc, #16]	@ (8008408 <HAL_RTC_WaitForSynchro+0x48>)
 80083f6:	68db      	ldr	r3, [r3, #12]
 80083f8:	2220      	movs	r2, #32
 80083fa:	4013      	ands	r3, r2
 80083fc:	d0ef      	beq.n	80083de <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 80083fe:	2300      	movs	r3, #0
}
 8008400:	0018      	movs	r0, r3
 8008402:	46bd      	mov	sp, r7
 8008404:	b004      	add	sp, #16
 8008406:	bd80      	pop	{r7, pc}
 8008408:	40002800 	.word	0x40002800

0800840c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(const RTC_HandleTypeDef *hrtc)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b084      	sub	sp, #16
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8008414:	4b12      	ldr	r3, [pc, #72]	@ (8008460 <RTC_EnterInitMode+0x54>)
 8008416:	68db      	ldr	r3, [r3, #12]
 8008418:	2240      	movs	r2, #64	@ 0x40
 800841a:	4013      	ands	r3, r2
 800841c:	d11a      	bne.n	8008454 <RTC_EnterInitMode+0x48>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800841e:	4b10      	ldr	r3, [pc, #64]	@ (8008460 <RTC_EnterInitMode+0x54>)
 8008420:	68da      	ldr	r2, [r3, #12]
 8008422:	4b0f      	ldr	r3, [pc, #60]	@ (8008460 <RTC_EnterInitMode+0x54>)
 8008424:	2180      	movs	r1, #128	@ 0x80
 8008426:	430a      	orrs	r2, r1
 8008428:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800842a:	f7fd f885 	bl	8005538 <HAL_GetTick>
 800842e:	0003      	movs	r3, r0
 8008430:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8008432:	e00a      	b.n	800844a <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8008434:	f7fd f880 	bl	8005538 <HAL_GetTick>
 8008438:	0002      	movs	r2, r0
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	1ad2      	subs	r2, r2, r3
 800843e:	23fa      	movs	r3, #250	@ 0xfa
 8008440:	009b      	lsls	r3, r3, #2
 8008442:	429a      	cmp	r2, r3
 8008444:	d901      	bls.n	800844a <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8008446:	2303      	movs	r3, #3
 8008448:	e005      	b.n	8008456 <RTC_EnterInitMode+0x4a>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800844a:	4b05      	ldr	r3, [pc, #20]	@ (8008460 <RTC_EnterInitMode+0x54>)
 800844c:	68db      	ldr	r3, [r3, #12]
 800844e:	2240      	movs	r2, #64	@ 0x40
 8008450:	4013      	ands	r3, r2
 8008452:	d0ef      	beq.n	8008434 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8008454:	2300      	movs	r3, #0
}
 8008456:	0018      	movs	r0, r3
 8008458:	46bd      	mov	sp, r7
 800845a:	b004      	add	sp, #16
 800845c:	bd80      	pop	{r7, pc}
 800845e:	46c0      	nop			@ (mov r8, r8)
 8008460:	40002800 	.word	0x40002800

08008464 <HAL_RTCEx_SetWakeUpTimer>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b086      	sub	sp, #24
 8008468:	af00      	add	r7, sp, #0
 800846a:	60f8      	str	r0, [r7, #12]
 800846c:	60b9      	str	r1, [r7, #8]
 800846e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	222c      	movs	r2, #44	@ 0x2c
 8008474:	5c9b      	ldrb	r3, [r3, r2]
 8008476:	2b01      	cmp	r3, #1
 8008478:	d101      	bne.n	800847e <HAL_RTCEx_SetWakeUpTimer+0x1a>
 800847a:	2302      	movs	r3, #2
 800847c:	e06c      	b.n	8008558 <HAL_RTCEx_SetWakeUpTimer+0xf4>
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	222c      	movs	r2, #44	@ 0x2c
 8008482:	2101      	movs	r1, #1
 8008484:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	222d      	movs	r2, #45	@ 0x2d
 800848a:	2102      	movs	r1, #2
 800848c:	5499      	strb	r1, [r3, r2]

  /* Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if (READ_BIT(RTC->CR, RTC_CR_WUTE) != 0U)
 800848e:	4b34      	ldr	r3, [pc, #208]	@ (8008560 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8008490:	699a      	ldr	r2, [r3, #24]
 8008492:	2380      	movs	r3, #128	@ 0x80
 8008494:	00db      	lsls	r3, r3, #3
 8008496:	4013      	ands	r3, r2
 8008498:	d01c      	beq.n	80084d4 <HAL_RTCEx_SetWakeUpTimer+0x70>
  {
    tickstart = HAL_GetTick();
 800849a:	f7fd f84d 	bl	8005538 <HAL_GetTick>
 800849e:	0003      	movs	r3, r0
 80084a0:	617b      	str	r3, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) != 0U)
 80084a2:	e012      	b.n	80084ca <HAL_RTCEx_SetWakeUpTimer+0x66>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80084a4:	f7fd f848 	bl	8005538 <HAL_GetTick>
 80084a8:	0002      	movs	r2, r0
 80084aa:	697b      	ldr	r3, [r7, #20]
 80084ac:	1ad2      	subs	r2, r2, r3
 80084ae:	23fa      	movs	r3, #250	@ 0xfa
 80084b0:	009b      	lsls	r3, r3, #2
 80084b2:	429a      	cmp	r2, r3
 80084b4:	d909      	bls.n	80084ca <HAL_RTCEx_SetWakeUpTimer+0x66>
      {
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	222d      	movs	r2, #45	@ 0x2d
 80084ba:	2103      	movs	r1, #3
 80084bc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	222c      	movs	r2, #44	@ 0x2c
 80084c2:	2100      	movs	r1, #0
 80084c4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80084c6:	2303      	movs	r3, #3
 80084c8:	e046      	b.n	8008558 <HAL_RTCEx_SetWakeUpTimer+0xf4>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) != 0U)
 80084ca:	4b25      	ldr	r3, [pc, #148]	@ (8008560 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 80084cc:	68db      	ldr	r3, [r3, #12]
 80084ce:	2204      	movs	r2, #4
 80084d0:	4013      	ands	r3, r2
 80084d2:	d1e7      	bne.n	80084a4 <HAL_RTCEx_SetWakeUpTimer+0x40>
      }
    }
  }

  /* Disable Wake Up timer */
  CLEAR_BIT(RTC->CR, RTC_CR_WUTE);
 80084d4:	4b22      	ldr	r3, [pc, #136]	@ (8008560 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 80084d6:	699a      	ldr	r2, [r3, #24]
 80084d8:	4b21      	ldr	r3, [pc, #132]	@ (8008560 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 80084da:	4922      	ldr	r1, [pc, #136]	@ (8008564 <HAL_RTCEx_SetWakeUpTimer+0x100>)
 80084dc:	400a      	ands	r2, r1
 80084de:	619a      	str	r2, [r3, #24]

  tickstart = HAL_GetTick();
 80084e0:	f7fd f82a 	bl	8005538 <HAL_GetTick>
 80084e4:	0003      	movs	r3, r0
 80084e6:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 80084e8:	e012      	b.n	8008510 <HAL_RTCEx_SetWakeUpTimer+0xac>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80084ea:	f7fd f825 	bl	8005538 <HAL_GetTick>
 80084ee:	0002      	movs	r2, r0
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	1ad2      	subs	r2, r2, r3
 80084f4:	23fa      	movs	r3, #250	@ 0xfa
 80084f6:	009b      	lsls	r3, r3, #2
 80084f8:	429a      	cmp	r2, r3
 80084fa:	d909      	bls.n	8008510 <HAL_RTCEx_SetWakeUpTimer+0xac>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	222d      	movs	r2, #45	@ 0x2d
 8008500:	2103      	movs	r1, #3
 8008502:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	222c      	movs	r2, #44	@ 0x2c
 8008508:	2100      	movs	r1, #0
 800850a:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 800850c:	2303      	movs	r3, #3
 800850e:	e023      	b.n	8008558 <HAL_RTCEx_SetWakeUpTimer+0xf4>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 8008510:	4b13      	ldr	r3, [pc, #76]	@ (8008560 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8008512:	68db      	ldr	r3, [r3, #12]
 8008514:	2204      	movs	r2, #4
 8008516:	4013      	ands	r3, r2
 8008518:	d0e7      	beq.n	80084ea <HAL_RTCEx_SetWakeUpTimer+0x86>
    }
  }

  /* Configure the clock source */
  MODIFY_REG(RTC->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 800851a:	4b11      	ldr	r3, [pc, #68]	@ (8008560 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 800851c:	699b      	ldr	r3, [r3, #24]
 800851e:	2207      	movs	r2, #7
 8008520:	4393      	bics	r3, r2
 8008522:	0019      	movs	r1, r3
 8008524:	4b0e      	ldr	r3, [pc, #56]	@ (8008560 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8008526:	687a      	ldr	r2, [r7, #4]
 8008528:	430a      	orrs	r2, r1
 800852a:	619a      	str	r2, [r3, #24]

  /* Configure the Wakeup Timer counter */
  WRITE_REG(RTC->WUTR, (uint32_t)WakeUpCounter);
 800852c:	4b0c      	ldr	r3, [pc, #48]	@ (8008560 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 800852e:	68ba      	ldr	r2, [r7, #8]
 8008530:	615a      	str	r2, [r3, #20]

  /* Enable the Wakeup Timer */
  SET_BIT(RTC->CR, RTC_CR_WUTE);
 8008532:	4b0b      	ldr	r3, [pc, #44]	@ (8008560 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8008534:	699a      	ldr	r2, [r3, #24]
 8008536:	4b0a      	ldr	r3, [pc, #40]	@ (8008560 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8008538:	2180      	movs	r1, #128	@ 0x80
 800853a:	00c9      	lsls	r1, r1, #3
 800853c:	430a      	orrs	r2, r1
 800853e:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008540:	4b07      	ldr	r3, [pc, #28]	@ (8008560 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8008542:	22ff      	movs	r2, #255	@ 0xff
 8008544:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	222d      	movs	r2, #45	@ 0x2d
 800854a:	2101      	movs	r1, #1
 800854c:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	222c      	movs	r2, #44	@ 0x2c
 8008552:	2100      	movs	r1, #0
 8008554:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008556:	2300      	movs	r3, #0
}
 8008558:	0018      	movs	r0, r3
 800855a:	46bd      	mov	sp, r7
 800855c:	b006      	add	sp, #24
 800855e:	bd80      	pop	{r7, pc}
 8008560:	40002800 	.word	0x40002800
 8008564:	fffffbff 	.word	0xfffffbff

08008568 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b084      	sub	sp, #16
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d101      	bne.n	800857a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008576:	2301      	movs	r3, #1
 8008578:	e0a0      	b.n	80086bc <HAL_SPI_Init+0x154>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800857e:	2b00      	cmp	r3, #0
 8008580:	d109      	bne.n	8008596 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	685a      	ldr	r2, [r3, #4]
 8008586:	2382      	movs	r3, #130	@ 0x82
 8008588:	005b      	lsls	r3, r3, #1
 800858a:	429a      	cmp	r2, r3
 800858c:	d009      	beq.n	80085a2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2200      	movs	r2, #0
 8008592:	61da      	str	r2, [r3, #28]
 8008594:	e005      	b.n	80085a2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2200      	movs	r2, #0
 800859a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2200      	movs	r2, #0
 80085a0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2200      	movs	r2, #0
 80085a6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	225d      	movs	r2, #93	@ 0x5d
 80085ac:	5c9b      	ldrb	r3, [r3, r2]
 80085ae:	b2db      	uxtb	r3, r3
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d107      	bne.n	80085c4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	225c      	movs	r2, #92	@ 0x5c
 80085b8:	2100      	movs	r1, #0
 80085ba:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	0018      	movs	r0, r3
 80085c0:	f7fc fdc0 	bl	8005144 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	225d      	movs	r2, #93	@ 0x5d
 80085c8:	2102      	movs	r1, #2
 80085ca:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	681a      	ldr	r2, [r3, #0]
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	2140      	movs	r1, #64	@ 0x40
 80085d8:	438a      	bics	r2, r1
 80085da:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	68da      	ldr	r2, [r3, #12]
 80085e0:	23e0      	movs	r3, #224	@ 0xe0
 80085e2:	00db      	lsls	r3, r3, #3
 80085e4:	429a      	cmp	r2, r3
 80085e6:	d902      	bls.n	80085ee <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80085e8:	2300      	movs	r3, #0
 80085ea:	60fb      	str	r3, [r7, #12]
 80085ec:	e002      	b.n	80085f4 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80085ee:	2380      	movs	r3, #128	@ 0x80
 80085f0:	015b      	lsls	r3, r3, #5
 80085f2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	68da      	ldr	r2, [r3, #12]
 80085f8:	23f0      	movs	r3, #240	@ 0xf0
 80085fa:	011b      	lsls	r3, r3, #4
 80085fc:	429a      	cmp	r2, r3
 80085fe:	d008      	beq.n	8008612 <HAL_SPI_Init+0xaa>
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	68da      	ldr	r2, [r3, #12]
 8008604:	23e0      	movs	r3, #224	@ 0xe0
 8008606:	00db      	lsls	r3, r3, #3
 8008608:	429a      	cmp	r2, r3
 800860a:	d002      	beq.n	8008612 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2200      	movs	r2, #0
 8008610:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	685a      	ldr	r2, [r3, #4]
 8008616:	2382      	movs	r3, #130	@ 0x82
 8008618:	005b      	lsls	r3, r3, #1
 800861a:	401a      	ands	r2, r3
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6899      	ldr	r1, [r3, #8]
 8008620:	2384      	movs	r3, #132	@ 0x84
 8008622:	021b      	lsls	r3, r3, #8
 8008624:	400b      	ands	r3, r1
 8008626:	431a      	orrs	r2, r3
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	691b      	ldr	r3, [r3, #16]
 800862c:	2102      	movs	r1, #2
 800862e:	400b      	ands	r3, r1
 8008630:	431a      	orrs	r2, r3
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	695b      	ldr	r3, [r3, #20]
 8008636:	2101      	movs	r1, #1
 8008638:	400b      	ands	r3, r1
 800863a:	431a      	orrs	r2, r3
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6999      	ldr	r1, [r3, #24]
 8008640:	2380      	movs	r3, #128	@ 0x80
 8008642:	009b      	lsls	r3, r3, #2
 8008644:	400b      	ands	r3, r1
 8008646:	431a      	orrs	r2, r3
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	69db      	ldr	r3, [r3, #28]
 800864c:	2138      	movs	r1, #56	@ 0x38
 800864e:	400b      	ands	r3, r1
 8008650:	431a      	orrs	r2, r3
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6a1b      	ldr	r3, [r3, #32]
 8008656:	2180      	movs	r1, #128	@ 0x80
 8008658:	400b      	ands	r3, r1
 800865a:	431a      	orrs	r2, r3
 800865c:	0011      	movs	r1, r2
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008662:	2380      	movs	r3, #128	@ 0x80
 8008664:	019b      	lsls	r3, r3, #6
 8008666:	401a      	ands	r2, r3
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	430a      	orrs	r2, r1
 800866e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	699b      	ldr	r3, [r3, #24]
 8008674:	0c1b      	lsrs	r3, r3, #16
 8008676:	2204      	movs	r2, #4
 8008678:	401a      	ands	r2, r3
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800867e:	2110      	movs	r1, #16
 8008680:	400b      	ands	r3, r1
 8008682:	431a      	orrs	r2, r3
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008688:	2108      	movs	r1, #8
 800868a:	400b      	ands	r3, r1
 800868c:	431a      	orrs	r2, r3
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	68d9      	ldr	r1, [r3, #12]
 8008692:	23f0      	movs	r3, #240	@ 0xf0
 8008694:	011b      	lsls	r3, r3, #4
 8008696:	400b      	ands	r3, r1
 8008698:	431a      	orrs	r2, r3
 800869a:	0011      	movs	r1, r2
 800869c:	68fa      	ldr	r2, [r7, #12]
 800869e:	2380      	movs	r3, #128	@ 0x80
 80086a0:	015b      	lsls	r3, r3, #5
 80086a2:	401a      	ands	r2, r3
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	430a      	orrs	r2, r1
 80086aa:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2200      	movs	r2, #0
 80086b0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	225d      	movs	r2, #93	@ 0x5d
 80086b6:	2101      	movs	r1, #1
 80086b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80086ba:	2300      	movs	r3, #0
}
 80086bc:	0018      	movs	r0, r3
 80086be:	46bd      	mov	sp, r7
 80086c0:	b004      	add	sp, #16
 80086c2:	bd80      	pop	{r7, pc}

080086c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b082      	sub	sp, #8
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d101      	bne.n	80086d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80086d2:	2301      	movs	r3, #1
 80086d4:	e046      	b.n	8008764 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2288      	movs	r2, #136	@ 0x88
 80086da:	589b      	ldr	r3, [r3, r2]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d107      	bne.n	80086f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2284      	movs	r2, #132	@ 0x84
 80086e4:	2100      	movs	r1, #0
 80086e6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	0018      	movs	r0, r3
 80086ec:	f7fc fe2a 	bl	8005344 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2288      	movs	r2, #136	@ 0x88
 80086f4:	2124      	movs	r1, #36	@ 0x24
 80086f6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	681a      	ldr	r2, [r3, #0]
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	2101      	movs	r1, #1
 8008704:	438a      	bics	r2, r1
 8008706:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800870c:	2b00      	cmp	r3, #0
 800870e:	d003      	beq.n	8008718 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	0018      	movs	r0, r3
 8008714:	f000 f9fe 	bl	8008b14 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	0018      	movs	r0, r3
 800871c:	f000 f828 	bl	8008770 <UART_SetConfig>
 8008720:	0003      	movs	r3, r0
 8008722:	2b01      	cmp	r3, #1
 8008724:	d101      	bne.n	800872a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8008726:	2301      	movs	r3, #1
 8008728:	e01c      	b.n	8008764 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	685a      	ldr	r2, [r3, #4]
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	490d      	ldr	r1, [pc, #52]	@ (800876c <HAL_UART_Init+0xa8>)
 8008736:	400a      	ands	r2, r1
 8008738:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	689a      	ldr	r2, [r3, #8]
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	212a      	movs	r1, #42	@ 0x2a
 8008746:	438a      	bics	r2, r1
 8008748:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	681a      	ldr	r2, [r3, #0]
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	2101      	movs	r1, #1
 8008756:	430a      	orrs	r2, r1
 8008758:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	0018      	movs	r0, r3
 800875e:	f000 fa8d 	bl	8008c7c <UART_CheckIdleState>
 8008762:	0003      	movs	r3, r0
}
 8008764:	0018      	movs	r0, r3
 8008766:	46bd      	mov	sp, r7
 8008768:	b002      	add	sp, #8
 800876a:	bd80      	pop	{r7, pc}
 800876c:	ffffb7ff 	.word	0xffffb7ff

08008770 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008770:	b5b0      	push	{r4, r5, r7, lr}
 8008772:	b092      	sub	sp, #72	@ 0x48
 8008774:	af00      	add	r7, sp, #0
 8008776:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008778:	231f      	movs	r3, #31
 800877a:	2220      	movs	r2, #32
 800877c:	189b      	adds	r3, r3, r2
 800877e:	19db      	adds	r3, r3, r7
 8008780:	2200      	movs	r2, #0
 8008782:	701a      	strb	r2, [r3, #0]
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8008784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4ac8      	ldr	r2, [pc, #800]	@ (8008aac <UART_SetConfig+0x33c>)
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800878a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800878c:	689a      	ldr	r2, [r3, #8]
 800878e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008790:	691b      	ldr	r3, [r3, #16]
 8008792:	431a      	orrs	r2, r3
 8008794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008796:	695b      	ldr	r3, [r3, #20]
 8008798:	431a      	orrs	r2, r3
 800879a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800879c:	69db      	ldr	r3, [r3, #28]
 800879e:	4313      	orrs	r3, r2
 80087a0:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80087a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4ac1      	ldr	r2, [pc, #772]	@ (8008ab0 <UART_SetConfig+0x340>)
 80087aa:	4013      	ands	r3, r2
 80087ac:	0019      	movs	r1, r3
 80087ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b0:	681a      	ldr	r2, [r3, #0]
 80087b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087b4:	430b      	orrs	r3, r1
 80087b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80087b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	685b      	ldr	r3, [r3, #4]
 80087be:	4abd      	ldr	r2, [pc, #756]	@ (8008ab4 <UART_SetConfig+0x344>)
 80087c0:	4013      	ands	r3, r2
 80087c2:	0018      	movs	r0, r3
 80087c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c6:	68d9      	ldr	r1, [r3, #12]
 80087c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ca:	681a      	ldr	r2, [r3, #0]
 80087cc:	0003      	movs	r3, r0
 80087ce:	430b      	orrs	r3, r1
 80087d0:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80087d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087d4:	699b      	ldr	r3, [r3, #24]
 80087d6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80087d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4ab3      	ldr	r2, [pc, #716]	@ (8008aac <UART_SetConfig+0x33c>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d00e      	beq.n	8008800 <UART_SetConfig+0x90>
 80087e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4ab4      	ldr	r2, [pc, #720]	@ (8008ab8 <UART_SetConfig+0x348>)
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d009      	beq.n	8008800 <UART_SetConfig+0x90>
 80087ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	4ab2      	ldr	r2, [pc, #712]	@ (8008abc <UART_SetConfig+0x34c>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d004      	beq.n	8008800 <UART_SetConfig+0x90>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80087f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f8:	6a1b      	ldr	r3, [r3, #32]
 80087fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80087fc:	4313      	orrs	r3, r2
 80087fe:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	689b      	ldr	r3, [r3, #8]
 8008806:	4aae      	ldr	r2, [pc, #696]	@ (8008ac0 <UART_SetConfig+0x350>)
 8008808:	4013      	ands	r3, r2
 800880a:	0019      	movs	r1, r3
 800880c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800880e:	681a      	ldr	r2, [r3, #0]
 8008810:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008812:	430b      	orrs	r3, r1
 8008814:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800881c:	220f      	movs	r2, #15
 800881e:	4393      	bics	r3, r2
 8008820:	0018      	movs	r0, r3
 8008822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008824:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008828:	681a      	ldr	r2, [r3, #0]
 800882a:	0003      	movs	r3, r0
 800882c:	430b      	orrs	r3, r1
 800882e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	4aa3      	ldr	r2, [pc, #652]	@ (8008ac4 <UART_SetConfig+0x354>)
 8008836:	4293      	cmp	r3, r2
 8008838:	d102      	bne.n	8008840 <UART_SetConfig+0xd0>
 800883a:	2301      	movs	r3, #1
 800883c:	643b      	str	r3, [r7, #64]	@ 0x40
 800883e:	e033      	b.n	80088a8 <UART_SetConfig+0x138>
 8008840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4aa0      	ldr	r2, [pc, #640]	@ (8008ac8 <UART_SetConfig+0x358>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d102      	bne.n	8008850 <UART_SetConfig+0xe0>
 800884a:	2302      	movs	r3, #2
 800884c:	643b      	str	r3, [r7, #64]	@ 0x40
 800884e:	e02b      	b.n	80088a8 <UART_SetConfig+0x138>
 8008850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	4a9d      	ldr	r2, [pc, #628]	@ (8008acc <UART_SetConfig+0x35c>)
 8008856:	4293      	cmp	r3, r2
 8008858:	d103      	bne.n	8008862 <UART_SetConfig+0xf2>
 800885a:	2380      	movs	r3, #128	@ 0x80
 800885c:	025b      	lsls	r3, r3, #9
 800885e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008860:	e022      	b.n	80088a8 <UART_SetConfig+0x138>
 8008862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	4a9a      	ldr	r2, [pc, #616]	@ (8008ad0 <UART_SetConfig+0x360>)
 8008868:	4293      	cmp	r3, r2
 800886a:	d103      	bne.n	8008874 <UART_SetConfig+0x104>
 800886c:	2380      	movs	r3, #128	@ 0x80
 800886e:	029b      	lsls	r3, r3, #10
 8008870:	643b      	str	r3, [r7, #64]	@ 0x40
 8008872:	e019      	b.n	80088a8 <UART_SetConfig+0x138>
 8008874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4a8c      	ldr	r2, [pc, #560]	@ (8008aac <UART_SetConfig+0x33c>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d102      	bne.n	8008884 <UART_SetConfig+0x114>
 800887e:	2310      	movs	r3, #16
 8008880:	643b      	str	r3, [r7, #64]	@ 0x40
 8008882:	e011      	b.n	80088a8 <UART_SetConfig+0x138>
 8008884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	4a8b      	ldr	r2, [pc, #556]	@ (8008ab8 <UART_SetConfig+0x348>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d102      	bne.n	8008894 <UART_SetConfig+0x124>
 800888e:	2308      	movs	r3, #8
 8008890:	643b      	str	r3, [r7, #64]	@ 0x40
 8008892:	e009      	b.n	80088a8 <UART_SetConfig+0x138>
 8008894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4a88      	ldr	r2, [pc, #544]	@ (8008abc <UART_SetConfig+0x34c>)
 800889a:	4293      	cmp	r3, r2
 800889c:	d102      	bne.n	80088a4 <UART_SetConfig+0x134>
 800889e:	2304      	movs	r3, #4
 80088a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80088a2:	e001      	b.n	80088a8 <UART_SetConfig+0x138>
 80088a4:	2300      	movs	r3, #0
 80088a6:	643b      	str	r3, [r7, #64]	@ 0x40

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80088a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4a7f      	ldr	r2, [pc, #508]	@ (8008aac <UART_SetConfig+0x33c>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d00a      	beq.n	80088c8 <UART_SetConfig+0x158>
 80088b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4a80      	ldr	r2, [pc, #512]	@ (8008ab8 <UART_SetConfig+0x348>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d005      	beq.n	80088c8 <UART_SetConfig+0x158>
 80088bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4a7e      	ldr	r2, [pc, #504]	@ (8008abc <UART_SetConfig+0x34c>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	d000      	beq.n	80088c8 <UART_SetConfig+0x158>
 80088c6:	e06f      	b.n	80089a8 <UART_SetConfig+0x238>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80088c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80088ca:	0018      	movs	r0, r3
 80088cc:	f7fe fec8 	bl	8007660 <HAL_RCCEx_GetPeriphCLKFreq>
 80088d0:	0003      	movs	r3, r0
 80088d2:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* If proper clock source reported */
    if (pclk != 0U)
 80088d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d100      	bne.n	80088dc <UART_SetConfig+0x16c>
 80088da:	e103      	b.n	8008ae4 <UART_SetConfig+0x374>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80088dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80088e0:	4b7c      	ldr	r3, [pc, #496]	@ (8008ad4 <UART_SetConfig+0x364>)
 80088e2:	0052      	lsls	r2, r2, #1
 80088e4:	5ad3      	ldrh	r3, [r2, r3]
 80088e6:	0019      	movs	r1, r3
 80088e8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80088ea:	f7f7 fc0d 	bl	8000108 <__udivsi3>
 80088ee:	0003      	movs	r3, r0
 80088f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80088f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088f4:	685a      	ldr	r2, [r3, #4]
 80088f6:	0013      	movs	r3, r2
 80088f8:	005b      	lsls	r3, r3, #1
 80088fa:	189b      	adds	r3, r3, r2
 80088fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80088fe:	429a      	cmp	r2, r3
 8008900:	d305      	bcc.n	800890e <UART_SetConfig+0x19e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008904:	685b      	ldr	r3, [r3, #4]
 8008906:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008908:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800890a:	429a      	cmp	r2, r3
 800890c:	d906      	bls.n	800891c <UART_SetConfig+0x1ac>
      {
        ret = HAL_ERROR;
 800890e:	231f      	movs	r3, #31
 8008910:	2220      	movs	r2, #32
 8008912:	189b      	adds	r3, r3, r2
 8008914:	19db      	adds	r3, r3, r7
 8008916:	2201      	movs	r2, #1
 8008918:	701a      	strb	r2, [r3, #0]
 800891a:	e044      	b.n	80089a6 <UART_SetConfig+0x236>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800891c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800891e:	61bb      	str	r3, [r7, #24]
 8008920:	2300      	movs	r3, #0
 8008922:	61fb      	str	r3, [r7, #28]
 8008924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008926:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008928:	4b6a      	ldr	r3, [pc, #424]	@ (8008ad4 <UART_SetConfig+0x364>)
 800892a:	0052      	lsls	r2, r2, #1
 800892c:	5ad3      	ldrh	r3, [r2, r3]
 800892e:	613b      	str	r3, [r7, #16]
 8008930:	2300      	movs	r3, #0
 8008932:	617b      	str	r3, [r7, #20]
 8008934:	693a      	ldr	r2, [r7, #16]
 8008936:	697b      	ldr	r3, [r7, #20]
 8008938:	69b8      	ldr	r0, [r7, #24]
 800893a:	69f9      	ldr	r1, [r7, #28]
 800893c:	f7f7 fdb6 	bl	80004ac <__aeabi_uldivmod>
 8008940:	0002      	movs	r2, r0
 8008942:	000b      	movs	r3, r1
 8008944:	0e11      	lsrs	r1, r2, #24
 8008946:	021d      	lsls	r5, r3, #8
 8008948:	430d      	orrs	r5, r1
 800894a:	0214      	lsls	r4, r2, #8
 800894c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800894e:	685b      	ldr	r3, [r3, #4]
 8008950:	085b      	lsrs	r3, r3, #1
 8008952:	60bb      	str	r3, [r7, #8]
 8008954:	2300      	movs	r3, #0
 8008956:	60fb      	str	r3, [r7, #12]
 8008958:	68b8      	ldr	r0, [r7, #8]
 800895a:	68f9      	ldr	r1, [r7, #12]
 800895c:	1900      	adds	r0, r0, r4
 800895e:	4169      	adcs	r1, r5
 8008960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	603b      	str	r3, [r7, #0]
 8008966:	2300      	movs	r3, #0
 8008968:	607b      	str	r3, [r7, #4]
 800896a:	683a      	ldr	r2, [r7, #0]
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f7f7 fd9d 	bl	80004ac <__aeabi_uldivmod>
 8008972:	0002      	movs	r2, r0
 8008974:	000b      	movs	r3, r1
 8008976:	0013      	movs	r3, r2
 8008978:	637b      	str	r3, [r7, #52]	@ 0x34
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800897a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800897c:	23c0      	movs	r3, #192	@ 0xc0
 800897e:	009b      	lsls	r3, r3, #2
 8008980:	429a      	cmp	r2, r3
 8008982:	d309      	bcc.n	8008998 <UART_SetConfig+0x228>
 8008984:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008986:	2380      	movs	r3, #128	@ 0x80
 8008988:	035b      	lsls	r3, r3, #13
 800898a:	429a      	cmp	r2, r3
 800898c:	d204      	bcs.n	8008998 <UART_SetConfig+0x228>
        {
          huart->Instance->BRR = usartdiv;
 800898e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008994:	60da      	str	r2, [r3, #12]
 8008996:	e006      	b.n	80089a6 <UART_SetConfig+0x236>
        }
        else
        {
          ret = HAL_ERROR;
 8008998:	231f      	movs	r3, #31
 800899a:	2220      	movs	r2, #32
 800899c:	189b      	adds	r3, r3, r2
 800899e:	19db      	adds	r3, r3, r7
 80089a0:	2201      	movs	r2, #1
 80089a2:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 80089a4:	e09e      	b.n	8008ae4 <UART_SetConfig+0x374>
 80089a6:	e09d      	b.n	8008ae4 <UART_SetConfig+0x374>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80089a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089aa:	69da      	ldr	r2, [r3, #28]
 80089ac:	2380      	movs	r3, #128	@ 0x80
 80089ae:	021b      	lsls	r3, r3, #8
 80089b0:	429a      	cmp	r2, r3
 80089b2:	d14c      	bne.n	8008a4e <UART_SetConfig+0x2de>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80089b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089b6:	0018      	movs	r0, r3
 80089b8:	f7fe fe52 	bl	8007660 <HAL_RCCEx_GetPeriphCLKFreq>
 80089bc:	0003      	movs	r3, r0
 80089be:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80089c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d100      	bne.n	80089c8 <UART_SetConfig+0x258>
 80089c6:	e08d      	b.n	8008ae4 <UART_SetConfig+0x374>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80089c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80089cc:	4b41      	ldr	r3, [pc, #260]	@ (8008ad4 <UART_SetConfig+0x364>)
 80089ce:	0052      	lsls	r2, r2, #1
 80089d0:	5ad3      	ldrh	r3, [r2, r3]
 80089d2:	0019      	movs	r1, r3
 80089d4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80089d6:	f7f7 fb97 	bl	8000108 <__udivsi3>
 80089da:	0003      	movs	r3, r0
 80089dc:	005a      	lsls	r2, r3, #1
 80089de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	085b      	lsrs	r3, r3, #1
 80089e4:	18d2      	adds	r2, r2, r3
 80089e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	0019      	movs	r1, r3
 80089ec:	0010      	movs	r0, r2
 80089ee:	f7f7 fb8b 	bl	8000108 <__udivsi3>
 80089f2:	0003      	movs	r3, r0
 80089f4:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80089f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089f8:	2b0f      	cmp	r3, #15
 80089fa:	d921      	bls.n	8008a40 <UART_SetConfig+0x2d0>
 80089fc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80089fe:	2380      	movs	r3, #128	@ 0x80
 8008a00:	025b      	lsls	r3, r3, #9
 8008a02:	429a      	cmp	r2, r3
 8008a04:	d21c      	bcs.n	8008a40 <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008a06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a08:	b29a      	uxth	r2, r3
 8008a0a:	2012      	movs	r0, #18
 8008a0c:	2420      	movs	r4, #32
 8008a0e:	1903      	adds	r3, r0, r4
 8008a10:	19db      	adds	r3, r3, r7
 8008a12:	210f      	movs	r1, #15
 8008a14:	438a      	bics	r2, r1
 8008a16:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008a18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a1a:	085b      	lsrs	r3, r3, #1
 8008a1c:	b29b      	uxth	r3, r3
 8008a1e:	2207      	movs	r2, #7
 8008a20:	4013      	ands	r3, r2
 8008a22:	b299      	uxth	r1, r3
 8008a24:	1903      	adds	r3, r0, r4
 8008a26:	19db      	adds	r3, r3, r7
 8008a28:	1902      	adds	r2, r0, r4
 8008a2a:	19d2      	adds	r2, r2, r7
 8008a2c:	8812      	ldrh	r2, [r2, #0]
 8008a2e:	430a      	orrs	r2, r1
 8008a30:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8008a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	1902      	adds	r2, r0, r4
 8008a38:	19d2      	adds	r2, r2, r7
 8008a3a:	8812      	ldrh	r2, [r2, #0]
 8008a3c:	60da      	str	r2, [r3, #12]
 8008a3e:	e051      	b.n	8008ae4 <UART_SetConfig+0x374>
      }
      else
      {
        ret = HAL_ERROR;
 8008a40:	231f      	movs	r3, #31
 8008a42:	2220      	movs	r2, #32
 8008a44:	189b      	adds	r3, r3, r2
 8008a46:	19db      	adds	r3, r3, r7
 8008a48:	2201      	movs	r2, #1
 8008a4a:	701a      	strb	r2, [r3, #0]
 8008a4c:	e04a      	b.n	8008ae4 <UART_SetConfig+0x374>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8008a4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a50:	0018      	movs	r0, r3
 8008a52:	f7fe fe05 	bl	8007660 <HAL_RCCEx_GetPeriphCLKFreq>
 8008a56:	0003      	movs	r3, r0
 8008a58:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (pclk != 0U)
 8008a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d041      	beq.n	8008ae4 <UART_SetConfig+0x374>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a62:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008a64:	4b1b      	ldr	r3, [pc, #108]	@ (8008ad4 <UART_SetConfig+0x364>)
 8008a66:	0052      	lsls	r2, r2, #1
 8008a68:	5ad3      	ldrh	r3, [r2, r3]
 8008a6a:	0019      	movs	r1, r3
 8008a6c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008a6e:	f7f7 fb4b 	bl	8000108 <__udivsi3>
 8008a72:	0003      	movs	r3, r0
 8008a74:	001a      	movs	r2, r3
 8008a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a78:	685b      	ldr	r3, [r3, #4]
 8008a7a:	085b      	lsrs	r3, r3, #1
 8008a7c:	18d2      	adds	r2, r2, r3
 8008a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	0019      	movs	r1, r3
 8008a84:	0010      	movs	r0, r2
 8008a86:	f7f7 fb3f 	bl	8000108 <__udivsi3>
 8008a8a:	0003      	movs	r3, r0
 8008a8c:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a90:	2b0f      	cmp	r3, #15
 8008a92:	d921      	bls.n	8008ad8 <UART_SetConfig+0x368>
 8008a94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008a96:	2380      	movs	r3, #128	@ 0x80
 8008a98:	025b      	lsls	r3, r3, #9
 8008a9a:	429a      	cmp	r2, r3
 8008a9c:	d21c      	bcs.n	8008ad8 <UART_SetConfig+0x368>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008a9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008aa0:	b29a      	uxth	r2, r3
 8008aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	60da      	str	r2, [r3, #12]
 8008aa8:	e01c      	b.n	8008ae4 <UART_SetConfig+0x374>
 8008aaa:	46c0      	nop			@ (mov r8, r8)
 8008aac:	40008000 	.word	0x40008000
 8008ab0:	cfff69f3 	.word	0xcfff69f3
 8008ab4:	ffffcfff 	.word	0xffffcfff
 8008ab8:	40008400 	.word	0x40008400
 8008abc:	40008c00 	.word	0x40008c00
 8008ac0:	11fff4ff 	.word	0x11fff4ff
 8008ac4:	40013800 	.word	0x40013800
 8008ac8:	40004400 	.word	0x40004400
 8008acc:	40004800 	.word	0x40004800
 8008ad0:	40004c00 	.word	0x40004c00
 8008ad4:	080097f4 	.word	0x080097f4
      }
      else
      {
        ret = HAL_ERROR;
 8008ad8:	231f      	movs	r3, #31
 8008ada:	2220      	movs	r2, #32
 8008adc:	189b      	adds	r3, r3, r2
 8008ade:	19db      	adds	r3, r3, r7
 8008ae0:	2201      	movs	r2, #1
 8008ae2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ae6:	226a      	movs	r2, #106	@ 0x6a
 8008ae8:	2101      	movs	r1, #1
 8008aea:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8008aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aee:	2268      	movs	r2, #104	@ 0x68
 8008af0:	2101      	movs	r1, #1
 8008af2:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008af6:	2200      	movs	r2, #0
 8008af8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008afc:	2200      	movs	r2, #0
 8008afe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008b00:	231f      	movs	r3, #31
 8008b02:	2220      	movs	r2, #32
 8008b04:	189b      	adds	r3, r3, r2
 8008b06:	19db      	adds	r3, r3, r7
 8008b08:	781b      	ldrb	r3, [r3, #0]
}
 8008b0a:	0018      	movs	r0, r3
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	b012      	add	sp, #72	@ 0x48
 8008b10:	bdb0      	pop	{r4, r5, r7, pc}
 8008b12:	46c0      	nop			@ (mov r8, r8)

08008b14 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b082      	sub	sp, #8
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b20:	2208      	movs	r2, #8
 8008b22:	4013      	ands	r3, r2
 8008b24:	d00b      	beq.n	8008b3e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	685b      	ldr	r3, [r3, #4]
 8008b2c:	4a4a      	ldr	r2, [pc, #296]	@ (8008c58 <UART_AdvFeatureConfig+0x144>)
 8008b2e:	4013      	ands	r3, r2
 8008b30:	0019      	movs	r1, r3
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	430a      	orrs	r2, r1
 8008b3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b42:	2201      	movs	r2, #1
 8008b44:	4013      	ands	r3, r2
 8008b46:	d00b      	beq.n	8008b60 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	685b      	ldr	r3, [r3, #4]
 8008b4e:	4a43      	ldr	r2, [pc, #268]	@ (8008c5c <UART_AdvFeatureConfig+0x148>)
 8008b50:	4013      	ands	r3, r2
 8008b52:	0019      	movs	r1, r3
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	430a      	orrs	r2, r1
 8008b5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b64:	2202      	movs	r2, #2
 8008b66:	4013      	ands	r3, r2
 8008b68:	d00b      	beq.n	8008b82 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	685b      	ldr	r3, [r3, #4]
 8008b70:	4a3b      	ldr	r2, [pc, #236]	@ (8008c60 <UART_AdvFeatureConfig+0x14c>)
 8008b72:	4013      	ands	r3, r2
 8008b74:	0019      	movs	r1, r3
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	430a      	orrs	r2, r1
 8008b80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b86:	2204      	movs	r2, #4
 8008b88:	4013      	ands	r3, r2
 8008b8a:	d00b      	beq.n	8008ba4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	685b      	ldr	r3, [r3, #4]
 8008b92:	4a34      	ldr	r2, [pc, #208]	@ (8008c64 <UART_AdvFeatureConfig+0x150>)
 8008b94:	4013      	ands	r3, r2
 8008b96:	0019      	movs	r1, r3
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	430a      	orrs	r2, r1
 8008ba2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ba8:	2210      	movs	r2, #16
 8008baa:	4013      	ands	r3, r2
 8008bac:	d00b      	beq.n	8008bc6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	689b      	ldr	r3, [r3, #8]
 8008bb4:	4a2c      	ldr	r2, [pc, #176]	@ (8008c68 <UART_AdvFeatureConfig+0x154>)
 8008bb6:	4013      	ands	r3, r2
 8008bb8:	0019      	movs	r1, r3
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	430a      	orrs	r2, r1
 8008bc4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bca:	2220      	movs	r2, #32
 8008bcc:	4013      	ands	r3, r2
 8008bce:	d00b      	beq.n	8008be8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	689b      	ldr	r3, [r3, #8]
 8008bd6:	4a25      	ldr	r2, [pc, #148]	@ (8008c6c <UART_AdvFeatureConfig+0x158>)
 8008bd8:	4013      	ands	r3, r2
 8008bda:	0019      	movs	r1, r3
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	430a      	orrs	r2, r1
 8008be6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bec:	2240      	movs	r2, #64	@ 0x40
 8008bee:	4013      	ands	r3, r2
 8008bf0:	d01d      	beq.n	8008c2e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	685b      	ldr	r3, [r3, #4]
 8008bf8:	4a1d      	ldr	r2, [pc, #116]	@ (8008c70 <UART_AdvFeatureConfig+0x15c>)
 8008bfa:	4013      	ands	r3, r2
 8008bfc:	0019      	movs	r1, r3
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	430a      	orrs	r2, r1
 8008c08:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008c0e:	2380      	movs	r3, #128	@ 0x80
 8008c10:	035b      	lsls	r3, r3, #13
 8008c12:	429a      	cmp	r2, r3
 8008c14:	d10b      	bne.n	8008c2e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	685b      	ldr	r3, [r3, #4]
 8008c1c:	4a15      	ldr	r2, [pc, #84]	@ (8008c74 <UART_AdvFeatureConfig+0x160>)
 8008c1e:	4013      	ands	r3, r2
 8008c20:	0019      	movs	r1, r3
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	430a      	orrs	r2, r1
 8008c2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c32:	2280      	movs	r2, #128	@ 0x80
 8008c34:	4013      	ands	r3, r2
 8008c36:	d00b      	beq.n	8008c50 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	4a0e      	ldr	r2, [pc, #56]	@ (8008c78 <UART_AdvFeatureConfig+0x164>)
 8008c40:	4013      	ands	r3, r2
 8008c42:	0019      	movs	r1, r3
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	430a      	orrs	r2, r1
 8008c4e:	605a      	str	r2, [r3, #4]
  }
}
 8008c50:	46c0      	nop			@ (mov r8, r8)
 8008c52:	46bd      	mov	sp, r7
 8008c54:	b002      	add	sp, #8
 8008c56:	bd80      	pop	{r7, pc}
 8008c58:	ffff7fff 	.word	0xffff7fff
 8008c5c:	fffdffff 	.word	0xfffdffff
 8008c60:	fffeffff 	.word	0xfffeffff
 8008c64:	fffbffff 	.word	0xfffbffff
 8008c68:	ffffefff 	.word	0xffffefff
 8008c6c:	ffffdfff 	.word	0xffffdfff
 8008c70:	ffefffff 	.word	0xffefffff
 8008c74:	ff9fffff 	.word	0xff9fffff
 8008c78:	fff7ffff 	.word	0xfff7ffff

08008c7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b092      	sub	sp, #72	@ 0x48
 8008c80:	af02      	add	r7, sp, #8
 8008c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2290      	movs	r2, #144	@ 0x90
 8008c88:	2100      	movs	r1, #0
 8008c8a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008c8c:	f7fc fc54 	bl	8005538 <HAL_GetTick>
 8008c90:	0003      	movs	r3, r0
 8008c92:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	2208      	movs	r2, #8
 8008c9c:	4013      	ands	r3, r2
 8008c9e:	2b08      	cmp	r3, #8
 8008ca0:	d12d      	bne.n	8008cfe <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008ca2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ca4:	2280      	movs	r2, #128	@ 0x80
 8008ca6:	0391      	lsls	r1, r2, #14
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	4a47      	ldr	r2, [pc, #284]	@ (8008dc8 <UART_CheckIdleState+0x14c>)
 8008cac:	9200      	str	r2, [sp, #0]
 8008cae:	2200      	movs	r2, #0
 8008cb0:	f000 f88e 	bl	8008dd0 <UART_WaitOnFlagUntilTimeout>
 8008cb4:	1e03      	subs	r3, r0, #0
 8008cb6:	d022      	beq.n	8008cfe <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8008cb8:	f3ef 8310 	mrs	r3, PRIMASK
 8008cbc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8008cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008cc0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cc8:	f383 8810 	msr	PRIMASK, r3
}
 8008ccc:	46c0      	nop			@ (mov r8, r8)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	681a      	ldr	r2, [r3, #0]
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	2180      	movs	r1, #128	@ 0x80
 8008cda:	438a      	bics	r2, r1
 8008cdc:	601a      	str	r2, [r3, #0]
 8008cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ce2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ce4:	f383 8810 	msr	PRIMASK, r3
}
 8008ce8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2288      	movs	r2, #136	@ 0x88
 8008cee:	2120      	movs	r1, #32
 8008cf0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2284      	movs	r2, #132	@ 0x84
 8008cf6:	2100      	movs	r1, #0
 8008cf8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008cfa:	2303      	movs	r3, #3
 8008cfc:	e060      	b.n	8008dc0 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	2204      	movs	r2, #4
 8008d06:	4013      	ands	r3, r2
 8008d08:	2b04      	cmp	r3, #4
 8008d0a:	d146      	bne.n	8008d9a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d0e:	2280      	movs	r2, #128	@ 0x80
 8008d10:	03d1      	lsls	r1, r2, #15
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	4a2c      	ldr	r2, [pc, #176]	@ (8008dc8 <UART_CheckIdleState+0x14c>)
 8008d16:	9200      	str	r2, [sp, #0]
 8008d18:	2200      	movs	r2, #0
 8008d1a:	f000 f859 	bl	8008dd0 <UART_WaitOnFlagUntilTimeout>
 8008d1e:	1e03      	subs	r3, r0, #0
 8008d20:	d03b      	beq.n	8008d9a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8008d22:	f3ef 8310 	mrs	r3, PRIMASK
 8008d26:	60fb      	str	r3, [r7, #12]
  return(result);
 8008d28:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008d2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d2c:	2301      	movs	r3, #1
 8008d2e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d30:	693b      	ldr	r3, [r7, #16]
 8008d32:	f383 8810 	msr	PRIMASK, r3
}
 8008d36:	46c0      	nop			@ (mov r8, r8)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	681a      	ldr	r2, [r3, #0]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	4922      	ldr	r1, [pc, #136]	@ (8008dcc <UART_CheckIdleState+0x150>)
 8008d44:	400a      	ands	r2, r1
 8008d46:	601a      	str	r2, [r3, #0]
 8008d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d4a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d4c:	697b      	ldr	r3, [r7, #20]
 8008d4e:	f383 8810 	msr	PRIMASK, r3
}
 8008d52:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8008d54:	f3ef 8310 	mrs	r3, PRIMASK
 8008d58:	61bb      	str	r3, [r7, #24]
  return(result);
 8008d5a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d5e:	2301      	movs	r3, #1
 8008d60:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d62:	69fb      	ldr	r3, [r7, #28]
 8008d64:	f383 8810 	msr	PRIMASK, r3
}
 8008d68:	46c0      	nop			@ (mov r8, r8)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	689a      	ldr	r2, [r3, #8]
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	2101      	movs	r1, #1
 8008d76:	438a      	bics	r2, r1
 8008d78:	609a      	str	r2, [r3, #8]
 8008d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d7c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d7e:	6a3b      	ldr	r3, [r7, #32]
 8008d80:	f383 8810 	msr	PRIMASK, r3
}
 8008d84:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	228c      	movs	r2, #140	@ 0x8c
 8008d8a:	2120      	movs	r1, #32
 8008d8c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2284      	movs	r2, #132	@ 0x84
 8008d92:	2100      	movs	r1, #0
 8008d94:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d96:	2303      	movs	r3, #3
 8008d98:	e012      	b.n	8008dc0 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2288      	movs	r2, #136	@ 0x88
 8008d9e:	2120      	movs	r1, #32
 8008da0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	228c      	movs	r2, #140	@ 0x8c
 8008da6:	2120      	movs	r1, #32
 8008da8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2200      	movs	r2, #0
 8008dae:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2200      	movs	r2, #0
 8008db4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2284      	movs	r2, #132	@ 0x84
 8008dba:	2100      	movs	r1, #0
 8008dbc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008dbe:	2300      	movs	r3, #0
}
 8008dc0:	0018      	movs	r0, r3
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	b010      	add	sp, #64	@ 0x40
 8008dc6:	bd80      	pop	{r7, pc}
 8008dc8:	01ffffff 	.word	0x01ffffff
 8008dcc:	fffffedf 	.word	0xfffffedf

08008dd0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	60f8      	str	r0, [r7, #12]
 8008dd8:	60b9      	str	r1, [r7, #8]
 8008dda:	603b      	str	r3, [r7, #0]
 8008ddc:	1dfb      	adds	r3, r7, #7
 8008dde:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008de0:	e051      	b.n	8008e86 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008de2:	69bb      	ldr	r3, [r7, #24]
 8008de4:	3301      	adds	r3, #1
 8008de6:	d04e      	beq.n	8008e86 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008de8:	f7fc fba6 	bl	8005538 <HAL_GetTick>
 8008dec:	0002      	movs	r2, r0
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	1ad3      	subs	r3, r2, r3
 8008df2:	69ba      	ldr	r2, [r7, #24]
 8008df4:	429a      	cmp	r2, r3
 8008df6:	d302      	bcc.n	8008dfe <UART_WaitOnFlagUntilTimeout+0x2e>
 8008df8:	69bb      	ldr	r3, [r7, #24]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d101      	bne.n	8008e02 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8008dfe:	2303      	movs	r3, #3
 8008e00:	e051      	b.n	8008ea6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	2204      	movs	r2, #4
 8008e0a:	4013      	ands	r3, r2
 8008e0c:	d03b      	beq.n	8008e86 <UART_WaitOnFlagUntilTimeout+0xb6>
 8008e0e:	68bb      	ldr	r3, [r7, #8]
 8008e10:	2b80      	cmp	r3, #128	@ 0x80
 8008e12:	d038      	beq.n	8008e86 <UART_WaitOnFlagUntilTimeout+0xb6>
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	2b40      	cmp	r3, #64	@ 0x40
 8008e18:	d035      	beq.n	8008e86 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	69db      	ldr	r3, [r3, #28]
 8008e20:	2208      	movs	r2, #8
 8008e22:	4013      	ands	r3, r2
 8008e24:	2b08      	cmp	r3, #8
 8008e26:	d111      	bne.n	8008e4c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	2208      	movs	r2, #8
 8008e2e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	0018      	movs	r0, r3
 8008e34:	f000 f83c 	bl	8008eb0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	2290      	movs	r2, #144	@ 0x90
 8008e3c:	2108      	movs	r1, #8
 8008e3e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	2284      	movs	r2, #132	@ 0x84
 8008e44:	2100      	movs	r1, #0
 8008e46:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8008e48:	2301      	movs	r3, #1
 8008e4a:	e02c      	b.n	8008ea6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	69da      	ldr	r2, [r3, #28]
 8008e52:	2380      	movs	r3, #128	@ 0x80
 8008e54:	011b      	lsls	r3, r3, #4
 8008e56:	401a      	ands	r2, r3
 8008e58:	2380      	movs	r3, #128	@ 0x80
 8008e5a:	011b      	lsls	r3, r3, #4
 8008e5c:	429a      	cmp	r2, r3
 8008e5e:	d112      	bne.n	8008e86 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	2280      	movs	r2, #128	@ 0x80
 8008e66:	0112      	lsls	r2, r2, #4
 8008e68:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	0018      	movs	r0, r3
 8008e6e:	f000 f81f 	bl	8008eb0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	2290      	movs	r2, #144	@ 0x90
 8008e76:	2120      	movs	r1, #32
 8008e78:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	2284      	movs	r2, #132	@ 0x84
 8008e7e:	2100      	movs	r1, #0
 8008e80:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008e82:	2303      	movs	r3, #3
 8008e84:	e00f      	b.n	8008ea6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	69db      	ldr	r3, [r3, #28]
 8008e8c:	68ba      	ldr	r2, [r7, #8]
 8008e8e:	4013      	ands	r3, r2
 8008e90:	68ba      	ldr	r2, [r7, #8]
 8008e92:	1ad3      	subs	r3, r2, r3
 8008e94:	425a      	negs	r2, r3
 8008e96:	4153      	adcs	r3, r2
 8008e98:	b2db      	uxtb	r3, r3
 8008e9a:	001a      	movs	r2, r3
 8008e9c:	1dfb      	adds	r3, r7, #7
 8008e9e:	781b      	ldrb	r3, [r3, #0]
 8008ea0:	429a      	cmp	r2, r3
 8008ea2:	d09e      	beq.n	8008de2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ea4:	2300      	movs	r3, #0
}
 8008ea6:	0018      	movs	r0, r3
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	b004      	add	sp, #16
 8008eac:	bd80      	pop	{r7, pc}
	...

08008eb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b08e      	sub	sp, #56	@ 0x38
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8008eb8:	f3ef 8310 	mrs	r3, PRIMASK
 8008ebc:	617b      	str	r3, [r7, #20]
  return(result);
 8008ebe:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ec0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ec2:	2301      	movs	r3, #1
 8008ec4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ec6:	69bb      	ldr	r3, [r7, #24]
 8008ec8:	f383 8810 	msr	PRIMASK, r3
}
 8008ecc:	46c0      	nop			@ (mov r8, r8)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	681a      	ldr	r2, [r3, #0]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4926      	ldr	r1, [pc, #152]	@ (8008f74 <UART_EndRxTransfer+0xc4>)
 8008eda:	400a      	ands	r2, r1
 8008edc:	601a      	str	r2, [r3, #0]
 8008ede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ee0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ee2:	69fb      	ldr	r3, [r7, #28]
 8008ee4:	f383 8810 	msr	PRIMASK, r3
}
 8008ee8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8008eea:	f3ef 8310 	mrs	r3, PRIMASK
 8008eee:	623b      	str	r3, [r7, #32]
  return(result);
 8008ef0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008ef2:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ef4:	2301      	movs	r3, #1
 8008ef6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008efa:	f383 8810 	msr	PRIMASK, r3
}
 8008efe:	46c0      	nop			@ (mov r8, r8)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	689a      	ldr	r2, [r3, #8]
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	491b      	ldr	r1, [pc, #108]	@ (8008f78 <UART_EndRxTransfer+0xc8>)
 8008f0c:	400a      	ands	r2, r1
 8008f0e:	609a      	str	r2, [r3, #8]
 8008f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f12:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f16:	f383 8810 	msr	PRIMASK, r3
}
 8008f1a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f20:	2b01      	cmp	r3, #1
 8008f22:	d118      	bne.n	8008f56 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8008f24:	f3ef 8310 	mrs	r3, PRIMASK
 8008f28:	60bb      	str	r3, [r7, #8]
  return(result);
 8008f2a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f2e:	2301      	movs	r3, #1
 8008f30:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	f383 8810 	msr	PRIMASK, r3
}
 8008f38:	46c0      	nop			@ (mov r8, r8)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	681a      	ldr	r2, [r3, #0]
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	2110      	movs	r1, #16
 8008f46:	438a      	bics	r2, r1
 8008f48:	601a      	str	r2, [r3, #0]
 8008f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f4c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f4e:	693b      	ldr	r3, [r7, #16]
 8008f50:	f383 8810 	msr	PRIMASK, r3
}
 8008f54:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	228c      	movs	r2, #140	@ 0x8c
 8008f5a:	2120      	movs	r1, #32
 8008f5c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2200      	movs	r2, #0
 8008f62:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2200      	movs	r2, #0
 8008f68:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008f6a:	46c0      	nop			@ (mov r8, r8)
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	b00e      	add	sp, #56	@ 0x38
 8008f70:	bd80      	pop	{r7, pc}
 8008f72:	46c0      	nop			@ (mov r8, r8)
 8008f74:	fffffedf 	.word	0xfffffedf
 8008f78:	effffffe 	.word	0xeffffffe

08008f7c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b084      	sub	sp, #16
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2284      	movs	r2, #132	@ 0x84
 8008f88:	5c9b      	ldrb	r3, [r3, r2]
 8008f8a:	2b01      	cmp	r3, #1
 8008f8c:	d101      	bne.n	8008f92 <HAL_UARTEx_DisableFifoMode+0x16>
 8008f8e:	2302      	movs	r3, #2
 8008f90:	e027      	b.n	8008fe2 <HAL_UARTEx_DisableFifoMode+0x66>
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	2284      	movs	r2, #132	@ 0x84
 8008f96:	2101      	movs	r1, #1
 8008f98:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2288      	movs	r2, #136	@ 0x88
 8008f9e:	2124      	movs	r1, #36	@ 0x24
 8008fa0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	681a      	ldr	r2, [r3, #0]
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	2101      	movs	r1, #1
 8008fb6:	438a      	bics	r2, r1
 8008fb8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	4a0b      	ldr	r2, [pc, #44]	@ (8008fec <HAL_UARTEx_DisableFifoMode+0x70>)
 8008fbe:	4013      	ands	r3, r2
 8008fc0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	68fa      	ldr	r2, [r7, #12]
 8008fce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2288      	movs	r2, #136	@ 0x88
 8008fd4:	2120      	movs	r1, #32
 8008fd6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2284      	movs	r2, #132	@ 0x84
 8008fdc:	2100      	movs	r1, #0
 8008fde:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008fe0:	2300      	movs	r3, #0
}
 8008fe2:	0018      	movs	r0, r3
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	b004      	add	sp, #16
 8008fe8:	bd80      	pop	{r7, pc}
 8008fea:	46c0      	nop			@ (mov r8, r8)
 8008fec:	dfffffff 	.word	0xdfffffff

08008ff0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b084      	sub	sp, #16
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
 8008ff8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2284      	movs	r2, #132	@ 0x84
 8008ffe:	5c9b      	ldrb	r3, [r3, r2]
 8009000:	2b01      	cmp	r3, #1
 8009002:	d101      	bne.n	8009008 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009004:	2302      	movs	r3, #2
 8009006:	e02e      	b.n	8009066 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2284      	movs	r2, #132	@ 0x84
 800900c:	2101      	movs	r1, #1
 800900e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2288      	movs	r2, #136	@ 0x88
 8009014:	2124      	movs	r1, #36	@ 0x24
 8009016:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	681a      	ldr	r2, [r3, #0]
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	2101      	movs	r1, #1
 800902c:	438a      	bics	r2, r1
 800902e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	689b      	ldr	r3, [r3, #8]
 8009036:	00db      	lsls	r3, r3, #3
 8009038:	08d9      	lsrs	r1, r3, #3
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	683a      	ldr	r2, [r7, #0]
 8009040:	430a      	orrs	r2, r1
 8009042:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	0018      	movs	r0, r3
 8009048:	f000 f854 	bl	80090f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	68fa      	ldr	r2, [r7, #12]
 8009052:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2288      	movs	r2, #136	@ 0x88
 8009058:	2120      	movs	r1, #32
 800905a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2284      	movs	r2, #132	@ 0x84
 8009060:	2100      	movs	r1, #0
 8009062:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009064:	2300      	movs	r3, #0
}
 8009066:	0018      	movs	r0, r3
 8009068:	46bd      	mov	sp, r7
 800906a:	b004      	add	sp, #16
 800906c:	bd80      	pop	{r7, pc}
	...

08009070 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b084      	sub	sp, #16
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
 8009078:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2284      	movs	r2, #132	@ 0x84
 800907e:	5c9b      	ldrb	r3, [r3, r2]
 8009080:	2b01      	cmp	r3, #1
 8009082:	d101      	bne.n	8009088 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009084:	2302      	movs	r3, #2
 8009086:	e02f      	b.n	80090e8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2284      	movs	r2, #132	@ 0x84
 800908c:	2101      	movs	r1, #1
 800908e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2288      	movs	r2, #136	@ 0x88
 8009094:	2124      	movs	r1, #36	@ 0x24
 8009096:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	681a      	ldr	r2, [r3, #0]
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	2101      	movs	r1, #1
 80090ac:	438a      	bics	r2, r1
 80090ae:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	689b      	ldr	r3, [r3, #8]
 80090b6:	4a0e      	ldr	r2, [pc, #56]	@ (80090f0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80090b8:	4013      	ands	r3, r2
 80090ba:	0019      	movs	r1, r3
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	683a      	ldr	r2, [r7, #0]
 80090c2:	430a      	orrs	r2, r1
 80090c4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	0018      	movs	r0, r3
 80090ca:	f000 f813 	bl	80090f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	68fa      	ldr	r2, [r7, #12]
 80090d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	2288      	movs	r2, #136	@ 0x88
 80090da:	2120      	movs	r1, #32
 80090dc:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2284      	movs	r2, #132	@ 0x84
 80090e2:	2100      	movs	r1, #0
 80090e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80090e6:	2300      	movs	r3, #0
}
 80090e8:	0018      	movs	r0, r3
 80090ea:	46bd      	mov	sp, r7
 80090ec:	b004      	add	sp, #16
 80090ee:	bd80      	pop	{r7, pc}
 80090f0:	f1ffffff 	.word	0xf1ffffff

080090f4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80090f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090f6:	b085      	sub	sp, #20
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009100:	2b00      	cmp	r3, #0
 8009102:	d108      	bne.n	8009116 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	226a      	movs	r2, #106	@ 0x6a
 8009108:	2101      	movs	r1, #1
 800910a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2268      	movs	r2, #104	@ 0x68
 8009110:	2101      	movs	r1, #1
 8009112:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009114:	e043      	b.n	800919e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009116:	260f      	movs	r6, #15
 8009118:	19bb      	adds	r3, r7, r6
 800911a:	2208      	movs	r2, #8
 800911c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800911e:	200e      	movs	r0, #14
 8009120:	183b      	adds	r3, r7, r0
 8009122:	2208      	movs	r2, #8
 8009124:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	689b      	ldr	r3, [r3, #8]
 800912c:	0e5b      	lsrs	r3, r3, #25
 800912e:	b2da      	uxtb	r2, r3
 8009130:	240d      	movs	r4, #13
 8009132:	193b      	adds	r3, r7, r4
 8009134:	2107      	movs	r1, #7
 8009136:	400a      	ands	r2, r1
 8009138:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	689b      	ldr	r3, [r3, #8]
 8009140:	0f5b      	lsrs	r3, r3, #29
 8009142:	b2da      	uxtb	r2, r3
 8009144:	250c      	movs	r5, #12
 8009146:	197b      	adds	r3, r7, r5
 8009148:	2107      	movs	r1, #7
 800914a:	400a      	ands	r2, r1
 800914c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800914e:	183b      	adds	r3, r7, r0
 8009150:	781b      	ldrb	r3, [r3, #0]
 8009152:	197a      	adds	r2, r7, r5
 8009154:	7812      	ldrb	r2, [r2, #0]
 8009156:	4914      	ldr	r1, [pc, #80]	@ (80091a8 <UARTEx_SetNbDataToProcess+0xb4>)
 8009158:	5c8a      	ldrb	r2, [r1, r2]
 800915a:	435a      	muls	r2, r3
 800915c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800915e:	197b      	adds	r3, r7, r5
 8009160:	781b      	ldrb	r3, [r3, #0]
 8009162:	4a12      	ldr	r2, [pc, #72]	@ (80091ac <UARTEx_SetNbDataToProcess+0xb8>)
 8009164:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009166:	0019      	movs	r1, r3
 8009168:	f7f7 f858 	bl	800021c <__divsi3>
 800916c:	0003      	movs	r3, r0
 800916e:	b299      	uxth	r1, r3
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	226a      	movs	r2, #106	@ 0x6a
 8009174:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009176:	19bb      	adds	r3, r7, r6
 8009178:	781b      	ldrb	r3, [r3, #0]
 800917a:	193a      	adds	r2, r7, r4
 800917c:	7812      	ldrb	r2, [r2, #0]
 800917e:	490a      	ldr	r1, [pc, #40]	@ (80091a8 <UARTEx_SetNbDataToProcess+0xb4>)
 8009180:	5c8a      	ldrb	r2, [r1, r2]
 8009182:	435a      	muls	r2, r3
 8009184:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8009186:	193b      	adds	r3, r7, r4
 8009188:	781b      	ldrb	r3, [r3, #0]
 800918a:	4a08      	ldr	r2, [pc, #32]	@ (80091ac <UARTEx_SetNbDataToProcess+0xb8>)
 800918c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800918e:	0019      	movs	r1, r3
 8009190:	f7f7 f844 	bl	800021c <__divsi3>
 8009194:	0003      	movs	r3, r0
 8009196:	b299      	uxth	r1, r3
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2268      	movs	r2, #104	@ 0x68
 800919c:	5299      	strh	r1, [r3, r2]
}
 800919e:	46c0      	nop			@ (mov r8, r8)
 80091a0:	46bd      	mov	sp, r7
 80091a2:	b005      	add	sp, #20
 80091a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091a6:	46c0      	nop			@ (mov r8, r8)
 80091a8:	0800980c 	.word	0x0800980c
 80091ac:	08009814 	.word	0x08009814

080091b0 <memset>:
 80091b0:	0003      	movs	r3, r0
 80091b2:	1882      	adds	r2, r0, r2
 80091b4:	4293      	cmp	r3, r2
 80091b6:	d100      	bne.n	80091ba <memset+0xa>
 80091b8:	4770      	bx	lr
 80091ba:	7019      	strb	r1, [r3, #0]
 80091bc:	3301      	adds	r3, #1
 80091be:	e7f9      	b.n	80091b4 <memset+0x4>

080091c0 <__libc_init_array>:
 80091c0:	b570      	push	{r4, r5, r6, lr}
 80091c2:	2600      	movs	r6, #0
 80091c4:	4c0c      	ldr	r4, [pc, #48]	@ (80091f8 <__libc_init_array+0x38>)
 80091c6:	4d0d      	ldr	r5, [pc, #52]	@ (80091fc <__libc_init_array+0x3c>)
 80091c8:	1b64      	subs	r4, r4, r5
 80091ca:	10a4      	asrs	r4, r4, #2
 80091cc:	42a6      	cmp	r6, r4
 80091ce:	d109      	bne.n	80091e4 <__libc_init_array+0x24>
 80091d0:	2600      	movs	r6, #0
 80091d2:	f000 f819 	bl	8009208 <_init>
 80091d6:	4c0a      	ldr	r4, [pc, #40]	@ (8009200 <__libc_init_array+0x40>)
 80091d8:	4d0a      	ldr	r5, [pc, #40]	@ (8009204 <__libc_init_array+0x44>)
 80091da:	1b64      	subs	r4, r4, r5
 80091dc:	10a4      	asrs	r4, r4, #2
 80091de:	42a6      	cmp	r6, r4
 80091e0:	d105      	bne.n	80091ee <__libc_init_array+0x2e>
 80091e2:	bd70      	pop	{r4, r5, r6, pc}
 80091e4:	00b3      	lsls	r3, r6, #2
 80091e6:	58eb      	ldr	r3, [r5, r3]
 80091e8:	4798      	blx	r3
 80091ea:	3601      	adds	r6, #1
 80091ec:	e7ee      	b.n	80091cc <__libc_init_array+0xc>
 80091ee:	00b3      	lsls	r3, r6, #2
 80091f0:	58eb      	ldr	r3, [r5, r3]
 80091f2:	4798      	blx	r3
 80091f4:	3601      	adds	r6, #1
 80091f6:	e7f2      	b.n	80091de <__libc_init_array+0x1e>
 80091f8:	08009824 	.word	0x08009824
 80091fc:	08009824 	.word	0x08009824
 8009200:	08009828 	.word	0x08009828
 8009204:	08009824 	.word	0x08009824

08009208 <_init>:
 8009208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800920a:	46c0      	nop			@ (mov r8, r8)
 800920c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800920e:	bc08      	pop	{r3}
 8009210:	469e      	mov	lr, r3
 8009212:	4770      	bx	lr

08009214 <_fini>:
 8009214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009216:	46c0      	nop			@ (mov r8, r8)
 8009218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800921a:	bc08      	pop	{r3}
 800921c:	469e      	mov	lr, r3
 800921e:	4770      	bx	lr
