# UVM_Based_UART_Protocol_Verification
UVM_Based_UART_Protocol_Verification is a SystemVerilog project that verifies a UART transmitter/receiver using UVM methodology. It includes driver, monitor, scoreboard, and test sequences to ensure accurate data transfer, protocol compliance, and reusable verification.
