# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Full Version
# Date created = 19:35:39  April 23, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSXFC6D6F31C6
set_global_assignment -name TOP_LEVEL_ENTITY test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:35:39  APRIL 23, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name VERILOG_FILE test.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
set_global_assignment -name EDA_NETLIST_WRITER_OUTPUT_DIR "C:/Users/CEIE/Desktop/FPGA05.07/simulation/qsim/" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST ON -section_id eda_simulation
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform1.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform2.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform3.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform4.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform5.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform6.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform7.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform8.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform9.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform10.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform11.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform12.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform13.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform14.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform15.vwf
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_AB21 -to decodeout0[6]
set_location_assignment PIN_AF19 -to decodeout0[5]
set_location_assignment PIN_AE19 -to decodeout0[4]
set_location_assignment PIN_AG20 -to decodeout0[3]
set_location_assignment PIN_AF20 -to decodeout0[2]
set_location_assignment PIN_AG21 -to decodeout0[1]
set_location_assignment PIN_AF21 -to decodeout0[0]
set_location_assignment PIN_AH22 -to decodeout1[6]
set_location_assignment PIN_AF23 -to decodeout1[5]
set_location_assignment PIN_AG23 -to decodeout1[4]
set_location_assignment PIN_AE23 -to decodeout1[3]
set_location_assignment PIN_AE22 -to decodeout1[2]
set_location_assignment PIN_AG22 -to decodeout1[1]
set_location_assignment PIN_AD21 -to decodeout1[0]
set_location_assignment PIN_AD20 -to decodeout2[6]
set_location_assignment PIN_AA19 -to decodeout2[5]
set_location_assignment PIN_AC20 -to decodeout2[4]
set_location_assignment PIN_AA20 -to decodeout2[3]
set_location_assignment PIN_AD19 -to decodeout2[2]
set_location_assignment PIN_W19 -to decodeout2[1]
set_location_assignment PIN_Y19 -to decodeout2[0]
set_location_assignment PIN_W16 -to decodeout3[6]
set_location_assignment PIN_AF18 -to decodeout3[5]
set_location_assignment PIN_Y18 -to decodeout3[4]
set_location_assignment PIN_Y17 -to decodeout3[3]
set_location_assignment PIN_AA18 -to decodeout3[2]
set_location_assignment PIN_AB17 -to decodeout3[1]
set_location_assignment PIN_AA21 -to decodeout3[0]
set_location_assignment PIN_V17 -to decodeout4[6]
set_location_assignment PIN_AE17 -to decodeout4[5]
set_location_assignment PIN_AE18 -to decodeout4[4]
set_location_assignment PIN_AD17 -to decodeout4[3]
set_location_assignment PIN_AE16 -to decodeout4[2]
set_location_assignment PIN_V16 -to decodeout4[1]
set_location_assignment PIN_AF16 -to decodeout4[0]
set_location_assignment PIN_AH18 -to decodeout5[6]
set_location_assignment PIN_AG18 -to decodeout5[5]
set_location_assignment PIN_AH17 -to decodeout5[4]
set_location_assignment PIN_AG16 -to decodeout5[3]
set_location_assignment PIN_AG17 -to decodeout5[2]
set_location_assignment PIN_V18 -to decodeout5[1]
set_location_assignment PIN_W17 -to decodeout5[0]
set_global_assignment -name VECTOR_WAVEFORM_FILE output_files/Waveform.vwf
set_location_assignment PIN_AB30 -to reset
set_global_assignment -name VECTOR_WAVEFORM_FILE output_files/Waveform1.vwf
set_location_assignment PIN_AA16 -to clk
set_location_assignment PIN_W15 -to clk_1s
set_global_assignment -name VECTOR_WAVEFORM_FILE output_files/Waveform2.vwf
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to clk
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform16.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE simulation/qsim/Waveform.vwf
set_location_assignment PIN_AA15 -to EN
set_global_assignment -name CDF_FILE output_files/Chain1.cdf
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top