#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27623c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2762550 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x27532d0 .functor NOT 1, L_0x27c2730, C4<0>, C4<0>, C4<0>;
L_0x27c2510 .functor XOR 2, L_0x27c23d0, L_0x27c2470, C4<00>, C4<00>;
L_0x27c2620 .functor XOR 2, L_0x27c2510, L_0x27c2580, C4<00>, C4<00>;
v0x27b9130_0 .net *"_ivl_10", 1 0, L_0x27c2580;  1 drivers
v0x27b9230_0 .net *"_ivl_12", 1 0, L_0x27c2620;  1 drivers
v0x27b9310_0 .net *"_ivl_2", 1 0, L_0x27bc4f0;  1 drivers
v0x27b93d0_0 .net *"_ivl_4", 1 0, L_0x27c23d0;  1 drivers
v0x27b94b0_0 .net *"_ivl_6", 1 0, L_0x27c2470;  1 drivers
v0x27b95e0_0 .net *"_ivl_8", 1 0, L_0x27c2510;  1 drivers
v0x27b96c0_0 .net "a", 0 0, v0x27b36f0_0;  1 drivers
v0x27b9760_0 .net "b", 0 0, v0x27b3790_0;  1 drivers
v0x27b9800_0 .net "c", 0 0, v0x27b3830_0;  1 drivers
v0x27b98a0_0 .var "clk", 0 0;
v0x27b9940_0 .net "d", 0 0, v0x27b3970_0;  1 drivers
v0x27b99e0_0 .net "out_pos_dut", 0 0, L_0x27c2000;  1 drivers
v0x27b9a80_0 .net "out_pos_ref", 0 0, L_0x27bafb0;  1 drivers
v0x27b9b20_0 .net "out_sop_dut", 0 0, L_0x27bbf10;  1 drivers
v0x27b9bc0_0 .net "out_sop_ref", 0 0, L_0x278dea0;  1 drivers
v0x27b9c60_0 .var/2u "stats1", 223 0;
v0x27b9d00_0 .var/2u "strobe", 0 0;
v0x27b9da0_0 .net "tb_match", 0 0, L_0x27c2730;  1 drivers
v0x27b9e70_0 .net "tb_mismatch", 0 0, L_0x27532d0;  1 drivers
v0x27b9f10_0 .net "wavedrom_enable", 0 0, v0x27b3c40_0;  1 drivers
v0x27b9fe0_0 .net "wavedrom_title", 511 0, v0x27b3ce0_0;  1 drivers
L_0x27bc4f0 .concat [ 1 1 0 0], L_0x27bafb0, L_0x278dea0;
L_0x27c23d0 .concat [ 1 1 0 0], L_0x27bafb0, L_0x278dea0;
L_0x27c2470 .concat [ 1 1 0 0], L_0x27c2000, L_0x27bbf10;
L_0x27c2580 .concat [ 1 1 0 0], L_0x27bafb0, L_0x278dea0;
L_0x27c2730 .cmp/eeq 2, L_0x27bc4f0, L_0x27c2620;
S_0x27626e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2762550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27536b0 .functor AND 1, v0x27b3830_0, v0x27b3970_0, C4<1>, C4<1>;
L_0x2753a90 .functor NOT 1, v0x27b36f0_0, C4<0>, C4<0>, C4<0>;
L_0x2753e70 .functor NOT 1, v0x27b3790_0, C4<0>, C4<0>, C4<0>;
L_0x27540f0 .functor AND 1, L_0x2753a90, L_0x2753e70, C4<1>, C4<1>;
L_0x276cfd0 .functor AND 1, L_0x27540f0, v0x27b3830_0, C4<1>, C4<1>;
L_0x278dea0 .functor OR 1, L_0x27536b0, L_0x276cfd0, C4<0>, C4<0>;
L_0x27ba430 .functor NOT 1, v0x27b3790_0, C4<0>, C4<0>, C4<0>;
L_0x27ba4a0 .functor OR 1, L_0x27ba430, v0x27b3970_0, C4<0>, C4<0>;
L_0x27ba5b0 .functor AND 1, v0x27b3830_0, L_0x27ba4a0, C4<1>, C4<1>;
L_0x27ba670 .functor NOT 1, v0x27b36f0_0, C4<0>, C4<0>, C4<0>;
L_0x27ba740 .functor OR 1, L_0x27ba670, v0x27b3790_0, C4<0>, C4<0>;
L_0x27ba7b0 .functor AND 1, L_0x27ba5b0, L_0x27ba740, C4<1>, C4<1>;
L_0x27ba930 .functor NOT 1, v0x27b3790_0, C4<0>, C4<0>, C4<0>;
L_0x27ba9a0 .functor OR 1, L_0x27ba930, v0x27b3970_0, C4<0>, C4<0>;
L_0x27ba8c0 .functor AND 1, v0x27b3830_0, L_0x27ba9a0, C4<1>, C4<1>;
L_0x27bab30 .functor NOT 1, v0x27b36f0_0, C4<0>, C4<0>, C4<0>;
L_0x27bac30 .functor OR 1, L_0x27bab30, v0x27b3970_0, C4<0>, C4<0>;
L_0x27bacf0 .functor AND 1, L_0x27ba8c0, L_0x27bac30, C4<1>, C4<1>;
L_0x27baea0 .functor XNOR 1, L_0x27ba7b0, L_0x27bacf0, C4<0>, C4<0>;
v0x2752c00_0 .net *"_ivl_0", 0 0, L_0x27536b0;  1 drivers
v0x2753000_0 .net *"_ivl_12", 0 0, L_0x27ba430;  1 drivers
v0x27533e0_0 .net *"_ivl_14", 0 0, L_0x27ba4a0;  1 drivers
v0x27537c0_0 .net *"_ivl_16", 0 0, L_0x27ba5b0;  1 drivers
v0x2753ba0_0 .net *"_ivl_18", 0 0, L_0x27ba670;  1 drivers
v0x2753f80_0 .net *"_ivl_2", 0 0, L_0x2753a90;  1 drivers
v0x2754200_0 .net *"_ivl_20", 0 0, L_0x27ba740;  1 drivers
v0x27b1c60_0 .net *"_ivl_24", 0 0, L_0x27ba930;  1 drivers
v0x27b1d40_0 .net *"_ivl_26", 0 0, L_0x27ba9a0;  1 drivers
v0x27b1e20_0 .net *"_ivl_28", 0 0, L_0x27ba8c0;  1 drivers
v0x27b1f00_0 .net *"_ivl_30", 0 0, L_0x27bab30;  1 drivers
v0x27b1fe0_0 .net *"_ivl_32", 0 0, L_0x27bac30;  1 drivers
v0x27b20c0_0 .net *"_ivl_36", 0 0, L_0x27baea0;  1 drivers
L_0x7fdf86e71018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27b2180_0 .net *"_ivl_38", 0 0, L_0x7fdf86e71018;  1 drivers
v0x27b2260_0 .net *"_ivl_4", 0 0, L_0x2753e70;  1 drivers
v0x27b2340_0 .net *"_ivl_6", 0 0, L_0x27540f0;  1 drivers
v0x27b2420_0 .net *"_ivl_8", 0 0, L_0x276cfd0;  1 drivers
v0x27b2500_0 .net "a", 0 0, v0x27b36f0_0;  alias, 1 drivers
v0x27b25c0_0 .net "b", 0 0, v0x27b3790_0;  alias, 1 drivers
v0x27b2680_0 .net "c", 0 0, v0x27b3830_0;  alias, 1 drivers
v0x27b2740_0 .net "d", 0 0, v0x27b3970_0;  alias, 1 drivers
v0x27b2800_0 .net "out_pos", 0 0, L_0x27bafb0;  alias, 1 drivers
v0x27b28c0_0 .net "out_sop", 0 0, L_0x278dea0;  alias, 1 drivers
v0x27b2980_0 .net "pos0", 0 0, L_0x27ba7b0;  1 drivers
v0x27b2a40_0 .net "pos1", 0 0, L_0x27bacf0;  1 drivers
L_0x27bafb0 .functor MUXZ 1, L_0x7fdf86e71018, L_0x27ba7b0, L_0x27baea0, C4<>;
S_0x27b2bc0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2762550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x27b36f0_0 .var "a", 0 0;
v0x27b3790_0 .var "b", 0 0;
v0x27b3830_0 .var "c", 0 0;
v0x27b38d0_0 .net "clk", 0 0, v0x27b98a0_0;  1 drivers
v0x27b3970_0 .var "d", 0 0;
v0x27b3a60_0 .var/2u "fail", 0 0;
v0x27b3b00_0 .var/2u "fail1", 0 0;
v0x27b3ba0_0 .net "tb_match", 0 0, L_0x27c2730;  alias, 1 drivers
v0x27b3c40_0 .var "wavedrom_enable", 0 0;
v0x27b3ce0_0 .var "wavedrom_title", 511 0;
E_0x2760d30/0 .event negedge, v0x27b38d0_0;
E_0x2760d30/1 .event posedge, v0x27b38d0_0;
E_0x2760d30 .event/or E_0x2760d30/0, E_0x2760d30/1;
S_0x27b2ef0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x27b2bc0;
 .timescale -12 -12;
v0x27b3130_0 .var/2s "i", 31 0;
E_0x2760bd0 .event posedge, v0x27b38d0_0;
S_0x27b3230 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x27b2bc0;
 .timescale -12 -12;
v0x27b3430_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27b3510 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x27b2bc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27b3ec0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2762550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27bb160 .functor NOT 1, v0x27b3790_0, C4<0>, C4<0>, C4<0>;
L_0x27bb300 .functor AND 1, v0x27b36f0_0, L_0x27bb160, C4<1>, C4<1>;
L_0x27bb3e0 .functor NOT 1, v0x27b3830_0, C4<0>, C4<0>, C4<0>;
L_0x27bb560 .functor AND 1, L_0x27bb300, L_0x27bb3e0, C4<1>, C4<1>;
L_0x27bb6a0 .functor NOT 1, v0x27b3970_0, C4<0>, C4<0>, C4<0>;
L_0x27bb820 .functor AND 1, L_0x27bb560, L_0x27bb6a0, C4<1>, C4<1>;
L_0x27bb970 .functor NOT 1, v0x27b36f0_0, C4<0>, C4<0>, C4<0>;
L_0x27bbaf0 .functor AND 1, L_0x27bb970, v0x27b3790_0, C4<1>, C4<1>;
L_0x27bbc00 .functor AND 1, L_0x27bbaf0, v0x27b3830_0, C4<1>, C4<1>;
L_0x27bbcc0 .functor AND 1, L_0x27bbc00, v0x27b3970_0, C4<1>, C4<1>;
L_0x27bbde0 .functor OR 1, L_0x27bb820, L_0x27bbcc0, C4<0>, C4<0>;
L_0x27bbea0 .functor AND 1, v0x27b36f0_0, v0x27b3790_0, C4<1>, C4<1>;
L_0x27bbf80 .functor AND 1, L_0x27bbea0, v0x27b3830_0, C4<1>, C4<1>;
L_0x27bc040 .functor AND 1, L_0x27bbf80, v0x27b3970_0, C4<1>, C4<1>;
L_0x27bbf10 .functor OR 1, L_0x27bbde0, L_0x27bc040, C4<0>, C4<0>;
L_0x27bc270 .functor NOT 1, v0x27b36f0_0, C4<0>, C4<0>, C4<0>;
L_0x27bc370 .functor NOT 1, v0x27b3790_0, C4<0>, C4<0>, C4<0>;
L_0x27bc3e0 .functor OR 1, L_0x27bc270, L_0x27bc370, C4<0>, C4<0>;
L_0x27bc590 .functor NOT 1, v0x27b3830_0, C4<0>, C4<0>, C4<0>;
L_0x27bc600 .functor OR 1, L_0x27bc3e0, L_0x27bc590, C4<0>, C4<0>;
L_0x27bc7c0 .functor NOT 1, v0x27b3970_0, C4<0>, C4<0>, C4<0>;
L_0x27bc830 .functor OR 1, L_0x27bc600, L_0x27bc7c0, C4<0>, C4<0>;
L_0x27bca00 .functor NOT 1, v0x27b3790_0, C4<0>, C4<0>, C4<0>;
L_0x27bca70 .functor OR 1, v0x27b36f0_0, L_0x27bca00, C4<0>, C4<0>;
L_0x27bcc00 .functor NOT 1, v0x27b3830_0, C4<0>, C4<0>, C4<0>;
L_0x27bcc70 .functor OR 1, L_0x27bca70, L_0x27bcc00, C4<0>, C4<0>;
L_0x27bce60 .functor NOT 1, v0x27b3970_0, C4<0>, C4<0>, C4<0>;
L_0x27bced0 .functor OR 1, L_0x27bcc70, L_0x27bce60, C4<0>, C4<0>;
L_0x27bd0d0 .functor AND 1, L_0x27bc830, L_0x27bced0, C4<1>, C4<1>;
L_0x27bd1e0 .functor OR 1, v0x27b36f0_0, v0x27b3790_0, C4<0>, C4<0>;
L_0x27bd350 .functor NOT 1, v0x27b3830_0, C4<0>, C4<0>, C4<0>;
L_0x27bd3c0 .functor OR 1, L_0x27bd1e0, L_0x27bd350, C4<0>, C4<0>;
L_0x27bd5e0 .functor NOT 1, v0x27b3970_0, C4<0>, C4<0>, C4<0>;
L_0x27bd650 .functor OR 1, L_0x27bd3c0, L_0x27bd5e0, C4<0>, C4<0>;
L_0x27bd880 .functor AND 1, L_0x27bd0d0, L_0x27bd650, C4<1>, C4<1>;
L_0x27bd990 .functor OR 1, v0x27b36f0_0, v0x27b3790_0, C4<0>, C4<0>;
L_0x27bdb30 .functor OR 1, L_0x27bd990, v0x27b3830_0, C4<0>, C4<0>;
L_0x27bdbf0 .functor NOT 1, v0x27b3970_0, C4<0>, C4<0>, C4<0>;
L_0x27bda00 .functor OR 1, L_0x27bdb30, L_0x27bdbf0, C4<0>, C4<0>;
L_0x27bdda0 .functor AND 1, L_0x27bd880, L_0x27bda00, C4<1>, C4<1>;
L_0x27be000 .functor OR 1, v0x27b36f0_0, v0x27b3790_0, C4<0>, C4<0>;
L_0x27be070 .functor OR 1, L_0x27be000, v0x27b3830_0, C4<0>, C4<0>;
L_0x27be290 .functor OR 1, L_0x27be070, v0x27b3970_0, C4<0>, C4<0>;
L_0x27be350 .functor AND 1, L_0x27bdda0, L_0x27be290, C4<1>, C4<1>;
L_0x27be5d0 .functor NOT 1, v0x27b36f0_0, C4<0>, C4<0>, C4<0>;
L_0x27be640 .functor NOT 1, v0x27b3790_0, C4<0>, C4<0>, C4<0>;
L_0x27be830 .functor OR 1, L_0x27be5d0, L_0x27be640, C4<0>, C4<0>;
L_0x27be940 .functor NOT 1, v0x27b3830_0, C4<0>, C4<0>, C4<0>;
L_0x27bed50 .functor OR 1, L_0x27be830, L_0x27be940, C4<0>, C4<0>;
L_0x27bee60 .functor OR 1, L_0x27bed50, v0x27b3970_0, C4<0>, C4<0>;
L_0x27bf2d0 .functor AND 1, L_0x27be350, L_0x27bee60, C4<1>, C4<1>;
L_0x27bf3e0 .functor NOT 1, v0x27b36f0_0, C4<0>, C4<0>, C4<0>;
L_0x27bf810 .functor NOT 1, v0x27b3790_0, C4<0>, C4<0>, C4<0>;
L_0x27bf880 .functor OR 1, L_0x27bf3e0, L_0x27bf810, C4<0>, C4<0>;
L_0x27bfb50 .functor OR 1, L_0x27bf880, v0x27b3830_0, C4<0>, C4<0>;
L_0x27bfc10 .functor NOT 1, v0x27b3970_0, C4<0>, C4<0>, C4<0>;
L_0x27bfe50 .functor OR 1, L_0x27bfb50, L_0x27bfc10, C4<0>, C4<0>;
L_0x27bff60 .functor AND 1, L_0x27bf2d0, L_0x27bfe50, C4<1>, C4<1>;
L_0x27c0250 .functor NOT 1, v0x27b36f0_0, C4<0>, C4<0>, C4<0>;
L_0x27c02c0 .functor OR 1, L_0x27c0250, v0x27b3790_0, C4<0>, C4<0>;
L_0x27c0570 .functor NOT 1, v0x27b3830_0, C4<0>, C4<0>, C4<0>;
L_0x27c05e0 .functor OR 1, L_0x27c02c0, L_0x27c0570, C4<0>, C4<0>;
L_0x27c08f0 .functor OR 1, L_0x27c05e0, v0x27b3970_0, C4<0>, C4<0>;
L_0x27c09b0 .functor AND 1, L_0x27bff60, L_0x27c08f0, C4<1>, C4<1>;
L_0x27c0cd0 .functor NOT 1, v0x27b36f0_0, C4<0>, C4<0>, C4<0>;
L_0x27c0d40 .functor OR 1, L_0x27c0cd0, v0x27b3790_0, C4<0>, C4<0>;
L_0x27c1020 .functor OR 1, L_0x27c0d40, v0x27b3830_0, C4<0>, C4<0>;
L_0x27c10e0 .functor NOT 1, v0x27b3970_0, C4<0>, C4<0>, C4<0>;
L_0x27c1380 .functor OR 1, L_0x27c1020, L_0x27c10e0, C4<0>, C4<0>;
L_0x27c1490 .functor AND 1, L_0x27c09b0, L_0x27c1380, C4<1>, C4<1>;
L_0x27c17e0 .functor NOT 1, v0x27b36f0_0, C4<0>, C4<0>, C4<0>;
L_0x27c1850 .functor NOT 1, v0x27b3790_0, C4<0>, C4<0>, C4<0>;
L_0x27c1b10 .functor OR 1, L_0x27c17e0, L_0x27c1850, C4<0>, C4<0>;
L_0x27c1c20 .functor OR 1, L_0x27c1b10, v0x27b3830_0, C4<0>, C4<0>;
L_0x27c1f40 .functor OR 1, L_0x27c1c20, v0x27b3970_0, C4<0>, C4<0>;
L_0x27c2000 .functor AND 1, L_0x27c1490, L_0x27c1f40, C4<1>, C4<1>;
v0x27b4080_0 .net *"_ivl_0", 0 0, L_0x27bb160;  1 drivers
v0x27b4160_0 .net *"_ivl_10", 0 0, L_0x27bb820;  1 drivers
v0x27b4240_0 .net *"_ivl_100", 0 0, L_0x27bf2d0;  1 drivers
v0x27b4330_0 .net *"_ivl_102", 0 0, L_0x27bf3e0;  1 drivers
v0x27b4410_0 .net *"_ivl_104", 0 0, L_0x27bf810;  1 drivers
v0x27b4540_0 .net *"_ivl_106", 0 0, L_0x27bf880;  1 drivers
v0x27b4620_0 .net *"_ivl_108", 0 0, L_0x27bfb50;  1 drivers
v0x27b4700_0 .net *"_ivl_110", 0 0, L_0x27bfc10;  1 drivers
v0x27b47e0_0 .net *"_ivl_112", 0 0, L_0x27bfe50;  1 drivers
v0x27b4950_0 .net *"_ivl_114", 0 0, L_0x27bff60;  1 drivers
v0x27b4a30_0 .net *"_ivl_116", 0 0, L_0x27c0250;  1 drivers
v0x27b4b10_0 .net *"_ivl_118", 0 0, L_0x27c02c0;  1 drivers
v0x27b4bf0_0 .net *"_ivl_12", 0 0, L_0x27bb970;  1 drivers
v0x27b4cd0_0 .net *"_ivl_120", 0 0, L_0x27c0570;  1 drivers
v0x27b4db0_0 .net *"_ivl_122", 0 0, L_0x27c05e0;  1 drivers
v0x27b4e90_0 .net *"_ivl_124", 0 0, L_0x27c08f0;  1 drivers
v0x27b4f70_0 .net *"_ivl_126", 0 0, L_0x27c09b0;  1 drivers
v0x27b5160_0 .net *"_ivl_128", 0 0, L_0x27c0cd0;  1 drivers
v0x27b5240_0 .net *"_ivl_130", 0 0, L_0x27c0d40;  1 drivers
v0x27b5320_0 .net *"_ivl_132", 0 0, L_0x27c1020;  1 drivers
v0x27b5400_0 .net *"_ivl_134", 0 0, L_0x27c10e0;  1 drivers
v0x27b54e0_0 .net *"_ivl_136", 0 0, L_0x27c1380;  1 drivers
v0x27b55c0_0 .net *"_ivl_138", 0 0, L_0x27c1490;  1 drivers
v0x27b56a0_0 .net *"_ivl_14", 0 0, L_0x27bbaf0;  1 drivers
v0x27b5780_0 .net *"_ivl_140", 0 0, L_0x27c17e0;  1 drivers
v0x27b5860_0 .net *"_ivl_142", 0 0, L_0x27c1850;  1 drivers
v0x27b5940_0 .net *"_ivl_144", 0 0, L_0x27c1b10;  1 drivers
v0x27b5a20_0 .net *"_ivl_146", 0 0, L_0x27c1c20;  1 drivers
v0x27b5b00_0 .net *"_ivl_148", 0 0, L_0x27c1f40;  1 drivers
v0x27b5be0_0 .net *"_ivl_16", 0 0, L_0x27bbc00;  1 drivers
v0x27b5cc0_0 .net *"_ivl_18", 0 0, L_0x27bbcc0;  1 drivers
v0x27b5da0_0 .net *"_ivl_2", 0 0, L_0x27bb300;  1 drivers
v0x27b5e80_0 .net *"_ivl_20", 0 0, L_0x27bbde0;  1 drivers
v0x27b6170_0 .net *"_ivl_22", 0 0, L_0x27bbea0;  1 drivers
v0x27b6250_0 .net *"_ivl_24", 0 0, L_0x27bbf80;  1 drivers
v0x27b6330_0 .net *"_ivl_26", 0 0, L_0x27bc040;  1 drivers
v0x27b6410_0 .net *"_ivl_30", 0 0, L_0x27bc270;  1 drivers
v0x27b64f0_0 .net *"_ivl_32", 0 0, L_0x27bc370;  1 drivers
v0x27b65d0_0 .net *"_ivl_34", 0 0, L_0x27bc3e0;  1 drivers
v0x27b66b0_0 .net *"_ivl_36", 0 0, L_0x27bc590;  1 drivers
v0x27b6790_0 .net *"_ivl_38", 0 0, L_0x27bc600;  1 drivers
v0x27b6870_0 .net *"_ivl_4", 0 0, L_0x27bb3e0;  1 drivers
v0x27b6950_0 .net *"_ivl_40", 0 0, L_0x27bc7c0;  1 drivers
v0x27b6a30_0 .net *"_ivl_42", 0 0, L_0x27bc830;  1 drivers
v0x27b6b10_0 .net *"_ivl_44", 0 0, L_0x27bca00;  1 drivers
v0x27b6bf0_0 .net *"_ivl_46", 0 0, L_0x27bca70;  1 drivers
v0x27b6cd0_0 .net *"_ivl_48", 0 0, L_0x27bcc00;  1 drivers
v0x27b6db0_0 .net *"_ivl_50", 0 0, L_0x27bcc70;  1 drivers
v0x27b6e90_0 .net *"_ivl_52", 0 0, L_0x27bce60;  1 drivers
v0x27b6f70_0 .net *"_ivl_54", 0 0, L_0x27bced0;  1 drivers
v0x27b7050_0 .net *"_ivl_56", 0 0, L_0x27bd0d0;  1 drivers
v0x27b7130_0 .net *"_ivl_58", 0 0, L_0x27bd1e0;  1 drivers
v0x27b7210_0 .net *"_ivl_6", 0 0, L_0x27bb560;  1 drivers
v0x27b72f0_0 .net *"_ivl_60", 0 0, L_0x27bd350;  1 drivers
v0x27b73d0_0 .net *"_ivl_62", 0 0, L_0x27bd3c0;  1 drivers
v0x27b74b0_0 .net *"_ivl_64", 0 0, L_0x27bd5e0;  1 drivers
v0x27b7590_0 .net *"_ivl_66", 0 0, L_0x27bd650;  1 drivers
v0x27b7670_0 .net *"_ivl_68", 0 0, L_0x27bd880;  1 drivers
v0x27b7750_0 .net *"_ivl_70", 0 0, L_0x27bd990;  1 drivers
v0x27b7830_0 .net *"_ivl_72", 0 0, L_0x27bdb30;  1 drivers
v0x27b7910_0 .net *"_ivl_74", 0 0, L_0x27bdbf0;  1 drivers
v0x27b79f0_0 .net *"_ivl_76", 0 0, L_0x27bda00;  1 drivers
v0x27b7ad0_0 .net *"_ivl_78", 0 0, L_0x27bdda0;  1 drivers
v0x27b7bb0_0 .net *"_ivl_8", 0 0, L_0x27bb6a0;  1 drivers
v0x27b7c90_0 .net *"_ivl_80", 0 0, L_0x27be000;  1 drivers
v0x27b8180_0 .net *"_ivl_82", 0 0, L_0x27be070;  1 drivers
v0x27b8260_0 .net *"_ivl_84", 0 0, L_0x27be290;  1 drivers
v0x27b8340_0 .net *"_ivl_86", 0 0, L_0x27be350;  1 drivers
v0x27b8420_0 .net *"_ivl_88", 0 0, L_0x27be5d0;  1 drivers
v0x27b8500_0 .net *"_ivl_90", 0 0, L_0x27be640;  1 drivers
v0x27b85e0_0 .net *"_ivl_92", 0 0, L_0x27be830;  1 drivers
v0x27b86c0_0 .net *"_ivl_94", 0 0, L_0x27be940;  1 drivers
v0x27b87a0_0 .net *"_ivl_96", 0 0, L_0x27bed50;  1 drivers
v0x27b8880_0 .net *"_ivl_98", 0 0, L_0x27bee60;  1 drivers
v0x27b8960_0 .net "a", 0 0, v0x27b36f0_0;  alias, 1 drivers
v0x27b8a00_0 .net "b", 0 0, v0x27b3790_0;  alias, 1 drivers
v0x27b8af0_0 .net "c", 0 0, v0x27b3830_0;  alias, 1 drivers
v0x27b8be0_0 .net "d", 0 0, v0x27b3970_0;  alias, 1 drivers
v0x27b8cd0_0 .net "out_pos", 0 0, L_0x27c2000;  alias, 1 drivers
v0x27b8d90_0 .net "out_sop", 0 0, L_0x27bbf10;  alias, 1 drivers
S_0x27b8f10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2762550;
 .timescale -12 -12;
E_0x27489f0 .event anyedge, v0x27b9d00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27b9d00_0;
    %nor/r;
    %assign/vec4 v0x27b9d00_0, 0;
    %wait E_0x27489f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27b2bc0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b3a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b3b00_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x27b2bc0;
T_4 ;
    %wait E_0x2760d30;
    %load/vec4 v0x27b3ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27b3a60_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27b2bc0;
T_5 ;
    %wait E_0x2760bd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27b3970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3790_0, 0;
    %assign/vec4 v0x27b36f0_0, 0;
    %wait E_0x2760bd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27b3970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3790_0, 0;
    %assign/vec4 v0x27b36f0_0, 0;
    %wait E_0x2760bd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27b3970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3790_0, 0;
    %assign/vec4 v0x27b36f0_0, 0;
    %wait E_0x2760bd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27b3970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3790_0, 0;
    %assign/vec4 v0x27b36f0_0, 0;
    %wait E_0x2760bd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27b3970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3790_0, 0;
    %assign/vec4 v0x27b36f0_0, 0;
    %wait E_0x2760bd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27b3970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3790_0, 0;
    %assign/vec4 v0x27b36f0_0, 0;
    %wait E_0x2760bd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27b3970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3790_0, 0;
    %assign/vec4 v0x27b36f0_0, 0;
    %wait E_0x2760bd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27b3970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3790_0, 0;
    %assign/vec4 v0x27b36f0_0, 0;
    %wait E_0x2760bd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27b3970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3790_0, 0;
    %assign/vec4 v0x27b36f0_0, 0;
    %wait E_0x2760bd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27b3970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3790_0, 0;
    %assign/vec4 v0x27b36f0_0, 0;
    %wait E_0x2760bd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27b3970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3790_0, 0;
    %assign/vec4 v0x27b36f0_0, 0;
    %wait E_0x2760bd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27b3970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3790_0, 0;
    %assign/vec4 v0x27b36f0_0, 0;
    %wait E_0x2760bd0;
    %load/vec4 v0x27b3a60_0;
    %store/vec4 v0x27b3b00_0, 0, 1;
    %fork t_1, S_0x27b2ef0;
    %jmp t_0;
    .scope S_0x27b2ef0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27b3130_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x27b3130_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2760bd0;
    %load/vec4 v0x27b3130_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27b3970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3790_0, 0;
    %assign/vec4 v0x27b36f0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27b3130_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27b3130_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x27b2bc0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2760d30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27b3970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27b3790_0, 0;
    %assign/vec4 v0x27b36f0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x27b3a60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x27b3b00_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2762550;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b98a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b9d00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2762550;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x27b98a0_0;
    %inv;
    %store/vec4 v0x27b98a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2762550;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27b38d0_0, v0x27b9e70_0, v0x27b96c0_0, v0x27b9760_0, v0x27b9800_0, v0x27b9940_0, v0x27b9bc0_0, v0x27b9b20_0, v0x27b9a80_0, v0x27b99e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2762550;
T_9 ;
    %load/vec4 v0x27b9c60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x27b9c60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27b9c60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x27b9c60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x27b9c60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27b9c60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x27b9c60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27b9c60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27b9c60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27b9c60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2762550;
T_10 ;
    %wait E_0x2760d30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27b9c60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b9c60_0, 4, 32;
    %load/vec4 v0x27b9da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x27b9c60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b9c60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27b9c60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b9c60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x27b9bc0_0;
    %load/vec4 v0x27b9bc0_0;
    %load/vec4 v0x27b9b20_0;
    %xor;
    %load/vec4 v0x27b9bc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x27b9c60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b9c60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x27b9c60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b9c60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x27b9a80_0;
    %load/vec4 v0x27b9a80_0;
    %load/vec4 v0x27b99e0_0;
    %xor;
    %load/vec4 v0x27b9a80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x27b9c60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b9c60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x27b9c60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b9c60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter6/response4/top_module.sv";
