

================================================================
== Vivado HLS Report for 'kernel5'
================================================================
* Date:           Sat May  8 17:44:19 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj_kernel5
* Solution:       test
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.717 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       17|     8201| 0.170 us | 82.010 us |   17|  8201|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop    |       15|     8199|         8|          8|          1| 1 ~ 1024 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     113|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      2|     293|     280|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      59|    -|
|Register         |        -|      -|     195|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|     488|     452|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |kernel5_fadd_32nsbkb_U1  |kernel5_fadd_32nsbkb  |        0|      2|  227|  214|    0|
    |kernel5_fcmp_32nscud_U2  |kernel5_fcmp_32nscud  |        0|      0|   66|   66|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      2|  293|  280|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_fu_144_p2            |     +    |      0|  0|  18|          11|           1|
    |and_ln42_1_fu_216_p2   |    and   |      0|  0|   6|           1|           1|
    |and_ln42_fu_210_p2     |    and   |      0|  0|   6|           1|           1|
    |icmp_ln38_fu_138_p2    |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln42_1_fu_194_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln42_2_fu_165_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln42_3_fu_132_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln42_fu_188_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln42_1_fu_206_p2    |    or    |      0|  0|   6|           1|           1|
    |or_ln42_fu_200_p2      |    or    |      0|  0|   6|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 113|          88|          23|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  50|         11|    1|         11|
    |i_0_reg_94  |   9|          2|   11|         22|
    +------------+----+-----------+-----+-----------+
    |Total       |  59|         13|   12|         33|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |a_load_reg_261          |  32|   0|   32|          0|
    |ans_01_reg_105          |  32|   0|   32|          0|
    |ans_reg_271             |  32|   0|   32|          0|
    |ap_CS_fsm               |  10|   0|   10|          0|
    |b_load_reg_266          |  32|   0|   32|          0|
    |bitcast_ln42_1_reg_227  |  32|   0|   32|          0|
    |i_0_reg_94              |  11|   0|   11|          0|
    |i_reg_241               |  11|   0|   11|          0|
    |icmp_ln38_reg_237       |   1|   0|    1|          0|
    |icmp_ln42_2_reg_256     |   1|   0|    1|          0|
    |icmp_ln42_3_reg_232     |   1|   0|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 195|   0|  195|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_done     | out |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    kernel5   | return value |
|ap_return   | out |   32| ap_ctrl_hs |    kernel5   | return value |
|bound       |  in |   32|   ap_none  |     bound    |    scalar    |
|a_address0  | out |   10|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_q0        |  in |   32|  ap_memory |       a      |     array    |
|b_address0  | out |   10|  ap_memory |       b      |     array    |
|b_ce0       | out |    1|  ap_memory |       b      |     array    |
|b_q0        |  in |   32|  ap_memory |       b      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 2 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %bound) nounwind, !map !7"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %a) nounwind, !map !13"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %b) nounwind, !map !19"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !23"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel5_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bound_read = call float @_ssdm_op_Read.ap_auto.float(float %bound) nounwind" [kernel5.cpp:3]   --->   Operation 16 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bitcast_ln42_1 = bitcast float %bound_read to i32" [kernel5.cpp:42]   --->   Operation 17 'bitcast' 'bitcast_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %bitcast_ln42_1 to i23" [kernel5.cpp:42]   --->   Operation 18 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.51ns)   --->   "%icmp_ln42_3 = icmp eq i23 %trunc_ln42, 0" [kernel5.cpp:42]   --->   Operation 19 'icmp' 'icmp_ln42_3' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.06ns)   --->   "br label %1" [kernel5.cpp:38]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %i, %loop_end ]"   --->   Operation 21 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.32ns)   --->   "%icmp_ln38 = icmp eq i11 %i_0, -1024" [kernel5.cpp:38]   --->   Operation 22 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1024, i64 512) nounwind"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.42ns)   --->   "%i = add i11 %i_0, 1" [kernel5.cpp:38]   --->   Operation 24 'add' 'i' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %.loopexit, label %loop_begin" [kernel5.cpp:38]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i11 %i_0 to i64" [kernel5.cpp:40]   --->   Operation 26 'zext' 'zext_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1024 x float]* %a, i64 0, i64 %zext_ln40" [kernel5.cpp:40]   --->   Operation 27 'getelementptr' 'a_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.66ns)   --->   "%a_load = load float* %a_addr, align 4" [kernel5.cpp:40]   --->   Operation 28 'load' 'a_load' <Predicate = (!icmp_ln38)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [1024 x float]* %b, i64 0, i64 %zext_ln40" [kernel5.cpp:40]   --->   Operation 29 'getelementptr' 'b_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.66ns)   --->   "%b_load = load float* %b_addr, align 4" [kernel5.cpp:40]   --->   Operation 30 'load' 'b_load' <Predicate = (!icmp_ln38)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln42_1, i32 23, i32 30)" [kernel5.cpp:42]   --->   Operation 31 'partselect' 'tmp_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.22ns)   --->   "%icmp_ln42_2 = icmp ne i8 %tmp_2, -1" [kernel5.cpp:42]   --->   Operation 32 'icmp' 'icmp_ln42_2' <Predicate = (!icmp_ln38)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 33 [1/2] (2.66ns)   --->   "%a_load = load float* %a_addr, align 4" [kernel5.cpp:40]   --->   Operation 33 'load' 'a_load' <Predicate = (!icmp_ln38)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 34 [1/2] (2.66ns)   --->   "%b_load = load float* %b_addr, align 4" [kernel5.cpp:40]   --->   Operation 34 'load' 'b_load' <Predicate = (!icmp_ln38)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 7.71>
ST_4 : Operation 35 [4/4] (7.71ns)   --->   "%ans = fadd float %a_load, %b_load" [kernel5.cpp:40]   --->   Operation 35 'fadd' 'ans' <Predicate = (!icmp_ln38)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.71>
ST_5 : Operation 36 [3/4] (7.71ns)   --->   "%ans = fadd float %a_load, %b_load" [kernel5.cpp:40]   --->   Operation 36 'fadd' 'ans' <Predicate = (!icmp_ln38)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.71>
ST_6 : Operation 37 [2/4] (7.71ns)   --->   "%ans = fadd float %a_load, %b_load" [kernel5.cpp:40]   --->   Operation 37 'fadd' 'ans' <Predicate = (!icmp_ln38)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.71>
ST_7 : Operation 38 [1/4] (7.71ns)   --->   "%ans = fadd float %a_load, %b_load" [kernel5.cpp:40]   --->   Operation 38 'fadd' 'ans' <Predicate = (!icmp_ln38)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 39 [2/2] (3.34ns)   --->   "%tmp_3 = fcmp oge float %ans, %bound_read" [kernel5.cpp:42]   --->   Operation 39 'fcmp' 'tmp_3' <Predicate = (!icmp_ln38)> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.96>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind" [kernel5.cpp:39]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str) nounwind" [kernel5.cpp:39]   --->   Operation 41 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel5.cpp:40]   --->   Operation 42 'specpipeline' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast float %ans to i32" [kernel5.cpp:42]   --->   Operation 43 'bitcast' 'bitcast_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln42, i32 23, i32 30)" [kernel5.cpp:42]   --->   Operation 44 'partselect' 'tmp' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i32 %bitcast_ln42 to i23" [kernel5.cpp:42]   --->   Operation 45 'trunc' 'trunc_ln42_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (1.22ns)   --->   "%icmp_ln42 = icmp ne i8 %tmp, -1" [kernel5.cpp:42]   --->   Operation 46 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 47 [1/1] (1.51ns)   --->   "%icmp_ln42_1 = icmp eq i23 %trunc_ln42_1, 0" [kernel5.cpp:42]   --->   Operation 47 'icmp' 'icmp_ln42_1' <Predicate = (!icmp_ln38)> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%or_ln42 = or i1 %icmp_ln42_1, %icmp_ln42" [kernel5.cpp:42]   --->   Operation 48 'or' 'or_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%or_ln42_1 = or i1 %icmp_ln42_3, %icmp_ln42_2" [kernel5.cpp:42]   --->   Operation 49 'or' 'or_ln42_1' <Predicate = (!icmp_ln38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%and_ln42 = and i1 %or_ln42, %or_ln42_1" [kernel5.cpp:42]   --->   Operation 50 'and' 'and_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 51 [1/2] (3.34ns)   --->   "%tmp_3 = fcmp oge float %ans, %bound_read" [kernel5.cpp:42]   --->   Operation 51 'fcmp' 'tmp_3' <Predicate = (!icmp_ln38)> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 52 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln42_1 = and i1 %and_ln42, %tmp_3" [kernel5.cpp:42]   --->   Operation 52 'and' 'and_ln42_1' <Predicate = (!icmp_ln38)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %and_ln42_1, label %.loopexit, label %loop_end" [kernel5.cpp:42]   --->   Operation 53 'br' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str, i32 %tmp_1) nounwind" [kernel5.cpp:47]   --->   Operation 54 'specregionend' 'empty_4' <Predicate = (!icmp_ln38 & !and_ln42_1)> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "br label %1" [kernel5.cpp:38]   --->   Operation 55 'br' <Predicate = (!icmp_ln38 & !and_ln42_1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%ans_01 = phi float [ undef, %1 ], [ %ans, %loop_begin ]"   --->   Operation 56 'phi' 'ans_01' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "ret float %ans_01" [kernel5.cpp:48]   --->   Operation 57 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000]
bound_read        (read             ) [ 00111111110]
bitcast_ln42_1    (bitcast          ) [ 00111111110]
trunc_ln42        (trunc            ) [ 00000000000]
icmp_ln42_3       (icmp             ) [ 00111111110]
br_ln38           (br               ) [ 01111111110]
i_0               (phi              ) [ 00100000000]
icmp_ln38         (icmp             ) [ 00111111110]
empty             (speclooptripcount) [ 00000000000]
i                 (add              ) [ 01111111110]
br_ln38           (br               ) [ 00111111111]
zext_ln40         (zext             ) [ 00000000000]
a_addr            (getelementptr    ) [ 00010000000]
b_addr            (getelementptr    ) [ 00010000000]
tmp_2             (partselect       ) [ 00000000000]
icmp_ln42_2       (icmp             ) [ 00011111110]
a_load            (load             ) [ 00001111000]
b_load            (load             ) [ 00001111000]
ans               (fadd             ) [ 00100000111]
specloopname_ln39 (specloopname     ) [ 00000000000]
tmp_1             (specregionbegin  ) [ 00000000000]
specpipeline_ln40 (specpipeline     ) [ 00000000000]
bitcast_ln42      (bitcast          ) [ 00000000000]
tmp               (partselect       ) [ 00000000000]
trunc_ln42_1      (trunc            ) [ 00000000000]
icmp_ln42         (icmp             ) [ 00000000000]
icmp_ln42_1       (icmp             ) [ 00000000000]
or_ln42           (or               ) [ 00000000000]
or_ln42_1         (or               ) [ 00000000000]
and_ln42          (and              ) [ 00000000000]
tmp_3             (fcmp             ) [ 00000000000]
and_ln42_1        (and              ) [ 00111111110]
br_ln42           (br               ) [ 00111111111]
empty_4           (specregionend    ) [ 00000000000]
br_ln38           (br               ) [ 01111111110]
ans_01            (phi              ) [ 00000000001]
ret_ln48          (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel5_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="bound_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="a_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="11" slack="0"/>
<pin id="72" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="10" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="b_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="11" slack="0"/>
<pin id="85" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="94" class="1005" name="i_0_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="11" slack="1"/>
<pin id="96" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_0_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="11" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="ans_01_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="8"/>
<pin id="107" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="ans_01 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="ans_01_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="8"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="32" slack="3"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ans_01/10 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="0" index="1" bw="32" slack="1"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="ans/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="0" index="1" bw="32" slack="7"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="124" class="1004" name="bitcast_ln42_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="trunc_ln42_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln42_3_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="23" slack="0"/>
<pin id="134" dir="0" index="1" bw="23" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42_3/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln38_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="0" index="1" bw="11" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln40_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="0" index="3" bw="6" slack="0"/>
<pin id="161" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln42_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42_2/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="bitcast_ln42_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="2"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42/9 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="0"/>
<pin id="178" dir="0" index="3" bw="6" slack="0"/>
<pin id="179" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln42_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_1/9 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln42_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/9 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln42_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="23" slack="0"/>
<pin id="196" dir="0" index="1" bw="23" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42_1/9 "/>
</bind>
</comp>

<comp id="200" class="1004" name="or_ln42_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42/9 "/>
</bind>
</comp>

<comp id="206" class="1004" name="or_ln42_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="8"/>
<pin id="208" dir="0" index="1" bw="1" slack="7"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42_1/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="and_ln42_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln42/9 "/>
</bind>
</comp>

<comp id="216" class="1004" name="and_ln42_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln42_1/9 "/>
</bind>
</comp>

<comp id="222" class="1005" name="bound_read_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="7"/>
<pin id="224" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="227" class="1005" name="bitcast_ln42_1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln42_1 "/>
</bind>
</comp>

<comp id="232" class="1005" name="icmp_ln42_3_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="8"/>
<pin id="234" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln42_3 "/>
</bind>
</comp>

<comp id="237" class="1005" name="icmp_ln38_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="241" class="1005" name="i_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="0"/>
<pin id="243" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="246" class="1005" name="a_addr_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="1"/>
<pin id="248" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="251" class="1005" name="b_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="1"/>
<pin id="253" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="256" class="1005" name="icmp_ln42_2_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="7"/>
<pin id="258" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln42_2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="a_load_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="266" class="1005" name="b_load_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="271" class="1005" name="ans_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ans "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="60" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="127"><net_src comp="62" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="98" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="98" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="98" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="169"><net_src comp="156" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="187"><net_src comp="171" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="174" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="184" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="188" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="214"><net_src comp="200" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="120" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="62" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="230"><net_src comp="124" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="235"><net_src comp="132" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="240"><net_src comp="138" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="144" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="249"><net_src comp="68" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="254"><net_src comp="81" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="259"><net_src comp="165" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="264"><net_src comp="75" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="269"><net_src comp="88" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="274"><net_src comp="116" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="109" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: kernel5 : bound | {1 }
	Port: kernel5 : a | {2 3 }
	Port: kernel5 : b | {2 3 }
  - Chain level:
	State 1
		trunc_ln42 : 1
		icmp_ln42_3 : 2
	State 2
		icmp_ln38 : 1
		i : 1
		br_ln38 : 2
		zext_ln40 : 1
		a_addr : 2
		a_load : 3
		b_addr : 2
		b_load : 3
		icmp_ln42_2 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		tmp : 1
		trunc_ln42_1 : 1
		icmp_ln42 : 2
		icmp_ln42_1 : 2
		or_ln42 : 3
		and_ln42 : 3
		and_ln42_1 : 3
		br_ln42 : 3
		empty_4 : 1
	State 10
		ret_ln48 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_116      |    2    |   227   |   214   |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |       grp_fu_120      |    0    |    66   |    66   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln42_3_fu_132  |    0    |    0    |    18   |
|          |    icmp_ln38_fu_138   |    0    |    0    |    13   |
|   icmp   |   icmp_ln42_2_fu_165  |    0    |    0    |    11   |
|          |    icmp_ln42_fu_188   |    0    |    0    |    11   |
|          |   icmp_ln42_1_fu_194  |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|    add   |        i_fu_144       |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|    or    |     or_ln42_fu_200    |    0    |    0    |    6    |
|          |    or_ln42_1_fu_206   |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|    and   |    and_ln42_fu_210    |    0    |    0    |    6    |
|          |   and_ln42_1_fu_216   |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|   read   | bound_read_read_fu_62 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln42_fu_128   |    0    |    0    |    0    |
|          |  trunc_ln42_1_fu_184  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    zext_ln40_fu_150   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|      tmp_2_fu_156     |    0    |    0    |    0    |
|          |       tmp_fu_174      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |   293   |   393   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    a_addr_reg_246    |   10   |
|    a_load_reg_261    |   32   |
|    ans_01_reg_105    |   32   |
|      ans_reg_271     |   32   |
|    b_addr_reg_251    |   10   |
|    b_load_reg_266    |   32   |
|bitcast_ln42_1_reg_227|   32   |
|  bound_read_reg_222  |   32   |
|      i_0_reg_94      |   11   |
|       i_reg_241      |   11   |
|   icmp_ln38_reg_237  |    1   |
|  icmp_ln42_2_reg_256 |    1   |
|  icmp_ln42_3_reg_232 |    1   |
+----------------------+--------+
|         Total        |   237  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_88 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  2.122  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   293  |   393  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   18   |
|  Register |    -   |    -   |   237  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   530  |   411  |
+-----------+--------+--------+--------+--------+
