{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575479403731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575479403732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 14:10:03 2019 " "Processing started: Wed Dec 04 14:10:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575479403732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575479403732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575479403732 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575479404897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavioral " "Found design unit 1: register_file-behavioral" {  } { { "register_file.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/register_file.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405927 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575479405927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/somador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405935 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575479405935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-struct " "Found design unit 1: SignExtend-struct" {  } { { "SignExtend.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/SignExtend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405935 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575479405935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regW-comportamento " "Found design unit 1: regW-comportamento" {  } { { "regW.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regW.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405948 ""} { "Info" "ISGN_ENTITY_NAME" "1 regW " "Found entity 1: regW" {  } { { "regW.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regW.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575479405948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regPC-comportamento " "Found design unit 1: regPC-comportamento" {  } { { "regPC.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regPC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405962 ""} { "Info" "ISGN_ENTITY_NAME" "1 regPC " "Found entity 1: regPC" {  } { { "regPC.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575479405962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rege.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rege.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regE-comportamento " "Found design unit 1: regE-comportamento" {  } { { "regE.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405968 ""} { "Info" "ISGN_ENTITY_NAME" "1 regE " "Found entity 1: regE" {  } { { "regE.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575479405968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regD-comportamento " "Found design unit 1: regD-comportamento" {  } { { "regD.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405968 ""} { "Info" "ISGN_ENTITY_NAME" "1 regD " "Found entity 1: regD" {  } { { "regD.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/regD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575479405968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1_32bits-Logic " "Found design unit 1: Mux2x1_32bits-Logic" {  } { { "Mux2x1_32bits.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Mux2x1_32bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405983 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_32bits " "Found entity 1: Mux2x1_32bits" {  } { { "Mux2x1_32bits.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Mux2x1_32bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575479405983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1_5bits-Logic " "Found design unit 1: Mux2x1_5bits-Logic" {  } { { "Mux2x1_5bits.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Mux2x1_5bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405983 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_5bits " "Found entity 1: Mux2x1_5bits" {  } { { "Mux2x1_5bits.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Mux2x1_5bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575479405983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hazard-struct " "Found design unit 1: Hazard-struct" {  } { { "Hazard.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Hazard.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405995 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hazard " "Found entity 1: Hazard" {  } { { "Hazard.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Hazard.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575479405995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_sinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_sinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_sinal-comportamento " "Found design unit 1: divisor_sinal-comportamento" {  } { { "divisor_sinal.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/divisor_sinal.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405995 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_sinal " "Found entity 1: divisor_sinal" {  } { { "divisor_sinal.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/divisor_sinal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479405995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575479405995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-Logic " "Found design unit 1: Control-Logic" {  } { { "Control.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479406014 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/Control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479406014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575479406014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-comportamento " "Found design unit 1: ALU-comportamento" {  } { { "ALU.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479406020 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479406020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575479406020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-comportamento " "Found design unit 1: processador-comportamento" {  } { { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479406020 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479406020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575479406020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_processador-comportamento " "Found design unit 1: tb_processador-comportamento" {  } { { "tb_processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/tb_processador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479406035 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_processador " "Found entity 1: tb_processador" {  } { { "tb_processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/tb_processador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479406035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575479406035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575479406180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regPC regPC:instancia_regPC " "Elaborating entity \"regPC\" for hierarchy \"regPC:instancia_regPC\"" {  } { { "processador.vhd" "instancia_regPC" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:instancia_soamador " "Elaborating entity \"somador\" for hierarchy \"somador:instancia_soamador\"" {  } { { "processador.vhd" "instancia_soamador" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regD regD:instancia_regD " "Elaborating entity \"regD\" for hierarchy \"regD:instancia_regD\"" {  } { { "processador.vhd" "instancia_regD" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_sinal divisor_sinal:instancia_div_sinal " "Elaborating entity \"divisor_sinal\" for hierarchy \"divisor_sinal:instancia_div_sinal\"" {  } { { "processador.vhd" "instancia_div_sinal" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:instancia_reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:instancia_reg_file\"" {  } { { "processador.vhd" "instancia_reg_file" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406201 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WE3 register_file.vhd(25) " "VHDL Process Statement warning at register_file.vhd(25): signal \"WE3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/register_file.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575479406204 "|processador|register_file:instancia_reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:instancia_control " "Elaborating entity \"Control\" for hierarchy \"Control:instancia_control\"" {  } { { "processador.vhd" "instancia_control" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:instancia_SignExtend " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:instancia_SignExtend\"" {  } { { "processador.vhd" "instancia_SignExtend" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regE regE:instancia_regE " "Elaborating entity \"regE\" for hierarchy \"regE:instancia_regE\"" {  } { { "processador.vhd" "instancia_regE" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_5bits Mux2x1_5bits:instancia_mux5bits " "Elaborating entity \"Mux2x1_5bits\" for hierarchy \"Mux2x1_5bits:instancia_mux5bits\"" {  } { { "processador.vhd" "instancia_mux5bits" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_32bits Mux2x1_32bits:instancia_mux_ForwardA " "Elaborating entity \"Mux2x1_32bits\" for hierarchy \"Mux2x1_32bits:instancia_mux_ForwardA\"" {  } { { "processador.vhd" "instancia_mux_ForwardA" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:instancia_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:instancia_ALU\"" {  } { { "processador.vhd" "instancia_ALU" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regW regW:instancia_regW " "Elaborating entity \"regW\" for hierarchy \"regW:instancia_regW\"" {  } { { "processador.vhd" "instancia_regW" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard Hazard:instancia_Hazard " "Elaborating entity \"Hazard\" for hierarchy \"Hazard:instancia_Hazard\"" {  } { { "processador.vhd" "instancia_Hazard" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406236 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "register_file:instancia_reg_file\|registers_rtl_0 " "Inferred dual-clock RAM node \"register_file:instancia_reg_file\|registers_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1575479406546 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "register_file:instancia_reg_file\|registers_rtl_1 " "Inferred dual-clock RAM node \"register_file:instancia_reg_file\|registers_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1575479406546 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "register_file:instancia_reg_file\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"register_file:instancia_reg_file\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK1 " "Parameter OUTDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processador.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/processador.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "register_file:instancia_reg_file\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"register_file:instancia_reg_file\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK1 " "Parameter OUTDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processador.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/processador.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575479406612 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1575479406612 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1575479406612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register_file:instancia_reg_file\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"register_file:instancia_reg_file\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575479406754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register_file:instancia_reg_file\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"register_file:instancia_reg_file\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processador.ram0_register_file_87c776fc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processador.ram0_register_file_87c776fc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575479406755 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575479406755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bqh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bqh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bqh1 " "Found entity 1: altsyncram_bqh1" {  } { { "db/altsyncram_bqh1.tdf" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/db/altsyncram_bqh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575479406882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575479406882 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_atual_out\[0\] GND " "Pin \"PC_atual_out\[0\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575479407527 "|processador|PC_atual_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_atual_out\[1\] GND " "Pin \"PC_atual_out\[1\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575479407527 "|processador|PC_atual_out[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1575479407527 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575479408517 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575479408517 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "506 " "Implemented 506 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575479408998 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575479408998 ""} { "Info" "ICUT_CUT_TM_LCELLS" "339 " "Implemented 339 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575479408998 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1575479408998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575479408998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575479409132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 14:10:09 2019 " "Processing ended: Wed Dec 04 14:10:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575479409132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575479409132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575479409132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575479409132 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575479411078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575479411089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 14:10:10 2019 " "Processing started: Wed Dec 04 14:10:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575479411089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575479411089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575479411090 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575479411353 ""}
{ "Info" "0" "" "Project  = processador" {  } {  } 0 0 "Project  = processador" 0 0 "Fitter" 0 0 1575479411353 ""}
{ "Info" "0" "" "Revision = processador" {  } {  } 0 0 "Revision = processador" 0 0 "Fitter" 0 0 1575479411353 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1575479411629 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processador EP2C70F672C6 " "Selected device EP2C70F672C6 for design \"processador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575479411665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575479411749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575479411749 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575479411962 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575479411979 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C6 " "Device EP2C35F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575479413214 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575479413214 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575479413214 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 1789 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575479413214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 1790 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575479413214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 1791 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575479413214 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575479413214 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575479413228 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "103 103 " "No exact pin location assignment(s) for 103 pins of 103 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[0\] " "Pin PC_atual_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[0] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[1\] " "Pin PC_atual_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[1] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[2\] " "Pin PC_atual_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[2] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[3\] " "Pin PC_atual_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[3] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[4\] " "Pin PC_atual_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[4] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[5\] " "Pin PC_atual_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[5] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[6\] " "Pin PC_atual_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[6] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[7\] " "Pin PC_atual_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[7] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[8\] " "Pin PC_atual_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[8] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[9\] " "Pin PC_atual_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[9] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[10\] " "Pin PC_atual_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[10] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[11\] " "Pin PC_atual_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[11] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[12\] " "Pin PC_atual_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[12] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[13\] " "Pin PC_atual_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[13] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[14\] " "Pin PC_atual_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[14] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[15\] " "Pin PC_atual_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[15] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[16\] " "Pin PC_atual_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[16] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[17\] " "Pin PC_atual_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[17] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[18\] " "Pin PC_atual_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[18] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[19\] " "Pin PC_atual_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[19] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[20\] " "Pin PC_atual_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[20] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[21\] " "Pin PC_atual_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[21] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[22\] " "Pin PC_atual_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[22] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[23\] " "Pin PC_atual_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[23] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[24\] " "Pin PC_atual_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[24] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[25\] " "Pin PC_atual_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[25] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[26\] " "Pin PC_atual_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[26] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[27\] " "Pin PC_atual_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[27] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[28\] " "Pin PC_atual_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[28] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[29\] " "Pin PC_atual_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[29] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[30\] " "Pin PC_atual_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[30] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[31\] " "Pin PC_atual_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[31] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[0\] " "Pin ALUOutW_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[0] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[1\] " "Pin ALUOutW_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[1] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[2\] " "Pin ALUOutW_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[2] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[3\] " "Pin ALUOutW_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[3] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[4\] " "Pin ALUOutW_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[4] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[5\] " "Pin ALUOutW_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[5] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[6\] " "Pin ALUOutW_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[6] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[7\] " "Pin ALUOutW_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[7] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[8\] " "Pin ALUOutW_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[8] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[9\] " "Pin ALUOutW_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[9] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[10\] " "Pin ALUOutW_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[10] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[11\] " "Pin ALUOutW_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[11] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[12\] " "Pin ALUOutW_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[12] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[13\] " "Pin ALUOutW_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[13] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[14\] " "Pin ALUOutW_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[14] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[15\] " "Pin ALUOutW_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[15] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[16\] " "Pin ALUOutW_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[16] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[17\] " "Pin ALUOutW_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[17] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[18\] " "Pin ALUOutW_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[18] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[19\] " "Pin ALUOutW_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[19] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[20\] " "Pin ALUOutW_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[20] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[21\] " "Pin ALUOutW_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[21] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[22\] " "Pin ALUOutW_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[22] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[23\] " "Pin ALUOutW_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[23] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[24\] " "Pin ALUOutW_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[24] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[25\] " "Pin ALUOutW_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[25] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[26\] " "Pin ALUOutW_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[26] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[27\] " "Pin ALUOutW_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[27] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[28\] " "Pin ALUOutW_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[28] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[29\] " "Pin ALUOutW_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[29] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[30\] " "Pin ALUOutW_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[30] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[31\] " "Pin ALUOutW_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[31] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegW_out\[0\] " "Pin WriteRegW_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteRegW_out[0] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteRegW_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegW_out\[1\] " "Pin WriteRegW_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteRegW_out[1] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteRegW_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegW_out\[2\] " "Pin WriteRegW_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteRegW_out[2] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteRegW_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegW_out\[3\] " "Pin WriteRegW_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteRegW_out[3] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteRegW_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegW_out\[4\] " "Pin WriteRegW_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteRegW_out[4] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteRegW_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteW_out " "Pin RegWriteW_out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RegWriteW_out } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteW_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[16\] " "Pin RD\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[16] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[17\] " "Pin RD\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[17] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[18\] " "Pin RD\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[18] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[19\] " "Pin RD\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[19] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[20\] " "Pin RD\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[20] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[21\] " "Pin RD\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[21] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[22\] " "Pin RD\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[22] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[23\] " "Pin RD\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[23] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[24\] " "Pin RD\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[24] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[25\] " "Pin RD\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[25] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[0\] " "Pin RD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[0] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[31\] " "Pin RD\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[31] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[28\] " "Pin RD\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[28] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[30\] " "Pin RD\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[30] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[26\] " "Pin RD\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[26] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[27\] " "Pin RD\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[27] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[29\] " "Pin RD\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[29] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[5\] " "Pin RD\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[5] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[3\] " "Pin RD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[3] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[4\] " "Pin RD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[4] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[2\] " "Pin RD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[2] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[1\] " "Pin RD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[1] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[6\] " "Pin RD\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[6] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[7\] " "Pin RD\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[7] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[8\] " "Pin RD\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[8] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[9\] " "Pin RD\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[9] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[10\] " "Pin RD\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[10] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[11\] " "Pin RD\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[11] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[12\] " "Pin RD\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[12] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[13\] " "Pin RD\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[13] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[14\] " "Pin RD\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[14] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[15\] " "Pin RD\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[15] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575479413474 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1575479413474 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575479413622 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575479413622 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575479413628 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575479413679 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575479413679 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575479413894 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575479413894 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575479413897 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575479413898 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575479413898 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575479413898 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575479413905 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575479413906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575479413923 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1575479413923 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575479413923 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "102 unused 3.3V 32 70 0 " "Number of I/O pins in group: 102 (unused VREF, 3.3V VCCIO, 32 input, 70 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1575479413938 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1575479413938 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1575479413938 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 58 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575479413940 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 53 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575479413940 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575479413940 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575479413940 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575479413940 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575479413940 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 50 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575479413940 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 46 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575479413940 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1575479413940 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1575479413940 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575479413978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575479417694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575479417960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575479417965 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575479422158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575479422158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575479422313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X48_Y26 X59_Y38 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } { { "loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38"} 48 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1575479424343 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575479424343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575479425624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1575479425633 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575479425633 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1575479425692 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575479425709 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "70 " "Found 70 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[0\] 0 " "Pin \"PC_atual_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[1\] 0 " "Pin \"PC_atual_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[2\] 0 " "Pin \"PC_atual_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[3\] 0 " "Pin \"PC_atual_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[4\] 0 " "Pin \"PC_atual_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[5\] 0 " "Pin \"PC_atual_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[6\] 0 " "Pin \"PC_atual_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[7\] 0 " "Pin \"PC_atual_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[8\] 0 " "Pin \"PC_atual_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[9\] 0 " "Pin \"PC_atual_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[10\] 0 " "Pin \"PC_atual_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[11\] 0 " "Pin \"PC_atual_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[12\] 0 " "Pin \"PC_atual_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[13\] 0 " "Pin \"PC_atual_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[14\] 0 " "Pin \"PC_atual_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[15\] 0 " "Pin \"PC_atual_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[16\] 0 " "Pin \"PC_atual_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[17\] 0 " "Pin \"PC_atual_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[18\] 0 " "Pin \"PC_atual_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[19\] 0 " "Pin \"PC_atual_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[20\] 0 " "Pin \"PC_atual_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[21\] 0 " "Pin \"PC_atual_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[22\] 0 " "Pin \"PC_atual_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[23\] 0 " "Pin \"PC_atual_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[24\] 0 " "Pin \"PC_atual_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[25\] 0 " "Pin \"PC_atual_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[26\] 0 " "Pin \"PC_atual_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[27\] 0 " "Pin \"PC_atual_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[28\] 0 " "Pin \"PC_atual_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[29\] 0 " "Pin \"PC_atual_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[30\] 0 " "Pin \"PC_atual_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[31\] 0 " "Pin \"PC_atual_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[0\] 0 " "Pin \"ALUOutW_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[1\] 0 " "Pin \"ALUOutW_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[2\] 0 " "Pin \"ALUOutW_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[3\] 0 " "Pin \"ALUOutW_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[4\] 0 " "Pin \"ALUOutW_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[5\] 0 " "Pin \"ALUOutW_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[6\] 0 " "Pin \"ALUOutW_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[7\] 0 " "Pin \"ALUOutW_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[8\] 0 " "Pin \"ALUOutW_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[9\] 0 " "Pin \"ALUOutW_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[10\] 0 " "Pin \"ALUOutW_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[11\] 0 " "Pin \"ALUOutW_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[12\] 0 " "Pin \"ALUOutW_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[13\] 0 " "Pin \"ALUOutW_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[14\] 0 " "Pin \"ALUOutW_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[15\] 0 " "Pin \"ALUOutW_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[16\] 0 " "Pin \"ALUOutW_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[17\] 0 " "Pin \"ALUOutW_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[18\] 0 " "Pin \"ALUOutW_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[19\] 0 " "Pin \"ALUOutW_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[20\] 0 " "Pin \"ALUOutW_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[21\] 0 " "Pin \"ALUOutW_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[22\] 0 " "Pin \"ALUOutW_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[23\] 0 " "Pin \"ALUOutW_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[24\] 0 " "Pin \"ALUOutW_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[25\] 0 " "Pin \"ALUOutW_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[26\] 0 " "Pin \"ALUOutW_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[27\] 0 " "Pin \"ALUOutW_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[28\] 0 " "Pin \"ALUOutW_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[29\] 0 " "Pin \"ALUOutW_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[30\] 0 " "Pin \"ALUOutW_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[31\] 0 " "Pin \"ALUOutW_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegW_out\[0\] 0 " "Pin \"WriteRegW_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegW_out\[1\] 0 " "Pin \"WriteRegW_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegW_out\[2\] 0 " "Pin \"WriteRegW_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegW_out\[3\] 0 " "Pin \"WriteRegW_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegW_out\[4\] 0 " "Pin \"WriteRegW_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteW_out 0 " "Pin \"RegWriteW_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575479425727 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1575479425727 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575479426092 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575479426128 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575479426575 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575479427191 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575479427191 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1575479427409 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/output_files/processador.fit.smsg " "Generated suppressed messages file C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/output_files/processador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575479427758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575479428441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 14:10:28 2019 " "Processing ended: Wed Dec 04 14:10:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575479428441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575479428441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575479428441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575479428441 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575479429734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575479429734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 14:10:29 2019 " "Processing started: Wed Dec 04 14:10:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575479429734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575479429734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575479429735 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575479432825 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575479432957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575479434425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 14:10:34 2019 " "Processing ended: Wed Dec 04 14:10:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575479434425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575479434425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575479434425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575479434425 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575479435127 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575479436307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575479436314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 14:10:35 2019 " "Processing started: Wed Dec 04 14:10:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575479436314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575479436314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processador -c processador " "Command: quartus_sta processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575479436314 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1575479436662 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575479437110 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575479437191 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575479437191 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1575479437397 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1575479437399 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575479437400 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575479437400 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1575479437406 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1575479437429 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1575479437442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.231 " "Worst-case setup slack is -7.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575479437456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575479437456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.231      -628.733 clock  " "   -7.231      -628.733 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575479437456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575479437456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575479437469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575479437469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock  " "    0.391         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575479437469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575479437469 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575479437480 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575479437488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.880 " "Worst-case minimum pulse width slack is -1.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575479437499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575479437499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880      -937.020 clock  " "   -1.880      -937.020 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575479437499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575479437499 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1575479437602 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1575479437606 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1575479437638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.769 " "Worst-case setup slack is -2.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575479437669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575479437669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.769      -268.829 clock  " "   -2.769      -268.829 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575479437669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575479437669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575479437696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575479437696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575479437696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575479437696 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575479437717 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575479437747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.880 " "Worst-case minimum pulse width slack is -1.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575479437772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575479437772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880      -937.020 clock  " "   -1.880      -937.020 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575479437772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575479437772 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1575479437967 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575479438049 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575479438049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575479438306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 14:10:38 2019 " "Processing ended: Wed Dec 04 14:10:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575479438306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575479438306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575479438306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575479438306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575479439833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575479439834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 14:10:39 2019 " "Processing started: Wed Dec 04 14:10:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575479439834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575479439834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575479439834 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "processador.vho\", \"processador_fast.vho processador_vhd.sdo processador_vhd_fast.sdo C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/simulation/modelsim/ simulation " "Generated files \"processador.vho\", \"processador_fast.vho\", \"processador_vhd.sdo\" and \"processador_vhd_fast.sdo\" in directory \"C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1575479441255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575479441449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 14:10:41 2019 " "Processing ended: Wed Dec 04 14:10:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575479441449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575479441449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575479441449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575479441449 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575479442292 ""}
