<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32572 Peripheral Driver API: msradc_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign">
   <div id="projectname">MAX32572 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32572</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('msradc__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">msradc_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="msradc__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/******************************************************************************</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by </span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * Analog Devices, Inc.),</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * Copyright (C) 2023-2024 Analog Devices, Inc.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> *</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> * you may not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> *</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> *</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> * See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> * limitations under the License.</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> *</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32572_INCLUDE_MSRADC_REGS_H_</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32572_INCLUDE_MSRADC_REGS_H_</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/* **** Includes **** */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#if defined (__ICCARM__)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">  #pragma system_include</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#if defined (__CC_ARM)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">  #pragma anon_unions</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">/*</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">*/</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">#ifndef __IO</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#define __IO volatile</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#ifndef __I</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">#define __I  volatile const</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#ifndef __O</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">#define __O  volatile</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#ifndef __R</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#define __R  volatile const</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/* **** Definitions **** */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group__msradc__registers.html">   76</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="group__msradc__registers.html#a5f3ab705a4a67b17dcc04560cef193f3">   77</a></span>    __IO uint32_t <a class="code hl_variable" href="group__msradc__registers.html#a5f3ab705a4a67b17dcc04560cef193f3">ctrl</a>;                 </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="group__msradc__registers.html#acc6d293a6e770be2fd23312449bd4011">   78</a></span>    __IO uint32_t <a class="code hl_variable" href="group__msradc__registers.html#acc6d293a6e770be2fd23312449bd4011">cmd</a>;                  </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="group__msradc__registers.html#ab0ebf69f73c81993f7d7bd8392111fc3">   79</a></span>    __IO uint32_t <a class="code hl_variable" href="group__msradc__registers.html#ab0ebf69f73c81993f7d7bd8392111fc3">fifo</a>;                 </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group__msradc__registers.html#ac739c97e3dfed1c05d96249bc00d2578">   80</a></span>    __IO uint32_t <a class="code hl_variable" href="group__msradc__registers.html#ac739c97e3dfed1c05d96249bc00d2578">inten</a>;                </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="group__msradc__registers.html#a4043deaf58b8c69a3d760825df5d9074">   81</a></span>    __IO uint32_t <a class="code hl_variable" href="group__msradc__registers.html#a4043deaf58b8c69a3d760825df5d9074">intfl</a>;                </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>} <a class="code hl_struct" href="group__msradc__registers.html#structmxc__msradc__regs__t">mxc_msradc_regs_t</a>;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/* Register offsets for module MSRADC */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___register___offsets.html#ga3a38e403f67425c66f7bb6122ed1d6a0">   91</a></span><span class="preprocessor">#define MXC_R_MSRADC_CTRL                  ((uint32_t)0x00000000UL) </span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___register___offsets.html#gaa45025446607850c70d700a6c5d2d2f9">   92</a></span><span class="preprocessor">#define MXC_R_MSRADC_CMD                   ((uint32_t)0x00000004UL) </span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___register___offsets.html#gae0d8d7f10587bbe0189c77d8a8494124">   93</a></span><span class="preprocessor">#define MXC_R_MSRADC_FIFO                  ((uint32_t)0x00000008UL) </span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___register___offsets.html#ga931fb499a16810fbf05808f1eb005337">   94</a></span><span class="preprocessor">#define MXC_R_MSRADC_INTEN                 ((uint32_t)0x0000000CUL) </span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___register___offsets.html#gae7ca128032bb81b2f4eda1575ab556f6">   95</a></span><span class="preprocessor">#define MXC_R_MSRADC_INTFL                 ((uint32_t)0x00000010UL) </span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#ga28ec4c1e92725050d3fa119cda7bb146">  104</a></span><span class="preprocessor">#define MXC_F_MSRADC_CTRL_CLKDIV_POS                   0 </span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#gad5991ff69674c2f1227b85092fb7a2a8">  105</a></span><span class="preprocessor">#define MXC_F_MSRADC_CTRL_CLKDIV                       ((uint32_t)(0xFFUL &lt;&lt; MXC_F_MSRADC_CTRL_CLKDIV_POS)) </span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#ga046d69482c85df7caa736be38894989a">  107</a></span><span class="preprocessor">#define MXC_F_MSRADC_CTRL_ACHSEL_POS                   8 </span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#ga925c6a16238eee7c10fe97faa2cff1ca">  108</a></span><span class="preprocessor">#define MXC_F_MSRADC_CTRL_ACHSEL                       ((uint32_t)(0x7UL &lt;&lt; MXC_F_MSRADC_CTRL_ACHSEL_POS)) </span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#gab23f9fe7b29b8be30855e9ccfcfb9e7c">  109</a></span><span class="preprocessor">#define MXC_V_MSRADC_CTRL_ACHSEL_INVALID               ((uint32_t)0x0UL) </span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#ga114d3c3b27ee8a07a0d8e3cf330e2c00">  110</a></span><span class="preprocessor">#define MXC_S_MSRADC_CTRL_ACHSEL_INVALID               (MXC_V_MSRADC_CTRL_ACHSEL_INVALID &lt;&lt; MXC_F_MSRADC_CTRL_ACHSEL_POS) </span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#ga5cc3715fc7b8256037dc0b6661a65580">  111</a></span><span class="preprocessor">#define MXC_V_MSRADC_CTRL_ACHSEL_CH1_IN                ((uint32_t)0x1UL) </span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#gae1dec2620a3e96316c526b8601f031b5">  112</a></span><span class="preprocessor">#define MXC_S_MSRADC_CTRL_ACHSEL_CH1_IN                (MXC_V_MSRADC_CTRL_ACHSEL_CH1_IN &lt;&lt; MXC_F_MSRADC_CTRL_ACHSEL_POS) </span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#gae23919ffb80ed75e4571b733299b2bde">  113</a></span><span class="preprocessor">#define MXC_V_MSRADC_CTRL_ACHSEL_CH2_IN                ((uint32_t)0x2UL) </span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#ga491fa790eaf54cd1dd1afbf7309076e1">  114</a></span><span class="preprocessor">#define MXC_S_MSRADC_CTRL_ACHSEL_CH2_IN                (MXC_V_MSRADC_CTRL_ACHSEL_CH2_IN &lt;&lt; MXC_F_MSRADC_CTRL_ACHSEL_POS) </span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#ga4d600d72504579fe3d6fd3fa7e540830">  115</a></span><span class="preprocessor">#define MXC_V_MSRADC_CTRL_ACHSEL_CH3_IN                ((uint32_t)0x3UL) </span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#ga340aea6d445fa41d105ff8fbf8809f95">  116</a></span><span class="preprocessor">#define MXC_S_MSRADC_CTRL_ACHSEL_CH3_IN                (MXC_V_MSRADC_CTRL_ACHSEL_CH3_IN &lt;&lt; MXC_F_MSRADC_CTRL_ACHSEL_POS) </span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#gab3d4b73726e56da1ffddac5fc2e8a786">  118</a></span><span class="preprocessor">#define MXC_F_MSRADC_CTRL_BCHSEL_POS                   11 </span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#ga7ece97b4ab3720cd93df6d83331b52c5">  119</a></span><span class="preprocessor">#define MXC_F_MSRADC_CTRL_BCHSEL                       ((uint32_t)(0x7UL &lt;&lt; MXC_F_MSRADC_CTRL_BCHSEL_POS)) </span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#gaf132e04d06162a471764a5c63e94a871">  121</a></span><span class="preprocessor">#define MXC_F_MSRADC_CTRL_CCHSEL_POS                   14 </span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#ga5cccd7b8ce9fd5d92f20cb5ce7d51918">  122</a></span><span class="preprocessor">#define MXC_F_MSRADC_CTRL_CCHSEL                       ((uint32_t)(0x7UL &lt;&lt; MXC_F_MSRADC_CTRL_CCHSEL_POS)) </span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#ga206b980d4f2070b14409c013736530e8">  124</a></span><span class="preprocessor">#define MXC_F_MSRADC_CTRL_DCHSEL_POS                   17 </span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#gabecdfd6d56ca03e56d9ed73ea60af8b9">  125</a></span><span class="preprocessor">#define MXC_F_MSRADC_CTRL_DCHSEL                       ((uint32_t)(0x7UL &lt;&lt; MXC_F_MSRADC_CTRL_DCHSEL_POS)) </span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#gaa4d4aea721ee202d62377facaa0d371b">  127</a></span><span class="preprocessor">#define MXC_F_MSRADC_CTRL_ECHSEL_POS                   20 </span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#ga34ea3c1781874edaa08996a4da2a413c">  128</a></span><span class="preprocessor">#define MXC_F_MSRADC_CTRL_ECHSEL                       ((uint32_t)(0x7UL &lt;&lt; MXC_F_MSRADC_CTRL_ECHSEL_POS)) </span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#gad5d209a2ab6d52ae8783c97151d55347">  130</a></span><span class="preprocessor">#define MXC_F_MSRADC_CTRL_FCHSEL_POS                   23 </span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#ga944dc5b9df1ae8696723f9cc7fa9c995">  131</a></span><span class="preprocessor">#define MXC_F_MSRADC_CTRL_FCHSEL                       ((uint32_t)(0x7UL &lt;&lt; MXC_F_MSRADC_CTRL_FCHSEL_POS)) </span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#ga36f9608606f376145300789ab3c3c0bb">  133</a></span><span class="preprocessor">#define MXC_F_MSRADC_CTRL_GCHSEL_POS                   26 </span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#gacdae61bb10a10f5ba13da79500b252ad">  134</a></span><span class="preprocessor">#define MXC_F_MSRADC_CTRL_GCHSEL                       ((uint32_t)(0x7UL &lt;&lt; MXC_F_MSRADC_CTRL_GCHSEL_POS)) </span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#ga05847c7ce26f3a8ac7d9e9493d1c9976">  136</a></span><span class="preprocessor">#define MXC_F_MSRADC_CTRL_HCHSEL_POS                   29 </span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_t_r_l.html#ga6d2a84e9694313eddd0fbc6887ef21ba">  137</a></span><span class="preprocessor">#define MXC_F_MSRADC_CTRL_HCHSEL                       ((uint32_t)(0x7UL &lt;&lt; MXC_F_MSRADC_CTRL_HCHSEL_POS)) </span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga4a7f38d804605b7696672a0f4124fbd1">  147</a></span><span class="preprocessor">#define MXC_F_MSRADC_CMD_RST_POS                       0 </span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga71c74b9d965c31ae829c9d9d701300ee">  148</a></span><span class="preprocessor">#define MXC_F_MSRADC_CMD_RST                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_MSRADC_CMD_RST_POS)) </span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#gad11f1d07d33e3a8cad03a9933df39ac6">  150</a></span><span class="preprocessor">#define MXC_F_MSRADC_CMD_SNGLSMPL_POS                  1 </span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga44905d04f698ae2ebce903fb551a539e">  151</a></span><span class="preprocessor">#define MXC_F_MSRADC_CMD_SNGLSMPL                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_MSRADC_CMD_SNGLSMPL_POS)) </span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga7e5c827e303a8ed2a6008dd4ac634b1f">  153</a></span><span class="preprocessor">#define MXC_F_MSRADC_CMD_CONTSMPL_POS                  2 </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga2c722956736d8abf79016e9a2268b93f">  154</a></span><span class="preprocessor">#define MXC_F_MSRADC_CMD_CONTSMPL                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_MSRADC_CMD_CONTSMPL_POS)) </span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#gaf9669d8e4c35fca3861772cefc881fe5">  156</a></span><span class="preprocessor">#define MXC_F_MSRADC_CMD_ROTLIMIT_POS                  4 </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga3e15d206c45915519564f16c50e9309c">  157</a></span><span class="preprocessor">#define MXC_F_MSRADC_CMD_ROTLIMIT                      ((uint32_t)(0x7UL &lt;&lt; MXC_F_MSRADC_CMD_ROTLIMIT_POS)) </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#gab95b543faff7fe51e7ade94079af585b">  158</a></span><span class="preprocessor">#define MXC_V_MSRADC_CMD_ROTLIMIT_1_CHANNEL            ((uint32_t)0x0UL) </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga85d2d1f12a53107a01ea48345f1253a0">  159</a></span><span class="preprocessor">#define MXC_S_MSRADC_CMD_ROTLIMIT_1_CHANNEL            (MXC_V_MSRADC_CMD_ROTLIMIT_1_CHANNEL &lt;&lt; MXC_F_MSRADC_CMD_ROTLIMIT_POS) </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga119896f9e326c612f18e1ffa01679fe1">  160</a></span><span class="preprocessor">#define MXC_V_MSRADC_CMD_ROTLIMIT_2_CHANNELS           ((uint32_t)0x1UL) </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#gafcd89e27cbb5866054b0b5e1d819fe83">  161</a></span><span class="preprocessor">#define MXC_S_MSRADC_CMD_ROTLIMIT_2_CHANNELS           (MXC_V_MSRADC_CMD_ROTLIMIT_2_CHANNELS &lt;&lt; MXC_F_MSRADC_CMD_ROTLIMIT_POS) </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#gacb98056f1b81eb44ef1e8f7869158565">  162</a></span><span class="preprocessor">#define MXC_V_MSRADC_CMD_ROTLIMIT_3_CHANNELS           ((uint32_t)0x2UL) </span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#gaf51d884c52a6afcb16b38bbce8abcc4f">  163</a></span><span class="preprocessor">#define MXC_S_MSRADC_CMD_ROTLIMIT_3_CHANNELS           (MXC_V_MSRADC_CMD_ROTLIMIT_3_CHANNELS &lt;&lt; MXC_F_MSRADC_CMD_ROTLIMIT_POS) </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#gabfdb2c131950461bba7b6155b71ad4b8">  164</a></span><span class="preprocessor">#define MXC_V_MSRADC_CMD_ROTLIMIT_4_CHANNELS           ((uint32_t)0x3UL) </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#gaaf70b3f0abad58742587c95a3f61b5c4">  165</a></span><span class="preprocessor">#define MXC_S_MSRADC_CMD_ROTLIMIT_4_CHANNELS           (MXC_V_MSRADC_CMD_ROTLIMIT_4_CHANNELS &lt;&lt; MXC_F_MSRADC_CMD_ROTLIMIT_POS) </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga7988557ca56a34e1d76ba4de764ef161">  166</a></span><span class="preprocessor">#define MXC_V_MSRADC_CMD_ROTLIMIT_5_CHANNELS           ((uint32_t)0x4UL) </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga0cd337432a0b5d59ea471d830fae8506">  167</a></span><span class="preprocessor">#define MXC_S_MSRADC_CMD_ROTLIMIT_5_CHANNELS           (MXC_V_MSRADC_CMD_ROTLIMIT_5_CHANNELS &lt;&lt; MXC_F_MSRADC_CMD_ROTLIMIT_POS) </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga343980e18bf090ae783251905963a013">  168</a></span><span class="preprocessor">#define MXC_V_MSRADC_CMD_ROTLIMIT_6_CHANNELS           ((uint32_t)0x5UL) </span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga30aca04fbd15c06e2bfb7eab86a68503">  169</a></span><span class="preprocessor">#define MXC_S_MSRADC_CMD_ROTLIMIT_6_CHANNELS           (MXC_V_MSRADC_CMD_ROTLIMIT_6_CHANNELS &lt;&lt; MXC_F_MSRADC_CMD_ROTLIMIT_POS) </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#gacc3d26c1dedbbf572d9b1197ecc07227">  170</a></span><span class="preprocessor">#define MXC_V_MSRADC_CMD_ROTLIMIT_7_CHANNELS           ((uint32_t)0x6UL) </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga8b34776003dea0669bb80010194c94db">  171</a></span><span class="preprocessor">#define MXC_S_MSRADC_CMD_ROTLIMIT_7_CHANNELS           (MXC_V_MSRADC_CMD_ROTLIMIT_7_CHANNELS &lt;&lt; MXC_F_MSRADC_CMD_ROTLIMIT_POS) </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga8f08ab82ec0d16a024c8868d6c34941e">  172</a></span><span class="preprocessor">#define MXC_V_MSRADC_CMD_ROTLIMIT_8_CHANNELS           ((uint32_t)0x7UL) </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#gaec19f9c04144bad6bf9ece1a991761d4">  173</a></span><span class="preprocessor">#define MXC_S_MSRADC_CMD_ROTLIMIT_8_CHANNELS           (MXC_V_MSRADC_CMD_ROTLIMIT_8_CHANNELS &lt;&lt; MXC_F_MSRADC_CMD_ROTLIMIT_POS) </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga2b8a70b03f10356a8787846b5e30be8a">  175</a></span><span class="preprocessor">#define MXC_F_MSRADC_CMD_CLKSEL_POS                    8 </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga0da4ebb708ed2216a801ba9d38ed01a6">  176</a></span><span class="preprocessor">#define MXC_F_MSRADC_CMD_CLKSEL                        ((uint32_t)(0x7UL &lt;&lt; MXC_F_MSRADC_CMD_CLKSEL_POS)) </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga93df1486af77e443ba73fee31e6476f5">  177</a></span><span class="preprocessor">#define MXC_V_MSRADC_CMD_CLKSEL_3_SAMPLES              ((uint32_t)0x0UL) </span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga94efed88af3c35f7211cac928664d999">  178</a></span><span class="preprocessor">#define MXC_S_MSRADC_CMD_CLKSEL_3_SAMPLES              (MXC_V_MSRADC_CMD_CLKSEL_3_SAMPLES &lt;&lt; MXC_F_MSRADC_CMD_CLKSEL_POS) </span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga705317e491425188040e9074b76b2cae">  179</a></span><span class="preprocessor">#define MXC_V_MSRADC_CMD_CLKSEL_5_SAMPLES              ((uint32_t)0x1UL) </span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#gaac8f404f31ba083e58078c5166c75052">  180</a></span><span class="preprocessor">#define MXC_S_MSRADC_CMD_CLKSEL_5_SAMPLES              (MXC_V_MSRADC_CMD_CLKSEL_5_SAMPLES &lt;&lt; MXC_F_MSRADC_CMD_CLKSEL_POS) </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga42dd572326d25fefcc74dc284f3bdf12">  181</a></span><span class="preprocessor">#define MXC_V_MSRADC_CMD_CLKSEL_4_SAMPLES              ((uint32_t)0x2UL) </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga1c2d59ffb387f10a7988934bf49faee3">  182</a></span><span class="preprocessor">#define MXC_S_MSRADC_CMD_CLKSEL_4_SAMPLES              (MXC_V_MSRADC_CMD_CLKSEL_4_SAMPLES &lt;&lt; MXC_F_MSRADC_CMD_CLKSEL_POS) </span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga63b3cbe8d9298938762bcc0ec8342948">  183</a></span><span class="preprocessor">#define MXC_V_MSRADC_CMD_CLKSEL_8_SAMPLES              ((uint32_t)0x3UL) </span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga69eb11b81e754b621a24bb1186b507e2">  184</a></span><span class="preprocessor">#define MXC_S_MSRADC_CMD_CLKSEL_8_SAMPLES              (MXC_V_MSRADC_CMD_CLKSEL_8_SAMPLES &lt;&lt; MXC_F_MSRADC_CMD_CLKSEL_POS) </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#gac25b4f735c7c44549644aa080380c8c1">  185</a></span><span class="preprocessor">#define MXC_V_MSRADC_CMD_CLKSEL_16_SAMPLES             ((uint32_t)0x4UL) </span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga84c6c6fb335fd2d59cb6d41ada138a49">  186</a></span><span class="preprocessor">#define MXC_S_MSRADC_CMD_CLKSEL_16_SAMPLES             (MXC_V_MSRADC_CMD_CLKSEL_16_SAMPLES &lt;&lt; MXC_F_MSRADC_CMD_CLKSEL_POS) </span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga092183dbaaabb4dd7500b30f21cb3a2f">  187</a></span><span class="preprocessor">#define MXC_V_MSRADC_CMD_CLKSEL_32_SAMPLES             ((uint32_t)0x5UL) </span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga295e57537e266cee6ec0b7a16150fca1">  188</a></span><span class="preprocessor">#define MXC_S_MSRADC_CMD_CLKSEL_32_SAMPLES             (MXC_V_MSRADC_CMD_CLKSEL_32_SAMPLES &lt;&lt; MXC_F_MSRADC_CMD_CLKSEL_POS) </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga0cf57aa88dfa4840b5f86b0d8548a134">  189</a></span><span class="preprocessor">#define MXC_V_MSRADC_CMD_CLKSEL_64_SAMPLES             ((uint32_t)0x6UL) </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#ga6e0e3ce13d1e64530ad5c0cdf4575fb4">  190</a></span><span class="preprocessor">#define MXC_S_MSRADC_CMD_CLKSEL_64_SAMPLES             (MXC_V_MSRADC_CMD_CLKSEL_64_SAMPLES &lt;&lt; MXC_F_MSRADC_CMD_CLKSEL_POS) </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#gaa2a01f69534e8c63e3c79b17b1b05ae0">  191</a></span><span class="preprocessor">#define MXC_V_MSRADC_CMD_CLKSEL_128_SAMPLES            ((uint32_t)0x7UL) </span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___c_m_d.html#gaf9c895f381acf27edcb2acdd41a095c0">  192</a></span><span class="preprocessor">#define MXC_S_MSRADC_CMD_CLKSEL_128_SAMPLES            (MXC_V_MSRADC_CMD_CLKSEL_128_SAMPLES &lt;&lt; MXC_F_MSRADC_CMD_CLKSEL_POS) </span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#ga631a2433305bf13b3997f642dec01b71">  202</a></span><span class="preprocessor">#define MXC_F_MSRADC_FIFO_SAMPLE_POS                   0 </span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#ga9367f328614f2ba3ca025096c11463f1">  203</a></span><span class="preprocessor">#define MXC_F_MSRADC_FIFO_SAMPLE                       ((uint32_t)(0x1FFUL &lt;&lt; MXC_F_MSRADC_FIFO_SAMPLE_POS)) </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#ga847988fd3678ec62ed3a6ffc7adbcc3e">  205</a></span><span class="preprocessor">#define MXC_F_MSRADC_FIFO_INPUT_POS                    9 </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#ga22b11b38bd4a98c2a19092909a5f98d1">  206</a></span><span class="preprocessor">#define MXC_F_MSRADC_FIFO_INPUT                        ((uint32_t)(0x7UL &lt;&lt; MXC_F_MSRADC_FIFO_INPUT_POS)) </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#ga5b7574ff9adb08aa35fa7609fb8b8f93">  207</a></span><span class="preprocessor">#define MXC_V_MSRADC_FIFO_INPUT_INVALID                ((uint32_t)0x0UL) </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#ga1021ebefe2628c21912a78be4df62707">  208</a></span><span class="preprocessor">#define MXC_S_MSRADC_FIFO_INPUT_INVALID                (MXC_V_MSRADC_FIFO_INPUT_INVALID &lt;&lt; MXC_F_MSRADC_FIFO_INPUT_POS) </span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#gadc2610b3cdbe615e7be9110898e0b72f">  209</a></span><span class="preprocessor">#define MXC_V_MSRADC_FIFO_INPUT_CH1_IN                 ((uint32_t)0x1UL) </span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#gab74489508aae48913609cff52b6537a6">  210</a></span><span class="preprocessor">#define MXC_S_MSRADC_FIFO_INPUT_CH1_IN                 (MXC_V_MSRADC_FIFO_INPUT_CH1_IN &lt;&lt; MXC_F_MSRADC_FIFO_INPUT_POS) </span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#gab24854ebb7159e4c11d5812582970426">  211</a></span><span class="preprocessor">#define MXC_V_MSRADC_FIFO_INPUT_CH2_IN                 ((uint32_t)0x2UL) </span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#gad60658823b5c7fdc6dbd7f59339862f7">  212</a></span><span class="preprocessor">#define MXC_S_MSRADC_FIFO_INPUT_CH2_IN                 (MXC_V_MSRADC_FIFO_INPUT_CH2_IN &lt;&lt; MXC_F_MSRADC_FIFO_INPUT_POS) </span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#gaa6c7907238dc6f9627044738bda929e4">  213</a></span><span class="preprocessor">#define MXC_V_MSRADC_FIFO_INPUT_CH3_IN                 ((uint32_t)0x3UL) </span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#ga49c83a98a014a0f5d7d74c5bf04e9aba">  214</a></span><span class="preprocessor">#define MXC_S_MSRADC_FIFO_INPUT_CH3_IN                 (MXC_V_MSRADC_FIFO_INPUT_CH3_IN &lt;&lt; MXC_F_MSRADC_FIFO_INPUT_POS) </span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#ga385e1f61a4b04fbf1934ae9245ca87c5">  215</a></span><span class="preprocessor">#define MXC_V_MSRADC_FIFO_INPUT_CH4_IN                 ((uint32_t)0x4UL) </span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#gaf77f69ea48fa33d28cf4e36fbafa8f95">  216</a></span><span class="preprocessor">#define MXC_S_MSRADC_FIFO_INPUT_CH4_IN                 (MXC_V_MSRADC_FIFO_INPUT_CH4_IN &lt;&lt; MXC_F_MSRADC_FIFO_INPUT_POS) </span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#ga1d146e59fd4c16be9385128fc5db9973">  217</a></span><span class="preprocessor">#define MXC_V_MSRADC_FIFO_INPUT_CH5_IN                 ((uint32_t)0x5UL) </span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#ga8e9c97e34ee1ec0a07ef5778ca25459a">  218</a></span><span class="preprocessor">#define MXC_S_MSRADC_FIFO_INPUT_CH5_IN                 (MXC_V_MSRADC_FIFO_INPUT_CH5_IN &lt;&lt; MXC_F_MSRADC_FIFO_INPUT_POS) </span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#gaf02009cc97936b7b50fec74e5238a3d4">  219</a></span><span class="preprocessor">#define MXC_V_MSRADC_FIFO_INPUT_CH6_IN                 ((uint32_t)0x6UL) </span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#gaed998c9075e842bea0dc05d3e1ed15cd">  220</a></span><span class="preprocessor">#define MXC_S_MSRADC_FIFO_INPUT_CH6_IN                 (MXC_V_MSRADC_FIFO_INPUT_CH6_IN &lt;&lt; MXC_F_MSRADC_FIFO_INPUT_POS) </span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#ga63b01311022bb858ed9507fcc4969130">  221</a></span><span class="preprocessor">#define MXC_V_MSRADC_FIFO_INPUT_CH7_IN                 ((uint32_t)0x7UL) </span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#ga37c021393cb6feb4b87c32a350e88cce">  222</a></span><span class="preprocessor">#define MXC_S_MSRADC_FIFO_INPUT_CH7_IN                 (MXC_V_MSRADC_FIFO_INPUT_CH7_IN &lt;&lt; MXC_F_MSRADC_FIFO_INPUT_POS) </span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#ga7ea0b6f71a11d5a1adf5910dab0df5b8">  224</a></span><span class="preprocessor">#define MXC_F_MSRADC_FIFO_INCOMPLETE_POS               12 </span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___f_i_f_o.html#gaa74cef6435932c73fa6d7f8c1bd2929a">  225</a></span><span class="preprocessor">#define MXC_F_MSRADC_FIFO_INCOMPLETE                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_MSRADC_FIFO_INCOMPLETE_POS)) </span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga65388507098f7caf9cef741c4d2ddf3a">  235</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTEN_SET_FIFOLVL_POS             0 </span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga346f45f80bf57a66f5fa7d83c929bb65">  236</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTEN_SET_FIFOLVL                 ((uint32_t)(0x1FUL &lt;&lt; MXC_F_MSRADC_INTEN_SET_FIFOLVL_POS)) </span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga24b6b408a782472a9f74d11e241f2773">  237</a></span><span class="preprocessor">#define MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_1      ((uint32_t)0x0UL) </span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga6141ff8ff032807ee500a45478d1337a">  238</a></span><span class="preprocessor">#define MXC_S_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_1      (MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_1 &lt;&lt; MXC_F_MSRADC_INTEN_SET_FIFOLVL_POS) </span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga7b0b0cc92f49b62f7acf30be7cee72ca">  239</a></span><span class="preprocessor">#define MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_2      ((uint32_t)0x1UL) </span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga95fb5bcbdc28b204cbb0ac98b4f1e800">  240</a></span><span class="preprocessor">#define MXC_S_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_2      (MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_2 &lt;&lt; MXC_F_MSRADC_INTEN_SET_FIFOLVL_POS) </span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#gab01e57cd9e0b856ff083b76c92fc4507">  241</a></span><span class="preprocessor">#define MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_3      ((uint32_t)0x2UL) </span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga7612dc1c9e5eb358f60538790da12fa6">  242</a></span><span class="preprocessor">#define MXC_S_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_3      (MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_3 &lt;&lt; MXC_F_MSRADC_INTEN_SET_FIFOLVL_POS) </span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#gaabe49693b15bf2f8a93816ee25c12f20">  243</a></span><span class="preprocessor">#define MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_4      ((uint32_t)0x3UL) </span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga7f37def1e0f44c24ca1874e068ffac2f">  244</a></span><span class="preprocessor">#define MXC_S_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_4      (MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_4 &lt;&lt; MXC_F_MSRADC_INTEN_SET_FIFOLVL_POS) </span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga6ad89cebbbe4f83fc76cb2175f07a12d">  245</a></span><span class="preprocessor">#define MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_5      ((uint32_t)0x4UL) </span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga8061cf7d5a1f69518f29b5ae49666e5d">  246</a></span><span class="preprocessor">#define MXC_S_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_5      (MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_5 &lt;&lt; MXC_F_MSRADC_INTEN_SET_FIFOLVL_POS) </span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga30f2a44e949c119a92d37f7ba636b106">  247</a></span><span class="preprocessor">#define MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_6      ((uint32_t)0x5UL) </span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga7d541c7abc03c2498c39dad7c26830ee">  248</a></span><span class="preprocessor">#define MXC_S_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_6      (MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_6 &lt;&lt; MXC_F_MSRADC_INTEN_SET_FIFOLVL_POS) </span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#gaa7332df6f491af47898ed3caa44df3c9">  249</a></span><span class="preprocessor">#define MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_7      ((uint32_t)0x6UL) </span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#gad5eaa7d6b0d9ab86ae62175048d3fdd2">  250</a></span><span class="preprocessor">#define MXC_S_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_7      (MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_7 &lt;&lt; MXC_F_MSRADC_INTEN_SET_FIFOLVL_POS) </span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga3512cd55aad04f803fa45995d20dd478">  251</a></span><span class="preprocessor">#define MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_8      ((uint32_t)0x7UL) </span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#gaeef85cf11f06b3eda38609e2c6e422e8">  252</a></span><span class="preprocessor">#define MXC_S_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_8      (MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_8 &lt;&lt; MXC_F_MSRADC_INTEN_SET_FIFOLVL_POS) </span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga1ad2bdb1cb005f9cb5475714e4cb3419">  253</a></span><span class="preprocessor">#define MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_9      ((uint32_t)0x8UL) </span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga4ea3e68002f3375ea86f4d1c155fd29f">  254</a></span><span class="preprocessor">#define MXC_S_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_9      (MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_9 &lt;&lt; MXC_F_MSRADC_INTEN_SET_FIFOLVL_POS) </span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga0244bf3b94d4bd2924dc8078a995fd86">  255</a></span><span class="preprocessor">#define MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_10     ((uint32_t)0x9UL) </span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga5155efd9b3b7b3dd80055af62fb5d67d">  256</a></span><span class="preprocessor">#define MXC_S_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_10     (MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_10 &lt;&lt; MXC_F_MSRADC_INTEN_SET_FIFOLVL_POS) </span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga468a91cdc7ce91ae148bde3b20b198c7">  257</a></span><span class="preprocessor">#define MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_11     ((uint32_t)0xAUL) </span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#gadd8977a87dec18afcadd8b46e661db8e">  258</a></span><span class="preprocessor">#define MXC_S_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_11     (MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_11 &lt;&lt; MXC_F_MSRADC_INTEN_SET_FIFOLVL_POS) </span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#gabd3453a60086a4f67338f5669fb2de9d">  259</a></span><span class="preprocessor">#define MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_12     ((uint32_t)0xBUL) </span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga68e9569dd62d6767f231b2fcc94248b0">  260</a></span><span class="preprocessor">#define MXC_S_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_12     (MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_12 &lt;&lt; MXC_F_MSRADC_INTEN_SET_FIFOLVL_POS) </span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga7a91907734b7029b6b9edc495b15652d">  261</a></span><span class="preprocessor">#define MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_13     ((uint32_t)0xCUL) </span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga4e5412b5c7e5d6b3bd5cddeddb3b868c">  262</a></span><span class="preprocessor">#define MXC_S_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_13     (MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_13 &lt;&lt; MXC_F_MSRADC_INTEN_SET_FIFOLVL_POS) </span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga7715e36313baf6aa7cfb01b8da2dcff7">  263</a></span><span class="preprocessor">#define MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_14     ((uint32_t)0xDUL) </span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga62b8cd1e66ce1c6294ca4ea5f62c7019">  264</a></span><span class="preprocessor">#define MXC_S_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_14     (MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_14 &lt;&lt; MXC_F_MSRADC_INTEN_SET_FIFOLVL_POS) </span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#gabffb49d51f381c9757fdee4538596db7">  265</a></span><span class="preprocessor">#define MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_15     ((uint32_t)0xEUL) </span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga21dd3b136a8db9d94cdc6f1c24bdaeaa">  266</a></span><span class="preprocessor">#define MXC_S_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_15     (MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_15 &lt;&lt; MXC_F_MSRADC_INTEN_SET_FIFOLVL_POS) </span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga37727e9a52f28a6757e69d9da732666c">  267</a></span><span class="preprocessor">#define MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_16     ((uint32_t)0xFUL) </span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#gab2684532de346f8471fdab585a8b9e17">  268</a></span><span class="preprocessor">#define MXC_S_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_16     (MXC_V_MSRADC_INTEN_SET_FIFOLVL_AT_LEAST_16 &lt;&lt; MXC_F_MSRADC_INTEN_SET_FIFOLVL_POS) </span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga6d7add9b1b9d862bcdd2b14be0199a8f">  270</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTEN_DMAREQ_POS                  5 </span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga54c2f7784375af88789eca57f7ba7617">  271</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTEN_DMAREQ                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_MSRADC_INTEN_DMAREQ_POS)) </span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#gaaf58a7a59c13bc75ed47aaccdb6d8ab2">  273</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTEN_FIFO_OV_POS                 6 </span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga17720cae9b475a422a0955090342cd76">  274</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTEN_FIFO_OV                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_MSRADC_INTEN_FIFO_OV_POS)) </span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga17c18f098d3e535dcc4c32b1f03673f4">  276</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTEN_FIFO_UN_POS                 7 </span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#gae9e1929b18cd1e51d240865af002b3f9">  277</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTEN_FIFO_UN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_MSRADC_INTEN_FIFO_UN_POS)) </span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#gaad59058051c03848fba434323e86a884">  279</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTEN_FIFO_LVL_POS                8 </span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga5c15df6180f612b2eb0363fbab8b3098">  280</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTEN_FIFO_LVL                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_MSRADC_INTEN_FIFO_LVL_POS)) </span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#gab81d619f770ca78e3c2d90551ff40851">  282</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTEN_GLOBAL_POS                  9 </span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_e_n.html#ga20a32bfcdf20842473a33acb39b026f1">  283</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTEN_GLOBAL                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_MSRADC_INTEN_GLOBAL_POS)) </span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_f_l.html#ga541ccbbca1eee740677e2f0667f04b70">  293</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTFL_FIFOCNT_POS                 0 </span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_f_l.html#ga67dd99e6372e5b088163c2b0e51e0fd4">  294</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTFL_FIFOCNT                     ((uint32_t)(0x3FUL &lt;&lt; MXC_F_MSRADC_INTFL_FIFOCNT_POS)) </span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_f_l.html#ga912a49025080cd237f40045ea54e1282">  296</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTFL_FIFO_FULL_ST_POS            6 </span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_f_l.html#ga203e2b3573610632abf2a1aaded8e34d">  297</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTFL_FIFO_FULL_ST                ((uint32_t)(0x1UL &lt;&lt; MXC_F_MSRADC_INTFL_FIFO_FULL_ST_POS)) </span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_f_l.html#ga4008379d97b469d2dfb2d8880309e0b6">  299</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTFL_FIFO_EM_ST_POS              7 </span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_f_l.html#ga24bd2df1421be3d1f577175317bee13e">  300</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTFL_FIFO_EM_ST                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_MSRADC_INTFL_FIFO_EM_ST_POS)) </span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_f_l.html#gada2e95990eb5d0a452acc9e03996a41d">  302</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTFL_FIFO_OV_POS                 8 </span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_f_l.html#ga6811a968c31c6cf865d81290884ba72c">  303</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTFL_FIFO_OV                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_MSRADC_INTFL_FIFO_OV_POS)) </span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_f_l.html#gae7693089283a58b8d8423e001922dd06">  305</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTFL_FIFO_UN_POS                 9 </span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_f_l.html#gab1bdfe28684e38fe9601f3255b22912a">  306</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTFL_FIFO_UN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_MSRADC_INTFL_FIFO_UN_POS)) </span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_f_l.html#ga8d25434bbaa3da527dca5460832d6ef2">  308</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTFL_FIFO_LVL_POS                10 </span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_f_l.html#ga8390ee5fff45b43a646d396793ca219a">  309</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTFL_FIFO_LVL                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_MSRADC_INTFL_FIFO_LVL_POS)) </span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_f_l.html#ga65f6ec26198f688a93420310372bb391">  311</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTFL_GLOBAL_POS                  11 </span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="group___m_s_r_a_d_c___i_n_t_f_l.html#gabd83f88ca6ee3e65e3ad3fab202453d6">  312</a></span><span class="preprocessor">#define MXC_F_MSRADC_INTFL_GLOBAL                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_MSRADC_INTFL_GLOBAL_POS)) </span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>}</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="preprocessor">#endif </span><span class="comment">// LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32572_INCLUDE_MSRADC_REGS_H_</span></div>
<div class="ttc" id="agroup__msradc__registers_html_a4043deaf58b8c69a3d760825df5d9074"><div class="ttname"><a href="group__msradc__registers.html#a4043deaf58b8c69a3d760825df5d9074">mxc_msradc_regs_t::intfl</a></div><div class="ttdeci">__IO uint32_t intfl</div><div class="ttdef"><b>Definition:</b> msradc_regs.h:81</div></div>
<div class="ttc" id="agroup__msradc__registers_html_a5f3ab705a4a67b17dcc04560cef193f3"><div class="ttname"><a href="group__msradc__registers.html#a5f3ab705a4a67b17dcc04560cef193f3">mxc_msradc_regs_t::ctrl</a></div><div class="ttdeci">__IO uint32_t ctrl</div><div class="ttdef"><b>Definition:</b> msradc_regs.h:77</div></div>
<div class="ttc" id="agroup__msradc__registers_html_ab0ebf69f73c81993f7d7bd8392111fc3"><div class="ttname"><a href="group__msradc__registers.html#ab0ebf69f73c81993f7d7bd8392111fc3">mxc_msradc_regs_t::fifo</a></div><div class="ttdeci">__IO uint32_t fifo</div><div class="ttdef"><b>Definition:</b> msradc_regs.h:79</div></div>
<div class="ttc" id="agroup__msradc__registers_html_ac739c97e3dfed1c05d96249bc00d2578"><div class="ttname"><a href="group__msradc__registers.html#ac739c97e3dfed1c05d96249bc00d2578">mxc_msradc_regs_t::inten</a></div><div class="ttdeci">__IO uint32_t inten</div><div class="ttdef"><b>Definition:</b> msradc_regs.h:80</div></div>
<div class="ttc" id="agroup__msradc__registers_html_acc6d293a6e770be2fd23312449bd4011"><div class="ttname"><a href="group__msradc__registers.html#acc6d293a6e770be2fd23312449bd4011">mxc_msradc_regs_t::cmd</a></div><div class="ttdeci">__IO uint32_t cmd</div><div class="ttdef"><b>Definition:</b> msradc_regs.h:78</div></div>
<div class="ttc" id="agroup__msradc__registers_html_structmxc__msradc__regs__t"><div class="ttname"><a href="group__msradc__registers.html#structmxc__msradc__regs__t">mxc_msradc_regs_t</a></div><div class="ttdef"><b>Definition:</b> msradc_regs.h:76</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_edff044a20ac4b10c4f66dcfbaee8a92.html">MAX32572</a></li><li class="navelem"><a class="el" href="dir_014b40c942c4514f8cb917a022de0f0d.html">Include</a></li><li class="navelem"><a class="el" href="msradc__regs_8h.html">msradc_regs.h</a></li>
    <li class="footer">Generated on Fri Oct 25 2024 14:39:05 for MAX32572 Peripheral Driver API by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
