Analysis & Synthesis report for Uart_Pic_Sdram_VGA
Thu May 03 20:35:55 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|pre_state
 11. State Machine - |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state
 12. State Machine - |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component
 20. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated
 21. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p
 22. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p
 23. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram
 24. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:rs_brp
 25. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:rs_bwp
 26. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp
 27. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5
 28. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp
 29. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp
 30. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp
 31. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8
 32. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component
 33. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated
 34. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p
 35. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p
 36. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram
 37. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:rs_brp
 38. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:rs_bwp
 39. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp
 40. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5
 41. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp
 42. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp
 43. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp
 44. Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8
 45. Parameter Settings for User Entity Instance: Clk_Pll:Clk_Pll_inst|altpll:altpll_component
 46. Parameter Settings for User Entity Instance: Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst
 47. Parameter Settings for User Entity Instance: Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst
 48. Parameter Settings for User Entity Instance: Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst
 49. Parameter Settings for User Entity Instance: Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst
 50. Parameter Settings for User Entity Instance: Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst
 51. Parameter Settings for User Entity Instance: Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component
 52. Parameter Settings for User Entity Instance: Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component
 53. altpll Parameter Settings by Entity Instance
 54. dcfifo Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst"
 56. Port Connectivity Checks: "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst"
 57. Port Connectivity Checks: "Sdram_Top:Sdram_Top_inst"
 58. Port Connectivity Checks: "Uart_Byte_Rx:Uart_Byte_Rx_inst"
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages
 61. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 03 20:35:55 2018       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; Uart_Pic_Sdram_VGA                          ;
; Top-level Entity Name              ; Uart_Pic_Sdram_VGA                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 846                                         ;
;     Total combinational functions  ; 661                                         ;
;     Dedicated logic registers      ; 538                                         ;
; Total registers                    ; 538                                         ;
; Total pins                         ; 59                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 12,288                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                                      ; Uart_Pic_Sdram_VGA ; Uart_Pic_Sdram_VGA ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                  ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------+---------+
; ../IP_Core/Clk_Pll.v             ; yes             ; User Wizard-Generated File   ; F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/Clk_Pll.v             ;         ;
; ../Src/VGA_Drive.v               ; yes             ; User Verilog HDL File        ; F:/QuartusII/Uart_Pic_Sdram_VGA/Src/VGA_Drive.v               ;         ;
; ../Src/VGA_Dispaly.v             ; yes             ; User Verilog HDL File        ; F:/QuartusII/Uart_Pic_Sdram_VGA/Src/VGA_Dispaly.v             ;         ;
; ../Src/Uart_Pic_Sdram_VGA.v      ; yes             ; User Verilog HDL File        ; F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v      ;         ;
; ../Src/Uart_Byte_Rx.v            ; yes             ; User Verilog HDL File        ; F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Byte_Rx.v            ;         ;
; ../Src/Lcd_Para.v                ; yes             ; User Verilog HDL File        ; F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Lcd_Para.v                ;         ;
; ../Src/Auto_Write_Read.v         ; yes             ; User Verilog HDL File        ; F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v         ;         ;
; ../Src/Sdram_Write.v             ; yes             ; User Verilog HDL File        ; F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v             ;         ;
; ../Src/Sdram_Top.v               ; yes             ; User Verilog HDL File        ; F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v               ;         ;
; ../Src/Sdram_Refresh.v           ; yes             ; User Verilog HDL File        ; F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Refresh.v           ;         ;
; ../Src/Sdram_Read.v              ; yes             ; User Verilog HDL File        ; F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v              ;         ;
; ../Src/Sdram_Para.v              ; yes             ; User Verilog HDL File        ; F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Para.v              ;         ;
; ../Src/Sdram_Init.v              ; yes             ; User Verilog HDL File        ; F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Init.v              ;         ;
; ../IP_Core/dfifo_16x512.v        ; yes             ; User Wizard-Generated File   ; F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v        ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; e:/altera/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; e:/altera/quartus/libraries/megafunctions/aglobal130.inc      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; e:/altera/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; e:/altera/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; e:/altera/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/clk_pll_altpll.v              ; yes             ; Auto-Generated Megafunction  ; F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/clk_pll_altpll.v       ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; e:/altera/quartus/libraries/megafunctions/dcfifo.tdf          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; e:/altera/quartus/libraries/megafunctions/lpm_counter.inc     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; e:/altera/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/altera/quartus/libraries/megafunctions/altdpram.inc        ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; e:/altera/quartus/libraries/megafunctions/a_graycounter.inc   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; e:/altera/quartus/libraries/megafunctions/a_fefifo.inc        ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; e:/altera/quartus/libraries/megafunctions/a_gray2bin.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; e:/altera/quartus/libraries/megafunctions/dffpipe.inc         ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; e:/altera/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; e:/altera/quartus/libraries/megafunctions/lpm_compare.inc     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; e:/altera/quartus/libraries/megafunctions/altsyncram_fifo.inc ;         ;
; db/dcfifo_rof1.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf        ;         ;
; db/a_gray2bin_6ib.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/a_gray2bin_6ib.tdf     ;         ;
; db/a_graycounter_3p6.tdf         ; yes             ; Auto-Generated Megafunction  ; F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/a_graycounter_3p6.tdf  ;         ;
; db/a_graycounter_v6c.tdf         ; yes             ; Auto-Generated Megafunction  ; F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/a_graycounter_v6c.tdf  ;         ;
; db/altsyncram_a011.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/altsyncram_a011.tdf    ;         ;
; db/dffpipe_909.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dffpipe_909.tdf        ;         ;
; db/alt_synch_pipe_d7d.tdf        ; yes             ; Auto-Generated Megafunction  ; F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/alt_synch_pipe_d7d.tdf ;         ;
; db/dffpipe_c09.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dffpipe_c09.tdf        ;         ;
; db/alt_synch_pipe_e7d.tdf        ; yes             ; Auto-Generated Megafunction  ; F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/alt_synch_pipe_e7d.tdf ;         ;
; db/dffpipe_d09.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dffpipe_d09.tdf        ;         ;
; db/cmpr_n76.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/cmpr_n76.tdf           ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 846                                                                                         ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 661                                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 326                                                                                         ;
;     -- 3 input functions                    ; 113                                                                                         ;
;     -- <=2 input functions                  ; 222                                                                                         ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 526                                                                                         ;
;     -- arithmetic mode                      ; 135                                                                                         ;
;                                             ;                                                                                             ;
; Total registers                             ; 538                                                                                         ;
;     -- Dedicated logic registers            ; 538                                                                                         ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 59                                                                                          ;
; Total memory bits                           ; 12288                                                                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                           ;
; Total PLLs                                  ; 1                                                                                           ;
;     -- PLLs                                 ; 1                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 565                                                                                         ;
; Total fan-out                               ; 4316                                                                                        ;
; Average fan-out                             ; 3.18                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                 ; Library Name ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Uart_Pic_Sdram_VGA                                 ; 661 (2)           ; 538 (0)      ; 12288       ; 0            ; 0       ; 0         ; 59   ; 0            ; |Uart_Pic_Sdram_VGA                                                                                                                                                                                                 ;              ;
;    |Clk_Pll:Clk_Pll_inst|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Clk_Pll:Clk_Pll_inst                                                                                                                                                                            ;              ;
;       |altpll:altpll_component|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Clk_Pll:Clk_Pll_inst|altpll:altpll_component                                                                                                                                                    ;              ;
;          |Clk_Pll_altpll:auto_generated|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated                                                                                                                      ;              ;
;    |Sdram_Top:Sdram_Top_inst|                       ; 507 (50)          ; 446 (23)     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst                                                                                                                                                                        ;              ;
;       |Auto_Write_Read:Auto_Write_Read_inst|        ; 171 (7)           ; 238 (6)      ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst                                                                                                                                   ;              ;
;          |dfifo_16x512:rfifo_16x512_inst|           ; 82 (0)            ; 116 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst                                                                                                    ;              ;
;             |dcfifo:dcfifo_component|               ; 82 (0)            ; 116 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component                                                                            ;              ;
;                |dcfifo_rof1:auto_generated|         ; 82 (15)           ; 116 (30)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated                                                 ;              ;
;                   |a_gray2bin_6ib:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                 ;              ;
;                   |a_gray2bin_6ib:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                 ;              ;
;                   |a_graycounter_3p6:rdptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p                     ;              ;
;                   |a_graycounter_v6c:wrptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p                     ;              ;
;                   |alt_synch_pipe_d7d:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp                      ;              ;
;                      |dffpipe_c09:dffpipe5|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5 ;              ;
;                   |alt_synch_pipe_e7d:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp                      ;              ;
;                      |dffpipe_d09:dffpipe8|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8 ;              ;
;                   |altsyncram_a011:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram                        ;              ;
;                   |cmpr_n76:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp                        ;              ;
;                   |cmpr_n76:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp                         ;              ;
;                   |dffpipe_909:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp                              ;              ;
;                   |dffpipe_909:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp                              ;              ;
;          |dfifo_16x512:wfifo_16x512_inst|           ; 82 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst                                                                                                    ;              ;
;             |dcfifo:dcfifo_component|               ; 82 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component                                                                            ;              ;
;                |dcfifo_rof1:auto_generated|         ; 82 (15)           ; 116 (30)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated                                                 ;              ;
;                   |a_gray2bin_6ib:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                 ;              ;
;                   |a_gray2bin_6ib:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                 ;              ;
;                   |a_graycounter_3p6:rdptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p                     ;              ;
;                   |a_graycounter_v6c:wrptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p                     ;              ;
;                   |alt_synch_pipe_d7d:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp                      ;              ;
;                      |dffpipe_c09:dffpipe5|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5 ;              ;
;                   |alt_synch_pipe_e7d:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp                      ;              ;
;                      |dffpipe_d09:dffpipe8|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8 ;              ;
;                   |altsyncram_a011:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram                        ;              ;
;                   |cmpr_n76:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp                        ;              ;
;                   |cmpr_n76:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp                         ;              ;
;                   |dffpipe_909:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp                              ;              ;
;                   |dffpipe_909:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp                              ;              ;
;       |Sdram_Init:Sdram_Init_inst|                  ; 37 (37)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst                                                                                                                                             ;              ;
;       |Sdram_Read:Sdram_Read_inst|                  ; 99 (99)           ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst                                                                                                                                             ;              ;
;       |Sdram_Refresh:Sdram_Refresh_inst|            ; 45 (45)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst                                                                                                                                       ;              ;
;       |Sdram_Write:Sdram_Write_inst|                ; 105 (105)         ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst                                                                                                                                           ;              ;
;    |Uart_Byte_Rx:Uart_Byte_Rx_inst|                 ; 92 (92)           ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|Uart_Byte_Rx:Uart_Byte_Rx_inst                                                                                                                                                                  ;              ;
;    |VGA_Dispaly:VGA_Dispaly_inst|                   ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|VGA_Dispaly:VGA_Dispaly_inst                                                                                                                                                                    ;              ;
;    |VGA_Drive:VGA_Drive_inst|                       ; 42 (42)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Uart_Pic_Sdram_VGA|VGA_Drive:VGA_Drive_inst                                                                                                                                                                        ;              ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                  ; IP Include File                                        ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |Uart_Pic_Sdram_VGA|Clk_Pll:Clk_Pll_inst                                                                         ; F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/Clk_Pll.v      ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst ; F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst ; F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|pre_state                                    ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; pre_state.10000 ; pre_state.01000 ; pre_state.00100 ; pre_state.00010 ; pre_state.00001 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; pre_state.00001 ; 0               ; 0               ; 0               ; 0               ; 0               ;
; pre_state.00010 ; 0               ; 0               ; 0               ; 1               ; 1               ;
; pre_state.00100 ; 0               ; 0               ; 1               ; 0               ; 1               ;
; pre_state.01000 ; 0               ; 1               ; 0               ; 0               ; 1               ;
; pre_state.10000 ; 1               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state         ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; pre_state.00111 ; pre_state.00110 ; pre_state.00100 ; pre_state.00011 ; pre_state.00001 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; pre_state.00001 ; 0               ; 0               ; 0               ; 0               ; 0               ;
; pre_state.00011 ; 0               ; 0               ; 0               ; 1               ; 1               ;
; pre_state.00100 ; 0               ; 0               ; 1               ; 0               ; 1               ;
; pre_state.00110 ; 0               ; 1               ; 0               ; 0               ; 1               ;
; pre_state.00111 ; 1               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state       ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; pre_state.00111 ; pre_state.00101 ; pre_state.00100 ; pre_state.00010 ; pre_state.00001 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; pre_state.00001 ; 0               ; 0               ; 0               ; 0               ; 0               ;
; pre_state.00010 ; 0               ; 0               ; 0               ; 1               ; 1               ;
; pre_state.00100 ; 0               ; 0               ; 1               ; 0               ; 1               ;
; pre_state.00101 ; 0               ; 1               ; 0               ; 0               ; 1               ;
; pre_state.00111 ; 1               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                    ;
+----------------------------------------------------------------------------+------------------------------------------------------------------+------------------------+
; Latch Name                                                                 ; Latch Enable Signal                                              ; Free of Timing Hazards ;
+----------------------------------------------------------------------------+------------------------------------------------------------------+------------------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector14   ; yes                    ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector14   ; yes                    ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector15 ; yes                    ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector15 ; yes                    ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector14   ; yes                    ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector15 ; yes                    ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector15 ; yes                    ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector14   ; yes                    ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector15 ; yes                    ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector14   ; yes                    ;
; Number of user-specified and inferred latches = 10                         ;                                                                  ;                        ;
+----------------------------------------------------------------------------+------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                 ; Reason for Removal                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[3]                                                                                                               ; Stuck at GND due to stuck port data_in                                             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|sdram_cmd[0]                                                                                                        ; Stuck at VCC due to stuck port data_in                                             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|sdram_cmd[3]                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[3]                                                                                                              ; Stuck at GND due to stuck port data_in                                             ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_DR[0,2,5..15]                                                                                                                              ; Stuck at GND due to stuck port data_in                                             ;
; Sdram_Top:Sdram_Top_inst|sdram_cmd[3]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[9] ; Lost fanout                                                                        ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[9] ; Lost fanout                                                                        ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[9] ; Lost fanout                                                                        ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[9] ; Lost fanout                                                                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|sdram_cmd[1]                                                                                                        ; Merged with Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|sdram_cmd[2] ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_DR[3,4]                                                                                                                                    ; Merged with Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_DR[1]                               ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state~4                                                                                                               ; Lost fanout                                                                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state~5                                                                                                               ; Lost fanout                                                                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state~6                                                                                                               ; Lost fanout                                                                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state~7                                                                                                               ; Lost fanout                                                                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state~8                                                                                                               ; Lost fanout                                                                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state~4                                                                                                             ; Lost fanout                                                                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state~5                                                                                                             ; Lost fanout                                                                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state~6                                                                                                             ; Lost fanout                                                                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state~7                                                                                                             ; Lost fanout                                                                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state~8                                                                                                             ; Lost fanout                                                                        ;
; Total Number of Removed Registers = 36                                                                                                                                        ;                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                        ;
+---------------------------------------------------------------+---------------------------+----------------------------------------+
; Register name                                                 ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------------------------------------------------------+---------------------------+----------------------------------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[3] ; Stuck at GND              ; Sdram_Top:Sdram_Top_inst|sdram_cmd[3]  ;
;                                                               ; due to stuck port data_in ;                                        ;
+---------------------------------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 538   ;
; Number of registers using Synchronous Clear  ; 52    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 305   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 147   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Sdram_Top:Sdram_Top_inst|sdram_cmd[2]                                                                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_cmd[1]                                                                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_cmd[0]                                                                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|sdram_cmd[2]                                                                                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[2]                                                                                                                       ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[1]                                                                                                                       ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[0]                                                                                                                       ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0 ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0 ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6    ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9    ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0 ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0 ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6    ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9    ; 4       ;
; Total number of inverted registers = 21                                                                                                                                                ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[9]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[8]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart_Pic_Sdram_VGA|Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[4]                              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|sdram_addr[3]                                 ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|sdram_addr[5]                                 ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |Uart_Pic_Sdram_VGA|Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][2]                       ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |Uart_Pic_Sdram_VGA|Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                       ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |Uart_Pic_Sdram_VGA|Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                       ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |Uart_Pic_Sdram_VGA|Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                       ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |Uart_Pic_Sdram_VGA|Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                       ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |Uart_Pic_Sdram_VGA|Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][2]                       ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |Uart_Pic_Sdram_VGA|Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][2]                       ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |Uart_Pic_Sdram_VGA|Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                       ;
; 256:1              ; 3 bits    ; 510 LEs       ; 3 LEs                ; 507 LEs                ; Yes        ; |Uart_Pic_Sdram_VGA|Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[2]                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|sdram_cmd[2]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                              ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                              ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clk_Pll:Clk_Pll_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Clk_Pll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 41666                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 25                        ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 25                        ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 25                        ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 24                        ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 12                        ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 6                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; Clk_Pll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst ;
+----------------+----------------------------------+----------------------------------------------+
; Parameter Name ; Value                            ; Type                                         ;
+----------------+----------------------------------+----------------------------------------------+
; ADDR_WIDTH     ; 00000000000000000000000000001100 ; Unsigned Binary                              ;
+----------------+----------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst ;
+----------------+----------------------------------+----------------------------------------------------+
; Parameter Name ; Value                            ; Type                                               ;
+----------------+----------------------------------+----------------------------------------------------+
; ADDR_WIDTH     ; 00000000000000000000000000001100 ; Unsigned Binary                                    ;
+----------------+----------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst ;
+----------------+----------------------------------+------------------------------------------------+
; Parameter Name ; Value                            ; Type                                           ;
+----------------+----------------------------------+------------------------------------------------+
; DATA_WIDTH     ; 00000000000000000000000000010000 ; Unsigned Binary                                ;
; ADDR_WIDTH     ; 00000000000000000000000000001100 ; Unsigned Binary                                ;
; ROW_DEPTH      ; 00000000000000000000010010110000 ; Unsigned Binary                                ;
; COL_DEPTH      ; 00000000000000000000000100000000 ; Unsigned Binary                                ;
; BURST_LENGTH   ; 00000000000000000000000100000000 ; Unsigned Binary                                ;
; ACT_DEPTH      ; 00000000000000000000000000000100 ; Unsigned Binary                                ;
; BREAK_PRE      ; 00000000000000000000000000000100 ; Unsigned Binary                                ;
; BURST_WIDTH    ; 00000000000000000000000000001000 ; Unsigned Binary                                ;
+----------------+----------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst ;
+----------------+----------------------------------+----------------------------------------------+
; Parameter Name ; Value                            ; Type                                         ;
+----------------+----------------------------------+----------------------------------------------+
; DATA_WIDTH     ; 00000000000000000000000000010000 ; Unsigned Binary                              ;
; ADDR_WIDTH     ; 00000000000000000000000000001100 ; Unsigned Binary                              ;
; ROW_DEPTH      ; 00000000000000000000010010110000 ; Unsigned Binary                              ;
; COL_DEPTH      ; 00000000000000000000000100000000 ; Unsigned Binary                              ;
; BURST_LENGTH   ; 00000000000000000000000100000000 ; Unsigned Binary                              ;
; ACT_DEPTH      ; 00000000000000000000000000000100 ; Unsigned Binary                              ;
; BREAK_PRE      ; 00000000000000000000000000000100 ; Unsigned Binary                              ;
; BURST_WIDTH    ; 00000000000000000000000000001000 ; Unsigned Binary                              ;
+----------------+----------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst ;
+----------------+----------------------------------+--------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                   ;
+----------------+----------------------------------+--------------------------------------------------------+
; WR_RD_DATA     ; 00000000000000000000000100000000 ; Unsigned Binary                                        ;
+----------------+----------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                     ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                           ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                  ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                                           ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                  ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; dcfifo_rof1  ; Untyped                                                                                                                  ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                     ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                           ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                  ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                                           ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                  ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; dcfifo_rof1  ; Untyped                                                                                                                  ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; Clk_Pll:Clk_Pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 41666                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                      ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                    ;
; Entity Instance            ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                           ;
;     -- LPM_WIDTH           ; 16                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                   ;
; Entity Instance            ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                           ;
;     -- LPM_WIDTH           ; 16                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                   ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Info     ; Explicitly unconnected                                                                     ;
+---------+--------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Info     ; Explicitly unconnected                                                                     ;
+---------+--------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Top:Sdram_Top_inst"                                                                           ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; sdram_dqm            ; Output ; Info     ; Explicitly unconnected                                                              ;
; wfifo_wr_data[15..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rfifo_rd_data[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Uart_Byte_Rx:Uart_Byte_Rx_inst"  ;
+----------------+--------+----------+------------------------+
; Port           ; Type   ; Severity ; Details                ;
+----------------+--------+----------+------------------------+
; baud_set[1..0] ; Input  ; Info     ; Stuck at GND           ;
; baud_set[3]    ; Input  ; Info     ; Stuck at GND           ;
; baud_set[2]    ; Input  ; Info     ; Stuck at VCC           ;
; uart_state     ; Output ; Info     ; Explicitly unconnected ;
+----------------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Thu May 03 20:35:50 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Uart_Pic_Sdram_VGA -c Uart_Pic_Sdram_VGA
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/ip_core/clk_pll.v
    Info (12023): Found entity 1: Clk_Pll
Info (12021): Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/vga_drive.v
    Info (12023): Found entity 1: VGA_Drive
Info (12021): Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/vga_dispaly.v
    Info (12023): Found entity 1: VGA_Dispaly
Info (12021): Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/uart_pic_sdram_vga.v
    Info (12023): Found entity 1: Uart_Pic_Sdram_VGA
Info (12021): Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/uart_byte_rx.v
    Info (12023): Found entity 1: Uart_Byte_Rx
Info (12021): Found 0 design units, including 0 entities, in source file /quartusii/uart_pic_sdram_vga/src/lcd_para.v
Info (12021): Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/auto_write_read.v
    Info (12023): Found entity 1: Auto_Write_Read
Info (12021): Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/sdram_write.v
    Info (12023): Found entity 1: Sdram_Write
Info (12021): Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/sdram_top.v
    Info (12023): Found entity 1: Sdram_Top
Info (12021): Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/sdram_refresh.v
    Info (12023): Found entity 1: Sdram_Refresh
Info (12021): Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/sdram_read.v
    Info (12023): Found entity 1: Sdram_Read
Info (12021): Found 0 design units, including 0 entities, in source file /quartusii/uart_pic_sdram_vga/src/sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/sdram_init.v
    Info (12023): Found entity 1: Sdram_Init
Info (12021): Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/ip_core/dfifo_16x512.v
    Info (12023): Found entity 1: dfifo_16x512
Info (12127): Elaborating entity "Uart_Pic_Sdram_VGA" for the top level hierarchy
Info (12128): Elaborating entity "Clk_Pll" for hierarchy "Clk_Pll:Clk_Pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "Clk_Pll:Clk_Pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Clk_Pll:Clk_Pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "Clk_Pll:Clk_Pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "6"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "12"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "25"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "24"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "25"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "41666"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Clk_Pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_pll_altpll.v
    Info (12023): Found entity 1: Clk_Pll_altpll
Info (12128): Elaborating entity "Clk_Pll_altpll" for hierarchy "Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated"
Info (12128): Elaborating entity "Uart_Byte_Rx" for hierarchy "Uart_Byte_Rx:Uart_Byte_Rx_inst"
Info (12128): Elaborating entity "Sdram_Top" for hierarchy "Sdram_Top:Sdram_Top_inst"
Info (12128): Elaborating entity "Sdram_Init" for hierarchy "Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst"
Info (12128): Elaborating entity "Sdram_Refresh" for hierarchy "Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst"
Info (10264): Verilog HDL Case Statement information at Sdram_Refresh.v(102): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "Sdram_Write" for hierarchy "Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"
Warning (10240): Verilog HDL Always Construct warning at Sdram_Write.v(85): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct
Info (10264): Verilog HDL Case Statement information at Sdram_Write.v(136): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at Sdram_Write.v(167): all case item expressions in this case statement are onehot
Info (10041): Inferred latch for "next_state.00111" at Sdram_Write.v(88)
Info (10041): Inferred latch for "next_state.00101" at Sdram_Write.v(88)
Info (10041): Inferred latch for "next_state.00100" at Sdram_Write.v(88)
Info (10041): Inferred latch for "next_state.00010" at Sdram_Write.v(88)
Info (10041): Inferred latch for "next_state.00001" at Sdram_Write.v(88)
Info (12128): Elaborating entity "Sdram_Read" for hierarchy "Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"
Warning (10240): Verilog HDL Always Construct warning at Sdram_Read.v(86): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct
Info (10264): Verilog HDL Case Statement information at Sdram_Read.v(138): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at Sdram_Read.v(168): all case item expressions in this case statement are onehot
Info (10041): Inferred latch for "next_state.00111" at Sdram_Read.v(89)
Info (10041): Inferred latch for "next_state.00110" at Sdram_Read.v(89)
Info (10041): Inferred latch for "next_state.00100" at Sdram_Read.v(89)
Info (10041): Inferred latch for "next_state.00011" at Sdram_Read.v(89)
Info (10041): Inferred latch for "next_state.00001" at Sdram_Read.v(89)
Info (12128): Elaborating entity "Auto_Write_Read" for hierarchy "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst"
Warning (10036): Verilog HDL or VHDL warning at Auto_Write_Read.v(131): object "rfifo_wr_en_nedge" assigned a value but never read
Info (12128): Elaborating entity "dfifo_16x512" for hierarchy "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_rof1.tdf
    Info (12023): Found entity 1: dcfifo_rof1
Info (12128): Elaborating entity "dcfifo_rof1" for hierarchy "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3p6.tdf
    Info (12023): Found entity 1: a_graycounter_3p6
Info (12128): Elaborating entity "a_graycounter_3p6" for hierarchy "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_v6c.tdf
    Info (12023): Found entity 1: a_graycounter_v6c
Info (12128): Elaborating entity "a_graycounter_v6c" for hierarchy "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a011.tdf
    Info (12023): Found entity 1: altsyncram_a011
Info (12128): Elaborating entity "altsyncram_a011" for hierarchy "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_909.tdf
    Info (12023): Found entity 1: dffpipe_909
Info (12128): Elaborating entity "dffpipe_909" for hierarchy "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d7d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_d7d
Info (12128): Elaborating entity "alt_synch_pipe_d7d" for hierarchy "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf
    Info (12023): Found entity 1: dffpipe_c09
Info (12128): Elaborating entity "dffpipe_c09" for hierarchy "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e7d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e7d
Info (12128): Elaborating entity "alt_synch_pipe_e7d" for hierarchy "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf
    Info (12023): Found entity 1: dffpipe_d09
Info (12128): Elaborating entity "dffpipe_d09" for hierarchy "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp"
Info (12128): Elaborating entity "VGA_Drive" for hierarchy "VGA_Drive:VGA_Drive_inst"
Warning (10230): Verilog HDL assignment warning at VGA_Drive.v(104): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at VGA_Drive.v(105): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "VGA_Dispaly" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[15]"
Warning (13012): Latch Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111
Warning (13012): Latch Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111
Warning (13012): Latch Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111
Warning (13012): Latch Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111
Warning (13012): Latch Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111
Warning (13012): Latch Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC
    Warning (13410): Pin "sdram_cs_n" is stuck at GND
    Warning (13410): Pin "sdram_bank[0]" is stuck at GND
    Warning (13410): Pin "sdram_bank[1]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/output_files/Uart_Pic_Sdram_VGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 961 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 40 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 877 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 550 megabytes
    Info: Processing ended: Thu May 03 20:35:55 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/output_files/Uart_Pic_Sdram_VGA.map.smsg.


