#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Nov 17 20:38:17 2023
# Process ID: 31228
# Current directory: D:/three_verilog/Uart_ddr3_Hdmi/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5996 D:\three_verilog\Uart_ddr3_Hdmi\project_1\project_1.xpr
# Log file: D:/three_verilog/Uart_ddr3_Hdmi/project_1/vivado.log
# Journal file: D:/three_verilog/Uart_ddr3_Hdmi/project_1\vivado.jou
# Running On: LAPTOP-H1858A6E, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16828 MB
#-----------------------------------------------------------
start_gui
open_project D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/Uart_ddr3_Hdmi/ip_repo/myip_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2208.602 ; gain = 370.195
update_compile_order -fileset sources_1
close_project
open_project D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : <D:\three_verilog\Aribe\Axi_interconnect_test\Axi_interconnect_test.srcs\sources_1\bd\design_1\design_1.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New External Port} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_100MHz_100M/ext_reset_in]
INFO: [BoardRule 102-10] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
INFO: [BoardRule 102-15] connect_bd_net /reset_rtl_0 /rst_clk_100MHz_100M/ext_reset_in
INFO: [BoardRule 102-19] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_interconnect_0/S00_ACLK
/axi_interconnect_0/M00_ACLK
/axi_interconnect_0/M01_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {1} \
  CONFIG.NUM_SI {4} \
] [get_bd_cells axi_interconnect_0]
endgroup
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_interconnect_0/S00_ACLK
/axi_interconnect_0/M00_ACLK
/axi_interconnect_0/S01_ACLK
/axi_interconnect_0/S02_ACLK
/axi_interconnect_0/S03_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_nets reset_rtl_0_1] [get_bd_nets rst_clk_100MHz_100M_peripheral_aresetn] [get_bd_cells rst_clk_100MHz_100M]
connect_bd_net [get_bd_ports reset_rtl_0] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins axi_interconnect_0/S02_ACLK]
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins axi_interconnect_0/S03_ACLK]
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins axi_interconnect_0/S01_ACLK]
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_interconnect_0/S00_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins axi_interconnect_0/S00_ACLK]
validate_bd_design
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_interconnect_0/xbar/M00_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /axi_interconnect_0/S00_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /axi_interconnect_0/S00_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /axi_interconnect_0/S00_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /axi_interconnect_0/S01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /axi_interconnect_0/S01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /axi_interconnect_0/S01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /axi_interconnect_0/S02_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /axi_interconnect_0/S02_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /axi_interconnect_0/S02_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /axi_interconnect_0/S03_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /axi_interconnect_0/S03_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /axi_interconnect_0/S03_AXI'
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_interconnect_0/S00_ARESETN
/axi_interconnect_0/M00_ARESETN
/axi_interconnect_0/S01_ARESETN
/axi_interconnect_0/S02_ARESETN
/axi_interconnect_0/S03_ARESETN

connect_bd_net [get_bd_ports reset_rtl_0] [get_bd_pins axi_interconnect_0/S03_ARESETN]
connect_bd_net [get_bd_ports reset_rtl_0] [get_bd_pins axi_interconnect_0/S02_ARESETN]
connect_bd_net [get_bd_ports reset_rtl_0] [get_bd_pins axi_interconnect_0/S01_ARESETN]
connect_bd_net [get_bd_ports reset_rtl_0] [get_bd_pins axi_interconnect_0/M00_ARESETN]
connect_bd_net [get_bd_ports reset_rtl_0] [get_bd_pins axi_interconnect_0/S00_ARESETN]
validate_bd_design
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_interconnect_0/xbar/M00_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /axi_interconnect_0/S00_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /axi_interconnect_0/S00_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /axi_interconnect_0/S00_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /axi_interconnect_0/S01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /axi_interconnect_0/S01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /axi_interconnect_0/S01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /axi_interconnect_0/S02_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /axi_interconnect_0/S02_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /axi_interconnect_0/S02_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /axi_interconnect_0/S03_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /axi_interconnect_0/S03_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /axi_interconnect_0/S03_AXI'
export_ip_user_files -of_objects  [get_files D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/ip/axi_interconnect_0/axi_interconnect_0.xci] -no_script -reset -force -quiet
remove_files  -fileset axi_interconnect_0 D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/ip/axi_interconnect_0/axi_interconnect_0.xci
INFO: [Project 1-386] Moving file 'D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/ip/axi_interconnect_0/axi_interconnect_0.xci' from fileset 'axi_interconnect_0' to fileset 'sources_1'.
file delete -force D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/ip/axi_interconnect_0
file delete -force d:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.gen/sources_1/ip/axi_interconnect_0
save_bd_design
Wrote  : <D:\three_verilog\Aribe\Axi_interconnect_test\Axi_interconnect_test.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
endgroup
generate_target all [get_files  D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
Exporting to file D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.gen/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
export_ip_user_files -of_objects [get_files D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_xbar_0_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
[Fri Nov 17 20:51:09 2023] Launched design_1_xbar_0_synth_1...
Run output will be captured here: D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.runs/design_1_xbar_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.ip_user_files -ipstatic_source_dir D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.cache/compile_simlib/questa} {riviera=D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_interconnect_0/S00_AXI]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_interconnect_0/S01_AXI]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_interconnect_0/S02_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets S00_AXI_0_1] [get_bd_intf_nets S01_AXI_0_1] [get_bd_intf_nets S02_AXI_0_1]
delete_bd_objs [get_bd_intf_ports S00_AXI_0] [get_bd_intf_ports S01_AXI_0] [get_bd_intf_ports S02_AXI_0]
startgroup
make_bd_pins_external  [get_bd_cells axi_interconnect_0]
make_bd_intf_pins_external  [get_bd_cells axi_interconnect_0]
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {axi_interconnect_0}]
set_property location {0.5 -19 133} [get_bd_cells axi_interconnect_1]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {0.5 -19 133} [get_bd_cells axi_interconnect_1]'
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {axi_interconnect_0}]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_cells axi_interconnect_0]'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_cells axi_interconnect_0]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_ports S00_AXI_0] [get_bd_intf_ports S01_AXI_0] [get_bd_intf_ports S02_AXI_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets S00_AXI_0_1] [get_bd_intf_nets S01_AXI_0_1] [get_bd_intf_nets S02_AXI_0_1]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_intf_pins axi_interconnect_0/S02_AXI]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_intf_pins axi_interconnect_0/S01_AXI]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_intf_pins axi_interconnect_0/S00_AXI]'
INFO: [Common 17-17] undo 'startgroup'
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_awaddr]
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_awaddr> is being overridden by the user with net <S00_AXI_awaddr_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_awlen]
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_awlen> is being overridden by the user with net <S00_AXI_awlen_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_awsize]
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_awsize> is being overridden by the user with net <S00_AXI_awsize_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_awlock]
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_awlock> is being overridden by the user with net <S00_AXI_awlock_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_awprot]
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_awprot> is being overridden by the user with net <S00_AXI_awprot_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_awready]
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_awready> is being overridden by the user with net <axi_interconnect_0_S00_AXI_awready>. This pin will not be connected as a part of interface connection <S00_AXI>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_wvalid]
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_wvalid> is being overridden by the user with net <S00_AXI_wvalid_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_wready]
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_wready> is being overridden by the user with net <axi_interconnect_0_S00_AXI_wready>. This pin will not be connected as a part of interface connection <S00_AXI>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_wdata]
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_wdata> is being overridden by the user with net <S00_AXI_wdata_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_wstrb]
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_wstrb> is being overridden by the user with net <S00_AXI_wstrb_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_wlast]
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_wlast> is being overridden by the user with net <S00_AXI_wlast_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_awvalid]
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_awvalid> is being overridden by the user with net <S00_AXI_awvalid_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_awqos]
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_awqos> is being overridden by the user with net <S00_AXI_awqos_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_awcache]
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_awcache> is being overridden by the user with net <S00_AXI_awcache_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_awburst]
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_awburst> is being overridden by the user with net <S00_AXI_awburst_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_bresp] [get_bd_pins axi_interconnect_0/S00_AXI_bvalid] [get_bd_pins axi_interconnect_0/S00_AXI_bready]
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_bresp> is being overridden by the user with net <axi_interconnect_0_S00_AXI_bresp>. This pin will not be connected as a part of interface connection <S00_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_bvalid> is being overridden by the user with net <axi_interconnect_0_S00_AXI_bvalid>. This pin will not be connected as a part of interface connection <S00_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_bready> is being overridden by the user with net <S00_AXI_bready_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_araddr] [get_bd_pins axi_interconnect_0/S00_AXI_arlen] [get_bd_pins axi_interconnect_0/S00_AXI_arsize] [get_bd_pins axi_interconnect_0/S00_AXI_arburst]
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_araddr> is being overridden by the user with net <S00_AXI_araddr_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_arlen> is being overridden by the user with net <S00_AXI_arlen_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_arsize> is being overridden by the user with net <S00_AXI_arsize_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_arburst> is being overridden by the user with net <S00_AXI_arburst_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/S00_AXI_arqos] [get_bd_pins axi_interconnect_0/S00_AXI_arlock] [get_bd_pins axi_interconnect_0/S00_AXI_arvalid] [get_bd_pins axi_interconnect_0/S00_AXI_arready] [get_bd_pins axi_interconnect_0/S00_AXI_rvalid] [get_bd_pins axi_interconnect_0/S00_AXI_rdata] [get_bd_pins axi_interconnect_0/S00_AXI_rresp] [get_bd_pins axi_interconnect_0/S00_AXI_rlast] [get_bd_pins axi_interconnect_0/S00_AXI_arcache] [get_bd_pins axi_interconnect_0/S00_AXI_arprot] [get_bd_pins axi_interconnect_0/S00_AXI_rready]
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_arqos> is being overridden by the user with net <S00_AXI_arqos_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_arlock> is being overridden by the user with net <S00_AXI_arlock_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_arvalid> is being overridden by the user with net <S00_AXI_arvalid_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_arready> is being overridden by the user with net <axi_interconnect_0_S00_AXI_arready>. This pin will not be connected as a part of interface connection <S00_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_rvalid> is being overridden by the user with net <axi_interconnect_0_S00_AXI_rvalid>. This pin will not be connected as a part of interface connection <S00_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_rdata> is being overridden by the user with net <axi_interconnect_0_S00_AXI_rdata>. This pin will not be connected as a part of interface connection <S00_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_rresp> is being overridden by the user with net <axi_interconnect_0_S00_AXI_rresp>. This pin will not be connected as a part of interface connection <S00_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_rlast> is being overridden by the user with net <axi_interconnect_0_S00_AXI_rlast>. This pin will not be connected as a part of interface connection <S00_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_arcache> is being overridden by the user with net <S00_AXI_arcache_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_arprot> is being overridden by the user with net <S00_AXI_arprot_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_interconnect_0/S00_AXI_rready> is being overridden by the user with net <S00_AXI_rready_0_1>. This pin will not be connected as a part of interface connection <S00_AXI>.
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_interconnect_0/xbar/M00_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /axi_interconnect_0/S00_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /axi_interconnect_0/S00_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /axi_interconnect_0/S00_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /axi_interconnect_0/S01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /axi_interconnect_0/S01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /axi_interconnect_0/S01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /axi_interconnect_0/S02_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /axi_interconnect_0/S02_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /axi_interconnect_0/S02_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /axi_interconnect_0/S03_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /axi_interconnect_0/S03_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /axi_interconnect_0/S03_AXI'
make_wrapper -files [get_files D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\three_verilog\Aribe\Axi_interconnect_test\Axi_interconnect_test.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : D:/three_verilog/Aribe/Axi_interconnect_test/Axi_interconnect_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 20:57:54 2023...
