Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul 13 18:51:46 2021
| Host         : DESKTOP-KQE9A5B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_noFIFO_control_sets_placed.rpt
| Design       : top_noFIFO
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      7 |            1 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              27 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------------------+------------------------------+------------------+----------------+
|      Clock Signal     |             Enable Signal            |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------+--------------------------------------+------------------------------+------------------+----------------+
|  clk_400MHz_IBUF_BUFG |                                      | parser/valid1_out            |                1 |              1 |
|  clk_400MHz_IBUF_BUFG | RLE_enc/compressed_stream[2]_i_1_n_0 |                              |                1 |              1 |
|  clk_400MHz_IBUF_BUFG | parser/seq_counter_reg[1]            |                              |                1 |              2 |
|  clk_400MHz_IBUF_BUFG |                                      |                              |                3 |              7 |
|  clk_400MHz_IBUF_BUFG | parser/ASCII_char[7]_i_2_n_0         | parser/ASCII_char[7]_i_1_n_0 |                3 |              8 |
|  clk_400MHz_IBUF_BUFG | parser/packets[2][7]_i_1_n_0         |                              |               10 |             24 |
+-----------------------+--------------------------------------+------------------------------+------------------+----------------+


