# compile vhdl design source files
vhdl xil_defaultlib  "../../../comp_add.srcs/sources_1/new/comp_add.vhd"
vhdl xil_defaultlib  "../../../comp_add.srcs/sim_1/new/tb_comp_add.vhd"

# Do not sort compile order
nosort
