Regs.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Regs_0/src/Regs.v,
Regs_0.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Regs_0/sim/Regs_0.v,
Pipeline_CPU.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Pipeline_CPU.v,
Pipeline_IF.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Pipeline_IF.v,
REG32.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/REG32.v,
add_32.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/add_32.v,
IF_reg_ID.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/IF_reg_ID.v,
Pipeline_ID.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Pipeline_ID.v,
ImmGen.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/ImmGen.v,
SCPU_ctrl.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/SCPU_ctrl.v,
ID_reg_Ex.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/ID_reg_Ex.v,
Pipeline_Ex.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Pipeline_Ex.v,
ALU.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/ALU.v,
Ex_reg_Mem.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Ex_reg_Mem.v,
Pipeline_Mem.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Pipeline_Mem.v,
Mem_reg_WB.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Mem_reg_WB.v,
Pipeline_WB.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Pipeline_WB.v,
MUX2T1_32.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/MUX2T1_32.v,
MUX2T1_32_1.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/MUX2T1_32_1.v,
MUX4T1_32_0.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/MUX4T1_32_0.v,
Pipeline_CPU_0.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/sim/Pipeline_CPU_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
