
ubuntu-preinstalled/watchgnupg:     file format elf32-littlearm


Disassembly of section .init:

00000904 <.init>:
 904:	push	{r3, lr}
 908:	bl	1354 <close@plt+0x868>
 90c:	pop	{r3, pc}

Disassembly of section .plt:

00000910 <calloc@plt-0x14>:
 910:	push	{lr}		; (str lr, [sp, #-4]!)
 914:	ldr	lr, [pc, #4]	; 920 <calloc@plt-0x4>
 918:	add	lr, pc, lr
 91c:	ldr	pc, [lr, #8]!
 920:	andeq	r1, r1, r0, lsl r6

00000924 <calloc@plt>:
 924:	add	ip, pc, #0, 12
 928:	add	ip, ip, #69632	; 0x11000
 92c:	ldr	pc, [ip, #1552]!	; 0x610

00000930 <strcmp@plt>:
 930:	add	ip, pc, #0, 12
 934:	add	ip, ip, #69632	; 0x11000
 938:	ldr	pc, [ip, #1544]!	; 0x608

0000093c <__cxa_finalize@plt>:
 93c:	add	ip, pc, #0, 12
 940:	add	ip, ip, #69632	; 0x11000
 944:	ldr	pc, [ip, #1536]!	; 0x600

00000948 <strtol@plt>:
 948:	add	ip, pc, #0, 12
 94c:	add	ip, ip, #69632	; 0x11000
 950:	ldr	pc, [ip, #1528]!	; 0x5f8

00000954 <setsockopt@plt>:
 954:	add	ip, pc, #0, 12
 958:	add	ip, ip, #69632	; 0x11000
 95c:	ldr	pc, [ip, #1520]!	; 0x5f0

00000960 <read@plt>:
 960:	add	ip, pc, #0, 12
 964:	add	ip, ip, #69632	; 0x11000
 968:	ldr	pc, [ip, #1512]!	; 0x5e8

0000096c <fflush@plt>:
 96c:	add	ip, pc, #0, 12
 970:	add	ip, ip, #69632	; 0x11000
 974:	ldr	pc, [ip, #1504]!	; 0x5e0

00000978 <memcpy@plt>:
 978:	add	ip, pc, #0, 12
 97c:	add	ip, ip, #69632	; 0x11000
 980:	ldr	pc, [ip, #1496]!	; 0x5d8

00000984 <time@plt>:
 984:	add	ip, pc, #0, 12
 988:	add	ip, ip, #69632	; 0x11000
 98c:	ldr	pc, [ip, #1488]!	; 0x5d0

00000990 <select@plt>:
 990:	add	ip, pc, #0, 12
 994:	add	ip, ip, #69632	; 0x11000
 998:	ldr	pc, [ip, #1480]!	; 0x5c8

0000099c <__stack_chk_fail@plt>:
 99c:	add	ip, pc, #0, 12
 9a0:	add	ip, ip, #69632	; 0x11000
 9a4:	ldr	pc, [ip, #1472]!	; 0x5c0

000009a8 <realloc@plt>:
 9a8:	add	ip, pc, #0, 12
 9ac:	add	ip, ip, #69632	; 0x11000
 9b0:	ldr	pc, [ip, #1464]!	; 0x5b8

000009b4 <__fdelt_chk@plt>:
 9b4:	add	ip, pc, #0, 12
 9b8:	add	ip, ip, #69632	; 0x11000
 9bc:	ldr	pc, [ip, #1456]!	; 0x5b0

000009c0 <accept@plt>:
 9c0:	add	ip, pc, #0, 12
 9c4:	add	ip, ip, #69632	; 0x11000
 9c8:	ldr	pc, [ip, #1448]!	; 0x5a8

000009cc <fwrite@plt>:
 9cc:	add	ip, pc, #0, 12
 9d0:	add	ip, ip, #69632	; 0x11000
 9d4:	ldr	pc, [ip, #1440]!	; 0x5a0

000009d8 <puts@plt>:
 9d8:	add	ip, pc, #0, 12
 9dc:	add	ip, ip, #69632	; 0x11000
 9e0:	ldr	pc, [ip, #1432]!	; 0x598

000009e4 <malloc@plt>:
 9e4:	add	ip, pc, #0, 12
 9e8:	add	ip, ip, #69632	; 0x11000
 9ec:	ldr	pc, [ip, #1424]!	; 0x590

000009f0 <__libc_start_main@plt>:
 9f0:	add	ip, pc, #0, 12
 9f4:	add	ip, ip, #69632	; 0x11000
 9f8:	ldr	pc, [ip, #1416]!	; 0x588

000009fc <strerror@plt>:
 9fc:	add	ip, pc, #0, 12
 a00:	add	ip, ip, #69632	; 0x11000
 a04:	ldr	pc, [ip, #1408]!	; 0x580

00000a08 <__vfprintf_chk@plt>:
 a08:	add	ip, pc, #0, 12
 a0c:	add	ip, ip, #69632	; 0x11000
 a10:	ldr	pc, [ip, #1400]!	; 0x578

00000a14 <localtime@plt>:
 a14:	add	ip, pc, #0, 12
 a18:	add	ip, ip, #69632	; 0x11000
 a1c:	ldr	pc, [ip, #1392]!	; 0x570

00000a20 <__gmon_start__@plt>:
 a20:	add	ip, pc, #0, 12
 a24:	add	ip, ip, #69632	; 0x11000
 a28:	ldr	pc, [ip, #1384]!	; 0x568

00000a2c <exit@plt>:
 a2c:	add	ip, pc, #0, 12
 a30:	add	ip, ip, #69632	; 0x11000
 a34:	ldr	pc, [ip, #1376]!	; 0x560

00000a38 <strlen@plt>:
 a38:	add	ip, pc, #0, 12
 a3c:	add	ip, ip, #69632	; 0x11000
 a40:	ldr	pc, [ip, #1368]!	; 0x558

00000a44 <strchr@plt>:
 a44:	add	ip, pc, #0, 12
 a48:	add	ip, ip, #69632	; 0x11000
 a4c:	ldr	pc, [ip, #1360]!	; 0x550

00000a50 <__errno_location@plt>:
 a50:	add	ip, pc, #0, 12
 a54:	add	ip, ip, #69632	; 0x11000
 a58:	ldr	pc, [ip, #1352]!	; 0x548

00000a5c <bind@plt>:
 a5c:	add	ip, pc, #0, 12
 a60:	add	ip, ip, #69632	; 0x11000
 a64:	ldr	pc, [ip, #1344]!	; 0x540

00000a68 <setvbuf@plt>:
 a68:	add	ip, pc, #0, 12
 a6c:	add	ip, ip, #69632	; 0x11000
 a70:	ldr	pc, [ip, #1336]!	; 0x538

00000a74 <memset@plt>:
 a74:	add	ip, pc, #0, 12
 a78:	add	ip, ip, #69632	; 0x11000
 a7c:	ldr	pc, [ip, #1328]!	; 0x530

00000a80 <strncpy@plt>:
 a80:	add	ip, pc, #0, 12
 a84:	add	ip, ip, #69632	; 0x11000
 a88:	ldr	pc, [ip, #1320]!	; 0x528

00000a8c <__printf_chk@plt>:
 a8c:	add	ip, pc, #0, 12
 a90:	add	ip, ip, #69632	; 0x11000
 a94:	ldr	pc, [ip, #1312]!	; 0x520

00000a98 <__fprintf_chk@plt>:
 a98:	add	ip, pc, #0, 12
 a9c:	add	ip, ip, #69632	; 0x11000
 aa0:	ldr	pc, [ip, #1304]!	; 0x518

00000aa4 <fcntl64@plt>:
 aa4:	add	ip, pc, #0, 12
 aa8:	add	ip, ip, #69632	; 0x11000
 aac:	ldr	pc, [ip, #1296]!	; 0x510

00000ab0 <listen@plt>:
 ab0:	add	ip, pc, #0, 12
 ab4:	add	ip, ip, #69632	; 0x11000
 ab8:	ldr	pc, [ip, #1288]!	; 0x508

00000abc <putc@plt>:
 abc:	add	ip, pc, #0, 12
 ac0:	add	ip, ip, #69632	; 0x11000
 ac4:	ldr	pc, [ip, #1280]!	; 0x500

00000ac8 <remove@plt>:
 ac8:	add	ip, pc, #0, 12
 acc:	add	ip, ip, #69632	; 0x11000
 ad0:	ldr	pc, [ip, #1272]!	; 0x4f8

00000ad4 <socket@plt>:
 ad4:	add	ip, pc, #0, 12
 ad8:	add	ip, ip, #69632	; 0x11000
 adc:	ldr	pc, [ip, #1264]!	; 0x4f0

00000ae0 <abort@plt>:
 ae0:	add	ip, pc, #0, 12
 ae4:	add	ip, ip, #69632	; 0x11000
 ae8:	ldr	pc, [ip, #1256]!	; 0x4e8

00000aec <close@plt>:
 aec:	add	ip, pc, #0, 12
 af0:	add	ip, ip, #69632	; 0x11000
 af4:	ldr	pc, [ip, #1248]!	; 0x4e0

Disassembly of section .text:

00000af8 <.text>:
     af8:	svcmi	0x00f0e92d
     afc:			; <UNDEFINED> instruction: 0x2778f8df
     b00:	blhi	13bfbc <close@plt+0x13b4d0>
     b04:			; <UNDEFINED> instruction: 0x3774f8df
     b08:			; <UNDEFINED> instruction: 0xf8df447a
     b0c:	ldmpl	r3, {r2, r4, r5, r6, r8, r9, sl, ip, pc}^
     b10:	cfstr32vc	mvfx15, [pc, #-692]	; 864 <calloc@plt-0xc0>
     b14:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
     b18:			; <UNDEFINED> instruction: 0xf04f938d
     b1c:	stmdacs	r0, {r8, r9}
     b20:	tsthi	sl, r0	; <UNPREDICTABLE>
     b24:			; <UNDEFINED> instruction: 0xf1012801
     b28:			; <UNDEFINED> instruction: 0xf1000404
     b2c:			; <UNDEFINED> instruction: 0xf00036ff
     b30:	movwcs	r8, #913	; 0x391
     b34:	movwls	r9, #21251	; 0x5303
     b38:			; <UNDEFINED> instruction: 0xf8df4627
     b3c:			; <UNDEFINED> instruction: 0xf8df3748
     b40:	ldrbtmi	r0, [fp], #-1864	; 0xfffff8b8
     b44:			; <UNDEFINED> instruction: 0x2744f8df
     b48:			; <UNDEFINED> instruction: 0x1744f8df
     b4c:	mcr	4, 0, r4, cr8, cr8, {3}
     b50:			; <UNDEFINED> instruction: 0xf8df3a90
     b54:			; <UNDEFINED> instruction: 0xf8df3740
     b58:	ldrbtmi	fp, [sl], #-1856	; 0xfffff8c0
     b5c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
     b60:	mcr	4, 0, r4, cr8, cr11, {7}
     b64:	vmov	s18, r0
     b68:			; <UNDEFINED> instruction: 0xf8df3a10
     b6c:			; <UNDEFINED> instruction: 0xf8cd3730
     b70:			; <UNDEFINED> instruction: 0x46929010
     b74:	movwls	r4, #29819	; 0x747b
     b78:			; <UNDEFINED> instruction: 0x3724f8df
     b7c:	ldrbtmi	r4, [fp], #-1673	; 0xfffff977
     b80:			; <UNDEFINED> instruction: 0xf8d79306
     b84:	ldrtmi	r8, [ip], -r0
     b88:	smladxcc	r4, r5, r6, r4
     b8c:	mulcs	r0, r8, r8
     b90:	tstle	r8, sp, lsr #20
     b94:	mulcs	r1, r8, r8
     b98:	tstle	r4, sp, lsr #20
     b9c:	mulcs	r2, r8, r8
     ba0:			; <UNDEFINED> instruction: 0xf0002a00
     ba4:			; <UNDEFINED> instruction: 0x46518117
     ba8:			; <UNDEFINED> instruction: 0xf7ff4640
     bac:	stmdacs	r0, {r1, r6, r7, r9, sl, fp, sp, lr, pc}
     bb0:	rscshi	pc, sp, r0
     bb4:	strbmi	r4, [r0], -r9, asr #12
     bb8:	mrc	7, 5, APSR_nzcv, cr10, cr15, {7}
     bbc:			; <UNDEFINED> instruction: 0xf0002800
     bc0:			; <UNDEFINED> instruction: 0x465980da
     bc4:			; <UNDEFINED> instruction: 0xf7ff4640
     bc8:	stmdacs	r0, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
     bcc:	addshi	pc, r1, r0, asr #32
     bd0:	vaddne.f64	d25, d5, d6
     bd4:			; <UNDEFINED> instruction: 0x462e463c
     bd8:	movwcs	r4, #5658	; 0x161a
     bdc:	mcrcs	0, 0, r6, cr0, cr3, {4}
     be0:			; <UNDEFINED> instruction: 0xf8ddd1cf
     be4:	stccs	0, cr9, [r1, #-64]	; 0xffffffc0
     be8:			; <UNDEFINED> instruction: 0xf0409b03
     bec:	blcs	20ec0 <close@plt+0x203d4>
     bf0:	rscshi	pc, r5, r0, asr #32
     bf4:	ssateq	pc, #13, pc, asr #17	; <UNPREDICTABLE>
     bf8:	ldrmi	r2, [r9], -r0, lsl #6
     bfc:	ldrmi	r2, [pc], -r1, lsl #4
     c00:	bcc	ffffcd44 <close@plt+0xffffc258>
     c04:	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
     c08:	stmdavs	r0, {r1, r3, ip, pc}
     c0c:	svc	0x002cf7ff
     c10:	andcs	r2, r0, #1073741824	; 0x40000000
     c14:			; <UNDEFINED> instruction: 0xf7ff4608
     c18:			; <UNDEFINED> instruction: 0xf1b0ef5e
     c1c:			; <UNDEFINED> instruction: 0x46833fff
     c20:	cmphi	r9, r0	; <UNPREDICTABLE>
     c24:	pkhtbcc	pc, r0, pc, asr #17	; <UNPREDICTABLE>
     c28:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
     c2c:			; <UNDEFINED> instruction: 0xf0402b00
     c30:			; <UNDEFINED> instruction: 0xf1ba8306
     c34:			; <UNDEFINED> instruction: 0xf04f3fff
     c38:	andsle	r0, r3, r1, lsl #10
     c3c:	mrscs	r2, R11_usr
     c40:			; <UNDEFINED> instruction: 0xf7ff4650
     c44:	mcrrne	15, 3, lr, r6, cr0
     c48:	rschi	pc, pc, #0
     c4c:	andvs	pc, r0, #64, 8	; 0x40000000
     c50:	ldrbmi	r2, [r0], -r4, lsl #2
     c54:	svc	0x0026f7ff
     c58:			; <UNDEFINED> instruction: 0xf0003001
     c5c:			; <UNDEFINED> instruction: 0xf1bb82dc
     c60:			; <UNDEFINED> instruction: 0xd0103fff
     c64:	andcs	r2, r0, #-1073741824	; 0xc0000000
     c68:			; <UNDEFINED> instruction: 0xf7ff4658
     c6c:	mcrrne	15, 1, lr, r1, cr12
     c70:	sbchi	pc, r7, #0
     c74:	andvs	pc, r0, #64, 8	; 0x40000000
     c78:	ldrbmi	r2, [r8], -r4, lsl #2
     c7c:	svc	0x0012f7ff
     c80:			; <UNDEFINED> instruction: 0xf0003001
     c84:	blls	e175c <close@plt+0xe0c70>
     c88:			; <UNDEFINED> instruction: 0xf0402b00
     c8c:	mvflss	f0, f0
     c90:			; <UNDEFINED> instruction: 0xf0402d00
     c94:	strtmi	r8, [r8], r0, ror #1
     c98:	svccc	0x00fff1ba
     c9c:	ldrtmi	sp, [r1], -r7
     ca0:			; <UNDEFINED> instruction: 0x46502210
     ca4:	mrc	7, 6, APSR_nzcv, cr10, cr15, {7}
     ca8:			; <UNDEFINED> instruction: 0xf0402800
     cac:	svcls	0x00058295
     cb0:	strbeq	pc, [r6], -sp, lsl #2	; <UNPREDICTABLE>
     cb4:	svccc	0x00fff1bb
     cb8:	msrhi	CPSR_fsx, r0
     cbc:	strbmi	r4, [r1], -sl, lsr #12
     cc0:			; <UNDEFINED> instruction: 0xf7ff4658
     cc4:	stmdacs	r0, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
     cc8:	mrshi	pc, CPSR	; <UNPREDICTABLE>
     ccc:	mcr	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     cd0:	stmdacs	r2!, {fp, sp, lr}^
     cd4:	svccs	0x0000d102
     cd8:	sbcshi	pc, r4, r0, asr #32
     cdc:	tstls	r3, r1, lsr #16
     ce0:	mcr	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     ce4:	strmi	r9, [r2], -r3, lsl #18
     ce8:	strbeq	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
     cec:			; <UNDEFINED> instruction: 0xf0004478
     cf0:	vmov.32	pc, d24[0]
     cf4:			; <UNDEFINED> instruction: 0x46401a10
     cf8:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
     cfc:	blls	1ef244 <close@plt+0x1ee758>
     d00:			; <UNDEFINED> instruction: 0x463c1e75
     d04:	ldrmi	r4, [sl], -lr, lsr #12
     d08:	subsvs	r2, r3, r1, lsl #6
     d0c:			; <UNDEFINED> instruction: 0xf47f2e00
     d10:			; <UNDEFINED> instruction: 0xe766af38
     d14:	bne	fe43c57c <close@plt+0xfe43ba90>
     d18:			; <UNDEFINED> instruction: 0xf7ff4640
     d1c:	stmdblt	r0, {r1, r3, r9, sl, fp, sp, lr, pc}^
     d20:	movwcs	r1, #7797	; 0x1e75
     d24:	movwls	r4, #22076	; 0x563c
     d28:	cfmadd32cs	mvax1, mvfx4, mvfx0, mvfx14
     d2c:	svcge	0x0029f47f
     d30:	mrc	7, 0, lr, cr9, cr7, {2}
     d34:			; <UNDEFINED> instruction: 0x46401a10
     d38:	ldcl	7, cr15, [sl, #1020]!	; 0x3fc
     d3c:			; <UNDEFINED> instruction: 0xf47f2800
     d40:	mrcne	15, 3, sl, cr5, cr0, {2}
     d44:	ldrtmi	r2, [ip], -r1, lsl #6
     d48:	strtmi	r9, [lr], -r3, lsl #6
     d4c:			; <UNDEFINED> instruction: 0xf47f2e00
     d50:	smlald	sl, r6, r8, pc	; <UNPREDICTABLE>
     d54:	cmple	r2, r0, lsl #22
     d58:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
     d5c:			; <UNDEFINED> instruction: 0xf8df2247
     d60:	tstcs	r1, r4, asr r5
     d64:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     d68:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
     d6c:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     d70:			; <UNDEFINED> instruction: 0xf7ff2001
     d74:			; <UNDEFINED> instruction: 0xf8ddee5c
     d78:	pkhbtmi	r9, r0, r0
     d7c:	strcc	pc, [r4, #-2271]!	; 0xfffff721
     d80:	addvc	pc, sl, #1325400064	; 0x4f000000
     d84:	ldreq	pc, [r0, #-2271]!	; 0xfffff721
     d88:			; <UNDEFINED> instruction: 0xf8592101
     d8c:	ldrbtmi	r4, [r8], #-3
     d90:			; <UNDEFINED> instruction: 0xf7ff6823
     d94:			; <UNDEFINED> instruction: 0xf8dfee1c
     d98:	stmdavs	r3!, {r2, r5, r8, sl}
     d9c:	andcs	pc, fp, #64, 4
     da0:	tstcs	r1, r8, ror r4
     da4:	mrc	7, 0, APSR_nzcv, cr2, cr15, {7}
     da8:			; <UNDEFINED> instruction: 0xf7ff4640
     dac:			; <UNDEFINED> instruction: 0xf8ddee40
     db0:	pkhbtmi	r9, r0, r0
     db4:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
     db8:	addvc	pc, sl, #1325400064	; 0x4f000000
     dbc:	streq	pc, [r0, #-2271]	; 0xfffff721
     dc0:			; <UNDEFINED> instruction: 0xf8592101
     dc4:	ldrbtmi	r3, [r8], #-3
     dc8:			; <UNDEFINED> instruction: 0xf7ff681b
     dcc:	strbmi	lr, [r0], -r0, lsl #28
     dd0:	mcr	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     dd4:			; <UNDEFINED> instruction: 0x9010f8dd
     dd8:			; <UNDEFINED> instruction: 0x463c1e75
     ddc:	cdpne	7, 6, cr14, cr11, cr3, {0}
     de0:	ldmle	r9!, {r0, r8, r9, fp, sp}
     de4:	tstcs	r0, sl, lsl #4
     de8:	bleq	13ef40 <close@plt+0x13e454>
     dec:	bleq	c3d228 <close@plt+0xc3c73c>
     df0:	stc	7, cr15, [sl, #1020]!	; 0x3fc
     df4:	strtvc	pc, [ip], #2271	; 0x8df
     df8:	andcs	r2, r1, #0, 6
     dfc:			; <UNDEFINED> instruction: 0x46194690
     e00:			; <UNDEFINED> instruction: 0xf8594606
     e04:	adcslt	r0, r7, #7
     e08:	stmdavs	r0, {r1, r3, ip, pc}
     e0c:	mcr	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     e10:	andcs	r4, r0, #68157440	; 0x4100000
     e14:			; <UNDEFINED> instruction: 0xf8cb2002
     e18:			; <UNDEFINED> instruction: 0xf7ff8000
     e1c:			; <UNDEFINED> instruction: 0xf1b0ee5c
     e20:			; <UNDEFINED> instruction: 0x46823fff
     e24:	andcs	sp, r4, #64	; 0x40
     e28:	andls	r4, r0, #95420416	; 0x5b00000
     e2c:	andcs	r4, r2, #68157440	; 0x4100000
     e30:	ldc	7, cr15, [r0, #1020]	; 0x3fc
     e34:			; <UNDEFINED> instruction: 0xf0402800
     e38:			; <UNDEFINED> instruction: 0xf8df8214
     e3c:	ldrbtmi	r3, [fp], #-1160	; 0xfffffb78
     e40:	blcs	1b0b4 <close@plt+0x1a5c8>
     e44:	stfcsd	f5, [r1, #-236]	; 0xffffff14
     e48:	mcrge	4, 7, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
     e4c:			; <UNDEFINED> instruction: 0xf04f9503
     e50:	strcs	r3, [r0, #-3071]	; 0xfffff401
     e54:	ldcge	6, cr14, [r1, #-968]	; 0xfffffc38
     e58:	tstcs	r0, lr, ror #4
     e5c:	strtmi	r4, [r8], r8, lsr #12
     e60:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     e64:	movteq	pc, #24845	; 0x610d	; <UNPREDICTABLE>
     e68:	tstcs	r1, fp, ror #4
     e6c:	eorhi	r4, r9, r8, lsl r6
     e70:			; <UNDEFINED> instruction: 0xf7ff6821
     e74:	movwcs	lr, #3590	; 0xe06
     e78:	rsbcc	pc, sp, r5, lsl #17
     e7c:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
     e80:	str	r1, [r9, -r5, lsl #25]
     e84:	smladxcs	r0, r0, r6, r4
     e88:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
     e8c:	blge	37aadc <close@plt+0x379ff0>
     e90:	blt	1e496a0 <close@plt+0x1e48bb4>
     e94:	eorscs	pc, r4, sp, lsr #17
     e98:	andcs	r4, r0, #31457280	; 0x1e00000
     e9c:	eorsne	pc, r6, sp, lsr #17
     ea0:	andcs	lr, lr, #3358720	; 0x334000
     ea4:	usat	r9, #19, r0, lsl #4
     ea8:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
     eac:			; <UNDEFINED> instruction: 0xf7ff6800
     eb0:	strmi	lr, [r1], -r6, lsr #27
     eb4:	ldreq	pc, [r0], #-2271	; 0xfffff721
     eb8:			; <UNDEFINED> instruction: 0xf0004478
     ebc:	ldmmi	ip!, {r0, r1, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}^
     ec0:			; <UNDEFINED> instruction: 0xf8dfb2b3
     ec4:	tstcs	r1, r8, lsl #8
     ec8:	andeq	pc, r0, r9, asr r8	; <UNPREDICTABLE>
     ecc:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
     ed0:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
     ed4:			; <UNDEFINED> instruction: 0xf7ffe7b7
     ed8:	stmdavs	r0, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
     edc:	stc	7, cr15, [lr, #1020]	; 0x3fc
     ee0:	ldmmi	fp!, {r0, r9, sl, lr}^
     ee4:			; <UNDEFINED> instruction: 0xf0004478
     ee8:			; <UNDEFINED> instruction: 0xf1bafa99
     eec:	strdle	r3, [r4], -pc	; <UNPREDICTABLE>
     ef0:	ldrbmi	r2, [r0], -r5, lsl #2
     ef4:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
     ef8:			; <UNDEFINED> instruction: 0x2105b9b0
     efc:			; <UNDEFINED> instruction: 0xf7ff4658
     f00:	ldrsblt	lr, [r8, #216]	; 0xd8
     f04:	stc	7, cr15, [r4, #1020]!	; 0x3fc
     f08:			; <UNDEFINED> instruction: 0xf7ff6800
     f0c:			; <UNDEFINED> instruction: 0x4601ed78
     f10:	ldrbtmi	r4, [r8], #-2288	; 0xfffff710
     f14:	blx	fe0bcf1c <close@plt+0xfe0bc430>
     f18:	svccc	0x00fff1ba
     f1c:	tstcs	r5, lr
     f20:			; <UNDEFINED> instruction: 0xf7ff4650
     f24:	smlalbtlt	lr, r8, r6, sp
     f28:	ldc	7, cr15, [r2, #1020]	; 0x3fc
     f2c:			; <UNDEFINED> instruction: 0xf7ff6800
     f30:	strmi	lr, [r1], -r6, ror #26
     f34:	ldrbtmi	r4, [r8], #-2280	; 0xfffff718
     f38:	blx	1c3cf40 <close@plt+0x1c3c454>
     f3c:	andeq	pc, r0, #-2147483594	; 0x80000036
     f40:	tsteq	pc, sl	; <UNPREDICTABLE>
     f44:	andseq	pc, pc, #2
     f48:	streq	pc, [r0], #-79	; 0xffffffb1
     f4c:	subsmi	fp, r1, #88, 30	; 0x160
     f50:	andeq	lr, fp, #180, 22	; 0x2d000
     f54:	andseq	pc, pc, #2
     f58:	tsteq	pc, #11	; <UNPREDICTABLE>
     f5c:	subsmi	fp, r3, #88, 30	; 0x160
     f60:			; <UNDEFINED> instruction: 0xf04f45da
     f64:	ldrbmi	r0, [r2], -r1
     f68:			; <UNDEFINED> instruction: 0x465abfb8
     f6c:	vpmax.u8	d15, d3, d0
     f70:	ldrmi	r9, [r3], -r7, lsl #6
     f74:	svccc	0x00fff1bb
     f78:	ldrbmi	fp, [r3], -r8, lsl #30
     f7c:	blge	1365b90 <close@plt+0x13650a4>
     f80:	svcge	0x002dad4c
     f84:			; <UNDEFINED> instruction: 0xf101fa00
     f88:	bcc	43c7b0 <close@plt+0x43bcc4>
     f8c:	ldrdls	r4, [r6, -r3]
     f90:	ldrbtmi	sl, [fp], #-2348	; 0xfffff6d4
     f94:	blmi	ff4a5bac <close@plt+0xff4a50c0>
     f98:	ldrbtmi	r9, [fp], #-261	; 0xfffffefb
     f9c:	bcc	fe43c7c4 <close@plt+0xfe43bcd8>
     fa0:			; <UNDEFINED> instruction: 0xf8439b05
     fa4:	adcmi	r4, fp, #4, 30
     fa8:			; <UNDEFINED> instruction: 0xf1bad1fb
     fac:	strdle	r3, [r8], -pc	; <UNPREDICTABLE>
     fb0:			; <UNDEFINED> instruction: 0xf7ff4650
     fb4:	bls	1bc3bc <close@plt+0x1bb8d0>
     fb8:	eorcc	pc, r0, r7, asr r8	; <UNPREDICTABLE>
     fbc:			; <UNDEFINED> instruction: 0xf8474313
     fc0:			; <UNDEFINED> instruction: 0xf1bb3020
     fc4:	strdle	r3, [r8], -pc	; <UNPREDICTABLE>
     fc8:			; <UNDEFINED> instruction: 0xf7ff4658
     fcc:	bls	1fc3a4 <close@plt+0x1fb8b8>
     fd0:	eorcc	pc, r0, r7, asr r8	; <UNPREDICTABLE>
     fd4:			; <UNDEFINED> instruction: 0xf8474313
     fd8:	blls	10d060 <close@plt+0x10c574>
     fdc:	ldrdls	pc, [ip], -sp
     fe0:	ldrdhi	pc, [r0], -r3
     fe4:	svceq	0x0000f1b8
     fe8:	strtmi	sp, [fp], -r0, lsr #32
     fec:	strbmi	r2, [r5], -r1, lsl #12
     ff0:	stmdavs	r8!, {r3, r4, r7, r9, sl, lr}^
     ff4:	andsle	r1, r5, r2, asr #24
     ff8:	ldcl	7, cr15, [ip], {255}	; 0xff
     ffc:			; <UNDEFINED> instruction: 0xf1d16869
    1000:			; <UNDEFINED> instruction: 0xf0010c00
    1004:			; <UNDEFINED> instruction: 0xf00c031f
    1008:	svclt	0x00580c1f
    100c:	movweq	pc, #460	; 0x1cc	; <UNPREDICTABLE>
    1010:	blx	19263c <close@plt+0x191b50>
    1014:	svclt	0x00b8f303
    1018:			; <UNDEFINED> instruction: 0xf8574689
    101c:	tstmi	r3, #32
    1020:	eorcc	pc, r0, r7, asr #16
    1024:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    1028:	strbmi	sp, [r5], -r3, ror #3
    102c:			; <UNDEFINED> instruction: 0xf1092300
    1030:	ldrmi	r0, [sl], -r1
    1034:	movwls	r4, #1593	; 0x639
    1038:	stc	7, cr15, [sl], #1020	; 0x3fc
    103c:	stcle	8, cr2, [pc]	; 1044 <close@plt+0x558>
    1040:	svccc	0x00fff1ba
    1044:	ldrbmi	sp, [r0], -r8
    1048:	ldc	7, cr15, [r4], #1020	; 0x3fc
    104c:			; <UNDEFINED> instruction: 0xf8579a06
    1050:	andsmi	r3, sl, #32
    1054:	adchi	pc, fp, r0, asr #32
    1058:	svccc	0x00fff1bb
    105c:	ldrbmi	sp, [r8], -r8
    1060:	stc	7, cr15, [r8], #1020	; 0x3fc
    1064:			; <UNDEFINED> instruction: 0xf8579a07
    1068:	andsmi	r3, sl, #32
    106c:	adchi	pc, r4, r0, asr #32
    1070:	ldrbtmi	r4, [fp], #-2972	; 0xfffff464
    1074:	mcrcs	8, 0, r6, cr0, cr14, {0}
    1078:	stmib	sp, {r1, r4, r7, ip, lr, pc}^
    107c:	cfmul32	mvfx10, mvfx8, mvfx8
    1080:	and	sl, r1, r0, lsl sl
    1084:	cmnlt	r6, #3538944	; 0x360000
    1088:	mcrrne	8, 7, r6, r3, cr0
    108c:			; <UNDEFINED> instruction: 0xf7ffd0fa
    1090:	ldmdavs	r2!, {r1, r4, r7, sl, fp, sp, lr, pc}^
    1094:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1098:			; <UNDEFINED> instruction: 0xf0024251
    109c:			; <UNDEFINED> instruction: 0xf001031f
    10a0:	svclt	0x0058011f
    10a4:	blx	2119d8 <close@plt+0x210eec>
    10a8:			; <UNDEFINED> instruction: 0xf857f303
    10ac:	andmi	r0, r3, #32
    10b0:	ldrmi	sp, [r0], -r8, ror #1
    10b4:	rscscs	r4, pc, #84934656	; 0x5100000
    10b8:	mrrc	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    10bc:	blle	170b0c4 <close@plt+0x170a5d8>
    10c0:			; <UNDEFINED> instruction: 0x4630d114
    10c4:	blx	ff03d0cc <close@plt+0xff03c5e0>
    10c8:			; <UNDEFINED> instruction: 0xf7ff6870
    10cc:	ldmdavs	r2!, {r4, r8, sl, fp, sp, lr, pc}^
    10d0:	bne	fe43c938 <close@plt+0xfe43be4c>
    10d4:			; <UNDEFINED> instruction: 0xf7ff4640
    10d8:			; <UNDEFINED> instruction: 0xf04fecda
    10dc:	ldrshtvs	r3, [r3], #-63	; 0xffffffc1
    10e0:	mcrcs	8, 0, r6, cr0, cr6, {1}
    10e4:	ldmib	sp, {r4, r6, r7, r8, ip, lr, pc}^
    10e8:	ldrb	sl, [r9, -r8, lsl #10]
    10ec:	ldrbmi	r9, [r1], sl, lsl #26
    10f0:	andmi	pc, r0, sl, lsl #16
    10f4:	ldmvs	r1!, {r0, r1, r3, sp, lr, pc}^
    10f8:	ldmiblt	r1!, {r0, r1, r3, r5, fp, sp, lr}
    10fc:	smlatbeq	r9, r8, fp, lr
    1100:	andcs	r4, r1, #72, 12	; 0x4800000
    1104:	bl	20d510 <close@plt+0x20ca24>
    1108:			; <UNDEFINED> instruction: 0xf7ff0902
    110c:	tstcs	sl, r0, ror #24
    1110:			; <UNDEFINED> instruction: 0xf7ff4648
    1114:	pkhbtmi	lr, r0, r8, lsl #25
    1118:	ldmdavs	r0!, {r3, r5, r6, r8, ip, sp, pc}^
    111c:	blx	113d124 <close@plt+0x113c638>
    1120:	stmdacs	r0, {r4, r5, r8, fp, sp, lr}
    1124:	stmdavs	fp!, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
    1128:	andcs	lr, r1, #232, 14	; 0x3a00000
    112c:	mcrr	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    1130:	rscsvs	r6, r4, fp, lsr #16
    1134:	strbmi	lr, [r8], -r2, ror #15
    1138:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    113c:	stmdacs	r0, {r7, r9, sl, lr}
    1140:	ldmib	r6, {r5, r7, ip, lr, pc}^
    1144:	stmiane	r1, {r1, r8, r9, sp}^
    1148:	addsmi	r6, r1, #48, 18	; 0xc0000
    114c:			; <UNDEFINED> instruction: 0xf108d30c
    1150:			; <UNDEFINED> instruction: 0xf02101ff
    1154:	ldrmi	r0, [r1], #-511	; 0xfffffe01
    1158:	orrslt	r6, r0, #177	; 0xb1
    115c:	stc	7, cr15, [r4], #-1020	; 0xfffffc04
    1160:	eorsle	r2, r5, r0, lsl #16
    1164:	teqvs	r0, r3	; <illegal shifter operand>
    1168:			; <UNDEFINED> instruction: 0x46494418
    116c:			; <UNDEFINED> instruction: 0xf7ff4642
    1170:	ldmvs	r3!, {r2, sl, fp, sp, lr, pc}^
    1174:	rscsvs	r4, r3, r3, asr #8
    1178:			; <UNDEFINED> instruction: 0xf7ffe784
    117c:			; <UNDEFINED> instruction: 0xf8d0ec6a
    1180:	ldrtmi	r9, [r0], -r0
    1184:	blx	183d18c <close@plt+0x183c6a0>
    1188:			; <UNDEFINED> instruction: 0x46486872
    118c:			; <UNDEFINED> instruction: 0xf7ff920b
    1190:	ldmdbmi	r5, {r1, r2, r4, r5, sl, fp, sp, lr, pc}^
    1194:	ldrbtmi	r9, [r9], #-2571	; 0xfffff5f5
    1198:	strbmi	r4, [r0], -r3, lsl #12
    119c:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
    11a0:			; <UNDEFINED> instruction: 0xf7ff6870
    11a4:			; <UNDEFINED> instruction: 0xf04feca4
    11a8:	ldrshtvs	r3, [r3], #-63	; 0xffffffc1
    11ac:	tstcs	r0, sl, ror #14
    11b0:			; <UNDEFINED> instruction: 0xf0004650
    11b4:	strb	pc, [pc, -pc, ror #18]	; <UNPREDICTABLE>
    11b8:	ldrbmi	r2, [r8], -r1, lsl #2
    11bc:			; <UNDEFINED> instruction: 0xf96af000
    11c0:			; <UNDEFINED> instruction: 0x4608e756
    11c4:			; <UNDEFINED> instruction: 0xf7ff930b
    11c8:	blls	2fc208 <close@plt+0x2fb71c>
    11cc:	bicle	r2, sl, r0, lsl #16
    11d0:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
    11d4:			; <UNDEFINED> instruction: 0xf922f000
    11d8:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    11dc:			; <UNDEFINED> instruction: 0xf7ff6800
    11e0:	ldrtmi	lr, [r9], -lr, lsl #24
    11e4:	stmdami	r2, {r1, r9, sl, lr}^
    11e8:			; <UNDEFINED> instruction: 0xf0004478
    11ec:			; <UNDEFINED> instruction: 0xf7fff917
    11f0:	stmdavs	r0, {r4, r5, sl, fp, sp, lr, pc}
    11f4:	stc	7, cr15, [r2], {255}	; 0xff
    11f8:	ldmdami	lr!, {r0, r9, sl, lr}
    11fc:			; <UNDEFINED> instruction: 0xf0004478
    1200:			; <UNDEFINED> instruction: 0xf7fff90d
    1204:	stmdavs	r0, {r1, r2, r5, sl, fp, sp, lr, pc}
    1208:	bl	ffe3f20c <close@plt+0xffe3e720>
    120c:	ldmdami	sl!, {r0, r9, sl, lr}
    1210:			; <UNDEFINED> instruction: 0xf0004478
    1214:			; <UNDEFINED> instruction: 0xf7fff903
    1218:	stmdavs	r0, {r2, r3, r4, sl, fp, sp, lr, pc}
    121c:	bl	ffbbf220 <close@plt+0xffbbe734>
    1220:	ldmdami	r6!, {r0, r9, sl, lr}
    1224:			; <UNDEFINED> instruction: 0xf0004478
    1228:			; <UNDEFINED> instruction: 0xf7fff8f9
    122c:	stmdavs	r0, {r1, r4, sl, fp, sp, lr, pc}
    1230:	bl	ff93f234 <close@plt+0xff93e748>
    1234:	ldmdami	r2!, {r0, r9, sl, lr}
    1238:			; <UNDEFINED> instruction: 0xf0004478
    123c:	ldmdami	ip, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
    1240:	bmi	c0964c <close@plt+0xc08b60>
    1244:			; <UNDEFINED> instruction: 0xf8596823
    1248:	ldrbtmi	r0, [sl], #-0
    124c:			; <UNDEFINED> instruction: 0xf7ff6800
    1250:	strbt	lr, [lr], #3108	; 0xc24
    1254:			; <UNDEFINED> instruction: 0xf47f2e01
    1258:	movwcs	sl, #3455	; 0xd7f
    125c:	movwls	r9, #21251	; 0x5303
    1260:			; <UNDEFINED> instruction: 0xf7ffe4c8
    1264:	stmdavs	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1268:	bl	ff23f26c <close@plt+0xff23e780>
    126c:	stmdami	r6!, {r0, r9, sl, lr}
    1270:			; <UNDEFINED> instruction: 0xf0004478
    1274:	strb	pc, [r0, #2569]!	; 0xa09	; <UNPREDICTABLE>
    1278:	andeq	r1, r1, r4, lsr #8
    127c:	strheq	r0, [r0], -r4
    1280:	andeq	r1, r1, r8, lsl r4
    1284:	ldrdeq	r1, [r0], -r2
    1288:	strheq	r1, [r0], -ip
    128c:	andeq	r0, r0, sl, ror #26
    1290:	andeq	r0, r0, sl, lsl #29
    1294:	andeq	r1, r0, r0, asr #1
    1298:	muleq	r0, ip, r0
    129c:	muleq	r1, r4, r4
    12a0:	andeq	r1, r1, sl, lsl #9
    12a4:	andeq	r0, r0, r4, asr #1
    12a8:	andeq	r1, r1, r0, ror #7
    12ac:	andeq	r1, r0, r0
    12b0:	strheq	r0, [r0], -r8
    12b4:	andeq	r0, r0, r4, lsl fp
    12b8:	andeq	r0, r0, r2, asr #22
    12bc:	andeq	r0, r0, r0, asr ip
    12c0:	andeq	r0, r0, sl, lsl #22
    12c4:	andeq	r1, r1, sl, asr #3
    12c8:	andeq	r0, r0, ip, ror #26
    12cc:	andeq	r0, r0, r4, ror sp
    12d0:	andeq	r0, r0, r4, ror sp
    12d4:	andeq	r0, r0, r2, lsl lr
    12d8:	ldrdeq	r0, [r0], -r2
    12dc:	andeq	r1, r1, r6, ror r0
    12e0:	andeq	r0, r0, sl, asr #27
    12e4:	muleq	r1, r6, pc	; <UNPREDICTABLE>
    12e8:	andeq	r0, r0, sl, lsr #23
    12ec:	andeq	r0, r0, r2, lsl r6
    12f0:	andeq	r0, r0, r4, ror #21
    12f4:			; <UNDEFINED> instruction: 0x00000ab4
    12f8:	andeq	r0, r0, r4, lsl #21
    12fc:	andeq	r0, r0, ip, lsl #21
    1300:	andeq	r0, r0, ip, asr sl
    1304:	andeq	r0, r0, lr, lsr #20
    1308:	andeq	r0, r0, r4, ror #11
    130c:	bleq	3d450 <close@plt+0x3c964>
    1310:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1314:	strbtmi	fp, [sl], -r2, lsl #24
    1318:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    131c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1320:	ldrmi	sl, [sl], #776	; 0x308
    1324:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1328:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    132c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1330:			; <UNDEFINED> instruction: 0xf85a4b06
    1334:	stmdami	r6, {r0, r1, ip, sp}
    1338:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    133c:	bl	163f340 <close@plt+0x163e854>
    1340:	bl	ff3bf344 <close@plt+0xff3be858>
    1344:	andeq	r0, r1, ip, ror #23
    1348:	andeq	r0, r0, r8, lsr #1
    134c:	andeq	r0, r0, r0, asr #1
    1350:	andeq	r0, r0, r8, asr #1
    1354:	ldr	r3, [pc, #20]	; 1370 <close@plt+0x884>
    1358:	ldr	r2, [pc, #20]	; 1374 <close@plt+0x888>
    135c:	add	r3, pc, r3
    1360:	ldr	r2, [r3, r2]
    1364:	cmp	r2, #0
    1368:	bxeq	lr
    136c:	b	a20 <__gmon_start__@plt>
    1370:	andeq	r0, r1, ip, asr #23
    1374:	strheq	r0, [r0], -ip
    1378:	blmi	1d3398 <close@plt+0x1d28ac>
    137c:	bmi	1d2564 <close@plt+0x1d1a78>
    1380:	addmi	r4, r3, #2063597568	; 0x7b000000
    1384:	andle	r4, r3, sl, ror r4
    1388:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    138c:	ldrmi	fp, [r8, -r3, lsl #2]
    1390:	svclt	0x00004770
    1394:	andeq	r0, r1, r8, lsl #25
    1398:	andeq	r0, r1, r4, lsl #25
    139c:	andeq	r0, r1, r8, lsr #23
    13a0:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    13a4:	stmdbmi	r9, {r3, fp, lr}
    13a8:	bmi	252590 <close@plt+0x251aa4>
    13ac:	bne	252598 <close@plt+0x251aac>
    13b0:	svceq	0x00cb447a
    13b4:			; <UNDEFINED> instruction: 0x01a1eb03
    13b8:	andle	r1, r3, r9, asr #32
    13bc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    13c0:	ldrmi	fp, [r8, -r3, lsl #2]
    13c4:	svclt	0x00004770
    13c8:	andeq	r0, r1, ip, asr ip
    13cc:	andeq	r0, r1, r8, asr ip
    13d0:	andeq	r0, r1, ip, ror fp
    13d4:	andeq	r0, r0, ip, asr #1
    13d8:	blmi	2ae800 <close@plt+0x2add14>
    13dc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    13e0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    13e4:	blmi	26f998 <close@plt+0x26eeac>
    13e8:	ldrdlt	r5, [r3, -r3]!
    13ec:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    13f0:			; <UNDEFINED> instruction: 0xf7ff6818
    13f4:			; <UNDEFINED> instruction: 0xf7ffeaa4
    13f8:	blmi	1c12fc <close@plt+0x1c0810>
    13fc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1400:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1404:	andeq	r0, r1, r6, lsr #24
    1408:	andeq	r0, r1, ip, asr #22
    140c:	andeq	r0, r0, ip, lsr #1
    1410:	andeq	r0, r1, r2, lsl ip
    1414:	andeq	r0, r1, r6, lsl #24
    1418:	svclt	0x0000e7c4
    141c:	bmi	5ae460 <close@plt+0x5ad974>
    1420:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    1424:	strlt	r4, [r0, #-3094]	; 0xfffff3ea
    1428:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    142c:	cfstrsge	mvf4, [r4, #-496]	; 0xfffffe10
    1430:	movwls	r6, #6171	; 0x181b
    1434:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1438:			; <UNDEFINED> instruction: 0xf8554b12
    143c:	stmiapl	r3!, {r2, r8, r9, fp, sp, lr}^
    1440:			; <UNDEFINED> instruction: 0xf7ff6818
    1444:	ldmdami	r0, {r2, r4, r7, r9, fp, sp, lr, pc}
    1448:	tstcs	r1, r0, lsl fp
    144c:	stmdapl	r4!, {r4, r9, fp, lr}
    1450:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1454:			; <UNDEFINED> instruction: 0xf7ff6820
    1458:	ldrtmi	lr, [r2], -r0, lsr #22
    145c:	tstcs	r1, fp, lsr #12
    1460:	strls	r6, [r0, #-2080]	; 0xfffff7e0
    1464:	b	ff43f468 <close@plt+0xff43e97c>
    1468:	andcs	r6, sl, r1, lsr #16
    146c:	bl	9bf470 <close@plt+0x9be984>
    1470:			; <UNDEFINED> instruction: 0xf7ff2001
    1474:	svclt	0x0000eadc
    1478:	andeq	r0, r1, sl, lsl #22
    147c:	strheq	r0, [r0], -r4
    1480:	andeq	r0, r1, r0, lsl #22
    1484:	andeq	r0, r0, r4, asr #1
    1488:	strheq	r0, [r0], -r8
    148c:	andeq	r0, r0, r8, lsl r3
    1490:	andeq	r0, r0, r2, lsr #6
    1494:	blmi	e13d78 <close@plt+0xe1328c>
    1498:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    149c:	ldmpl	r3, {r2, r5, r7, ip, sp, pc}^
    14a0:	bge	92ce0 <close@plt+0x921f4>
    14a4:			; <UNDEFINED> instruction: 0x9323681b
    14a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    14ac:	stmdbge	r7, {r0, r8, r9, ip, sp, pc}
    14b0:	movwls	r2, #9070	; 0x236e
    14b4:	b	fe13f4b8 <close@plt+0xfe13e9cc>
    14b8:	strmi	r1, [r2], -r1, asr #24
    14bc:			; <UNDEFINED> instruction: 0xf5b2d037
    14c0:	ble	81d2c8 <close@plt+0x81c7dc>
    14c4:	ldrbtmi	r4, [fp], #-2861	; 0xfffff4d3
    14c8:			; <UNDEFINED> instruction: 0x462b681d
    14cc:	eors	fp, lr, sp, lsl r9
    14d0:	blcs	1b544 <close@plt+0x1aa58>
    14d4:	ldmdavs	ip, {r0, r1, r3, r4, r5, ip, lr, pc}^
    14d8:	mvnsle	r3, r1, lsl #8
    14dc:	bllt	79964c <close@plt+0x798b60>
    14e0:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
    14e4:	andcs	r4, r1, r7, lsr #18
    14e8:			; <UNDEFINED> instruction: 0xf7ff4479
    14ec:			; <UNDEFINED> instruction: 0xe011ead0
    14f0:	tstcs	r0, #49152	; 0xc000
    14f4:			; <UNDEFINED> instruction: 0xf7ff9302
    14f8:	mcrrne	10, 6, lr, r3, cr4
    14fc:	bicsle	r4, lr, r2, lsl #12
    1500:	ldrbtmi	r4, [sl], #-2593	; 0xfffff5df
    1504:			; <UNDEFINED> instruction: 0x4610e015
    1508:	b	ffc3f50c <close@plt+0xffc3ea20>
    150c:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
    1510:	b	18bf514 <close@plt+0x18bea28>
    1514:	blmi	613d94 <close@plt+0x6132a8>
    1518:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    151c:	blls	8db58c <close@plt+0x8daaa0>
    1520:	qsuble	r4, sl, r1
    1524:	ldcllt	0, cr11, [r0, #-144]!	; 0xffffff70
    1528:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    152c:	bmi	6bb49c <close@plt+0x6ba9b0>
    1530:	andls	r4, r1, #2046820352	; 0x7a000000
    1534:	b	fe33f538 <close@plt+0xfe33ea4c>
    1538:			; <UNDEFINED> instruction: 0xf7ff6800
    153c:	ldmdbmi	r7, {r5, r6, r9, fp, sp, lr, pc}
    1540:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
    1544:	andcs	r4, r1, r3, lsl #12
    1548:	b	fe83f54c <close@plt+0xfe83ea60>
    154c:	tstcs	r4, r2, ror #15
    1550:	andls	r2, r1, #1
    1554:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1558:	strmi	r9, [r3], -r1, lsl #20
    155c:	ldmdbmi	r0, {r4, r5, r8, ip, sp, pc}
    1560:	ldrbtmi	r6, [r9], #-29	; 0xffffffe3
    1564:	ldr	r6, [r9, fp]!
    1568:	b	63f56c <close@plt+0x63ea80>
    156c:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    1570:			; <UNDEFINED> instruction: 0xff54f7ff
    1574:	muleq	r1, r4, sl
    1578:	strheq	r0, [r0], -r4
    157c:	andeq	r0, r1, r2, asr #22
    1580:	andeq	r0, r0, r2, lsr #5
    1584:	andeq	r0, r0, r8, lsl #6
    1588:	andeq	r0, r0, r2, lsl #5
    158c:	andeq	r0, r0, r2, lsr #5
    1590:	andeq	r0, r1, r4, lsl sl
    1594:	andeq	r0, r0, r2, asr r2
    1598:	andeq	r0, r0, ip, asr #4
    159c:	andeq	r0, r0, r6, asr #4
    15a0:	andeq	r0, r1, r6, lsr #21
    15a4:	andeq	r0, r0, r6, ror r2
    15a8:	addlt	fp, fp, r0, lsr r5
    15ac:	blmi	812dbc <close@plt+0x8122d0>
    15b0:	andcs	r9, r0, r7, lsl #4
    15b4:	ldrbtmi	r4, [sl], #-2591	; 0xfffff5e1
    15b8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    15bc:			; <UNDEFINED> instruction: 0xf04f9309
    15c0:			; <UNDEFINED> instruction: 0xf7ff0300
    15c4:	strmi	lr, [r3], -r0, ror #19
    15c8:	movwls	sl, #34824	; 0x8808
    15cc:	b	8bf5d0 <close@plt+0x8beae4>
    15d0:	bls	1d423c <close@plt+0x1d3750>
    15d4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    15d8:	strmi	r6, [r4], -r5, lsl #16
    15dc:	stmvs	r3, {r0, r1, r4, r7, r8, ip, sp, pc}
    15e0:	strls	r2, [r1, #-1]
    15e4:	ldmdbmi	r5, {r2, r5, r6, fp, sp, lr}
    15e8:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    15ec:	b	13bf5f0 <close@plt+0x13beb04>
    15f0:	blmi	3d3e44 <close@plt+0x3d3358>
    15f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    15f8:	blls	25b668 <close@plt+0x25ab7c>
    15fc:	tstle	r4, sl, asr r0
    1600:	ldclt	0, cr11, [r0, #-44]!	; 0xffffffd4
    1604:	andcs	r6, r1, r3, asr #18
    1608:	stmdavs	r5!, {r2, r8, sl, ip, pc}^
    160c:	msrvc	SPSR_fs, #805306368	; 0x30000000
    1610:	strls	r4, [r3, #-2316]	; 0xfffff6f4
    1614:	stmiavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    1618:	stmiavs	r5!, {r1, r8, sl, ip, pc}^
    161c:	stmdbvs	r4!, {r0, r8, sl, ip, pc}
    1620:	strls	r4, [r0], #-1028	; 0xfffffbfc
    1624:	b	cbf628 <close@plt+0xcbeb3c>
    1628:			; <UNDEFINED> instruction: 0xf7ffe7e2
    162c:	svclt	0x0000e9b8
    1630:	strheq	r0, [r0], -r4
    1634:	andeq	r0, r1, r6, ror r9
    1638:	andeq	r0, r1, r4, lsr sl
    163c:	andeq	r0, r0, sl, lsr #4
    1640:	andeq	r0, r1, r8, lsr r9
    1644:	andeq	r0, r0, r8, lsl r2
    1648:	stmdbvs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
    164c:	ldrbtmi	r4, [sp], #-3340	; 0xfffff2f4
    1650:	stmiavs	r3, {r0, r1, r4, r8, ip, sp, pc}^
    1654:	stmdblt	r3, {r2, r9, sl, lr}
    1658:	stmdavs	r0, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    165c:			; <UNDEFINED> instruction: 0xffa4f7ff
    1660:	ldmib	r4, {r3, r8, r9, fp, lr}^
    1664:	andcs	r1, r1, #3
    1668:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    166c:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1670:	andcs	r6, sl, r9, lsr #16
    1674:	b	8bf678 <close@plt+0x8beb8c>
    1678:	rscvs	r2, r3, r0, lsl #6
    167c:	svclt	0x0000bd38
    1680:	ldrdeq	r0, [r1], -lr
    1684:	andeq	r0, r0, r4, asr #1
    1688:	bmi	6ee6cc <close@plt+0x6edbe0>
    168c:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    1690:	addlt	fp, r2, r0, lsl r5
    1694:	ldcmi	8, cr5, [sl], {211}	; 0xd3
    1698:	movwls	r6, #6171	; 0x181b
    169c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    16a0:	ldrbtmi	r4, [ip], #-2840	; 0xfffff4e8
    16a4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    16a8:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16ac:	blmi	5d370c <close@plt+0x5d2c20>
    16b0:	bmi	5c9abc <close@plt+0x5c8fd0>
    16b4:	ldrbtmi	r5, [fp], #-2084	; 0xfffff7dc
    16b8:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    16bc:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16c0:	blge	153f18 <close@plt+0x15342c>
    16c4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    16c8:	movwls	r6, #2080	; 0x820
    16cc:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    16d0:	andcs	r6, sl, r1, lsr #16
    16d4:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16d8:	blmi	213f1c <close@plt+0x213430>
    16dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    16e0:	blls	5b750 <close@plt+0x5ac64>
    16e4:	qaddle	r4, sl, r4
    16e8:	pop	{r1, ip, sp, pc}
    16ec:	andlt	r4, r4, r0, lsl r0
    16f0:			; <UNDEFINED> instruction: 0xf7ff4770
    16f4:	svclt	0x0000e954
    16f8:	muleq	r1, lr, r8
    16fc:	strheq	r0, [r0], -r4
    1700:	andeq	r0, r1, sl, lsl #17
    1704:	andeq	r0, r0, r4, asr #1
    1708:	strheq	r0, [r0], -r8
    170c:	strheq	r0, [r0], -r2
    1710:	strheq	r0, [r0], -ip
    1714:	andeq	r0, r0, lr, lsl #3
    1718:	andeq	r0, r1, r0, asr r8
    171c:	mvnsmi	lr, #737280	; 0xb4000
    1720:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1724:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1728:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    172c:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1730:	blne	1d9292c <close@plt+0x1d91e40>
    1734:	strhle	r1, [sl], -r6
    1738:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    173c:	svccc	0x0004f855
    1740:	strbmi	r3, [sl], -r1, lsl #8
    1744:	ldrtmi	r4, [r8], -r1, asr #12
    1748:	adcmi	r4, r6, #152, 14	; 0x2600000
    174c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1750:	svclt	0x000083f8
    1754:	strdeq	r0, [r1], -lr
    1758:	strdeq	r0, [r1], -r4
    175c:	svclt	0x00004770

Disassembly of section .fini:

00001760 <.fini>:
    1760:	push	{r3, lr}
    1764:	pop	{r3, pc}
