Hardware Architecture
Skip to main content
We gratefully acknowledge support from the Simons Foundation, member institutions, and all contributors.
Donate
>
cs.AR
Help | Advanced Search
All fields
Title
Author
Abstract
Comments
Journal reference
ACM classification
MSC classification
Report number
arXiv identifier
DOI
ORCID
arXiv author ID
Help pages
Full text
Search
open search
GO
open navigation menu
quick links
Login
Help Pages
About
Hardware Architecture
Authors and titles for recent submissions
Mon, 22 Sep 2025
Fri, 19 Sep 2025
Thu, 18 Sep 2025
Wed, 17 Sep 2025
Tue, 16 Sep 2025
See today's new changes
Total of 30 entries
Showing up to 50 entries per page:
fewer
|
more
|
all
Mon, 22 Sep 2025 (showing 2 of 2 entries )
[1]
arXiv:2509.15782
[pdf, html, other]
Title:
Automatic Microarchitecture-Aware Custom Instruction Design for RISC-V Processors
Evgenii Rezunov, Niko Zurstraßen, Lennart M. Reimann, Rainer Leupers
Comments:
PREPRINT - Accepted for publication at the 2025 IEEE/ACM International Conference On Computer-Aided Design (ICCAD)
Subjects:
Hardware Architecture (cs.AR)
[2]
arXiv:2509.15742
(cross-list from quant-ph)
[pdf, other]
Title:
CLASS: A Controller-Centric Layout Synthesizer for Dynamic Quantum Circuits
Yu Chen, Yilun Zhao, Bing Li, He Li, Mengdi Wang, Yinhe Han, Ying Wang
Subjects:
Quantum Physics (quant-ph); Hardware Architecture (cs.AR)
Fri, 19 Sep 2025 (showing 7 of 7 entries )
[3]
arXiv:2509.15205
[pdf, html, other]
Title:
Voyager: An End-to-End Framework for Design-Space Exploration and Generation of DNN Accelerators
Kartik Prabhu, Jeffrey Yu, Xinyuan Allen Pan, Zhouhua Xie, Abigail Aleshire, Zihan Chen, Ammar Ali Ratnani, Priyanka Raina
Subjects:
Hardware Architecture (cs.AR)
[4]
arXiv:2509.15036
[pdf, html, other]
Title:
NEURAL: An Elastic Neuromorphic Architecture with Hybrid Data-Event Execution and On-the-fly Attention Dataflow
Yuehai Chen, Farhad Merchant
Comments:
Accepted by ASP-DAC 2026; 7 pages, 10 figures
Subjects:
Hardware Architecture (cs.AR)
[5]
arXiv:2509.14781
[pdf, html, other]
Title:
LEAP: LLM Inference on Scalable PIM-NoC Architecture with Balanced Dataflow and Fine-Grained Parallelism
Yimin Wang, Yue Jiet Chong, Xuanyao Fong
Comments:
Accepted to the 2025 International Conference on Computer-Aided Design (ICCAD'25)
Subjects:
Hardware Architecture (cs.AR)
[6]
arXiv:2509.14668
[pdf, html, other]
Title:
DeepAssert: An LLM-Aided Verification Framework with Fine-Grained Assertion Generation for Modules with Extracted Module Specifications
Yonghao Wang, Jiaxin Zhou, Hongqin Lyu, Zhiteng Chao, Tiancheng Wang, Huawei Li
Comments:
7 pages, 8 figures
Subjects:
Hardware Architecture (cs.AR)
[7]
arXiv:2509.14551
[pdf, html, other]
Title:
Shift-Left Techniques in Electronic Design Automation: A Survey
Xinyue Wu, Zixuan Li, Fan Hu, Ting Lin, Xiaotian Zhao, Runxi Wang, Xinfei Guo
Subjects:
Hardware Architecture (cs.AR)
[8]
arXiv:2509.14388
[pdf, html, other]
Title:
eIQ Neutron: Redefining Edge-AI Inference with Integrated NPU and Compiler Innovations
Lennart Bamberg, Filippo Minnella, Roberto Bosio, Fabrizio Ottati, Yuebin Wang, Jongmin Lee, Luciano Lavagno, Adam Fuks
Comments:
Submitted to IEEE Transactions on Computers
Subjects:
Hardware Architecture (cs.AR); Artificial Intelligence (cs.AI); Machine Learning (cs.LG)
[9]
arXiv:2509.15187
(cross-list from cs.LG)
[pdf, html, other]
Title:
MaRVIn: A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration
Giorgos Armeniakos, Alexis Maras, Sotirios Xydis, Dimitrios Soudris
Comments:
Accepted for publication by IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, March 2025
Subjects:
Machine Learning (cs.LG); Hardware Architecture (cs.AR)
Thu, 18 Sep 2025 (showing 6 of 6 entries )
[10]
arXiv:2509.14041
[pdf, html, other]
Title:
A TRRIP Down Memory Lane: Temperature-Based Re-Reference Interval Prediction For Instruction Caching
Henry Kao, Nikhil Sreekumar, Prabhdeep Singh Soni, Ali Sedaghati, Fang Su, Bryan Chan, Maziar Goudarzi, Reza Azimi
Subjects:
Hardware Architecture (cs.AR); Computation and Language (cs.CL); Operating Systems (cs.OS); Performance (cs.PF)
[11]
arXiv:2509.13997
[pdf, html, other]
Title:
An RDMA-First Object Storage System with SmartNIC Offload
Yu Zhu, Aditya Dhakal, Pedro Bruel, Gourav Rattihalli, Yunming Xiao, Johann Lombardi, Dejan Milojicic
Subjects:
Hardware Architecture (cs.AR)
[12]
arXiv:2509.13765
[pdf, html, other]
Title:
TENET: An Efficient Sparsity-Aware LUT-Centric Architecture for Ternary LLM Inference On Edge
Zhirui Huang, Rui Ma, Shijie Cao, Ran Shu, Ian Wang, Ting Cao, Chixiao Chen, Yongqiang Xiong
Subjects:
Hardware Architecture (cs.AR)
[13]
arXiv:2509.13710
[pdf, html, other]
Title:
CompAir: Synergizing Complementary PIMs and In-Transit NoC Computation for Efficient LLM Acceleration
Hongyi Li, Songchen Ma, Huanyu Qu, Weihao Zhang, Jia Chen, Junfeng Lin, Fengbin Tu, Rong Zhao
Subjects:
Hardware Architecture (cs.AR)
[14]
arXiv:2509.13694
[pdf, html, other]
Title:
StreamTensor: Make Tensors Stream in Dataflow Accelerators for LLMs
Hanchen Ye, Deming Chen
Comments:
Accepted by MICRO'25
Subjects:
Hardware Architecture (cs.AR)
[15]
arXiv:2509.13557
[pdf, html, other]
Title:
Automated CGRA Design with Multi-Agent LLMs: A Unified Hardware-Software Co-Design Framework
Zesong Jiang, Yuqi Sun, Qing Zhong, Mahathi Krishna, Deepak Patil, Cheng Tan, Sriram Krishnamoorthy, Jeff Zhang
Comments:
Due to certain confidentiality requirements, this article needs to be withdrawn
Subjects:
Hardware Architecture (cs.AR)
Wed, 17 Sep 2025 (showing 5 of 5 entries )
[16]
arXiv:2509.13029
[pdf, html, other]
Title:
Orthrus: Dual-Loop Automated Framework for System-Technology Co-Optimization
Yi Ren, Baokang Peng, Chenhao Xue, Kairong Guo, Yukun Wang, Guoyao Cheng, Yibo Lin, Lining Zhang, Guangyu Sun
Comments:
Accepted by ICCAD 2025
Subjects:
Hardware Architecture (cs.AR)
[17]
arXiv:2509.12993
[pdf, html, other]
Title:
HPIM: Heterogeneous Processing-In-Memory-based Accelerator for Large Language Models Inference
Cenlin Duan, Jianlei Yang, Rubing Yang, Yikun Wang, Yiou Wang, Lingkun Long, Yingjie Qi, Xiaolin He, Ao Zhou, Xueyan Wang, Weisheng Zhao
Subjects:
Hardware Architecture (cs.AR)
[18]
arXiv:2509.12676
[pdf, html, other]
Title:
A Scalable Architecture for Efficient Multi-bit Fully Homomorphic Encryption
Jiaao Ma, Ceyu Xu, Lisa Wu Wills
Comments:
13 pages, 16 figures
Subjects:
Hardware Architecture (cs.AR); Cryptography and Security (cs.CR)
[19]
arXiv:2509.12494
(cross-list from cs.CR)
[pdf, html, other]
Title:
Towards Closing the Performance Gap for Cryptographic Kernels Between CPUs and Specialized Hardware
Naifeng Zhang, Sophia Fu, Franz Franchetti
Comments:
Accepted at the IEEE/ACM International Symposium on Microarchitecture (MICRO), 2025
Subjects:
Cryptography and Security (cs.CR); Hardware Architecture (cs.AR)
[20]
arXiv:2509.12458
(cross-list from cs.RO)
[pdf, html, other]
Title:
Neural 3D Object Reconstruction with Small-Scale Unmanned Aerial Vehicles
Àlmos Veres-Vitàlyos, Genis Castillo Gomez-Raya, Filip Lemic, Daniel Johannes Bugelnig, Bernhard Rinner, Sergi Abadal, Xavier Costa-Pérez
Comments:
13 pages, 16 figures, 3 tables, 45 references
Subjects:
Robotics (cs.RO); Hardware Architecture (cs.AR); Computer Vision and Pattern Recognition (cs.CV); Emerging Technologies (cs.ET); Systems and Control (eess.SY)
Tue, 16 Sep 2025 (showing 10 of 10 entries )
[21]
arXiv:2509.12053
[pdf, html, other]
Title:
LEGO: Spatial Accelerator Generation and Optimization for Tensor Applications
Yujun Lin, Zhekai Zhang, Song Han
Comments:
The first two authors have equal contributions; Published as a conference paper in HPCA 2025; 13 pages, 14 figures
Subjects:
Hardware Architecture (cs.AR); Artificial Intelligence (cs.AI); Machine Learning (cs.LG)
[22]
arXiv:2509.11529
[pdf, html, other]
Title:
SuperUROP: An FPGA-Based Spatial Accelerator for Sparse Matrix Operations
Rishab Parthasarathy
Comments:
7 pages, 6 figures, work done as the Citadel Undergraduate Research Scholar in the MIT SuperUROP program
Subjects:
Hardware Architecture (cs.AR)
[23]
arXiv:2509.11503
[pdf, html, other]
Title:
always_comm: An FPGA-based Hardware Accelerator for Audio/Video Compression and Transmission
Rishab Parthasarathy, Akshay Attaluri, Gilford Ting
Comments:
8 pages, 8 figures, 1 table, equal contribution
Subjects:
Hardware Architecture (cs.AR)
[24]
arXiv:2509.10751
[pdf, html, other]
Title:
Design and Analysis of Approximate Hardware Accelerators for VVC Intra Angular Prediction
Lucas M. Leipnitz de Fraga, Cláudio Machado Diniz
Comments:
Accepted SBCCI 2025
Subjects:
Hardware Architecture (cs.AR)
[25]
arXiv:2509.10702
[pdf, html, other]
Title:
DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators
Charles Hong, Qijing Huang, Grace Dinh, Mahesh Subedar, Yakun Sophia Shao
Comments:
Published at MICRO 2023
Subjects:
Hardware Architecture (cs.AR); Machine Learning (cs.LG)
[26]
arXiv:2509.10627
[pdf, html, other]
Title:
ReCross: Efficient Embedding Reduction Scheme for In-Memory Computing using ReRAM-Based Crossbar
Yu-Hong Lai, Chieh-Lin Tsai, Wen Sheng Lim, Han-Wen Hu, Tei-Wei Kuo, Yuan-Hao Chang
Subjects:
Hardware Architecture (cs.AR); Emerging Technologies (cs.ET)
[27]
arXiv:2509.11767
(cross-list from cs.ET)
[pdf, html, other]
Title:
Vital Signs Monitoring with mmWave OFDM JCAS System
Jakub Dobosz, Maximilian Engelhardt, Diego Dupleich, Maciej Stapor, Pawel Kulakowski
Subjects:
Emerging Technologies (cs.ET); Hardware Architecture (cs.AR)
[28]
arXiv:2509.10934
(cross-list from math.NA)
[pdf, html, other]
Title:
Design and accuracy trade-offs in Computational Statistics
Tiancheng Xu, Alan L. Cox, Scott Rixner
Comments:
Quantitative analysis of using posits versus binary64 in log-space in the context of statistical bioinformatics. Published at 2025 IEEE IISWC (this https URL)
Subjects:
Numerical Analysis (math.NA); Hardware Architecture (cs.AR)
[29]
arXiv:2509.10719
(cross-list from cs.DC)
[pdf, html, other]
Title:
Coordinated Reinforcement Learning Prefetching Architecture for Multicore Systems
Mohammed Humaid Siddiqui, Fernando Guzman, Yufei Wu, Ruishu Ann
Comments:
47 pages, 12 figures, technical report prepared at Fairleigh Dickinson University
Subjects:
Distributed, Parallel, and Cluster Computing (cs.DC); Hardware Architecture (cs.AR); Machine Learning (cs.LG); Performance (cs.PF)
[30]
arXiv:2509.10703
(cross-list from cs.CR)
[pdf, html, other]
Title:
Side-channel Inference of User Activities in AR/VR Using GPU Profiling
Seonghun Son, Chandrika Mukherjee, Reham Mohamed Aburas, Berk Gulmezoglu, Z. Berkay Celik
Comments:
Accepted to the 2026 Network and Distributed System Security (NDSS) Symposium
Subjects:
Cryptography and Security (cs.CR); Hardware Architecture (cs.AR)
Total of 30 entries
Showing up to 50 entries per page:
fewer
|
more
|
all
About
Help
contact arXivClick here to contact arXiv
Contact
subscribe to arXiv mailingsClick here to subscribe
Subscribe
Copyright
Privacy Policy
Web Accessibility Assistance
arXiv Operational Status
Get status notifications via
email
or slack