Resource Usage Summary report for universal_shift_register
Wed Oct 23 16:23:56 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Resource Usage Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+-----------------------------------------------+-------------+
; Resource                                      ; Usage       ;
+-----------------------------------------------+-------------+
; Estimated ALUTs Used                          ; 11          ;
;     -- Combinational ALUTs                    ; 11          ;
;     -- Memory ALUTs                           ; 0           ;
;     -- LUT_REGs                               ; 0           ;
; Dedicated logic registers                     ; 5           ;
;                                               ;             ;
; Estimated ALUTs Unavailable                   ; 7           ;
;     -- Due to unpartnered combinational logic ; 7           ;
;     -- Due to Memory ALUTs                    ; 0           ;
;                                               ;             ;
; Total combinational functions                 ; 11          ;
; Combinational ALUT usage by number of inputs  ;             ;
;     -- 7 input functions                      ; 3           ;
;     -- 6 input functions                      ; 4           ;
;     -- 5 input functions                      ; 2           ;
;     -- 4 input functions                      ; 1           ;
;     -- <=3 input functions                    ; 1           ;
;                                               ;             ;
; Combinational ALUTs by mode                   ;             ;
;     -- normal mode                            ; 8           ;
;     -- extended LUT mode                      ; 3           ;
;     -- arithmetic mode                        ; 0           ;
;     -- shared arithmetic mode                 ; 0           ;
;                                               ;             ;
; Estimated ALUT/register pairs used            ; 18          ;
;                                               ;             ;
; Total registers                               ; 5           ;
;     -- Dedicated logic registers              ; 5           ;
;     -- I/O registers                          ; 0           ;
;     -- LUT_REGs                               ; 0           ;
;                                               ;             ;
;                                               ;             ;
; I/O pins                                      ; 16          ;
;                                               ;             ;
; DSP block 18-bit elements                     ; 0           ;
;                                               ;             ;
; Maximum fan-out node                          ; reset~input ;
; Maximum fan-out                               ; 9           ;
; Total fan-out                                 ; 97          ;
; Average fan-out                               ; 2.02        ;
+-----------------------------------------------+-------------+


