Analysis & Synthesis report for CPU5A
Wed Oct 09 16:42:15 2024
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1
 13. Source assignments for uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 14. Source assignments for REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component
 15. Source assignments for dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1
 16. Source assignments for dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1
 17. Source assignments for RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1
 18. Source assignments for RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 19. Source assignments for sld_hub:sld_hub_inst
 20. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
 21. Source assignments for uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|altsyncram:ram_block3a0|altsyncram_guk3:auto_generated
 22. Parameter Settings for User Entity Instance: uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2
 24. Parameter Settings for User Entity Instance: PLL20:inst1|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component
 26. Parameter Settings for User Entity Instance: ALU_MD:inst6|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component
 27. Parameter Settings for User Entity Instance: ALU_MD:inst6|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component
 28. Parameter Settings for User Entity Instance: ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component
 29. Parameter Settings for User Entity Instance: ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component
 30. Parameter Settings for User Entity Instance: ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component
 31. Parameter Settings for User Entity Instance: ALU_MD:inst6|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component
 32. Parameter Settings for User Entity Instance: ALU_MD:inst6|lpm_bustri0:inst26|lpm_bustri:lpm_bustri_component
 33. Parameter Settings for User Entity Instance: ALU_MD:inst6|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
 34. Parameter Settings for User Entity Instance: ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component
 35. Parameter Settings for User Entity Instance: REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component
 36. Parameter Settings for User Entity Instance: REGS_MD:inst7|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component
 37. Parameter Settings for User Entity Instance: REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component
 38. Parameter Settings for User Entity Instance: REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component
 39. Parameter Settings for User Entity Instance: REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component
 40. Parameter Settings for User Entity Instance: dsplay:inst3|dsp:48|LPM_MUX:131
 41. Parameter Settings for User Entity Instance: dsplay:inst3|dsp:48|LPM_MUX:127
 42. Parameter Settings for User Entity Instance: dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1
 43. Parameter Settings for User Entity Instance: dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1
 44. Parameter Settings for User Entity Instance: lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component
 45. Parameter Settings for User Entity Instance: RAM8:inst38|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2
 47. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 48. Parameter Settings for Inferred Entity Instance: uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|altsyncram:ram_block3a0
 49. altsyncram Parameter Settings by Entity Instance
 50. altpll Parameter Settings by Entity Instance
 51. In-System Memory Content Editor Settings
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 09 16:42:15 2024    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; CPU5A                                    ;
; Top-level Entity Name              ; CPU5A                                    ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 946                                      ;
;     Total combinational functions  ; 923                                      ;
;     Dedicated logic registers      ; 188                                      ;
; Total registers                    ; 188                                      ;
; Total pins                         ; 20                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 3,584                                    ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                      ;
+----------------------------------------------------------------+--------------+--------------------+
; Option                                                         ; Setting      ; Default Value      ;
+----------------------------------------------------------------+--------------+--------------------+
; Device                                                         ; EP3C40Q240C8 ;                    ;
; Top-level entity name                                          ; CPU5A        ; CPU5A              ;
; Family name                                                    ; Cyclone III  ; Cyclone IV GX      ;
; Optimization Technique                                         ; Speed        ; Balanced           ;
; Timing-Driven Synthesis                                        ; Off          ; On                 ;
; Synchronization Register Chain Length                          ; 2            ; 3                  ;
; PowerPlay Power Optimization                                   ; Extra effort ; Normal compilation ;
; Use smart compilation                                          ; Off          ; Off                ;
; Restructure Multiplexers                                       ; Auto         ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off          ; Off                ;
; Preserve fewer node names                                      ; On           ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off          ; Off                ;
; Verilog Version                                                ; Verilog_2001 ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93       ; VHDL93             ;
; State Machine Processing                                       ; Auto         ; Auto               ;
; Safe State Machine                                             ; Off          ; Off                ;
; Extract Verilog State Machines                                 ; On           ; On                 ;
; Extract VHDL State Machines                                    ; On           ; On                 ;
; Ignore Verilog initial constructs                              ; Off          ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000         ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250          ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On           ; On                 ;
; Parallel Synthesis                                             ; Off          ; Off                ;
; DSP Block Balancing                                            ; Auto         ; Auto               ;
; NOT Gate Push-Back                                             ; On           ; On                 ;
; Power-Up Don't Care                                            ; On           ; On                 ;
; Remove Redundant Logic Cells                                   ; Off          ; Off                ;
; Remove Duplicate Registers                                     ; On           ; On                 ;
; Ignore CARRY Buffers                                           ; Off          ; Off                ;
; Ignore CASCADE Buffers                                         ; Off          ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off          ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off          ; Off                ;
; Ignore LCELL Buffers                                           ; Off          ; Off                ;
; Ignore SOFT Buffers                                            ; On           ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off          ; Off                ;
; Carry Chain Length                                             ; 70           ; 70                 ;
; Auto Carry Chains                                              ; On           ; On                 ;
; Auto Open-Drain Pins                                           ; On           ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off          ; Off                ;
; Auto ROM Replacement                                           ; On           ; On                 ;
; Auto RAM Replacement                                           ; On           ; On                 ;
; Auto DSP Block Replacement                                     ; On           ; On                 ;
; Auto Shift Register Replacement                                ; Auto         ; Auto               ;
; Auto Clock Enable Replacement                                  ; On           ; On                 ;
; Strict RAM Replacement                                         ; Off          ; Off                ;
; Allow Synchronous Control Signals                              ; On           ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off          ; Off                ;
; Auto RAM Block Balancing                                       ; On           ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off          ; Off                ;
; Auto Resource Sharing                                          ; Off          ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off          ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off          ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off          ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On           ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off          ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On           ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off          ; Off                ;
; HDL message level                                              ; Level2       ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off          ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 5000         ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100          ; 100                ;
; Clock MUX Protection                                           ; On           ; On                 ;
; Auto Gated Clock Conversion                                    ; Off          ; Off                ;
; Block Design Naming                                            ; Auto         ; Auto               ;
; SDC constraint protection                                      ; Off          ; Off                ;
; Synthesis Effort                                               ; Auto         ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On           ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium       ; Medium             ;
+----------------------------------------------------------------+--------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------+
; PLL20.vhd                        ; yes             ; User Wizard-Generated File               ; C:/组成原理/CH5_Expt/DEMO51_CPU5/PLL20.vhd                           ;
; step3.bdf                        ; yes             ; User Block Diagram/Schematic File        ; C:/组成原理/CH5_Expt/DEMO51_CPU5/step3.bdf                           ;
; RAM8.v                           ; yes             ; User Wizard-Generated File               ; C:/组成原理/CH5_Expt/DEMO51_CPU5/RAM8.v                              ;
; uPC.bdf                          ; yes             ; User Block Diagram/Schematic File        ; C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf                             ;
; ALU_MD.bdf                       ; yes             ; User Block Diagram/Schematic File        ; C:/组成原理/CH5_Expt/DEMO51_CPU5/ALU_MD.bdf                          ;
; REGS_MD.bdf                      ; yes             ; User Block Diagram/Schematic File        ; C:/组成原理/CH5_Expt/DEMO51_CPU5/REGS_MD.bdf                         ;
; ALU181A.v                        ; yes             ; User Verilog HDL File                    ; C:/组成原理/CH5_Expt/DEMO51_CPU5/ALU181A.v                           ;
; uP_ROM.vhd                       ; yes             ; User Wizard-Generated File               ; C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd                          ;
; decoder_D.bdf                    ; yes             ; User Block Diagram/Schematic File        ; C:/组成原理/CH5_Expt/DEMO51_CPU5/decoder_D.bdf                       ;
; CPU5A.bdf                        ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf                           ;
; 74139M.bdf                       ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/others/maxplus2/74139M.bdf            ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf          ;
; stratix_ram_block.inc            ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc   ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc             ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc          ;
; aglobal90.inc                    ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc           ;
; a_rdenreg.inc                    ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc           ;
; altrom.inc                       ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/altrom.inc              ;
; altram.inc                       ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/altram.inc              ;
; altdpram.inc                     ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/altdpram.inc            ;
; altqpram.inc                     ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/altqpram.inc            ;
; db/altsyncram_hfd1.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf              ;
; db/altsyncram_jte2.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf              ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction                   ; c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd     ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                   ; c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd          ;
; uA_reg.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/组成原理/CH5_Expt/DEMO51_CPU5/uA_reg.bdf                          ;
; uI_C.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/组成原理/CH5_Expt/DEMO51_CPU5/uI_C.bdf                            ;
; decoder_C.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/组成原理/CH5_Expt/DEMO51_CPU5/decoder_C.bdf                       ;
; 74138.bdf                        ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf             ;
; decoder_A.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/组成原理/CH5_Expt/DEMO51_CPU5/decoder_A.bdf                       ;
; decoder_B.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/组成原理/CH5_Expt/DEMO51_CPU5/decoder_B.bdf                       ;
; altpll.tdf                       ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/altpll.tdf              ;
; stratix_pll.inc                  ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/stratix_pll.inc         ;
; stratixii_pll.inc                ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/stratixii_pll.inc       ;
; cycloneii_pll.inc                ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/cycloneii_pll.inc       ;
; db/PLL20_altpll.v                ; yes             ; Auto-Generated Megafunction              ; C:/组成原理/CH5_Expt/DEMO51_CPU5/db/PLL20_altpll.v                   ;
; lpm_latch0.vhd                   ; yes             ; Auto-Found Wizard-Generated File         ; C:/组成原理/CH5_Expt/DEMO51_CPU5/lpm_latch0.vhd                      ;
; lpm_latch.tdf                    ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf           ;
; lpm_constant.inc                 ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/lpm_constant.inc        ;
; lpm_bustri0.vhd                  ; yes             ; Auto-Found Wizard-Generated File         ; C:/组成原理/CH5_Expt/DEMO51_CPU5/lpm_bustri0.vhd                     ;
; lpm_bustri.tdf                   ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf          ;
; LDR0_2.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/组成原理/CH5_Expt/DEMO51_CPU5/LDR0_2.bdf                          ;
; REG0_2.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/组成原理/CH5_Expt/DEMO51_CPU5/REG0_2.bdf                          ;
; counter.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/组成原理/CH5_Expt/DEMO51_CPU5/counter.bdf                         ;
; lpm_counter1.vhd                 ; yes             ; Auto-Found Wizard-Generated File         ; C:/组成原理/CH5_Expt/DEMO51_CPU5/lpm_counter1.vhd                    ;
; lpm_counter.tdf                  ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; cmpconst.inc                     ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/cmpconst.inc            ;
; lpm_compare.inc                  ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/lpm_compare.inc         ;
; lpm_counter.inc                  ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.inc         ;
; dffeea.inc                       ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/alt_synch_counter.inc   ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.inc   ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; db/cntr_k5j.tdf                  ; yes             ; Auto-Generated Megafunction              ; C:/组成原理/CH5_Expt/DEMO51_CPU5/db/cntr_k5j.tdf                     ;
; dsplay.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/组成原理/CH5_Expt/DEMO51_CPU5/dsplay.bdf                          ;
; dsp.bdf                          ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/组成原理/CH5_Expt/DEMO51_CPU5/dsp.bdf                             ;
; LPM_MUX.tdf                      ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/LPM_MUX.tdf             ;
; muxlut.inc                       ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/muxlut.inc              ;
; bypassff.inc                     ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                             ; c:/altera/90/quartus/libraries/megafunctions/altshift.inc            ;
; db/mux_6qc.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/组成原理/CH5_Expt/DEMO51_CPU5/db/mux_6qc.tdf                      ;
; db/mux_vrc.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/组成原理/CH5_Expt/DEMO51_CPU5/db/mux_vrc.tdf                      ;
; cnt4.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/组成原理/CH5_Expt/DEMO51_CPU5/cnt4.bdf                            ;
; db/cntr_46i.tdf                  ; yes             ; Auto-Generated Megafunction              ; C:/组成原理/CH5_Expt/DEMO51_CPU5/db/cntr_46i.tdf                     ;
; cnt3.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/组成原理/CH5_Expt/DEMO51_CPU5/cnt3.bdf                            ;
; db/cntr_26i.tdf                  ; yes             ; Auto-Generated Megafunction              ; C:/组成原理/CH5_Expt/DEMO51_CPU5/db/cntr_26i.tdf                     ;
; db/altsyncram_fgk1.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_fgk1.tdf              ;
; db/altsyncram_rna2.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_rna2.tdf              ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                   ; c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd             ;
; db/altsyncram_guk3.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_guk3.tdf              ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 946                      ;
;                                             ;                          ;
; Total combinational functions               ; 923                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 479                      ;
;     -- 3 input functions                    ; 261                      ;
;     -- <=2 input functions                  ; 183                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 759                      ;
;     -- arithmetic mode                      ; 164                      ;
;                                             ;                          ;
; Total registers                             ; 188                      ;
;     -- Dedicated logic registers            ; 188                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 20                       ;
; Total memory bits                           ; 3584                     ;
; Total PLLs                                  ; 1                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 222                      ;
; Total fan-out                               ; 4275                     ;
; Average fan-out                             ; 3.58                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                            ; Library Name ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CPU5A                                                                 ; 923 (45)          ; 188 (0)      ; 3584        ; 0            ; 0       ; 0         ; 20   ; 0            ; |CPU5A                                                                                                                                                                         ; work         ;
;    |ALU_MD:inst6|                                                      ; 408 (3)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|ALU_MD:inst6                                                                                                                                                            ; work         ;
;       |ALU181A:inst1|                                                  ; 358 (358)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|ALU_MD:inst6|ALU181A:inst1                                                                                                                                              ; work         ;
;       |LDR0_2:inst|                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|ALU_MD:inst6|LDR0_2:inst                                                                                                                                                ; work         ;
;       |REG0_2:inst10|                                                  ; 27 (3)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|ALU_MD:inst6|REG0_2:inst10                                                                                                                                              ; work         ;
;          |lpm_latch0:inst10|                                           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10                                                                                                                            ; work         ;
;             |lpm_latch:lpm_latch_component|                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component                                                                                              ; work         ;
;          |lpm_latch0:inst11|                                           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11                                                                                                                            ; work         ;
;             |lpm_latch:lpm_latch_component|                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component                                                                                              ; work         ;
;          |lpm_latch0:inst9|                                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9                                                                                                                             ; work         ;
;             |lpm_latch:lpm_latch_component|                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component                                                                                               ; work         ;
;       |lpm_latch0:inst13|                                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13                                                                                                                                          ; work         ;
;          |lpm_latch:lpm_latch_component|                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component                                                                                                            ; work         ;
;       |lpm_latch0:inst8|                                               ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8                                                                                                                                           ; work         ;
;          |lpm_latch:lpm_latch_component|                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component                                                                                                             ; work         ;
;    |PLL20:inst1|                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|PLL20:inst1                                                                                                                                                             ; work         ;
;       |altpll:altpll_component|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|PLL20:inst1|altpll:altpll_component                                                                                                                                     ; work         ;
;          |PLL20_altpll:auto_generated|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|PLL20:inst1|altpll:altpll_component|PLL20_altpll:auto_generated                                                                                                         ; work         ;
;    |RAM8:inst38|                                                       ; 59 (0)            ; 35 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|RAM8:inst38                                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                                ; 59 (0)            ; 35 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;          |altsyncram_fgk1:auto_generated|                              ; 59 (0)            ; 35 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated                                                                                              ; work         ;
;             |altsyncram_rna2:altsyncram1|                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1                                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                ; 59 (36)           ; 35 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|    ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                 ; work         ;
;    |REGS_MD:inst7|                                                     ; 36 (4)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|REGS_MD:inst7                                                                                                                                                           ; work         ;
;       |counter:inst2|                                                  ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|REGS_MD:inst7|counter:inst2                                                                                                                                             ; work         ;
;          |lpm_counter1:inst|                                           ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst                                                                                                                           ; work         ;
;             |lpm_counter:lpm_counter_component|                        ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component                                                                                         ; work         ;
;                |cntr_k5j:auto_generated|                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated                                                                 ; work         ;
;       |lpm_latch0:inst15|                                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst15                                                                                                                                         ; work         ;
;          |lpm_latch:lpm_latch_component|                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component                                                                                                           ; work         ;
;       |lpm_latch0:inst19|                                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst19                                                                                                                                         ; work         ;
;          |lpm_latch:lpm_latch_component|                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component                                                                                                           ; work         ;
;       |lpm_latch0:inst20|                                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst20                                                                                                                                         ; work         ;
;          |lpm_latch:lpm_latch_component|                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component                                                                                                           ; work         ;
;    |dsplay:inst3|                                                      ; 138 (0)           ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|dsplay:inst3                                                                                                                                                            ; work         ;
;       |dsp:48|                                                         ; 138 (1)           ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|dsplay:inst3|dsp:48                                                                                                                                                     ; work         ;
;          |cnt3:216|                                                    ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|dsplay:inst3|dsp:48|cnt3:216                                                                                                                                            ; work         ;
;             |lpm_counter:1|                                            ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1                                                                                                                              ; work         ;
;                |cntr_26i:auto_generated|                               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated                                                                                                      ; work         ;
;          |cnt4:212|                                                    ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212                                                                                                                                            ; work         ;
;             |lpm_counter:1|                                            ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1                                                                                                                              ; work         ;
;                |cntr_46i:auto_generated|                               ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated                                                                                                      ; work         ;
;          |lpm_mux:127|                                                 ; 119 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127                                                                                                                                         ; work         ;
;             |mux_vrc:auto_generated|                                   ; 119 (119)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:127|mux_vrc:auto_generated                                                                                                                  ; work         ;
;          |lpm_mux:131|                                                 ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131                                                                                                                                         ; work         ;
;             |mux_6qc:auto_generated|                                   ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|dsplay:inst3|dsp:48|lpm_mux:131|mux_6qc:auto_generated                                                                                                                  ; work         ;
;    |sld_hub:sld_hub_inst|                                              ; 119 (81)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|sld_hub:sld_hub_inst                                                                                                                                                    ; work         ;
;       |sld_rom_sr:hub_info_reg|                                        ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                            ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                      ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                          ; work         ;
;    |step3:inst43|                                                      ; 3 (3)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|step3:inst43                                                                                                                                                            ; work         ;
;    |uPC:inst2|                                                         ; 115 (0)           ; 56 (0)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|uPC:inst2                                                                                                                                                               ; work         ;
;       |decoder_A:inst4|                                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|uPC:inst2|decoder_A:inst4                                                                                                                                               ; work         ;
;          |74138:inst|                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|uPC:inst2|decoder_A:inst4|74138:inst                                                                                                                                    ; work         ;
;       |decoder_B:inst1|                                                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|uPC:inst2|decoder_B:inst1                                                                                                                                               ; work         ;
;          |74138:inst|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|uPC:inst2|decoder_B:inst1|74138:inst                                                                                                                                    ; work         ;
;       |uA_reg:inst18|                                                  ; 20 (20)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|uPC:inst2|uA_reg:inst18                                                                                                                                                 ; work         ;
;       |uI_C:inst12|                                                    ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|uPC:inst2|uI_C:inst12                                                                                                                                                   ; work         ;
;       |uP_ROM:inst|                                                    ; 77 (0)            ; 50 (0)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|uPC:inst2|uP_ROM:inst                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                             ; 77 (0)            ; 50 (0)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component                                                                                                                   ; work         ;
;             |altsyncram_hfd1:auto_generated|                           ; 77 (0)            ; 50 (0)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated                                                                                    ; work         ;
;                |altsyncram_jte2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1                                                        ; work         ;
;                   |altsyncram:ram_block3a0|                            ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|altsyncram:ram_block3a0                                ; work         ;
;                      |altsyncram_guk3:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|altsyncram:ram_block3a0|altsyncram_guk3:auto_generated ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 77 (51)           ; 50 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                          ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 26 (26)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr       ; work         ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------+
; Name                                                                                                                                                                               ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------+
; RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1|ALTSYNCRAM                                                                  ; M9K  ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; RAM_1.MIF ;
; uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|altsyncram:ram_block3a0|altsyncram_guk3:auto_generated|ALTSYNCRAM ; M9K  ; True Dual Port ; 64           ; 24           ; 64           ; 24           ; 1536 ; ROM_5.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                               ;
+---------------------------------------------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                                                            ; Latch Enable Signal              ; Free of Timing Hazards ;
+---------------------------------------------------------------------------------------+----------------------------------+------------------------+
; REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[6]              ; REGS_MD:inst7|inst28             ; yes                    ;
; ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[6]                ; ALU_MD:inst6|inst33              ; yes                    ;
; ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[6]               ; ALU_MD:inst6|inst32              ; yes                    ;
; ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[5]                ; ALU_MD:inst6|inst33              ; yes                    ;
; ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[5]               ; ALU_MD:inst6|inst32              ; yes                    ;
; ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[4]               ; ALU_MD:inst6|inst32              ; yes                    ;
; ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[4]                ; ALU_MD:inst6|inst33              ; yes                    ;
; ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[3]                ; ALU_MD:inst6|inst33              ; yes                    ;
; ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]               ; ALU_MD:inst6|inst32              ; yes                    ;
; ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[2]                ; ALU_MD:inst6|inst33              ; yes                    ;
; ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]               ; ALU_MD:inst6|inst32              ; yes                    ;
; ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]               ; ALU_MD:inst6|inst32              ; yes                    ;
; ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[1]                ; ALU_MD:inst6|inst33              ; yes                    ;
; ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[0]                ; ALU_MD:inst6|inst33              ; yes                    ;
; ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]               ; ALU_MD:inst6|inst32              ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[6]  ; ALU_MD:inst6|REG0_2:inst10|inst3 ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]              ; REGS_MD:inst7|inst31             ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]              ; REGS_MD:inst7|inst31             ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]              ; REGS_MD:inst7|inst31             ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]              ; REGS_MD:inst7|inst31             ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_MD:inst6|REG0_2:inst10|inst4 ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[6]              ; REGS_MD:inst7|inst31             ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[6]              ; REGS_MD:inst7|inst34             ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[6] ; ALU_MD:inst6|REG0_2:inst10|inst5 ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[4]              ; REGS_MD:inst7|inst28             ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[4]  ; ALU_MD:inst6|REG0_2:inst10|inst3 ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[4] ; ALU_MD:inst6|REG0_2:inst10|inst4 ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]              ; REGS_MD:inst7|inst31             ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]              ; REGS_MD:inst7|inst34             ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[4] ; ALU_MD:inst6|REG0_2:inst10|inst5 ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[3]              ; REGS_MD:inst7|inst28             ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[3]  ; ALU_MD:inst6|REG0_2:inst10|inst3 ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[3] ; ALU_MD:inst6|REG0_2:inst10|inst4 ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]              ; REGS_MD:inst7|inst34             ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[3] ; ALU_MD:inst6|REG0_2:inst10|inst5 ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[1]              ; REGS_MD:inst7|inst28             ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[1]  ; ALU_MD:inst6|REG0_2:inst10|inst3 ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[1] ; ALU_MD:inst6|REG0_2:inst10|inst4 ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]              ; REGS_MD:inst7|inst34             ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[1] ; ALU_MD:inst6|REG0_2:inst10|inst5 ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[2]              ; REGS_MD:inst7|inst28             ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[2]  ; ALU_MD:inst6|REG0_2:inst10|inst3 ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[2] ; ALU_MD:inst6|REG0_2:inst10|inst4 ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]              ; REGS_MD:inst7|inst34             ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[2] ; ALU_MD:inst6|REG0_2:inst10|inst5 ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[0]              ; REGS_MD:inst7|inst28             ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[0]  ; ALU_MD:inst6|REG0_2:inst10|inst3 ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[0] ; ALU_MD:inst6|REG0_2:inst10|inst4 ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]              ; REGS_MD:inst7|inst34             ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[0] ; ALU_MD:inst6|REG0_2:inst10|inst5 ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[7]              ; REGS_MD:inst7|inst28             ; yes                    ;
; ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[7]                ; ALU_MD:inst6|inst33              ; yes                    ;
; ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[7]               ; ALU_MD:inst6|inst32              ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[7]  ; ALU_MD:inst6|REG0_2:inst10|inst3 ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_MD:inst6|REG0_2:inst10|inst4 ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[7]              ; REGS_MD:inst7|inst31             ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[7]              ; REGS_MD:inst7|inst34             ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[7] ; ALU_MD:inst6|REG0_2:inst10|inst5 ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component|latches[5]              ; REGS_MD:inst7|inst28             ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[5]  ; ALU_MD:inst6|REG0_2:inst10|inst3 ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[5] ; ALU_MD:inst6|REG0_2:inst10|inst4 ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[5]              ; REGS_MD:inst7|inst31             ; yes                    ;
; REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5]              ; REGS_MD:inst7|inst34             ; yes                    ;
; ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[5] ; ALU_MD:inst6|REG0_2:inst10|inst5 ; yes                    ;
; Number of user-specified and inferred latches = 64                                    ;                                  ;                        ;
+---------------------------------------------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 188   ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 107   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 105   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; sld_hub:sld_hub_inst|tdo               ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]           ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |CPU5A|uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; Yes        ; |CPU5A|RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPU5A|BUS[3]                                                                                                                                                                            ;
; 31:1               ; 8 bits    ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |CPU5A|ALU_MD:inst6|ALU181A:inst1|Mux8                                                                                                                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |CPU5A|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |CPU5A|sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                         ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |CPU5A|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                  ;
; 28:1               ; 4 bits    ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |CPU5A|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1 ;
+---------------------------------+--------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                                              ;
+---------------------------------+--------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                                               ;
+---------------------------------+--------------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                 ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+-------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                          ;
+---------------------------+-------+------+-------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                           ;
+---------------------------+-------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1 ;
+---------------------------+-------+------+------------------------+
; Assignment                ; Value ; From ; To                     ;
+---------------------------+-------+------+------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                      ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                      ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                      ;
+---------------------------+-------+------+------------------------+


+-------------------------------------------------------------------+
; Source assignments for dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1 ;
+---------------------------+-------+------+------------------------+
; Assignment                ; Value ; From ; To                     ;
+---------------------------+-------+------+------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                      ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                      ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                      ;
+---------------------------+-------+------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1 ;
+---------------------------------+--------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                                    ;
+---------------------------------+--------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                                     ;
+---------------------------------+--------------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                       ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|altsyncram:ram_block3a0|altsyncram_guk3:auto_generated ;
+---------------------------------+--------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                                                                                                     ;
+---------------------------------+--------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 24                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; ROM_5.mif            ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_hfd1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+--------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                    ; Type                                                                                                   ;
+-------------------------+--------------------------+--------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752                ; Signed Integer                                                                                         ;
; SLD_AUTO_INSTANCE_INDEX ; yes                      ; String                                                                                                 ;
; SLD_IP_VERSION          ; 1                        ; Signed Integer                                                                                         ;
; SLD_IP_MINOR_VERSION    ; 3                        ; Signed Integer                                                                                         ;
; SLD_COMMON_IP_VERSION   ; 0                        ; Signed Integer                                                                                         ;
; width_word              ; 24                       ; Untyped                                                                                                ;
; numwords                ; 64                       ; Untyped                                                                                                ;
; widthad                 ; 6                        ; Untyped                                                                                                ;
; shift_count_bits        ; 5                        ; Untyped                                                                                                ;
; cvalue                  ; 000000000000000000000000 ; Untyped                                                                                                ;
; is_data_in_ram          ; 1                        ; Untyped                                                                                                ;
; is_readable             ; 1                        ; Untyped                                                                                                ;
; node_name               ; 1380928821               ; Untyped                                                                                                ;
+-------------------------+--------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL20:inst1|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------+
; Parameter Name                ; Value             ; Type                         ;
+-------------------------------+-------------------+------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                      ;
; PLL_TYPE                      ; AUTO              ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 50000             ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                      ;
; LOCK_LOW                      ; 1                 ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                      ;
; SKIP_VCO                      ; OFF               ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                      ;
; BANDWIDTH                     ; 0                 ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 10                ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                      ;
; VCO_MIN                       ; 0                 ; Untyped                      ;
; VCO_MAX                       ; 0                 ; Untyped                      ;
; VCO_CENTER                    ; 0                 ; Untyped                      ;
; PFD_MIN                       ; 0                 ; Untyped                      ;
; PFD_MAX                       ; 0                 ; Untyped                      ;
; M_INITIAL                     ; 0                 ; Untyped                      ;
; M                             ; 0                 ; Untyped                      ;
; N                             ; 1                 ; Untyped                      ;
; M2                            ; 1                 ; Untyped                      ;
; N2                            ; 1                 ; Untyped                      ;
; SS                            ; 1                 ; Untyped                      ;
; C0_HIGH                       ; 0                 ; Untyped                      ;
; C1_HIGH                       ; 0                 ; Untyped                      ;
; C2_HIGH                       ; 0                 ; Untyped                      ;
; C3_HIGH                       ; 0                 ; Untyped                      ;
; C4_HIGH                       ; 0                 ; Untyped                      ;
; C5_HIGH                       ; 0                 ; Untyped                      ;
; C6_HIGH                       ; 0                 ; Untyped                      ;
; C7_HIGH                       ; 0                 ; Untyped                      ;
; C8_HIGH                       ; 0                 ; Untyped                      ;
; C9_HIGH                       ; 0                 ; Untyped                      ;
; C0_LOW                        ; 0                 ; Untyped                      ;
; C1_LOW                        ; 0                 ; Untyped                      ;
; C2_LOW                        ; 0                 ; Untyped                      ;
; C3_LOW                        ; 0                 ; Untyped                      ;
; C4_LOW                        ; 0                 ; Untyped                      ;
; C5_LOW                        ; 0                 ; Untyped                      ;
; C6_LOW                        ; 0                 ; Untyped                      ;
; C7_LOW                        ; 0                 ; Untyped                      ;
; C8_LOW                        ; 0                 ; Untyped                      ;
; C9_LOW                        ; 0                 ; Untyped                      ;
; C0_INITIAL                    ; 0                 ; Untyped                      ;
; C1_INITIAL                    ; 0                 ; Untyped                      ;
; C2_INITIAL                    ; 0                 ; Untyped                      ;
; C3_INITIAL                    ; 0                 ; Untyped                      ;
; C4_INITIAL                    ; 0                 ; Untyped                      ;
; C5_INITIAL                    ; 0                 ; Untyped                      ;
; C6_INITIAL                    ; 0                 ; Untyped                      ;
; C7_INITIAL                    ; 0                 ; Untyped                      ;
; C8_INITIAL                    ; 0                 ; Untyped                      ;
; C9_INITIAL                    ; 0                 ; Untyped                      ;
; C0_MODE                       ; BYPASS            ; Untyped                      ;
; C1_MODE                       ; BYPASS            ; Untyped                      ;
; C2_MODE                       ; BYPASS            ; Untyped                      ;
; C3_MODE                       ; BYPASS            ; Untyped                      ;
; C4_MODE                       ; BYPASS            ; Untyped                      ;
; C5_MODE                       ; BYPASS            ; Untyped                      ;
; C6_MODE                       ; BYPASS            ; Untyped                      ;
; C7_MODE                       ; BYPASS            ; Untyped                      ;
; C8_MODE                       ; BYPASS            ; Untyped                      ;
; C9_MODE                       ; BYPASS            ; Untyped                      ;
; C0_PH                         ; 0                 ; Untyped                      ;
; C1_PH                         ; 0                 ; Untyped                      ;
; C2_PH                         ; 0                 ; Untyped                      ;
; C3_PH                         ; 0                 ; Untyped                      ;
; C4_PH                         ; 0                 ; Untyped                      ;
; C5_PH                         ; 0                 ; Untyped                      ;
; C6_PH                         ; 0                 ; Untyped                      ;
; C7_PH                         ; 0                 ; Untyped                      ;
; C8_PH                         ; 0                 ; Untyped                      ;
; C9_PH                         ; 0                 ; Untyped                      ;
; L0_HIGH                       ; 1                 ; Untyped                      ;
; L1_HIGH                       ; 1                 ; Untyped                      ;
; G0_HIGH                       ; 1                 ; Untyped                      ;
; G1_HIGH                       ; 1                 ; Untyped                      ;
; G2_HIGH                       ; 1                 ; Untyped                      ;
; G3_HIGH                       ; 1                 ; Untyped                      ;
; E0_HIGH                       ; 1                 ; Untyped                      ;
; E1_HIGH                       ; 1                 ; Untyped                      ;
; E2_HIGH                       ; 1                 ; Untyped                      ;
; E3_HIGH                       ; 1                 ; Untyped                      ;
; L0_LOW                        ; 1                 ; Untyped                      ;
; L1_LOW                        ; 1                 ; Untyped                      ;
; G0_LOW                        ; 1                 ; Untyped                      ;
; G1_LOW                        ; 1                 ; Untyped                      ;
; G2_LOW                        ; 1                 ; Untyped                      ;
; G3_LOW                        ; 1                 ; Untyped                      ;
; E0_LOW                        ; 1                 ; Untyped                      ;
; E1_LOW                        ; 1                 ; Untyped                      ;
; E2_LOW                        ; 1                 ; Untyped                      ;
; E3_LOW                        ; 1                 ; Untyped                      ;
; L0_INITIAL                    ; 1                 ; Untyped                      ;
; L1_INITIAL                    ; 1                 ; Untyped                      ;
; G0_INITIAL                    ; 1                 ; Untyped                      ;
; G1_INITIAL                    ; 1                 ; Untyped                      ;
; G2_INITIAL                    ; 1                 ; Untyped                      ;
; G3_INITIAL                    ; 1                 ; Untyped                      ;
; E0_INITIAL                    ; 1                 ; Untyped                      ;
; E1_INITIAL                    ; 1                 ; Untyped                      ;
; E2_INITIAL                    ; 1                 ; Untyped                      ;
; E3_INITIAL                    ; 1                 ; Untyped                      ;
; L0_MODE                       ; BYPASS            ; Untyped                      ;
; L1_MODE                       ; BYPASS            ; Untyped                      ;
; G0_MODE                       ; BYPASS            ; Untyped                      ;
; G1_MODE                       ; BYPASS            ; Untyped                      ;
; G2_MODE                       ; BYPASS            ; Untyped                      ;
; G3_MODE                       ; BYPASS            ; Untyped                      ;
; E0_MODE                       ; BYPASS            ; Untyped                      ;
; E1_MODE                       ; BYPASS            ; Untyped                      ;
; E2_MODE                       ; BYPASS            ; Untyped                      ;
; E3_MODE                       ; BYPASS            ; Untyped                      ;
; L0_PH                         ; 0                 ; Untyped                      ;
; L1_PH                         ; 0                 ; Untyped                      ;
; G0_PH                         ; 0                 ; Untyped                      ;
; G1_PH                         ; 0                 ; Untyped                      ;
; G2_PH                         ; 0                 ; Untyped                      ;
; G3_PH                         ; 0                 ; Untyped                      ;
; E0_PH                         ; 0                 ; Untyped                      ;
; E1_PH                         ; 0                 ; Untyped                      ;
; E2_PH                         ; 0                 ; Untyped                      ;
; E3_PH                         ; 0                 ; Untyped                      ;
; M_PH                          ; 0                 ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                      ;
; CBXI_PARAMETER                ; PLL20_altpll      ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE               ;
+-------------------------------+-------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component ;
+----------------+--------+--------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Signed Integer                                                                 ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                                        ;
+----------------+--------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_MD:inst6|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_MD:inst6|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component ;
+----------------+--------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Signed Integer                                                                               ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                                                      ;
+----------------+--------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Signed Integer                                                                                ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                                                       ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Signed Integer                                                                                ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                                                       ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_MD:inst6|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_MD:inst6|lpm_bustri0:inst26|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_MD:inst6|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_MD:inst6|lpm_latch0:inst13|lpm_latch:lpm_latch_component ;
+----------------+--------+---------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Signed Integer                                                                  ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                                         ;
+----------------+--------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGS_MD:inst7|lpm_latch0:inst15|lpm_latch:lpm_latch_component ;
+----------------+--------+----------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Signed Integer                                                                   ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                                          ;
+----------------+--------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGS_MD:inst7|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component ;
+------------------------+-------------------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                            ;
+------------------------+-------------------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTH              ; 8                 ; Signed Integer                                                                  ;
; LPM_DIRECTION          ; UP                ; Untyped                                                                         ;
; LPM_MODULUS            ; 0                 ; Untyped                                                                         ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                         ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                         ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                         ;
; DEVICE_FAMILY          ; Cyclone III       ; Untyped                                                                         ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                              ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                              ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                         ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                         ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                         ;
; CBXI_PARAMETER         ; cntr_k5j          ; Untyped                                                                         ;
+------------------------+-------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component ;
+----------------+--------+----------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Signed Integer                                                                   ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                                          ;
+----------------+--------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component ;
+----------------+--------+----------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Signed Integer                                                                   ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                                          ;
+----------------+--------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsplay:inst3|dsp:48|LPM_MUX:131 ;
+------------------------+-------------+---------------------------------------+
; Parameter Name         ; Value       ; Type                                  ;
+------------------------+-------------+---------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                        ;
; LPM_WIDTH              ; 1           ; Untyped                               ;
; LPM_SIZE               ; 8           ; Untyped                               ;
; LPM_WIDTHS             ; 3           ; Untyped                               ;
; LPM_PIPELINE           ; 0           ; Untyped                               ;
; CBXI_PARAMETER         ; mux_6qc     ; Untyped                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                               ;
+------------------------+-------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsplay:inst3|dsp:48|LPM_MUX:127 ;
+------------------------+-------------+---------------------------------------+
; Parameter Name         ; Value       ; Type                                  ;
+------------------------+-------------+---------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                        ;
; LPM_WIDTH              ; 8           ; Untyped                               ;
; LPM_SIZE               ; 17          ; Untyped                               ;
; LPM_WIDTHS             ; 5           ; Untyped                               ;
; LPM_PIPELINE           ; 0           ; Untyped                               ;
; CBXI_PARAMETER         ; mux_vrc     ; Untyped                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                               ;
+------------------------+-------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1 ;
+------------------------+-------------------+--------------------------------------------+
; Parameter Name         ; Value             ; Type                                       ;
+------------------------+-------------------+--------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                             ;
; LPM_WIDTH              ; 5                 ; Untyped                                    ;
; LPM_DIRECTION          ; UP                ; Untyped                                    ;
; LPM_MODULUS            ; 0                 ; Untyped                                    ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                    ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                    ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                    ;
; DEVICE_FAMILY          ; Cyclone III       ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                    ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                         ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                         ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                    ;
; LABWIDE_SCLR           ; ON                ; Untyped                                    ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                    ;
; CBXI_PARAMETER         ; cntr_46i          ; Untyped                                    ;
+------------------------+-------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1 ;
+------------------------+-------------------+--------------------------------------------+
; Parameter Name         ; Value             ; Type                                       ;
+------------------------+-------------------+--------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                             ;
; LPM_WIDTH              ; 3                 ; Untyped                                    ;
; LPM_DIRECTION          ; UP                ; Untyped                                    ;
; LPM_MODULUS            ; 0                 ; Untyped                                    ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                    ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                    ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                    ;
; DEVICE_FAMILY          ; Cyclone III       ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                    ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                         ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                         ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                    ;
; LABWIDE_SCLR           ; ON                ; Untyped                                    ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                    ;
; CBXI_PARAMETER         ; cntr_26i          ; Untyped                                    ;
+------------------------+-------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM8:inst38|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 8                    ; Signed Integer               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; RAM_1.MIF            ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_fgk1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                       ;
+-------------------------+------------+------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752  ; Signed Integer                                                                                             ;
; SLD_AUTO_INSTANCE_INDEX ; yes        ; String                                                                                                     ;
; SLD_IP_VERSION          ; 1          ; Signed Integer                                                                                             ;
; SLD_IP_MINOR_VERSION    ; 3          ; Signed Integer                                                                                             ;
; SLD_COMMON_IP_VERSION   ; 0          ; Signed Integer                                                                                             ;
; width_word              ; 8          ; Untyped                                                                                                    ;
; numwords                ; 256        ; Untyped                                                                                                    ;
; widthad                 ; 8          ; Untyped                                                                                                    ;
; shift_count_bits        ; 4          ; Untyped                                                                                                    ;
; cvalue                  ; 00000000   ; Untyped                                                                                                    ;
; is_data_in_ram          ; 1          ; Untyped                                                                                                    ;
; is_readable             ; 1          ; Untyped                                                                                                    ;
; node_name               ; 1380011314 ; Untyped                                                                                                    ;
+-------------------------+------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst                                         ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone III                                                      ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000100000011000011011100000000100001000000110000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|altsyncram:ram_block3a0 ;
+------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                                                        ;
+------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 24                     ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 6                      ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 64                     ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 24                     ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 6                      ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 64                     ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                      ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; M9K                    ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; ROM_5.mif              ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 1024                   ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; BYPASS                 ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; BYPASS                 ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_guk3        ; Untyped                                                                                                                     ;
+------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                        ;
; Entity Instance                           ; uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component                                                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                      ;
;     -- WIDTH_A                            ; 24                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                ;
; Entity Instance                           ; RAM8:inst38|altsyncram:altsyncram_component                                                                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                ;
; Entity Instance                           ; uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|altsyncram:ram_block3a0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 24                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                             ;
;     -- WIDTH_B                            ; 24                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; PLL20:inst1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 50000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                         ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                   ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; 0              ; ROM5        ; 24    ; 64    ; Read/Write ; uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated ;
; 1              ; RAM2        ; 8     ; 256   ; Read/Write ; RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated           ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Oct 09 16:42:08 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU5A -c CPU5A
Info: Found 2 design units, including 1 entities, in source file CV.vhd
    Info: Found design unit 1: cv-SYN
    Info: Found entity 1: CV
Info: Found 2 design units, including 1 entities, in source file PLL20.vhd
    Info: Found design unit 1: pll20-SYN
    Info: Found entity 1: PLL20
Info: Found 1 design units, including 1 entities, in source file step3.bdf
    Info: Found entity 1: step3
Info: Found 1 design units, including 1 entities, in source file RAM8.v
    Info: Found entity 1: RAM8
Info: Found 2 design units, including 1 entities, in source file uA_ROM.vhd
    Info: Found design unit 1: ua_rom-SYN
    Info: Found entity 1: uA_ROM
Info: Found 1 design units, including 1 entities, in source file uPC.bdf
    Info: Found entity 1: uPC
Info: Found 1 design units, including 1 entities, in source file ALU_MD.bdf
    Info: Found entity 1: ALU_MD
Info: Found 1 design units, including 1 entities, in source file REGS_MD.bdf
    Info: Found entity 1: REGS_MD
Info: Found 1 design units, including 1 entities, in source file ALU181A.v
    Info: Found entity 1: ALU181A
Info: Found 2 design units, including 1 entities, in source file uP_ROM.vhd
    Info: Found design unit 1: up_rom-SYN
    Info: Found entity 1: uP_ROM
Info: Found 1 design units, including 1 entities, in source file uPC22.bdf
    Info: Found entity 1: uPC22
Info: Found 1 design units, including 1 entities, in source file REGS_MD2.bdf
    Info: Found entity 1: REGS_MD2
Info: Found 1 design units, including 1 entities, in source file decoder_D.bdf
    Info: Found entity 1: decoder_D
Info: Found 1 design units, including 1 entities, in source file CC.v
    Info: Found entity 1: CC
Info: Found 1 design units, including 1 entities, in source file JTAG_SP.v
    Info: Found entity 1: JTAG_SP
Info: Found 1 design units, including 1 entities, in source file CNT8B.v
    Info: Found entity 1: CNT8B
Info: Found 1 design units, including 1 entities, in source file DFF8B.v
    Info: Found entity 1: DFF8B
Info: Found 1 design units, including 1 entities, in source file BUSTRI.v
    Info: Found entity 1: BUSTRI
Info: Found 1 design units, including 1 entities, in source file LATCH8B.v
    Info: Found entity 1: LATCH8B
Warning: Can't analyze file -- file C:/组成原理/CMPUTER_PRNCPL/KX_DN7_3C10_COMPT/EDA_MCU_SYS_DESIN/4_COMPUTER_PRL/EXPMENT_4_5_RAM/RAM_TEST.bdf is missing
Warning: Can't analyze file -- file C:/组成原理/CMPUTER_PRNCPL/KX_DN7_3C10_COMPT/EDA_MCU_SYS_DESIN/4_COMPUTER_PRL/EXPT_4_8_1_uIC/uI_C.bdf is missing
Info: Found 2 design units, including 1 entities, in source file cpu5.vhd
    Info: Found design unit 1: cpu5-SYN
    Info: Found entity 1: cpu5
Warning: Using design file CPU5A.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: CPU5A
Info: Elaborating entity "CPU5A" for the top level hierarchy
Info: Elaborating entity "uPC" for hierarchy "uPC:inst2"
Info: Elaborating entity "decoder_D" for hierarchy "uPC:inst2|decoder_D:inst2"
Info: Elaborating entity "74139M" for hierarchy "uPC:inst2|decoder_D:inst2|74139M:inst"
Info: Elaborated megafunction instantiation "uPC:inst2|decoder_D:inst2|74139M:inst"
Info: Elaborating entity "uP_ROM" for hierarchy "uPC:inst2|uP_ROM:inst"
Info: Elaborating entity "altsyncram" for hierarchy "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "ROM_5.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM5"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "M9K"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "width_a" = "24"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hfd1.tdf
    Info: Found entity 1: altsyncram_hfd1
Info: Elaborating entity "altsyncram_hfd1" for hierarchy "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jte2.tdf
    Info: Found entity 1: altsyncram_jte2
Info: Elaborating entity "altsyncram_jte2" for hierarchy "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "000000000000000000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1380928821"
    Info: Parameter "NUMWORDS" = "64"
    Info: Parameter "SHIFT_COUNT_BITS" = "5"
    Info: Parameter "WIDTH_WORD" = "24"
    Info: Parameter "WIDTHAD" = "6"
Info: Elaborating entity "sld_rom_sr" for hierarchy "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Warning: Using design file uA_reg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: uA_reg
Info: Elaborating entity "uA_reg" for hierarchy "uPC:inst2|uA_reg:inst18"
Warning: Using design file uI_C.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: uI_C
Info: Elaborating entity "uI_C" for hierarchy "uPC:inst2|uI_C:inst12"
Warning: Using design file decoder_C.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: decoder_C
Info: Elaborating entity "decoder_C" for hierarchy "uPC:inst2|decoder_C:inst6"
Info: Elaborating entity "74138" for hierarchy "uPC:inst2|decoder_C:inst6|74138:inst"
Info: Elaborated megafunction instantiation "uPC:inst2|decoder_C:inst6|74138:inst"
Warning: Using design file decoder_A.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: decoder_A
Info: Elaborating entity "decoder_A" for hierarchy "uPC:inst2|decoder_A:inst4"
Warning: Using design file decoder_B.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: decoder_B
Info: Elaborating entity "decoder_B" for hierarchy "uPC:inst2|decoder_B:inst1"
Info: Elaborating entity "step3" for hierarchy "step3:inst43"
Info: Elaborating entity "PLL20" for hierarchy "PLL20:inst1"
Info: Elaborating entity "altpll" for hierarchy "PLL20:inst1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "PLL20:inst1|altpll:altpll_component"
Info: Instantiated megafunction "PLL20:inst1|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "10"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "50000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL20"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/PLL20_altpll.v
    Info: Found entity 1: PLL20_altpll
Info: Elaborating entity "PLL20_altpll" for hierarchy "PLL20:inst1|altpll:altpll_component|PLL20_altpll:auto_generated"
Info: Elaborating entity "ALU_MD" for hierarchy "ALU_MD:inst6"
Info: Elaborating entity "ALU181A" for hierarchy "ALU_MD:inst6|ALU181A:inst1"
Warning: Using design file lpm_latch0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_latch0-SYN
    Info: Found entity 1: lpm_latch0
Info: Elaborating entity "lpm_latch0" for hierarchy "ALU_MD:inst6|lpm_latch0:inst8"
Info: Elaborating entity "lpm_latch" for hierarchy "ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component"
Info: Elaborated megafunction instantiation "ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component"
Info: Instantiated megafunction "ALU_MD:inst6|lpm_latch0:inst8|lpm_latch:lpm_latch_component" with the following parameter:
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_type" = "LPM_LATCH"
Warning: Using design file lpm_bustri0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_bustri0-SYN
    Info: Found entity 1: lpm_bustri0
Info: Elaborating entity "lpm_bustri0" for hierarchy "ALU_MD:inst6|lpm_bustri0:inst21"
Info: Elaborating entity "lpm_bustri" for hierarchy "ALU_MD:inst6|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component"
Info: Elaborated megafunction instantiation "ALU_MD:inst6|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component"
Info: Instantiated megafunction "ALU_MD:inst6|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component" with the following parameter:
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_type" = "LPM_BUSTRI"
Warning: Using design file LDR0_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: LDR0_2
Info: Elaborating entity "LDR0_2" for hierarchy "ALU_MD:inst6|LDR0_2:inst"
Warning: Using design file REG0_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: REG0_2
Info: Elaborating entity "REG0_2" for hierarchy "ALU_MD:inst6|REG0_2:inst10"
Info: Elaborating entity "REGS_MD" for hierarchy "REGS_MD:inst7"
Warning: Using design file counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: counter
Info: Elaborating entity "counter" for hierarchy "REGS_MD:inst7|counter:inst2"
Warning: Using design file lpm_counter1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_counter1-SYN
    Info: Found entity 1: lpm_counter1
Info: Elaborating entity "lpm_counter1" for hierarchy "REGS_MD:inst7|counter:inst2|lpm_counter1:inst"
Info: Elaborating entity "lpm_counter" for hierarchy "REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_direction" = "UP"
Info: Found 1 design units, including 1 entities, in source file db/cntr_k5j.tdf
    Info: Found entity 1: cntr_k5j
Info: Elaborating entity "cntr_k5j" for hierarchy "REGS_MD:inst7|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated"
Warning: Using design file dsplay.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: dsplay
Info: Elaborating entity "dsplay" for hierarchy "dsplay:inst3"
Warning: Using design file dsp.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: dsp
Info: Elaborating entity "dsp" for hierarchy "dsplay:inst3|dsp:48"
Info: Elaborating entity "LPM_MUX" for hierarchy "dsplay:inst3|dsp:48|LPM_MUX:131"
Info: Elaborated megafunction instantiation "dsplay:inst3|dsp:48|LPM_MUX:131"
Info: Instantiated megafunction "dsplay:inst3|dsp:48|LPM_MUX:131" with the following parameter:
    Info: Parameter "LPM_SIZE" = "8"
    Info: Parameter "LPM_WIDTH" = "1"
    Info: Parameter "LPM_WIDTHS" = "3"
Info: Found 1 design units, including 1 entities, in source file db/mux_6qc.tdf
    Info: Found entity 1: mux_6qc
Info: Elaborating entity "mux_6qc" for hierarchy "dsplay:inst3|dsp:48|LPM_MUX:131|mux_6qc:auto_generated"
Info: Elaborating entity "LPM_MUX" for hierarchy "dsplay:inst3|dsp:48|LPM_MUX:127"
Info: Elaborated megafunction instantiation "dsplay:inst3|dsp:48|LPM_MUX:127"
Info: Instantiated megafunction "dsplay:inst3|dsp:48|LPM_MUX:127" with the following parameter:
    Info: Parameter "LPM_SIZE" = "17"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHS" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mux_vrc.tdf
    Info: Found entity 1: mux_vrc
Info: Elaborating entity "mux_vrc" for hierarchy "dsplay:inst3|dsp:48|LPM_MUX:127|mux_vrc:auto_generated"
Warning: Using design file cnt4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cnt4
Info: Elaborating entity "cnt4" for hierarchy "dsplay:inst3|dsp:48|cnt4:212"
Info: Elaborating entity "lpm_counter" for hierarchy "dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1"
Info: Elaborated megafunction instantiation "dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1"
Info: Instantiated megafunction "dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1" with the following parameter:
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_WIDTH" = "5"
Info: Found 1 design units, including 1 entities, in source file db/cntr_46i.tdf
    Info: Found entity 1: cntr_46i
Info: Elaborating entity "cntr_46i" for hierarchy "dsplay:inst3|dsp:48|cnt4:212|lpm_counter:1|cntr_46i:auto_generated"
Warning: Using design file cnt3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cnt3
Info: Elaborating entity "cnt3" for hierarchy "dsplay:inst3|dsp:48|cnt3:216"
Info: Elaborating entity "lpm_counter" for hierarchy "dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1"
Info: Elaborated megafunction instantiation "dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1"
Info: Instantiated megafunction "dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1" with the following parameter:
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_WIDTH" = "3"
Info: Found 1 design units, including 1 entities, in source file db/cntr_26i.tdf
    Info: Found entity 1: cntr_26i
Info: Elaborating entity "cntr_26i" for hierarchy "dsplay:inst3|dsp:48|cnt3:216|lpm_counter:1|cntr_26i:auto_generated"
Info: Elaborating entity "RAM8" for hierarchy "RAM8:inst38"
Info: Elaborating entity "altsyncram" for hierarchy "RAM8:inst38|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "RAM8:inst38|altsyncram:altsyncram_component"
Info: Instantiated megafunction "RAM8:inst38|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "RAM_1.MIF"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM2"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "M9K"
    Info: Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fgk1.tdf
    Info: Found entity 1: altsyncram_fgk1
Info: Elaborating entity "altsyncram_fgk1" for hierarchy "RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rna2.tdf
    Info: Found entity 1: altsyncram_rna2
Info: Elaborating entity "altsyncram_rna2" for hierarchy "RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|altsyncram_rna2:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "00000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1380011314"
    Info: Parameter "NUMWORDS" = "256"
    Info: Parameter "SHIFT_COUNT_BITS" = "4"
    Info: Parameter "WIDTH_WORD" = "8"
    Info: Parameter "WIDTHAD" = "8"
Info: Elaborating entity "sld_rom_sr" for hierarchy "RAM8:inst38|altsyncram:altsyncram_component|altsyncram_fgk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state node "BUS[7]" into a selector
    Warning: Converted tri-state node "BUS[6]" into a selector
    Warning: Converted tri-state node "BUS[5]" into a selector
    Warning: Converted tri-state node "BUS[4]" into a selector
    Warning: Converted tri-state node "BUS[3]" into a selector
    Warning: Converted tri-state node "BUS[2]" into a selector
    Warning: Converted tri-state node "BUS[1]" into a selector
    Warning: Converted tri-state node "BUS[0]" into a selector
Info: Converted the following 1 logical RAM block slices to smaller depth
    Info: Converted the following logical RAM block "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ALTSYNCRAM" slices to smaller maximum block depth of 1024
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a17"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a4"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a15"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a16"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a9"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a10"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a11"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a22"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a23"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a19"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a20"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a21"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a18"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a14"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a12"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a6"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a1"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a3"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a0"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a8"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a2"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a5"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a13"
        Info: RAM block slice "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|ram_block3a7"
Info: Elaborated megafunction instantiation "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|altsyncram:ram_block3a0"
Info: Instantiated megafunction "uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|altsyncram:ram_block3a0" with the following parameter:
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info: Parameter "WIDTH_A" = "24"
    Info: Parameter "WIDTHAD_A" = "6"
    Info: Parameter "NUMWORDS_A" = "64"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "BYTEENA_ACLR_A" = "NONE"
    Info: Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
    Info: Parameter "WIDTH_B" = "24"
    Info: Parameter "WIDTHAD_B" = "6"
    Info: Parameter "NUMWORDS_B" = "64"
    Info: Parameter "INDATA_REG_B" = "CLOCK1"
    Info: Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "RDCONTROL_REG_B" = "CLOCK1"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "BYTEENA_REG_B" = "UNUSED"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "INDATA_ACLR_B" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info: Parameter "BYTEENA_ACLR_B" = "NONE"
    Info: Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "WIDTH_BYTEENA_B" = "1"
    Info: Parameter "RAM_BLOCK_TYPE" = "M9K"
    Info: Parameter "BYTE_SIZE" = "8"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info: Parameter "INIT_FILE" = "ROM_5.mif"
    Info: Parameter "INIT_FILE_LAYOUT" = "PORT_A"
    Info: Parameter "MAXIMUM_DEPTH" = "1024"
    Info: Parameter "ENABLE_RUNTIME_MOD" = "NO"
    Info: Parameter "INSTANCE_NAME" = "UNUSED"
    Info: Parameter "ENABLE_ECC" = "FALSE"
    Info: Parameter "ECCSTATUS_REG" = "UNREGISTERED"
    Info: Parameter "CLOCK_ENABLE_CORE_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_CORE_B" = "BYPASS"
    Info: Parameter "READ_DURING_WRITE_MODE_PORT_A" = "NEW_DATA_WITH_NBE_READ"
    Info: Parameter "READ_DURING_WRITE_MODE_PORT_B" = "NEW_DATA_WITH_NBE_READ"
    Info: Parameter "CLOCK_ENABLE_ECC_STATUS" = "NORMAL"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_guk3.tdf
    Info: Found entity 1: altsyncram_guk3
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|altsyncram:ram_block3a0|altsyncram_guk3:auto_generated|ram_block1a15
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|altsyncram:ram_block3a0|altsyncram_guk3:auto_generated|ram_block1a15
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|altsyncram:ram_block3a0|altsyncram_guk3:auto_generated|ram_block1a15
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|altsyncram:ram_block3a0|altsyncram_guk3:auto_generated|ram_block1a15
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|altsyncram:ram_block3a0|altsyncram_guk3:auto_generated|ram_block1a15
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|altsyncram:ram_block3a0|altsyncram_guk3:auto_generated|ram_block1a15
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|altsyncram:ram_block3a0|altsyncram_guk3:auto_generated|ram_block1a15
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component|latches[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component|latches[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Latch REGS_MD:inst7|lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uPC:inst2|uP_ROM:inst|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_jte2:altsyncram1|altsyncram:ram_block3a0|altsyncram_guk3:auto_generated|ram_block1a15
Warning: Latch ALU_MD:inst6|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component|latches[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7|lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]
Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "uPC:inst2|uA_reg:inst18|inst5" is converted into an equivalent circuit using register "uPC:inst2|uA_reg:inst18|inst5~_emulated" and latch "uPC:inst2|uA_reg:inst18|inst5~latch"
    Warning (13310): Register "uPC:inst2|uA_reg:inst18|inst4" is converted into an equivalent circuit using register "uPC:inst2|uA_reg:inst18|inst4~_emulated" and latch "uPC:inst2|uA_reg:inst18|inst4~latch"
    Warning (13310): Register "uPC:inst2|uA_reg:inst18|inst7" is converted into an equivalent circuit using register "uPC:inst2|uA_reg:inst18|inst7~_emulated" and latch "uPC:inst2|uA_reg:inst18|inst7~latch"
    Warning (13310): Register "uPC:inst2|uA_reg:inst18|inst8" is converted into an equivalent circuit using register "uPC:inst2|uA_reg:inst18|inst8~_emulated" and latch "uPC:inst2|uA_reg:inst18|inst8~latch"
    Warning (13310): Register "uPC:inst2|uA_reg:inst18|inst2" is converted into an equivalent circuit using register "uPC:inst2|uA_reg:inst18|inst2~_emulated" and latch "uPC:inst2|uA_reg:inst18|inst2~latch"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "PA32" is stuck at VCC
    Warning (13410): Pin "PA33" is stuck at GND
    Warning (13410): Pin "PA34" is stuck at GND
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Implemented 1008 device resources after synthesis - the final resource count might be different
    Info: Implemented 18 input pins
    Info: Implemented 6 output pins
    Info: Implemented 950 logic cells
    Info: Implemented 32 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 101 warnings
    Info: Peak virtual memory: 231 megabytes
    Info: Processing ended: Wed Oct 09 16:42:15 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


