# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/imports/new/D_FF.vhd" \
"../../../../Lab_9_10.srcs/sources_1/imports/sources_1/new/PC.vhd" \
"../../../../Lab_9_10.srcs/sim_1/imports/Lab10/Lab10.sim/sim_1/TB_PC.vhd" \

# Do not sort compile order
nosort
