Date: Wed, 13 Aug 2003 21:12:20 +0100
From: Dave Jones <>
Subject: Re: 2.6.0-test3-mm1: scheduling while atomic (ext3?)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2003/8/13/242

On Wed, Aug 13, 2003 at 07:34:36PM +0100, Alan Cox wrote:
 > pre VIA Cyrixen have MMX and CXMMX. The CPU also set bit 31 but doesn't
 > have 3dnow (which fooled me but the kernel does know about). C3's seem
 > to have prefetch/prefetchw (but not prefetchnta). I don't have a nemeiah
 > but I assume Nemeiah has prefetchnta too ?
With Nehemiah, they dropped 3dnow, and went with SSE.
 > MMX:  Pentium (later only), Cyrix MediaGX (later only), Cyrix 6x86/MII
 >       Intel PII/PIII/PIV, AMD K6/Athlon/Opteron, VIA Cyrix III, VIA C3
 > CXMMX: Extended MMX - Cyrix MII/AMD K6(II+ ?)/K7/Opteron
 > 3DNOW: AMD K6-II/III(not original K6),K7/,Opteron, VIA Cyrix III, 
 > VIA C3 (pre Nemiah only ??)
"Nehemiah".
+ Winchip-2A (though as mentioned, prefetch is a nop, the rest of 3dnow worked
				though iirc).
 > "Enhanced" 3DNow: Athlon Tbird
 > SSE: Intel PII, PIII, Athlon (XP, Duron >=1Gz only)
 > SSE2: Pentium IV
		Dave
-- 
 Dave Jones     
http://www.codemonkey.org.uk
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  
http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  
http://www.tux.org/lkml/