#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 19 10:17:45 2021
# Process ID: 23713
# Current directory: /home/hp/projects/vivado/zcu104_ug1209/Embedded_Design_Tutorial.runs/synth_1
# Command line: vivado -log Xilinx_Embedded_Design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Xilinx_Embedded_Design_wrapper.tcl
# Log file: /home/hp/projects/vivado/zcu104_ug1209/Embedded_Design_Tutorial.runs/synth_1/Xilinx_Embedded_Design_wrapper.vds
# Journal file: /home/hp/projects/vivado/zcu104_ug1209/Embedded_Design_Tutorial.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Xilinx_Embedded_Design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hp/softwares/xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1371.656 ; gain = 0.000 ; free physical = 3127 ; free virtual = 15674
Command: synth_design -top Xilinx_Embedded_Design_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23736 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1392.656 ; gain = 20.859 ; free physical = 3015 ; free virtual = 15563
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Xilinx_Embedded_Design_wrapper' [/home/hp/projects/vivado/zcu104_ug1209/Embedded_Design_Tutorial.srcs/sources_1/bd/Xilinx_Embedded_Design/hdl/Xilinx_Embedded_Design_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Xilinx_Embedded_Design' [/home/hp/projects/vivado/zcu104_ug1209/Embedded_Design_Tutorial.srcs/sources_1/bd/Xilinx_Embedded_Design/synth/Xilinx_Embedded_Design.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hp/projects/vivado/zcu104_ug1209/Embedded_Design_Tutorial.srcs/sources_1/bd/Xilinx_Embedded_Design/synth/Xilinx_Embedded_Design.v:17]
INFO: [Synth 8-6157] synthesizing module 'Xilinx_Embedded_Design_zynq_ultra_ps_e_0_0' [/home/hp/projects/vivado/zcu104_ug1209/Embedded_Design_Tutorial.runs/synth_1/.Xil/Vivado-23713-laptop/realtime/Xilinx_Embedded_Design_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Xilinx_Embedded_Design_zynq_ultra_ps_e_0_0' (1#1) [/home/hp/projects/vivado/zcu104_ug1209/Embedded_Design_Tutorial.runs/synth_1/.Xil/Vivado-23713-laptop/realtime/Xilinx_Embedded_Design_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'Xilinx_Embedded_Design_zynq_ultra_ps_e_0_0' requires 3 connections, but only 1 given [/home/hp/projects/vivado/zcu104_ug1209/Embedded_Design_Tutorial.srcs/sources_1/bd/Xilinx_Embedded_Design/synth/Xilinx_Embedded_Design.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Xilinx_Embedded_Design' (2#1) [/home/hp/projects/vivado/zcu104_ug1209/Embedded_Design_Tutorial.srcs/sources_1/bd/Xilinx_Embedded_Design/synth/Xilinx_Embedded_Design.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Xilinx_Embedded_Design_wrapper' (3#1) [/home/hp/projects/vivado/zcu104_ug1209/Embedded_Design_Tutorial.srcs/sources_1/bd/Xilinx_Embedded_Design/hdl/Xilinx_Embedded_Design_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1438.406 ; gain = 66.609 ; free physical = 3028 ; free virtual = 15576
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1438.406 ; gain = 66.609 ; free physical = 3028 ; free virtual = 15576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1438.406 ; gain = 66.609 ; free physical = 3028 ; free virtual = 15576
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hp/projects/vivado/zcu104_ug1209/Embedded_Design_Tutorial.srcs/sources_1/bd/Xilinx_Embedded_Design/ip/Xilinx_Embedded_Design_zynq_ultra_ps_e_0_0/Xilinx_Embedded_Design_zynq_ultra_ps_e_0_0/Xilinx_Embedded_Design_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'Xilinx_Embedded_Design_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/hp/projects/vivado/zcu104_ug1209/Embedded_Design_Tutorial.srcs/sources_1/bd/Xilinx_Embedded_Design/ip/Xilinx_Embedded_Design_zynq_ultra_ps_e_0_0/Xilinx_Embedded_Design_zynq_ultra_ps_e_0_0/Xilinx_Embedded_Design_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'Xilinx_Embedded_Design_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/hp/projects/vivado/zcu104_ug1209/Embedded_Design_Tutorial.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/hp/projects/vivado/zcu104_ug1209/Embedded_Design_Tutorial.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.406 ; gain = 0.000 ; free physical = 2217 ; free virtual = 14765
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.406 ; gain = 0.000 ; free physical = 2217 ; free virtual = 14765
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.406 ; gain = 0.000 ; free physical = 2217 ; free virtual = 14765
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2510.406 ; gain = 1138.609 ; free physical = 2279 ; free virtual = 14826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2510.406 ; gain = 1138.609 ; free physical = 2279 ; free virtual = 14826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Xilinx_Embedded_Design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Xilinx_Embedded_Design_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2510.406 ; gain = 1138.609 ; free physical = 2279 ; free virtual = 14826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2510.406 ; gain = 1138.609 ; free physical = 2278 ; free virtual = 14826
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 2510.406 ; gain = 1138.609 ; free physical = 2266 ; free virtual = 14816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Xilinx_Embedded_Design_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'Xilinx_Embedded_Design_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:31 . Memory (MB): peak = 2756.008 ; gain = 1384.211 ; free physical = 1691 ; free virtual = 14244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:31 . Memory (MB): peak = 2756.008 ; gain = 1384.211 ; free physical = 1691 ; free virtual = 14244
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:31 . Memory (MB): peak = 2766.023 ; gain = 1394.227 ; free physical = 1690 ; free virtual = 14243
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:32 . Memory (MB): peak = 2766.023 ; gain = 1394.227 ; free physical = 1690 ; free virtual = 14243
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:32 . Memory (MB): peak = 2766.023 ; gain = 1394.227 ; free physical = 1690 ; free virtual = 14243
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:32 . Memory (MB): peak = 2766.023 ; gain = 1394.227 ; free physical = 1690 ; free virtual = 14243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:32 . Memory (MB): peak = 2766.023 ; gain = 1394.227 ; free physical = 1690 ; free virtual = 14243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:32 . Memory (MB): peak = 2766.023 ; gain = 1394.227 ; free physical = 1690 ; free virtual = 14243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:32 . Memory (MB): peak = 2766.023 ; gain = 1394.227 ; free physical = 1690 ; free virtual = 14243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------------+----------+
|      |BlackBox name                              |Instances |
+------+-------------------------------------------+----------+
|1     |Xilinx_Embedded_Design_zynq_ultra_ps_e_0_0 |         1|
+------+-------------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------+------+
|      |Cell                                       |Count |
+------+-------------------------------------------+------+
|1     |Xilinx_Embedded_Design_zynq_ultra_ps_e_0_0 |     1|
+------+-------------------------------------------+------+

Report Instance Areas: 
+------+---------------------------+-----------------------+------+
|      |Instance                   |Module                 |Cells |
+------+---------------------------+-----------------------+------+
|1     |top                        |                       |     2|
|2     |  Xilinx_Embedded_Design_i |Xilinx_Embedded_Design |     2|
+------+---------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:32 . Memory (MB): peak = 2766.023 ; gain = 1394.227 ; free physical = 1690 ; free virtual = 14243
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 2766.023 ; gain = 322.227 ; free physical = 1729 ; free virtual = 14282
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:32 . Memory (MB): peak = 2766.031 ; gain = 1394.227 ; free physical = 1729 ; free virtual = 14282
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.453 ; gain = 0.000 ; free physical = 1665 ; free virtual = 14218
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:34 . Memory (MB): peak = 2805.453 ; gain = 1433.797 ; free physical = 1713 ; free virtual = 14266
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.453 ; gain = 0.000 ; free physical = 1713 ; free virtual = 14266
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/hp/projects/vivado/zcu104_ug1209/Embedded_Design_Tutorial.runs/synth_1/Xilinx_Embedded_Design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Xilinx_Embedded_Design_wrapper_utilization_synth.rpt -pb Xilinx_Embedded_Design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 19 10:19:34 2021...
