 line   address	contents
    1                      ; emulate a MOV
    2  00000000  20010001	addi r1, r0, #1
    3  00000004  20020002	addi r2, r0, #2
    4  00000008  20030003	addi r3, r0, #3
    5  0000000c  20040004	addi r4, r0, #4
    6  00000010  50210002	slli r1, r1, #2 ; 4
    7  00000014  50420002	slli r2, r2, #2 ; 8
    8  00000018  50630002	slli r3, r3, #2 ; 12
    9  0000001c  50840002	slli r4, r4, #2 ; 16
   10  00000020  58210002	srli r1, r1, #2 ; 1
   11  00000024  58420002	srli r2, r2, #2 ; 2
   12  00000028  58630002	srli r3, r3, #2 ; 3
   13  0000002c  58840002	srli r4, r4, #2 ; 4
   14                      ; Same as multiplying by 2
   15  00000030  00210820	add r1, r1, r1
   16  00000034  00421020	add r2, r2, r2
   17  00000038  00631820	add r3, r3, r3
   18  0000003c  00842020	add r4, r4, r4
   19  00000040  54000000	nop
   20  00000044  00222822	sub r5, r1, r2 ;r5 is -2
   21  00000048  54000000	nop
   22  0000004c  00643022	sub r6, r3, r4 ;r6 is -2
   23                      ; Now perform some logical operation
   24  00000050  00223824	and r7, r1,r2
   25  00000054  00644025	or r8, r3,r4
   26  00000058  00244826	xor r9, r1, r4
   27  0000005c  00225029	sne r10, r1, r2 ; r10 is 1
   28  00000060  0022582c	sle r11, r1, r2 ;r11 is 1
   29  00000064  0022602d	sge r12, r1, r2 ;r12 is 0
   31                      ; now halt the processor
   32  00000068          	stop:
   33  00000068  0bfffffc	j stop
   34  0000006c  54000000	nop
   35  00000070  54000000	nop
   36                      ;two nops because branch delay slot is 2
