;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @21, 3
	ADD @21, 3
	SPL @72, #201
	SPL @72, #201
	SPL @72, #201
	SUB @121, 103
	ADD -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @0, @2
	DJN -1, @-20
	CMP 280, 270
	SLT @83, 0
	SPL @72, #201
	SUB 603, <21
	SUB 280, 270
	SPL @72, #201
	MOV -77, <-0
	JMN 12, 220
	DJN 1, @22
	SUB 127, @706
	ADD @21, 3
	SUB 127, @706
	ADD @21, 3
	SLT 12, @19
	SUB 603, <21
	SUB <30, <0
	SUB 603, <21
	ADD 130, 9
	CMP <27, 330
	CMP <27, 330
	CMP <27, 330
	SPL @72, #201
	SPL @72, #201
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	SPL 60, <302
	SLT 12, @19
	SLT 12, @19
	MOV -1, <-20
	SPL <121, 103
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	ADD 210, 20
