ARM GAS  /tmp/cc1SvzVe.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"usbh_ctlreq.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.USBH_ParseDevDesc,"ax",%progbits
  16              		.align	1
  17              		.syntax unified
  18              		.thumb
  19              		.thumb_func
  20              		.fpu softvfp
  22              	USBH_ParseDevDesc:
  23              	.LFB74:
  24              		.file 1 "Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c"
   1:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
   2:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ******************************************************************************
   3:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @file    usbh_ctlreq.c 
   4:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @author  MCD Application Team
   5:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @version V3.2.2
   6:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @date    07-July-2015
   7:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief   This file implements the control requests for device enumeration
   8:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ******************************************************************************
   9:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @attention
  10:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *
  11:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * <h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
  12:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *
  13:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  14:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * You may not use this file except in compliance with the License.
  15:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * You may obtain a copy of the License at:
  16:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *
  17:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  18:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *
  19:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * Unless required by applicable law or agreed to in writing, software 
  20:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  21:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  22:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * See the License for the specific language governing permissions and
  23:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * limitations under the License.
  24:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *
  25:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ******************************************************************************
  26:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */ 
  27:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /* Includes ------------------------------------------------------------------*/
  28:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  29:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #include "usbh_ctlreq.h"
  30:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  31:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @addtogroup USBH_LIB
  32:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  33:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  34:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
ARM GAS  /tmp/cc1SvzVe.s 			page 2


  35:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @addtogroup USBH_LIB_CORE
  36:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  37:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  38:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  39:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ 
  40:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @brief This file implements the standard requests for device enumeration
  41:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  42:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  43:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  44:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  45:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ_Private_Defines
  46:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  47:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */ 
  48:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
  49:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @}
  50:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */ 
  51:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  52:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  53:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ_Private_TypesDefinitions
  54:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  55:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */ 
  56:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
  57:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @}
  58:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */ 
  59:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  60:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  61:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  62:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ_Private_Macros
  63:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  64:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */ 
  65:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
  66:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @}
  67:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */ 
  68:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  69:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  70:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ_Private_Variables
  71:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  72:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  73:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
  74:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @}
  75:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */ 
  76:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  77:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ_Private_FunctionPrototypes
  78:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  79:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  80:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost);
  81:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  82:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseDevDesc (USBH_DevDescTypeDef* , uint8_t *buf, uint16_t length);
  83:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  84:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc,
  85:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint8_t *buf, 
  86:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint16_t length);
  87:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  88:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  89:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor, uint8_t *buf);
  90:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length);
  91:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef  *if_descriptor, uint8_t *buf);
ARM GAS  /tmp/cc1SvzVe.s 			page 3


  92:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  93:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  94:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
  95:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @}
  96:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */ 
  97:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  98:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  99:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ_Private_Functions
 100:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
 101:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */ 
 102:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 103:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 104:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 105:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_Get_DevDesc
 106:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         Issue Get Device Descriptor command to the device. Once the response 
 107:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         received, it parses the device descriptor and updates the status.
 108:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 109:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
 110:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 111:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 112:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
 113:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 114:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 115:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 116:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if((status = USBH_GetDescriptor(phost,
 117:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                
 118:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_DESC_DEVICE, 
 119:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   phost->device.Data,
 120:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   length)) == USBH_OK)
 121:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 122:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* Commands successfully sent and Response Received */       
 123:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data, length);
 124:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 125:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return status;      
 126:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 127:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 128:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 129:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_Get_CfgDesc
 130:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         Issues Configuration Descriptor to the device. Once the response 
 131:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         received, it parses the configuration descriptor and updates the 
 132:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         status.
 133:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 134:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
 135:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 136:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 137:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,                      
 138:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                              uint16_t length)
 139:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 140:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 141:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 142:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint8_t *pData;
 143:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_KEEP_CFG_DESCRIPTOR == 1)  
 144:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   pData = phost->device.CfgDesc_Raw;
 145:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
 146:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   pData = phost->device.Data;
 147:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif  
 148:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if((status = USBH_GetDescriptor(phost,
ARM GAS  /tmp/cc1SvzVe.s 			page 4


 149:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                
 150:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_DESC_CONFIGURATION, 
 151:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   pData,
 152:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   length)) == USBH_OK)
 153:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 154:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 155:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* Commands successfully sent and Response Received  */       
 156:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_ParseCfgDesc (&phost->device.CfgDesc,
 157:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                        pData,
 158:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                        length); 
 159:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 160:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 161:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return status;
 162:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 163:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 164:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 165:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 166:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_Get_StringDesc
 167:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         Issues string Descriptor command to the device. Once the response 
 168:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         received, it parses the string descriptor and updates the status.
 169:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 170:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  string_index: String index for the descriptor
 171:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buff: Buffer address for the descriptor
 172:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
 173:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 174:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 175:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
 176:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                 uint8_t string_index, 
 177:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                 uint8_t *buff, 
 178:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                 uint16_t length)
 179:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 180:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 181:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if((status = USBH_GetDescriptor(phost,
 182:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                
 183:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_DESC_STRING | string_index, 
 184:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   phost->device.Data,
 185:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   length)) == USBH_OK)
 186:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 187:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* Commands successfully sent and Response Received  */       
 188:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_ParseStringDesc(phost->device.Data,buff, length);    
 189:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 190:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return status;
 191:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 192:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 193:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 194:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_GetDescriptor
 195:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         Issues Descriptor command to the device. Once the response received,
 196:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         it parses the descriptor and updates the status.
 197:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 198:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  req_type: Descriptor type
 199:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  value_idx: Value for the GetDescriptr request
 200:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buff: Buffer to store the descriptor
 201:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
 202:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 203:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 204:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,                          
 205:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint8_t  req_type,
ARM GAS  /tmp/cc1SvzVe.s 			page 5


 206:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint16_t value_idx, 
 207:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint8_t* buff, 
 208:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint16_t length )
 209:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** { 
 210:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 211:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 212:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 213:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 214:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = value_idx;
 215:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 216:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if ((value_idx & 0xff00) == USB_DESC_STRING)
 217:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 218:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.setup.b.wIndex.w = 0x0409;
 219:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 220:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else
 221:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 222:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.setup.b.wIndex.w = 0;
 223:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 224:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = length; 
 225:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 226:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return USBH_CtlReq(phost, buff , length );     
 227:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 228:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 229:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 230:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_SetAddress
 231:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This command sets the address to the connected device
 232:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 233:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  DeviceAddress: Device address to assign
 234:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 235:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 236:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost, 
 237:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                    uint8_t DeviceAddress)
 238:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 239:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 240:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 241:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 242:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USB_REQ_TYPE_STANDARD;
 243:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 244:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 245:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 246:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 247:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = 0;
 248:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0;
 249:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 250:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return USBH_CtlReq(phost, 0 , 0 );
 251:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 252:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 253:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 254:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_SetCfg
 255:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         The command sets the configuration value to the connected device
 256:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 257:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  cfg_idx: Configuration value
 258:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 259:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 260:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, 
 261:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint16_t cfg_idx)
 262:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
ARM GAS  /tmp/cc1SvzVe.s 			page 6


 263:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 264:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 265:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE |\
 266:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USB_REQ_TYPE_STANDARD;
 267:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 268:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = cfg_idx;
 269:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = 0;
 270:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0; 
 271:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 272:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 273:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return USBH_CtlReq(phost, 0 , 0 );      
 274:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 275:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 276:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 277:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_SetInterface
 278:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         The command sets the Interface value to the connected device
 279:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 280:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  altSetting: Interface value
 281:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 282:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 283:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_SetInterface(USBH_HandleTypeDef *phost, 
 284:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                         uint8_t ep_num, uint8_t altSetting)
 285:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 286:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 287:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 288:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 289:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_INTERFACE | \
 290:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USB_REQ_TYPE_STANDARD;
 291:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 292:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bRequest = USB_REQ_SET_INTERFACE;
 293:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = altSetting;
 294:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = ep_num;
 295:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0;           
 296:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 297:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return USBH_CtlReq(phost, 0 , 0 );     
 298:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 299:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 300:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 301:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_ClrFeature
 302:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This request is used to clear or disable a specific feature.
 303:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 304:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  ep_num: endpoint number 
 305:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  hc_num: Host channel number 
 306:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 307:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 308:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost,
 309:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                    uint8_t ep_num) 
 310:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 311:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 312:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 313:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bmRequestType = USB_H2D | 
 314:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USB_REQ_RECIPIENT_ENDPOINT |
 315:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         USB_REQ_TYPE_STANDARD;
 316:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 317:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 318:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 319:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = ep_num;
ARM GAS  /tmp/cc1SvzVe.s 			page 7


 320:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0;           
 321:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 322:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return USBH_CtlReq(phost, 0 , 0 );   
 323:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 324:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 325:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 326:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_ParseDevDesc 
 327:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This function Parses the device descriptor
 328:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  dev_desc: device_descriptor destination address 
 329:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buf: Buffer where the source descriptor is available
 330:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
 331:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval None
 332:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 333:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc,
 334:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                 uint8_t *buf, 
 335:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                 uint16_t length)
 336:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
  25              		.loc 1 336 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 0
  28              		@ frame_needed = 0, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30              	.LVL0:
  31 0000 10B4     		push	{r4}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 4, -4
 337:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bLength            = *(uint8_t  *) (buf +  0);
  35              		.loc 1 337 0
  36 0002 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
  37 0004 0370     		strb	r3, [r0]
 338:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
  38              		.loc 1 338 0
  39 0006 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
  40 0008 4370     		strb	r3, [r0, #1]
 339:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bcdUSB             = LE16 (buf +  2);
  41              		.loc 1 339 0
  42 000a 8B78     		ldrb	r3, [r1, #2]	@ zero_extendqisi2
  43 000c CC78     		ldrb	r4, [r1, #3]	@ zero_extendqisi2
  44 000e 03EB0423 		add	r3, r3, r4, lsl #8
  45 0012 4380     		strh	r3, [r0, #2]	@ movhi
 340:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
  46              		.loc 1 340 0
  47 0014 0B79     		ldrb	r3, [r1, #4]	@ zero_extendqisi2
  48 0016 0371     		strb	r3, [r0, #4]
 341:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
  49              		.loc 1 341 0
  50 0018 4B79     		ldrb	r3, [r1, #5]	@ zero_extendqisi2
  51 001a 4371     		strb	r3, [r0, #5]
 342:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
  52              		.loc 1 342 0
  53 001c 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
  54 001e 8371     		strb	r3, [r0, #6]
 343:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
  55              		.loc 1 343 0
  56 0020 CB79     		ldrb	r3, [r1, #7]	@ zero_extendqisi2
  57 0022 C371     		strb	r3, [r0, #7]
ARM GAS  /tmp/cc1SvzVe.s 			page 8


 344:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 345:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if (length > 8)
  58              		.loc 1 345 0
  59 0024 082A     		cmp	r2, #8
  60 0026 16D9     		bls	.L1
 346:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   { /* For 1st time after device connection, Host may issue only 8 bytes for 
 347:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     Device Descriptor Length  */
 348:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->idVendor           = LE16 (buf +  8);
  61              		.loc 1 348 0
  62 0028 0B7A     		ldrb	r3, [r1, #8]	@ zero_extendqisi2
  63 002a 4A7A     		ldrb	r2, [r1, #9]	@ zero_extendqisi2
  64              	.LVL1:
  65 002c 03EB0223 		add	r3, r3, r2, lsl #8
  66 0030 0381     		strh	r3, [r0, #8]	@ movhi
 349:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->idProduct          = LE16 (buf + 10);
  67              		.loc 1 349 0
  68 0032 8B7A     		ldrb	r3, [r1, #10]	@ zero_extendqisi2
  69 0034 CA7A     		ldrb	r2, [r1, #11]	@ zero_extendqisi2
  70 0036 03EB0223 		add	r3, r3, r2, lsl #8
  71 003a 4381     		strh	r3, [r0, #10]	@ movhi
 350:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->bcdDevice          = LE16 (buf + 12);
  72              		.loc 1 350 0
  73 003c 0B7B     		ldrb	r3, [r1, #12]	@ zero_extendqisi2
  74 003e 4A7B     		ldrb	r2, [r1, #13]	@ zero_extendqisi2
  75 0040 03EB0223 		add	r3, r3, r2, lsl #8
  76 0044 8381     		strh	r3, [r0, #12]	@ movhi
 351:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
  77              		.loc 1 351 0
  78 0046 8B7B     		ldrb	r3, [r1, #14]	@ zero_extendqisi2
  79 0048 8373     		strb	r3, [r0, #14]
 352:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
  80              		.loc 1 352 0
  81 004a CB7B     		ldrb	r3, [r1, #15]	@ zero_extendqisi2
  82 004c C373     		strb	r3, [r0, #15]
 353:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
  83              		.loc 1 353 0
  84 004e 0B7C     		ldrb	r3, [r1, #16]	@ zero_extendqisi2
  85 0050 0374     		strb	r3, [r0, #16]
 354:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
  86              		.loc 1 354 0
  87 0052 4B7C     		ldrb	r3, [r1, #17]	@ zero_extendqisi2
  88 0054 4374     		strb	r3, [r0, #17]
  89              	.L1:
 355:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 356:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
  90              		.loc 1 356 0
  91 0056 10BC     		pop	{r4}
  92              	.LCFI1:
  93              		.cfi_restore 4
  94              		.cfi_def_cfa_offset 0
  95 0058 7047     		bx	lr
  96              		.cfi_endproc
  97              	.LFE74:
  99              		.section	.text.USBH_ParseInterfaceDesc,"ax",%progbits
 100              		.align	1
 101              		.syntax unified
 102              		.thumb
ARM GAS  /tmp/cc1SvzVe.s 			page 9


 103              		.thumb_func
 104              		.fpu softvfp
 106              	USBH_ParseInterfaceDesc:
 107              	.LFB76:
 357:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 358:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 359:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_ParseCfgDesc 
 360:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This function Parses the configuration descriptor
 361:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  cfg_desc: Configuration Descriptor address
 362:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buf: Buffer where the source descriptor is available
 363:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
 364:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval None
 365:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 366:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc,
 367:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint8_t *buf, 
 368:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint16_t length)
 369:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {  
 370:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_InterfaceDescTypeDef    *pif ;
 371:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_EpDescTypeDef           *pep;  
 372:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_DescHeader_t             *pdesc = (USBH_DescHeader_t *)buf;
 373:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint16_t                      ptr;
 374:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   int8_t                        if_ix = 0;
 375:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   int8_t                        ep_ix = 0;  
 376:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 377:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   pdesc   = (USBH_DescHeader_t *)buf;
 378:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 379:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   /* Parse configuration descriptor */
 380:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 381:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 382:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->wTotalLength        = LE16 (buf + 2);
 383:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 384:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 385:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 386:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 387:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);    
 388:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 389:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 390:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if (length > USB_CONFIGURATION_DESC_SIZE)
 391:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 392:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     ptr = USB_LEN_CFG_DESC;
 393:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     pif = (USBH_InterfaceDescTypeDef *)0;
 394:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 395:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 396:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     while ((if_ix < USBH_MAX_NUM_INTERFACES ) && (ptr < cfg_desc->wTotalLength))
 397:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 398:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
 399:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE) 
 400:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 401:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         pif = &cfg_desc->Itf_Desc[if_ix];
 402:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         USBH_ParseInterfaceDesc (pif, (uint8_t *)pdesc);            
 403:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         
 404:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         ep_ix = 0;
 405:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         pep = (USBH_EpDescTypeDef *)0;        
 406:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 407:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 408:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           pdesc = USBH_GetNextDesc((uint8_t*) pdesc, &ptr);
 409:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT) 
ARM GAS  /tmp/cc1SvzVe.s 			page 10


 410:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           {  
 411:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****             pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 412:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****             USBH_ParseEPDesc (pep, (uint8_t *)pdesc);
 413:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****             ep_ix++;
 414:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           }
 415:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         }
 416:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         if_ix++;
 417:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       }
 418:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 419:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }  
 420:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 421:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 422:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 423:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 424:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 425:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_ParseInterfaceDesc 
 426:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This function Parses the interface descriptor
 427:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  if_descriptor : Interface descriptor destination
 428:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buf: Buffer where the descriptor data is available
 429:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval None
 430:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 431:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor, 
 432:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                       uint8_t *buf)
 433:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 108              		.loc 1 433 0
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 0
 111              		@ frame_needed = 0, uses_anonymous_args = 0
 112              		@ link register save eliminated.
 113              	.LVL2:
 434:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 114              		.loc 1 434 0
 115 0000 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 116 0002 0370     		strb	r3, [r0]
 435:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 117              		.loc 1 435 0
 118 0004 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 119 0006 4370     		strb	r3, [r0, #1]
 436:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 120              		.loc 1 436 0
 121 0008 8B78     		ldrb	r3, [r1, #2]	@ zero_extendqisi2
 122 000a 8370     		strb	r3, [r0, #2]
 437:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 123              		.loc 1 437 0
 124 000c CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
 125 000e C370     		strb	r3, [r0, #3]
 438:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 126              		.loc 1 438 0
 127 0010 0B79     		ldrb	r3, [r1, #4]	@ zero_extendqisi2
 128 0012 0371     		strb	r3, [r0, #4]
 439:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 129              		.loc 1 439 0
 130 0014 4B79     		ldrb	r3, [r1, #5]	@ zero_extendqisi2
 131 0016 4371     		strb	r3, [r0, #5]
 440:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 132              		.loc 1 440 0
 133 0018 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
ARM GAS  /tmp/cc1SvzVe.s 			page 11


 134 001a 8371     		strb	r3, [r0, #6]
 441:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 135              		.loc 1 441 0
 136 001c CB79     		ldrb	r3, [r1, #7]	@ zero_extendqisi2
 137 001e C371     		strb	r3, [r0, #7]
 442:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 138              		.loc 1 442 0
 139 0020 0B7A     		ldrb	r3, [r1, #8]	@ zero_extendqisi2
 140 0022 0372     		strb	r3, [r0, #8]
 443:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 141              		.loc 1 443 0
 142 0024 7047     		bx	lr
 143              		.cfi_endproc
 144              	.LFE76:
 146              		.section	.text.USBH_ParseEPDesc,"ax",%progbits
 147              		.align	1
 148              		.syntax unified
 149              		.thumb
 150              		.thumb_func
 151              		.fpu softvfp
 153              	USBH_ParseEPDesc:
 154              	.LFB77:
 444:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 445:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 446:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_ParseEPDesc 
 447:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This function Parses the endpoint descriptor
 448:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  ep_descriptor: Endpoint descriptor destination address
 449:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buf: Buffer where the parsed descriptor stored
 450:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval None
 451:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 452:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor, 
 453:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint8_t *buf)
 454:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 155              		.loc 1 454 0
 156              		.cfi_startproc
 157              		@ args = 0, pretend = 0, frame = 0
 158              		@ frame_needed = 0, uses_anonymous_args = 0
 159              		@ link register save eliminated.
 160              	.LVL3:
 455:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 456:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 161              		.loc 1 456 0
 162 0000 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 163 0002 0370     		strb	r3, [r0]
 457:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 164              		.loc 1 457 0
 165 0004 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 166 0006 4370     		strb	r3, [r0, #1]
 458:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 167              		.loc 1 458 0
 168 0008 8B78     		ldrb	r3, [r1, #2]	@ zero_extendqisi2
 169 000a 8370     		strb	r3, [r0, #2]
 459:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 170              		.loc 1 459 0
 171 000c CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
 172 000e C370     		strb	r3, [r0, #3]
 460:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
ARM GAS  /tmp/cc1SvzVe.s 			page 12


 173              		.loc 1 460 0
 174 0010 0B79     		ldrb	r3, [r1, #4]	@ zero_extendqisi2
 175 0012 4A79     		ldrb	r2, [r1, #5]	@ zero_extendqisi2
 176 0014 03EB0223 		add	r3, r3, r2, lsl #8
 177 0018 8380     		strh	r3, [r0, #4]	@ movhi
 461:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 178              		.loc 1 461 0
 179 001a 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
 180 001c 8371     		strb	r3, [r0, #6]
 462:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 181              		.loc 1 462 0
 182 001e 7047     		bx	lr
 183              		.cfi_endproc
 184              	.LFE77:
 186              		.section	.text.USBH_ParseStringDesc,"ax",%progbits
 187              		.align	1
 188              		.syntax unified
 189              		.thumb
 190              		.thumb_func
 191              		.fpu softvfp
 193              	USBH_ParseStringDesc:
 194              	.LFB78:
 463:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 464:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 465:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_ParseStringDesc 
 466:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This function Parses the string descriptor
 467:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  psrc: Source pointer containing the descriptor data
 468:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  pdest: Destination address pointer
 469:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
 470:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval None
 471:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 472:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseStringDesc (uint8_t* psrc, 
 473:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   uint8_t* pdest, 
 474:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   uint16_t length)
 475:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 195              		.loc 1 475 0
 196              		.cfi_startproc
 197              		@ args = 0, pretend = 0, frame = 0
 198              		@ frame_needed = 0, uses_anonymous_args = 0
 199              		@ link register save eliminated.
 200              	.LVL4:
 476:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint16_t strlength;
 477:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint16_t idx;
 478:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 479:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   /* The UNICODE string descriptor is not NULL-terminated. The string length is
 480:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   computed by substracting two from the value of the first byte of the descriptor.
 481:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 482:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 483:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   /* Check which is lower size, the Size of string or the length of bytes read 
 484:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   from the device */
 485:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 486:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if ( psrc[1] == USB_DESC_TYPE_STRING)
 201              		.loc 1 486 0
 202 0000 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 203 0002 032B     		cmp	r3, #3
 204 0004 00D0     		beq	.L16
 205 0006 7047     		bx	lr
ARM GAS  /tmp/cc1SvzVe.s 			page 13


 206              	.L16:
 487:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   { /* Make sure the Descriptor is String Type */
 488:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 489:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */      
 490:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     strlength = ( ( (psrc[0]-2) <= length) ? (psrc[0]-2) :length); 
 207              		.loc 1 490 0
 208 0008 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 209 000a 023B     		subs	r3, r3, #2
 210 000c 9A42     		cmp	r2, r3
 211 000e A8BF     		it	ge
 212 0010 1A46     		movge	r2, r3
 213              	.LVL5:
 214 0012 92B2     		uxth	r2, r2
 215              	.LVL6:
 491:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     psrc += 2; /* Adjust the offset ignoring the String Len and Descriptor type */
 492:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 493:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     for (idx = 0; idx < strlength; idx+=2 )
 216              		.loc 1 493 0
 217 0014 0023     		movs	r3, #0
 218              	.LVL7:
 219 0016 9342     		cmp	r3, r2
 220 0018 0CD2     		bcs	.L17
 475:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint16_t strlength;
 221              		.loc 1 475 0
 222 001a 10B4     		push	{r4}
 223              	.LCFI2:
 224              		.cfi_def_cfa_offset 4
 225              		.cfi_offset 4, -4
 226              	.L9:
 494:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {/* Copy Only the string and ignore the UNICODE ID, hence add the src */
 495:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       *pdest =  psrc[idx];
 227              		.loc 1 495 0 discriminator 3
 228 001c C418     		adds	r4, r0, r3
 229 001e A478     		ldrb	r4, [r4, #2]	@ zero_extendqisi2
 230 0020 01F8014B 		strb	r4, [r1], #1
 231              	.LVL8:
 493:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {/* Copy Only the string and ignore the UNICODE ID, hence add the src */
 232              		.loc 1 493 0 discriminator 3
 233 0024 0233     		adds	r3, r3, #2
 234              	.LVL9:
 235 0026 9BB2     		uxth	r3, r3
 236              	.LVL10:
 237 0028 9342     		cmp	r3, r2
 238 002a F7D3     		bcc	.L9
 496:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       pdest++;
 497:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }  
 498:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     *pdest = 0; /* mark end of string */  
 239              		.loc 1 498 0
 240 002c 0023     		movs	r3, #0
 241              	.LVL11:
 242 002e 0B70     		strb	r3, [r1]
 499:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 500:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 243              		.loc 1 500 0
 244 0030 10BC     		pop	{r4}
 245              	.LCFI3:
 246              		.cfi_restore 4
ARM GAS  /tmp/cc1SvzVe.s 			page 14


 247              		.cfi_def_cfa_offset 0
 248 0032 7047     		bx	lr
 249              	.LVL12:
 250              	.L17:
 498:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 251              		.loc 1 498 0
 252 0034 0023     		movs	r3, #0
 253 0036 0B70     		strb	r3, [r1]
 254 0038 7047     		bx	lr
 255              		.cfi_endproc
 256              	.LFE78:
 258              		.section	.text.USBH_HandleControl,"ax",%progbits
 259              		.align	1
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 263              		.fpu softvfp
 265              	USBH_HandleControl:
 266              	.LFB81:
 501:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 502:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 503:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_GetNextDesc 
 504:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This function return the next descriptor header
 505:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buf: Buffer where the cfg descriptor is available
 506:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  ptr: data pointer inside the cfg descriptor
 507:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval next header
 508:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 509:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
 510:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 511:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_DescHeader_t  *pnext;
 512:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****  
 513:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *ptr += ((USBH_DescHeader_t *)pbuf)->bLength;  
 514:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   pnext = (USBH_DescHeader_t *)((uint8_t *)pbuf + \
 515:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****          ((USBH_DescHeader_t *)pbuf)->bLength);
 516:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****  
 517:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return(pnext);
 518:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 519:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 520:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 521:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 522:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_CtlReq
 523:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         USBH_CtlReq sends a control request and provide the status after 
 524:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *            completion of the request
 525:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 526:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  req: Setup Request Structure
 527:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buff: data buffer address to store the response
 528:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: length of the response
 529:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 530:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 531:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost, 
 532:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                              uint8_t             *buff,
 533:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                              uint16_t            length)
 534:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 535:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 536:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   status = USBH_BUSY;
 537:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 538:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   switch (phost->RequestState)
ARM GAS  /tmp/cc1SvzVe.s 			page 15


 539:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 540:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CMD_SEND:
 541:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* Start a SETUP transfer */
 542:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.buff = buff; 
 543:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.length = length;
 544:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_SETUP;  
 545:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->RequestState = CMD_WAIT;
 546:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     status = USBH_BUSY;
 547:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 548:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 549:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 550:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 551:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 552:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CMD_WAIT:
 553:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     status = USBH_HandleControl(phost);
 554:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****      if (status == USBH_OK) 
 555:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 556:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* Commands successfully sent and Response Received  */       
 557:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->RequestState = CMD_SEND;
 558:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state =CTRL_IDLE;  
 559:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_OK;      
 560:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 561:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if  (status == USBH_FAIL)
 562:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 563:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* Failure Mode */
 564:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->RequestState = CMD_SEND;
 565:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_FAIL;
 566:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }   
 567:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 568:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 569:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   default:
 570:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break; 
 571:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 572:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return status;
 573:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 574:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 575:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 576:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_HandleControl
 577:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         Handles the USB control transfer state machine
 578:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 579:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 580:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 581:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
 582:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 267              		.loc 1 582 0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 0
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271              	.LVL13:
 272 0000 30B5     		push	{r4, r5, lr}
 273              	.LCFI4:
 274              		.cfi_def_cfa_offset 12
 275              		.cfi_offset 4, -12
 276              		.cfi_offset 5, -8
 277              		.cfi_offset 14, -4
 278 0002 83B0     		sub	sp, sp, #12
 279              	.LCFI5:
ARM GAS  /tmp/cc1SvzVe.s 			page 16


 280              		.cfi_def_cfa_offset 24
 281 0004 0446     		mov	r4, r0
 282              	.LVL14:
 583:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint8_t direction;  
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status = USBH_BUSY;
 585:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 586:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 587:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   switch (phost->Control.state)
 283              		.loc 1 587 0
 284 0006 037E     		ldrb	r3, [r0, #24]	@ zero_extendqisi2
 285 0008 013B     		subs	r3, r3, #1
 286 000a 0A2B     		cmp	r3, #10
 287 000c 00F2D880 		bhi	.L45
 288 0010 DFE803F0 		tbb	[pc, r3]
 289              	.L21:
 290 0014 06       		.byte	(.L20-.L21)/2
 291 0015 10       		.byte	(.L22-.L21)/2
 292 0016 35       		.byte	(.L23-.L21)/2
 293 0017 41       		.byte	(.L24-.L21)/2
 294 0018 54       		.byte	(.L25-.L21)/2
 295 0019 62       		.byte	(.L26-.L21)/2
 296 001a 7E       		.byte	(.L27-.L21)/2
 297 001b 8A       		.byte	(.L28-.L21)/2
 298 001c 9D       		.byte	(.L29-.L21)/2
 299 001d AB       		.byte	(.L30-.L21)/2
 300 001e C2       		.byte	(.L31-.L21)/2
 301 001f 00       		.p2align 1
 302              	.L20:
 588:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 589:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_SETUP:
 590:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* send a SETUP packet */
 591:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_CtlSendSetup     (phost, 
 303              		.loc 1 591 0
 304 0020 4279     		ldrb	r2, [r0, #5]	@ zero_extendqisi2
 305 0022 00F11001 		add	r1, r0, #16
 306 0026 FFF7FEFF 		bl	USBH_CtlSendSetup
 307              	.LVL15:
 592:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 	                   (uint8_t *)phost->Control.setup.d8 , 
 593:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 	                   phost->Control.pipe_out); 
 594:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 595:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_SETUP_WAIT; 
 308              		.loc 1 595 0
 309 002a 0223     		movs	r3, #2
 310 002c 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 311              		.loc 1 584 0
 312 002e 0120     		movs	r0, #1
 313              	.LVL16:
 314              	.L19:
 596:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break; 
 597:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 598:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_SETUP_WAIT:
 599:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 600:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out); 
 601:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* case SETUP packet sent successfully */
 602:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if(URB_Status == USBH_URB_DONE)
 603:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
ARM GAS  /tmp/cc1SvzVe.s 			page 17


 604:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 605:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 606:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* check if there is a data stage */
 607:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       if (phost->Control.setup.b.wLength.w != 0 )
 608:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {        
 609:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         if (direction == USB_D2H)
 610:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 611:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           /* Data Direction is IN */
 612:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           phost->Control.state = CTRL_DATA_IN;
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         }
 614:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         else
 615:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 616:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           /* Data Direction is OUT */
 617:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           phost->Control.state = CTRL_DATA_OUT;
 618:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         } 
 619:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       }
 620:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* No DATA stage */
 621:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       else
 622:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 623:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         /* If there is No Data Transfer Stage */
 624:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         if (direction == USB_D2H)
 625:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 626:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           /* Data Direction is IN */
 627:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           phost->Control.state = CTRL_STATUS_OUT;
 628:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         }
 629:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         else
 630:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 631:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           /* Data Direction is OUT */
 632:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           phost->Control.state = CTRL_STATUS_IN;
 633:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         } 
 634:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       }          
 635:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 636:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 637:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 638:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 639:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if(URB_Status == USBH_URB_ERROR)
 640:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 641:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_ERROR;
 642:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 643:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 644:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 645:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }    
 646:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 647:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 648:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_DATA_IN:  
 649:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* Issue an IN token */ 
 650:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****      phost->Control.timer = phost->Timer;
 651:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_CtlReceiveData(phost,
 652:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                         phost->Control.buff, 
 653:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                         phost->Control.length,
 654:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                         phost->Control.pipe_in);
 655:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****  
 656:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_DATA_IN_WAIT;
 657:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;    
 658:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 659:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_DATA_IN_WAIT:
 660:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
ARM GAS  /tmp/cc1SvzVe.s 			page 18


 661:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in); 
 662:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 663:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* check is DATA packet transferred successfully */
 664:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if  (URB_Status == USBH_URB_DONE)
 665:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
 666:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_STATUS_OUT;
 667:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 668:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 669:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 670:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 671:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****    
 672:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* manage error cases*/
 673:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if  (URB_Status == USBH_URB_STALL) 
 674:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
 675:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* In stall case, return to previous machine state*/
 676:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_NOT_SUPPORTED;
 677:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 678:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 679:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 680:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }   
 681:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if (URB_Status == USBH_URB_ERROR)
 682:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 683:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* Device error */
 684:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_ERROR;  
 685:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 686:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 687:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 688:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 689:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 690:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 691:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_DATA_OUT:
 692:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 693:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_CtlSendData (phost,
 694:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       phost->Control.buff, 
 695:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       phost->Control.length , 
 696:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       phost->Control.pipe_out,
 697:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       1);
 698:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****      phost->Control.timer = phost->Timer;
 699:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_DATA_OUT_WAIT;
 700:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 701:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 702:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_DATA_OUT_WAIT:
 703:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 704:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);     
 705:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 706:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if  (URB_Status == USBH_URB_DONE)
 707:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { /* If the Setup Pkt is sent successful, then change the state */
 708:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_STATUS_IN;
 709:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 710:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 711:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 712:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 713:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 714:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* handle error cases */
 715:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if  (URB_Status == USBH_URB_STALL) 
 716:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
 717:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* In stall case, return to previous machine state*/
ARM GAS  /tmp/cc1SvzVe.s 			page 19


 718:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_STALLED; 
 719:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_NOT_SUPPORTED;
 720:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 721:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 722:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 723:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     } 
 724:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if  (URB_Status == USBH_URB_NOTREADY)
 725:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
 726:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* Nack received from device */
 727:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_DATA_OUT;
 728:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 729:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 730:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 731:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 732:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }    
 733:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if (URB_Status == USBH_URB_ERROR)
 734:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 735:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* device error */
 736:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_ERROR;  
 737:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_FAIL;    
 738:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 739:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 740:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 741:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 742:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     } 
 743:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 744:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 745:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 746:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_STATUS_IN:
 747:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* Send 0 bytes out packet */
 748:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_CtlReceiveData (phost,
 749:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                          0,
 750:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                          0,
 751:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                          phost->Control.pipe_in);
 752:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.timer = phost->Timer;
 753:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_STATUS_IN_WAIT;
 754:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 755:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 756:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 757:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_STATUS_IN_WAIT:
 758:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 759:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in); 
 760:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 761:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if  ( URB_Status == USBH_URB_DONE)
 762:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { /* Control transfers completed, Exit the State Machine */
 763:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_COMPLETE;
 764:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_OK;
 765:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 766:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 767:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 768:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 769:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 770:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if (URB_Status == USBH_URB_ERROR)
 771:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 772:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_ERROR;
 773:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 774:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
ARM GAS  /tmp/cc1SvzVe.s 			page 20


 775:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 776:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 777:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****      else if(URB_Status == USBH_URB_STALL)
 778:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 779:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* Control transfers completed, Exit the State Machine */
 780:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_NOT_SUPPORTED;
 781:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 782:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 783:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 784:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 785:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 786:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 787:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 788:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_STATUS_OUT:
 789:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_CtlSendData (phost,
 790:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       0,
 791:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       0,
 792:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       phost->Control.pipe_out,
 793:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       1);
 794:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****      phost->Control.timer = phost->Timer;
 795:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_STATUS_OUT_WAIT;
 796:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 797:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 798:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_STATUS_OUT_WAIT: 
 799:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 800:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);  
 801:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if  (URB_Status == USBH_URB_DONE)
 802:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
 803:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_OK;      
 804:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_COMPLETE; 
 805:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 806:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 807:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 808:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 809:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 810:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if  (URB_Status == USBH_URB_NOTREADY)
 811:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
 812:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_STATUS_OUT;
 813:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 814:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 815:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 816:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 817:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }      
 818:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if (URB_Status == USBH_URB_ERROR)
 819:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 820:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_ERROR; 
 821:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 822:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 823:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 824:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif      
 825:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 826:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 827:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 828:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_ERROR:
 829:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* 
 830:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     After a halt condition is encountered or an error is detected by the 
 831:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     host, a control endpoint is allowed to recover by accepting the next Setup 
ARM GAS  /tmp/cc1SvzVe.s 			page 21


 832:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     PID; i.e., recovery actions via some other pipe are not required for control
 833:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     endpoints. For the Default Control Pipe, a device reset will ultimately be 
 834:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     required to clear the halt or error condition if the next Setup PID is not 
 835:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     accepted.
 836:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     */
 837:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 838:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 839:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* try to recover control */
 840:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USBH_LL_Stop(phost);
 841:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****          
 842:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* Do the transmission again, starting from SETUP Packet */
 843:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_SETUP; 
 844:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->RequestState = CMD_SEND;
 845:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 846:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else
 847:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 848:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 849:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.errorcount = 0;
 850:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USBH_ErrLog("Control error");
 851:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_FAIL;
 852:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 853:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 854:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 855:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   default:
 856:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 857:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 858:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return status;
 859:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 315              		.loc 1 859 0
 316 0030 03B0     		add	sp, sp, #12
 317              	.LCFI6:
 318              		.cfi_remember_state
 319              		.cfi_def_cfa_offset 12
 320              		@ sp needed
 321 0032 30BD     		pop	{r4, r5, pc}
 322              	.LVL17:
 323              	.L22:
 324              	.LCFI7:
 325              		.cfi_restore_state
 600:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* case SETUP packet sent successfully */
 326              		.loc 1 600 0
 327 0034 4179     		ldrb	r1, [r0, #5]	@ zero_extendqisi2
 328 0036 FFF7FEFF 		bl	USBH_LL_GetURBState
 329              	.LVL18:
 602:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
 330              		.loc 1 602 0
 331 003a 0128     		cmp	r0, #1
 332 003c 03D0     		beq	.L53
 639:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 333              		.loc 1 639 0
 334 003e 0428     		cmp	r0, #4
 335 0040 19D0     		beq	.L54
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 336              		.loc 1 584 0
 337 0042 0120     		movs	r0, #1
 338              	.LVL19:
 339 0044 F4E7     		b	.L19
ARM GAS  /tmp/cc1SvzVe.s 			page 22


 340              	.LVL20:
 341              	.L53:
 604:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 342              		.loc 1 604 0
 343 0046 237C     		ldrb	r3, [r4, #16]	@ zero_extendqisi2
 344              	.LVL21:
 607:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {        
 345              		.loc 1 607 0
 346 0048 E28A     		ldrh	r2, [r4, #22]
 347 004a 4AB1     		cbz	r2, .L33
 609:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 348              		.loc 1 609 0
 349 004c 13F0800F 		tst	r3, #128
 350 0050 03D1     		bne	.L55
 617:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         } 
 351              		.loc 1 617 0
 352 0052 0523     		movs	r3, #5
 353              	.LVL22:
 354 0054 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 355              		.loc 1 584 0
 356 0056 0120     		movs	r0, #1
 357              	.LVL23:
 358 0058 EAE7     		b	.L19
 359              	.LVL24:
 360              	.L55:
 612:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         }
 361              		.loc 1 612 0
 362 005a 0323     		movs	r3, #3
 363              	.LVL25:
 364 005c 2376     		strb	r3, [r4, #24]
 365 005e E7E7     		b	.L19
 366              	.LVL26:
 367              	.L33:
 624:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 368              		.loc 1 624 0
 369 0060 13F0800F 		tst	r3, #128
 370 0064 03D1     		bne	.L56
 632:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         } 
 371              		.loc 1 632 0
 372 0066 0723     		movs	r3, #7
 373              	.LVL27:
 374 0068 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 375              		.loc 1 584 0
 376 006a 0120     		movs	r0, #1
 377              	.LVL28:
 378 006c E0E7     		b	.L19
 379              	.LVL29:
 380              	.L56:
 627:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         }
 381              		.loc 1 627 0
 382 006e 0923     		movs	r3, #9
 383              	.LVL30:
 384 0070 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 385              		.loc 1 584 0
ARM GAS  /tmp/cc1SvzVe.s 			page 23


 386 0072 0120     		movs	r0, #1
 387              	.LVL31:
 388 0074 DCE7     		b	.L19
 389              	.LVL32:
 390              	.L54:
 641:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 391              		.loc 1 641 0
 392 0076 0B23     		movs	r3, #11
 393 0078 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 394              		.loc 1 584 0
 395 007a 0120     		movs	r0, #1
 396              	.LVL33:
 397 007c D8E7     		b	.L19
 398              	.LVL34:
 399              	.L23:
 650:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_CtlReceiveData(phost,
 400              		.loc 1 650 0
 401 007e D0F8B833 		ldr	r3, [r0, #952]
 402 0082 C381     		strh	r3, [r0, #14]	@ movhi
 651:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                         phost->Control.buff, 
 403              		.loc 1 651 0
 404 0084 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 405 0086 8289     		ldrh	r2, [r0, #12]
 406 0088 8168     		ldr	r1, [r0, #8]
 407 008a FFF7FEFF 		bl	USBH_CtlReceiveData
 408              	.LVL35:
 656:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;    
 409              		.loc 1 656 0
 410 008e 0423     		movs	r3, #4
 411 0090 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 412              		.loc 1 584 0
 413 0092 0120     		movs	r0, #1
 657:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 414              		.loc 1 657 0
 415 0094 CCE7     		b	.L19
 416              	.LVL36:
 417              	.L24:
 661:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 418              		.loc 1 661 0
 419 0096 0179     		ldrb	r1, [r0, #4]	@ zero_extendqisi2
 420 0098 FFF7FEFF 		bl	USBH_LL_GetURBState
 421              	.LVL37:
 664:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
 422              		.loc 1 664 0
 423 009c 0128     		cmp	r0, #1
 424 009e 06D0     		beq	.L57
 425              	.L36:
 673:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
 426              		.loc 1 673 0
 427 00a0 0528     		cmp	r0, #5
 428 00a2 00F08F80 		beq	.L47
 681:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 429              		.loc 1 681 0
 430 00a6 0428     		cmp	r0, #4
 431 00a8 04D0     		beq	.L58
ARM GAS  /tmp/cc1SvzVe.s 			page 24


 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 432              		.loc 1 584 0
 433 00aa 0120     		movs	r0, #1
 434              	.LVL38:
 435 00ac C0E7     		b	.L19
 436              	.LVL39:
 437              	.L57:
 666:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 438              		.loc 1 666 0
 439 00ae 0923     		movs	r3, #9
 440 00b0 2376     		strb	r3, [r4, #24]
 441 00b2 F5E7     		b	.L36
 442              	.L58:
 684:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 443              		.loc 1 684 0
 444 00b4 0B23     		movs	r3, #11
 445 00b6 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 446              		.loc 1 584 0
 447 00b8 0120     		movs	r0, #1
 448              	.LVL40:
 449 00ba B9E7     		b	.L19
 450              	.LVL41:
 451              	.L25:
 693:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       phost->Control.buff, 
 452              		.loc 1 693 0
 453 00bc 4379     		ldrb	r3, [r0, #5]	@ zero_extendqisi2
 454 00be 8289     		ldrh	r2, [r0, #12]
 455 00c0 0125     		movs	r5, #1
 456 00c2 0095     		str	r5, [sp]
 457 00c4 8168     		ldr	r1, [r0, #8]
 458 00c6 FFF7FEFF 		bl	USBH_CtlSendData
 459              	.LVL42:
 698:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_DATA_OUT_WAIT;
 460              		.loc 1 698 0
 461 00ca D4F8B833 		ldr	r3, [r4, #952]
 462 00ce E381     		strh	r3, [r4, #14]	@ movhi
 699:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 463              		.loc 1 699 0
 464 00d0 0623     		movs	r3, #6
 465 00d2 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 466              		.loc 1 584 0
 467 00d4 2846     		mov	r0, r5
 700:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 468              		.loc 1 700 0
 469 00d6 ABE7     		b	.L19
 470              	.LVL43:
 471              	.L26:
 704:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 472              		.loc 1 704 0
 473 00d8 4179     		ldrb	r1, [r0, #5]	@ zero_extendqisi2
 474 00da FFF7FEFF 		bl	USBH_LL_GetURBState
 475              	.LVL44:
 706:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { /* If the Setup Pkt is sent successful, then change the state */
 476              		.loc 1 706 0
 477 00de 0128     		cmp	r0, #1
ARM GAS  /tmp/cc1SvzVe.s 			page 25


 478 00e0 07D0     		beq	.L59
 715:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
 479              		.loc 1 715 0
 480 00e2 0528     		cmp	r0, #5
 481 00e4 08D0     		beq	.L60
 724:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
 482              		.loc 1 724 0
 483 00e6 0228     		cmp	r0, #2
 484 00e8 0AD0     		beq	.L61
 733:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 485              		.loc 1 733 0
 486 00ea 0428     		cmp	r0, #4
 487 00ec 0CD0     		beq	.L62
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 488              		.loc 1 584 0
 489 00ee 0120     		movs	r0, #1
 490              	.LVL45:
 491 00f0 9EE7     		b	.L19
 492              	.LVL46:
 493              	.L59:
 708:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 494              		.loc 1 708 0
 495 00f2 0723     		movs	r3, #7
 496 00f4 2376     		strb	r3, [r4, #24]
 497 00f6 9BE7     		b	.L19
 498              	.L60:
 718:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_NOT_SUPPORTED;
 499              		.loc 1 718 0
 500 00f8 0C23     		movs	r3, #12
 501 00fa 2376     		strb	r3, [r4, #24]
 502              	.LVL47:
 719:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 503              		.loc 1 719 0
 504 00fc 0320     		movs	r0, #3
 505              	.LVL48:
 506 00fe 97E7     		b	.L19
 507              	.LVL49:
 508              	.L61:
 727:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 509              		.loc 1 727 0
 510 0100 0523     		movs	r3, #5
 511 0102 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 512              		.loc 1 584 0
 513 0104 0120     		movs	r0, #1
 514              	.LVL50:
 515 0106 93E7     		b	.L19
 516              	.LVL51:
 517              	.L62:
 736:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_FAIL;    
 518              		.loc 1 736 0
 519 0108 0B23     		movs	r3, #11
 520 010a 2376     		strb	r3, [r4, #24]
 521              	.LVL52:
 737:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 522              		.loc 1 737 0
 523 010c 0220     		movs	r0, #2
ARM GAS  /tmp/cc1SvzVe.s 			page 26


 524              	.LVL53:
 525 010e 8FE7     		b	.L19
 526              	.LVL54:
 527              	.L27:
 748:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                          0,
 528              		.loc 1 748 0
 529 0110 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 530 0112 0022     		movs	r2, #0
 531 0114 1146     		mov	r1, r2
 532 0116 FFF7FEFF 		bl	USBH_CtlReceiveData
 533              	.LVL55:
 752:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_STATUS_IN_WAIT;
 534              		.loc 1 752 0
 535 011a D4F8B833 		ldr	r3, [r4, #952]
 536 011e E381     		strh	r3, [r4, #14]	@ movhi
 753:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 537              		.loc 1 753 0
 538 0120 0823     		movs	r3, #8
 539 0122 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 540              		.loc 1 584 0
 541 0124 0120     		movs	r0, #1
 755:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 542              		.loc 1 755 0
 543 0126 83E7     		b	.L19
 544              	.LVL56:
 545              	.L28:
 759:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 546              		.loc 1 759 0
 547 0128 0179     		ldrb	r1, [r0, #4]	@ zero_extendqisi2
 548 012a FFF7FEFF 		bl	USBH_LL_GetURBState
 549              	.LVL57:
 761:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { /* Control transfers completed, Exit the State Machine */
 550              		.loc 1 761 0
 551 012e 0128     		cmp	r0, #1
 552 0130 05D0     		beq	.L63
 770:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 553              		.loc 1 770 0
 554 0132 0428     		cmp	r0, #4
 555 0134 07D0     		beq	.L64
 777:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 556              		.loc 1 777 0
 557 0136 0528     		cmp	r0, #5
 558 0138 46D0     		beq	.L50
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 559              		.loc 1 584 0
 560 013a 0120     		movs	r0, #1
 561              	.LVL58:
 562 013c 78E7     		b	.L19
 563              	.LVL59:
 564              	.L63:
 763:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_OK;
 565              		.loc 1 763 0
 566 013e 0D23     		movs	r3, #13
 567 0140 2376     		strb	r3, [r4, #24]
 568              	.LVL60:
 764:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
ARM GAS  /tmp/cc1SvzVe.s 			page 27


 569              		.loc 1 764 0
 570 0142 0020     		movs	r0, #0
 571              	.LVL61:
 572 0144 74E7     		b	.L19
 573              	.LVL62:
 574              	.L64:
 772:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 575              		.loc 1 772 0
 576 0146 0B23     		movs	r3, #11
 577 0148 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 578              		.loc 1 584 0
 579 014a 0120     		movs	r0, #1
 580              	.LVL63:
 581 014c 70E7     		b	.L19
 582              	.LVL64:
 583              	.L29:
 789:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       0,
 584              		.loc 1 789 0
 585 014e 4379     		ldrb	r3, [r0, #5]	@ zero_extendqisi2
 586 0150 0125     		movs	r5, #1
 587 0152 0095     		str	r5, [sp]
 588 0154 0022     		movs	r2, #0
 589 0156 1146     		mov	r1, r2
 590 0158 FFF7FEFF 		bl	USBH_CtlSendData
 591              	.LVL65:
 794:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_STATUS_OUT_WAIT;
 592              		.loc 1 794 0
 593 015c D4F8B833 		ldr	r3, [r4, #952]
 594 0160 E381     		strh	r3, [r4, #14]	@ movhi
 795:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 595              		.loc 1 795 0
 596 0162 0A23     		movs	r3, #10
 597 0164 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 598              		.loc 1 584 0
 599 0166 2846     		mov	r0, r5
 796:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 600              		.loc 1 796 0
 601 0168 62E7     		b	.L19
 602              	.LVL66:
 603              	.L30:
 800:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if  (URB_Status == USBH_URB_DONE)
 604              		.loc 1 800 0
 605 016a 4179     		ldrb	r1, [r0, #5]	@ zero_extendqisi2
 606 016c FFF7FEFF 		bl	USBH_LL_GetURBState
 607              	.LVL67:
 801:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
 608              		.loc 1 801 0
 609 0170 0128     		cmp	r0, #1
 610 0172 05D0     		beq	.L65
 810:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { 
 611              		.loc 1 810 0
 612 0174 0228     		cmp	r0, #2
 613 0176 07D0     		beq	.L66
 818:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 614              		.loc 1 818 0
ARM GAS  /tmp/cc1SvzVe.s 			page 28


 615 0178 0428     		cmp	r0, #4
 616 017a 09D0     		beq	.L67
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 617              		.loc 1 584 0
 618 017c 0120     		movs	r0, #1
 619              	.LVL68:
 620 017e 57E7     		b	.L19
 621              	.LVL69:
 622              	.L65:
 804:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 623              		.loc 1 804 0
 624 0180 0D23     		movs	r3, #13
 625 0182 2376     		strb	r3, [r4, #24]
 803:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_COMPLETE; 
 626              		.loc 1 803 0
 627 0184 0020     		movs	r0, #0
 628              	.LVL70:
 629 0186 53E7     		b	.L19
 630              	.LVL71:
 631              	.L66:
 812:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 632              		.loc 1 812 0
 633 0188 0923     		movs	r3, #9
 634 018a 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 635              		.loc 1 584 0
 636 018c 0120     		movs	r0, #1
 637              	.LVL72:
 638 018e 4FE7     		b	.L19
 639              	.LVL73:
 640              	.L67:
 820:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 641              		.loc 1 820 0
 642 0190 0B23     		movs	r3, #11
 643 0192 2376     		strb	r3, [r4, #24]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 644              		.loc 1 584 0
 645 0194 0120     		movs	r0, #1
 646              	.LVL74:
 647 0196 4BE7     		b	.L19
 648              	.LVL75:
 649              	.L31:
 837:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 650              		.loc 1 837 0
 651 0198 437E     		ldrb	r3, [r0, #25]	@ zero_extendqisi2
 652 019a 0133     		adds	r3, r3, #1
 653 019c DBB2     		uxtb	r3, r3
 654 019e 4376     		strb	r3, [r0, #25]
 655 01a0 022B     		cmp	r3, #2
 656 01a2 07D9     		bls	.L68
 848:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.errorcount = 0;
 657              		.loc 1 848 0
 658 01a4 D0F8C433 		ldr	r3, [r0, #964]
 659 01a8 0621     		movs	r1, #6
 660 01aa 9847     		blx	r3
 661              	.LVL76:
 849:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USBH_ErrLog("Control error");
ARM GAS  /tmp/cc1SvzVe.s 			page 29


 662              		.loc 1 849 0
 663 01ac 0023     		movs	r3, #0
 664 01ae 6376     		strb	r3, [r4, #25]
 665              	.LVL77:
 851:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 666              		.loc 1 851 0
 667 01b0 0220     		movs	r0, #2
 668 01b2 3DE7     		b	.L19
 669              	.LVL78:
 670              	.L68:
 840:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****          
 671              		.loc 1 840 0
 672 01b4 FFF7FEFF 		bl	USBH_LL_Stop
 673              	.LVL79:
 843:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->RequestState = CMD_SEND;
 674              		.loc 1 843 0
 675 01b8 0120     		movs	r0, #1
 676 01ba 2076     		strb	r0, [r4, #24]
 844:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 677              		.loc 1 844 0
 678 01bc A070     		strb	r0, [r4, #2]
 679 01be 37E7     		b	.L19
 680              	.LVL80:
 681              	.L45:
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 682              		.loc 1 584 0
 683 01c0 0120     		movs	r0, #1
 684              	.LVL81:
 685 01c2 35E7     		b	.L19
 686              	.LVL82:
 687              	.L47:
 676:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1)
 688              		.loc 1 676 0
 689 01c4 0320     		movs	r0, #3
 690              	.LVL83:
 691 01c6 33E7     		b	.L19
 692              	.LVL84:
 693              	.L50:
 780:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       
 694              		.loc 1 780 0
 695 01c8 0320     		movs	r0, #3
 696              	.LVL85:
 697 01ca 31E7     		b	.L19
 698              		.cfi_endproc
 699              	.LFE81:
 701              		.section	.text.USBH_GetNextDesc,"ax",%progbits
 702              		.align	1
 703              		.global	USBH_GetNextDesc
 704              		.syntax unified
 705              		.thumb
 706              		.thumb_func
 707              		.fpu softvfp
 709              	USBH_GetNextDesc:
 710              	.LFB79:
 510:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_DescHeader_t  *pnext;
 711              		.loc 1 510 0
 712              		.cfi_startproc
ARM GAS  /tmp/cc1SvzVe.s 			page 30


 713              		@ args = 0, pretend = 0, frame = 0
 714              		@ frame_needed = 0, uses_anonymous_args = 0
 715              		@ link register save eliminated.
 716              	.LVL86:
 513:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   pnext = (USBH_DescHeader_t *)((uint8_t *)pbuf + \
 717              		.loc 1 513 0
 718 0000 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 719 0002 0A88     		ldrh	r2, [r1]
 720 0004 1344     		add	r3, r3, r2
 721 0006 0B80     		strh	r3, [r1]	@ movhi
 515:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****  
 722              		.loc 1 515 0
 723 0008 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 724              	.LVL87:
 518:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 725              		.loc 1 518 0
 726 000a 1844     		add	r0, r0, r3
 727              	.LVL88:
 728 000c 7047     		bx	lr
 729              		.cfi_endproc
 730              	.LFE79:
 732              		.section	.text.USBH_ParseCfgDesc,"ax",%progbits
 733              		.align	1
 734              		.syntax unified
 735              		.thumb
 736              		.thumb_func
 737              		.fpu softvfp
 739              	USBH_ParseCfgDesc:
 740              	.LFB75:
 369:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_InterfaceDescTypeDef    *pif ;
 741              		.loc 1 369 0
 742              		.cfi_startproc
 743              		@ args = 0, pretend = 0, frame = 8
 744              		@ frame_needed = 0, uses_anonymous_args = 0
 745              	.LVL89:
 746 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 747              	.LCFI8:
 748              		.cfi_def_cfa_offset 28
 749              		.cfi_offset 4, -28
 750              		.cfi_offset 5, -24
 751              		.cfi_offset 6, -20
 752              		.cfi_offset 7, -16
 753              		.cfi_offset 8, -12
 754              		.cfi_offset 9, -8
 755              		.cfi_offset 14, -4
 756 0004 83B0     		sub	sp, sp, #12
 757              	.LCFI9:
 758              		.cfi_def_cfa_offset 40
 759 0006 0C46     		mov	r4, r1
 760              	.LVL90:
 380:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 761              		.loc 1 380 0
 762 0008 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 763 000a 0370     		strb	r3, [r0]
 381:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->wTotalLength        = LE16 (buf + 2);
 764              		.loc 1 381 0
 765 000c 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
ARM GAS  /tmp/cc1SvzVe.s 			page 31


 766 000e 4370     		strb	r3, [r0, #1]
 382:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 767              		.loc 1 382 0
 768 0010 8B78     		ldrb	r3, [r1, #2]	@ zero_extendqisi2
 769 0012 C978     		ldrb	r1, [r1, #3]	@ zero_extendqisi2
 770              	.LVL91:
 771 0014 03EB0123 		add	r3, r3, r1, lsl #8
 772 0018 4380     		strh	r3, [r0, #2]	@ movhi
 383:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 773              		.loc 1 383 0
 774 001a 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 775 001c 0371     		strb	r3, [r0, #4]
 384:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 776              		.loc 1 384 0
 777 001e 6379     		ldrb	r3, [r4, #5]	@ zero_extendqisi2
 778 0020 4371     		strb	r3, [r0, #5]
 385:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 779              		.loc 1 385 0
 780 0022 A379     		ldrb	r3, [r4, #6]	@ zero_extendqisi2
 781 0024 8371     		strb	r3, [r0, #6]
 386:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);    
 782              		.loc 1 386 0
 783 0026 E379     		ldrb	r3, [r4, #7]	@ zero_extendqisi2
 784 0028 C371     		strb	r3, [r0, #7]
 387:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 785              		.loc 1 387 0
 786 002a 237A     		ldrb	r3, [r4, #8]	@ zero_extendqisi2
 787 002c 0372     		strb	r3, [r0, #8]
 390:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 788              		.loc 1 390 0
 789 002e 092A     		cmp	r2, #9
 790 0030 48D9     		bls	.L70
 791 0032 0546     		mov	r5, r0
 392:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     pif = (USBH_InterfaceDescTypeDef *)0;
 792              		.loc 1 392 0
 793 0034 0923     		movs	r3, #9
 794 0036 ADF80630 		strh	r3, [sp, #6]	@ movhi
 795              	.LVL92:
 374:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   int8_t                        ep_ix = 0;  
 796              		.loc 1 374 0
 797 003a 0027     		movs	r7, #0
 798              	.LVL93:
 799              	.L73:
 396:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 800              		.loc 1 396 0
 801 003c FEB2     		uxtb	r6, r7
 802 003e 012E     		cmp	r6, #1
 803 0040 40D8     		bhi	.L70
 396:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 804              		.loc 1 396 0 is_stmt 0 discriminator 1
 805 0042 6A88     		ldrh	r2, [r5, #2]
 806 0044 BDF80630 		ldrh	r3, [sp, #6]
 807 0048 9A42     		cmp	r2, r3
 808 004a 3BD9     		bls	.L70
 398:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE) 
 809              		.loc 1 398 0 is_stmt 1
 810 004c 0DF10601 		add	r1, sp, #6
ARM GAS  /tmp/cc1SvzVe.s 			page 32


 811 0050 2046     		mov	r0, r4
 812 0052 FFF7FEFF 		bl	USBH_GetNextDesc
 813              	.LVL94:
 814 0056 0446     		mov	r4, r0
 815              	.LVL95:
 399:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 816              		.loc 1 399 0
 817 0058 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 818 005a 042B     		cmp	r3, #4
 819 005c EED1     		bne	.L73
 401:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         USBH_ParseInterfaceDesc (pif, (uint8_t *)pdesc);            
 820              		.loc 1 401 0
 821 005e B846     		mov	r8, r7
 822 0060 1A20     		movs	r0, #26
 823              	.LVL96:
 824 0062 00FB07F0 		mul	r0, r0, r7
 825 0066 0830     		adds	r0, r0, #8
 826 0068 2844     		add	r0, r0, r5
 827              	.LVL97:
 402:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         
 828              		.loc 1 402 0
 829 006a 2146     		mov	r1, r4
 830 006c 0230     		adds	r0, r0, #2
 831              	.LVL98:
 832 006e FFF7FEFF 		bl	USBH_ParseInterfaceDesc
 833              	.LVL99:
 404:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         pep = (USBH_EpDescTypeDef *)0;        
 834              		.loc 1 404 0
 835 0072 0027     		movs	r7, #0
 836              	.LVL100:
 837              	.L74:
 406:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 838              		.loc 1 406 0
 839 0074 B946     		mov	r9, r7
 840 0076 1A23     		movs	r3, #26
 841              	.LVL101:
 842 0078 03FB0853 		mla	r3, r3, r8, r5
 843              	.LVL102:
 844 007c 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 845 007e 9F42     		cmp	r7, r3
 846 0080 1DDA     		bge	.L76
 406:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 847              		.loc 1 406 0 is_stmt 0 discriminator 1
 848 0082 6A88     		ldrh	r2, [r5, #2]
 849 0084 BDF80630 		ldrh	r3, [sp, #6]
 850 0088 9A42     		cmp	r2, r3
 851 008a 18D9     		bls	.L76
 408:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT) 
 852              		.loc 1 408 0 is_stmt 1
 853 008c 0DF10601 		add	r1, sp, #6
 854 0090 2046     		mov	r0, r4
 855 0092 FFF7FEFF 		bl	USBH_GetNextDesc
 856              	.LVL103:
 857 0096 0446     		mov	r4, r0
 858              	.LVL104:
 409:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           {  
 859              		.loc 1 409 0
ARM GAS  /tmp/cc1SvzVe.s 			page 33


 860 0098 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 861 009a 052B     		cmp	r3, #5
 862 009c EAD1     		bne	.L74
 411:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****             USBH_ParseEPDesc (pep, (uint8_t *)pdesc);
 863              		.loc 1 411 0
 864 009e 09F10109 		add	r9, r9, #1
 865 00a2 1A20     		movs	r0, #26
 866              	.LVL105:
 867 00a4 00FB08F0 		mul	r0, r0, r8
 868              	.LVL106:
 869 00a8 00EBC900 		add	r0, r0, r9, lsl #3
 870 00ac 0830     		adds	r0, r0, #8
 871 00ae 2844     		add	r0, r0, r5
 872              	.LVL107:
 412:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****             ep_ix++;
 873              		.loc 1 412 0
 874 00b0 2146     		mov	r1, r4
 875 00b2 0430     		adds	r0, r0, #4
 876              	.LVL108:
 877 00b4 FFF7FEFF 		bl	USBH_ParseEPDesc
 878              	.LVL109:
 413:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           }
 879              		.loc 1 413 0
 880 00b8 0137     		adds	r7, r7, #1
 881              	.LVL110:
 882 00ba 7FB2     		sxtb	r7, r7
 883              	.LVL111:
 884 00bc DAE7     		b	.L74
 885              	.LVL112:
 886              	.L76:
 416:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       }
 887              		.loc 1 416 0
 888 00be 0136     		adds	r6, r6, #1
 889              	.LVL113:
 890 00c0 77B2     		sxtb	r7, r6
 891              	.LVL114:
 892 00c2 BBE7     		b	.L73
 893              	.LVL115:
 894              	.L70:
 420:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 895              		.loc 1 420 0
 896 00c4 03B0     		add	sp, sp, #12
 897              	.LCFI10:
 898              		.cfi_def_cfa_offset 28
 899              		@ sp needed
 900 00c6 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 901              		.cfi_endproc
 902              	.LFE75:
 904              		.section	.text.USBH_CtlReq,"ax",%progbits
 905              		.align	1
 906              		.global	USBH_CtlReq
 907              		.syntax unified
 908              		.thumb
 909              		.thumb_func
 910              		.fpu softvfp
 912              	USBH_CtlReq:
 913              	.LFB80:
ARM GAS  /tmp/cc1SvzVe.s 			page 34


 534:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 914              		.loc 1 534 0
 915              		.cfi_startproc
 916              		@ args = 0, pretend = 0, frame = 0
 917              		@ frame_needed = 0, uses_anonymous_args = 0
 918              	.LVL116:
 538:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 919              		.loc 1 538 0
 920 0000 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 921 0002 012B     		cmp	r3, #1
 922 0004 03D0     		beq	.L82
 923 0006 022B     		cmp	r3, #2
 924 0008 09D0     		beq	.L83
 536:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 925              		.loc 1 536 0
 926 000a 0123     		movs	r3, #1
 927 000c 05E0     		b	.L88
 928              	.L82:
 542:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.length = length;
 929              		.loc 1 542 0
 930 000e 8160     		str	r1, [r0, #8]
 543:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_SETUP;  
 931              		.loc 1 543 0
 932 0010 8281     		strh	r2, [r0, #12]	@ movhi
 544:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->RequestState = CMD_WAIT;
 933              		.loc 1 544 0
 934 0012 0123     		movs	r3, #1
 935 0014 0376     		strb	r3, [r0, #24]
 545:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     status = USBH_BUSY;
 936              		.loc 1 545 0
 937 0016 0222     		movs	r2, #2
 938              	.LVL117:
 939 0018 8270     		strb	r2, [r0, #2]
 940              	.LVL118:
 941              	.L88:
 573:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 942              		.loc 1 573 0
 943 001a 1846     		mov	r0, r3
 944              	.LVL119:
 945 001c 7047     		bx	lr
 946              	.LVL120:
 947              	.L83:
 534:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 948              		.loc 1 534 0
 949 001e 10B5     		push	{r4, lr}
 950              	.LCFI11:
 951              		.cfi_def_cfa_offset 8
 952              		.cfi_offset 4, -8
 953              		.cfi_offset 14, -4
 954 0020 0446     		mov	r4, r0
 553:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****      if (status == USBH_OK) 
 955              		.loc 1 553 0
 956 0022 FFF7FEFF 		bl	USBH_HandleControl
 957              	.LVL121:
 554:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 958              		.loc 1 554 0
 959 0026 0346     		mov	r3, r0
ARM GAS  /tmp/cc1SvzVe.s 			page 35


 960 0028 20B1     		cbz	r0, .L90
 561:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 961              		.loc 1 561 0
 962 002a 0228     		cmp	r0, #2
 963 002c 06D1     		bne	.L81
 564:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_FAIL;
 964              		.loc 1 564 0
 965 002e 0122     		movs	r2, #1
 966 0030 A270     		strb	r2, [r4, #2]
 967              	.LVL122:
 968 0032 03E0     		b	.L81
 969              	.LVL123:
 970              	.L90:
 557:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state =CTRL_IDLE;  
 971              		.loc 1 557 0
 972 0034 0122     		movs	r2, #1
 973 0036 A270     		strb	r2, [r4, #2]
 558:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_OK;      
 974              		.loc 1 558 0
 975 0038 0022     		movs	r2, #0
 976 003a 2276     		strb	r2, [r4, #24]
 977              	.LVL124:
 978              	.L81:
 573:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 979              		.loc 1 573 0
 980 003c 1846     		mov	r0, r3
 981 003e 10BD     		pop	{r4, pc}
 982              		.cfi_endproc
 983              	.LFE80:
 985              		.section	.text.USBH_GetDescriptor,"ax",%progbits
 986              		.align	1
 987              		.global	USBH_GetDescriptor
 988              		.syntax unified
 989              		.thumb
 990              		.thumb_func
 991              		.fpu softvfp
 993              	USBH_GetDescriptor:
 994              	.LFB69:
 209:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 995              		.loc 1 209 0
 996              		.cfi_startproc
 997              		@ args = 4, pretend = 0, frame = 0
 998              		@ frame_needed = 0, uses_anonymous_args = 0
 999              	.LVL125:
 1000 0000 38B5     		push	{r3, r4, r5, lr}
 1001              	.LCFI12:
 1002              		.cfi_def_cfa_offset 16
 1003              		.cfi_offset 3, -16
 1004              		.cfi_offset 4, -12
 1005              		.cfi_offset 5, -8
 1006              		.cfi_offset 14, -4
 1007 0002 BDF81050 		ldrh	r5, [sp, #16]
 210:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 1008              		.loc 1 210 0
 1009 0006 8478     		ldrb	r4, [r0, #2]	@ zero_extendqisi2
 1010 0008 012C     		cmp	r4, #1
 1011 000a 04D0     		beq	.L96
ARM GAS  /tmp/cc1SvzVe.s 			page 36


 1012              	.LVL126:
 1013              	.L92:
 226:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 1014              		.loc 1 226 0
 1015 000c 2A46     		mov	r2, r5
 1016 000e 1946     		mov	r1, r3
 1017 0010 FFF7FEFF 		bl	USBH_CtlReq
 1018              	.LVL127:
 227:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1019              		.loc 1 227 0
 1020 0014 38BD     		pop	{r3, r4, r5, pc}
 1021              	.LVL128:
 1022              	.L96:
 212:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 1023              		.loc 1 212 0
 1024 0016 61F07F04 		orn	r4, r1, #127
 1025 001a 0474     		strb	r4, [r0, #16]
 213:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = value_idx;
 1026              		.loc 1 213 0
 1027 001c 0621     		movs	r1, #6
 1028              	.LVL129:
 1029 001e 4174     		strb	r1, [r0, #17]
 214:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 1030              		.loc 1 214 0
 1031 0020 4282     		strh	r2, [r0, #18]	@ movhi
 216:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 1032              		.loc 1 216 0
 1033 0022 02F47F44 		and	r4, r2, #65280
 1034 0026 B4F5407F 		cmp	r4, #768
 1035 002a 03D0     		beq	.L97
 222:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 1036              		.loc 1 222 0
 1037 002c 0022     		movs	r2, #0
 1038              	.LVL130:
 1039 002e 8282     		strh	r2, [r0, #20]	@ movhi
 1040              	.L94:
 224:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 1041              		.loc 1 224 0
 1042 0030 C582     		strh	r5, [r0, #22]	@ movhi
 1043 0032 EBE7     		b	.L92
 1044              	.LVL131:
 1045              	.L97:
 218:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 1046              		.loc 1 218 0
 1047 0034 40F20942 		movw	r2, #1033
 1048              	.LVL132:
 1049 0038 8282     		strh	r2, [r0, #20]	@ movhi
 1050 003a F9E7     		b	.L94
 1051              		.cfi_endproc
 1052              	.LFE69:
 1054              		.section	.text.USBH_Get_DevDesc,"ax",%progbits
 1055              		.align	1
 1056              		.global	USBH_Get_DevDesc
 1057              		.syntax unified
 1058              		.thumb
 1059              		.thumb_func
 1060              		.fpu softvfp
ARM GAS  /tmp/cc1SvzVe.s 			page 37


 1062              	USBH_Get_DevDesc:
 1063              	.LFB66:
 113:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 1064              		.loc 1 113 0
 1065              		.cfi_startproc
 1066              		@ args = 0, pretend = 0, frame = 0
 1067              		@ frame_needed = 0, uses_anonymous_args = 0
 1068              	.LVL133:
 1069 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1070              	.LCFI13:
 1071              		.cfi_def_cfa_offset 20
 1072              		.cfi_offset 4, -20
 1073              		.cfi_offset 5, -16
 1074              		.cfi_offset 6, -12
 1075              		.cfi_offset 7, -8
 1076              		.cfi_offset 14, -4
 1077 0002 83B0     		sub	sp, sp, #12
 1078              	.LCFI14:
 1079              		.cfi_def_cfa_offset 32
 1080 0004 0446     		mov	r4, r0
 119:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   length)) == USBH_OK)
 1081              		.loc 1 119 0
 1082 0006 00F58E75 		add	r5, r0, #284
 116:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                
 1083              		.loc 1 116 0
 1084 000a 0E46     		mov	r6, r1
 1085 000c 0091     		str	r1, [sp]
 1086 000e 2B46     		mov	r3, r5
 1087 0010 4FF48072 		mov	r2, #256
 1088 0014 0021     		movs	r1, #0
 1089              	.LVL134:
 1090 0016 FFF7FEFF 		bl	USBH_GetDescriptor
 1091              	.LVL135:
 1092 001a 0746     		mov	r7, r0
 1093 001c 10B1     		cbz	r0, .L101
 1094              	.LVL136:
 1095              	.L99:
 126:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1096              		.loc 1 126 0
 1097 001e 3846     		mov	r0, r7
 1098 0020 03B0     		add	sp, sp, #12
 1099              	.LCFI15:
 1100              		.cfi_remember_state
 1101              		.cfi_def_cfa_offset 20
 1102              		@ sp needed
 1103 0022 F0BD     		pop	{r4, r5, r6, r7, pc}
 1104              	.LVL137:
 1105              	.L101:
 1106              	.LCFI16:
 1107              		.cfi_restore_state
 123:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 1108              		.loc 1 123 0
 1109 0024 3246     		mov	r2, r6
 1110 0026 2946     		mov	r1, r5
 1111 0028 04F54870 		add	r0, r4, #800
 1112              	.LVL138:
 1113 002c FFF7FEFF 		bl	USBH_ParseDevDesc
ARM GAS  /tmp/cc1SvzVe.s 			page 38


 1114              	.LVL139:
 1115 0030 F5E7     		b	.L99
 1116              		.cfi_endproc
 1117              	.LFE66:
 1119              		.section	.text.USBH_Get_CfgDesc,"ax",%progbits
 1120              		.align	1
 1121              		.global	USBH_Get_CfgDesc
 1122              		.syntax unified
 1123              		.thumb
 1124              		.thumb_func
 1125              		.fpu softvfp
 1127              	USBH_Get_CfgDesc:
 1128              	.LFB67:
 140:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 1129              		.loc 1 140 0
 1130              		.cfi_startproc
 1131              		@ args = 0, pretend = 0, frame = 0
 1132              		@ frame_needed = 0, uses_anonymous_args = 0
 1133              	.LVL140:
 1134 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1135              	.LCFI17:
 1136              		.cfi_def_cfa_offset 20
 1137              		.cfi_offset 4, -20
 1138              		.cfi_offset 5, -16
 1139              		.cfi_offset 6, -12
 1140              		.cfi_offset 7, -8
 1141              		.cfi_offset 14, -4
 1142 0002 83B0     		sub	sp, sp, #12
 1143              	.LCFI18:
 1144              		.cfi_def_cfa_offset 32
 1145 0004 0446     		mov	r4, r0
 1146 0006 0E46     		mov	r6, r1
 144:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
 1147              		.loc 1 144 0
 1148 0008 00F11C05 		add	r5, r0, #28
 1149              	.LVL141:
 148:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                
 1150              		.loc 1 148 0
 1151 000c 0091     		str	r1, [sp]
 1152 000e 2B46     		mov	r3, r5
 1153 0010 4FF40072 		mov	r2, #512
 1154 0014 0021     		movs	r1, #0
 1155              	.LVL142:
 1156 0016 FFF7FEFF 		bl	USBH_GetDescriptor
 1157              	.LVL143:
 1158 001a 0746     		mov	r7, r0
 1159 001c 10B1     		cbz	r0, .L105
 1160              	.LVL144:
 1161              	.L103:
 162:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1162              		.loc 1 162 0
 1163 001e 3846     		mov	r0, r7
 1164 0020 03B0     		add	sp, sp, #12
 1165              	.LCFI19:
 1166              		.cfi_remember_state
 1167              		.cfi_def_cfa_offset 20
 1168              		@ sp needed
ARM GAS  /tmp/cc1SvzVe.s 			page 39


 1169 0022 F0BD     		pop	{r4, r5, r6, r7, pc}
 1170              	.LVL145:
 1171              	.L105:
 1172              	.LCFI20:
 1173              		.cfi_restore_state
 156:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                        pData,
 1174              		.loc 1 156 0
 1175 0024 3246     		mov	r2, r6
 1176 0026 2946     		mov	r1, r5
 1177 0028 04F23230 		addw	r0, r4, #818
 1178              	.LVL146:
 1179 002c FFF7FEFF 		bl	USBH_ParseCfgDesc
 1180              	.LVL147:
 1181 0030 F5E7     		b	.L103
 1182              		.cfi_endproc
 1183              	.LFE67:
 1185              		.section	.text.USBH_Get_StringDesc,"ax",%progbits
 1186              		.align	1
 1187              		.global	USBH_Get_StringDesc
 1188              		.syntax unified
 1189              		.thumb
 1190              		.thumb_func
 1191              		.fpu softvfp
 1193              	USBH_Get_StringDesc:
 1194              	.LFB68:
 179:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 1195              		.loc 1 179 0
 1196              		.cfi_startproc
 1197              		@ args = 0, pretend = 0, frame = 0
 1198              		@ frame_needed = 0, uses_anonymous_args = 0
 1199              	.LVL148:
 1200 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1201              	.LCFI21:
 1202              		.cfi_def_cfa_offset 20
 1203              		.cfi_offset 4, -20
 1204              		.cfi_offset 5, -16
 1205              		.cfi_offset 6, -12
 1206              		.cfi_offset 7, -8
 1207              		.cfi_offset 14, -4
 1208 0002 83B0     		sub	sp, sp, #12
 1209              	.LCFI22:
 1210              		.cfi_def_cfa_offset 32
 1211 0004 1746     		mov	r7, r2
 1212 0006 1D46     		mov	r5, r3
 184:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   length)) == USBH_OK)
 1213              		.loc 1 184 0
 1214 0008 00F58E74 		add	r4, r0, #284
 181:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                
 1215              		.loc 1 181 0
 1216 000c 0093     		str	r3, [sp]
 1217 000e 2346     		mov	r3, r4
 1218              	.LVL149:
 1219 0010 41F44072 		orr	r2, r1, #768
 1220              	.LVL150:
 1221 0014 0021     		movs	r1, #0
 1222              	.LVL151:
 1223 0016 FFF7FEFF 		bl	USBH_GetDescriptor
ARM GAS  /tmp/cc1SvzVe.s 			page 40


 1224              	.LVL152:
 1225 001a 0646     		mov	r6, r0
 1226 001c 10B1     		cbz	r0, .L109
 1227              	.LVL153:
 1228              	.L107:
 191:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1229              		.loc 1 191 0
 1230 001e 3046     		mov	r0, r6
 1231 0020 03B0     		add	sp, sp, #12
 1232              	.LCFI23:
 1233              		.cfi_remember_state
 1234              		.cfi_def_cfa_offset 20
 1235              		@ sp needed
 1236 0022 F0BD     		pop	{r4, r5, r6, r7, pc}
 1237              	.LVL154:
 1238              	.L109:
 1239              	.LCFI24:
 1240              		.cfi_restore_state
 188:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 1241              		.loc 1 188 0
 1242 0024 2A46     		mov	r2, r5
 1243 0026 3946     		mov	r1, r7
 1244 0028 2046     		mov	r0, r4
 1245              	.LVL155:
 1246 002a FFF7FEFF 		bl	USBH_ParseStringDesc
 1247              	.LVL156:
 1248 002e F6E7     		b	.L107
 1249              		.cfi_endproc
 1250              	.LFE68:
 1252              		.section	.text.USBH_SetAddress,"ax",%progbits
 1253              		.align	1
 1254              		.global	USBH_SetAddress
 1255              		.syntax unified
 1256              		.thumb
 1257              		.thumb_func
 1258              		.fpu softvfp
 1260              	USBH_SetAddress:
 1261              	.LFB70:
 238:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 1262              		.loc 1 238 0
 1263              		.cfi_startproc
 1264              		@ args = 0, pretend = 0, frame = 0
 1265              		@ frame_needed = 0, uses_anonymous_args = 0
 1266              	.LVL157:
 1267 0000 08B5     		push	{r3, lr}
 1268              	.LCFI25:
 1269              		.cfi_def_cfa_offset 8
 1270              		.cfi_offset 3, -8
 1271              		.cfi_offset 14, -4
 239:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 1272              		.loc 1 239 0
 1273 0002 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1274 0004 012B     		cmp	r3, #1
 1275 0006 04D0     		beq	.L113
 1276              	.L111:
 250:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 1277              		.loc 1 250 0
ARM GAS  /tmp/cc1SvzVe.s 			page 41


 1278 0008 0022     		movs	r2, #0
 1279 000a 1146     		mov	r1, r2
 1280              	.LVL158:
 1281 000c FFF7FEFF 		bl	USBH_CtlReq
 1282              	.LVL159:
 251:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1283              		.loc 1 251 0
 1284 0010 08BD     		pop	{r3, pc}
 1285              	.LVL160:
 1286              	.L113:
 241:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USB_REQ_TYPE_STANDARD;
 1287              		.loc 1 241 0
 1288 0012 0023     		movs	r3, #0
 1289 0014 0374     		strb	r3, [r0, #16]
 244:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     
 1290              		.loc 1 244 0
 1291 0016 0522     		movs	r2, #5
 1292 0018 4274     		strb	r2, [r0, #17]
 246:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = 0;
 1293              		.loc 1 246 0
 1294 001a 4182     		strh	r1, [r0, #18]	@ movhi
 247:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0;
 1295              		.loc 1 247 0
 1296 001c 8382     		strh	r3, [r0, #20]	@ movhi
 248:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 1297              		.loc 1 248 0
 1298 001e C382     		strh	r3, [r0, #22]	@ movhi
 1299 0020 F2E7     		b	.L111
 1300              		.cfi_endproc
 1301              	.LFE70:
 1303              		.section	.text.USBH_SetCfg,"ax",%progbits
 1304              		.align	1
 1305              		.global	USBH_SetCfg
 1306              		.syntax unified
 1307              		.thumb
 1308              		.thumb_func
 1309              		.fpu softvfp
 1311              	USBH_SetCfg:
 1312              	.LFB71:
 262:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 1313              		.loc 1 262 0
 1314              		.cfi_startproc
 1315              		@ args = 0, pretend = 0, frame = 0
 1316              		@ frame_needed = 0, uses_anonymous_args = 0
 1317              	.LVL161:
 1318 0000 08B5     		push	{r3, lr}
 1319              	.LCFI26:
 1320              		.cfi_def_cfa_offset 8
 1321              		.cfi_offset 3, -8
 1322              		.cfi_offset 14, -4
 263:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 1323              		.loc 1 263 0
 1324 0002 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1325 0004 012B     		cmp	r3, #1
 1326 0006 04D0     		beq	.L117
 1327              	.L115:
 273:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
ARM GAS  /tmp/cc1SvzVe.s 			page 42


 1328              		.loc 1 273 0
 1329 0008 0022     		movs	r2, #0
 1330 000a 1146     		mov	r1, r2
 1331              	.LVL162:
 1332 000c FFF7FEFF 		bl	USBH_CtlReq
 1333              	.LVL163:
 274:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1334              		.loc 1 274 0
 1335 0010 08BD     		pop	{r3, pc}
 1336              	.LVL164:
 1337              	.L117:
 265:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USB_REQ_TYPE_STANDARD;
 1338              		.loc 1 265 0
 1339 0012 0023     		movs	r3, #0
 1340 0014 0374     		strb	r3, [r0, #16]
 267:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = cfg_idx;
 1341              		.loc 1 267 0
 1342 0016 0922     		movs	r2, #9
 1343 0018 4274     		strb	r2, [r0, #17]
 268:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = 0;
 1344              		.loc 1 268 0
 1345 001a 4182     		strh	r1, [r0, #18]	@ movhi
 269:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0; 
 1346              		.loc 1 269 0
 1347 001c 8382     		strh	r3, [r0, #20]	@ movhi
 270:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 1348              		.loc 1 270 0
 1349 001e C382     		strh	r3, [r0, #22]	@ movhi
 1350 0020 F2E7     		b	.L115
 1351              		.cfi_endproc
 1352              	.LFE71:
 1354              		.section	.text.USBH_SetInterface,"ax",%progbits
 1355              		.align	1
 1356              		.global	USBH_SetInterface
 1357              		.syntax unified
 1358              		.thumb
 1359              		.thumb_func
 1360              		.fpu softvfp
 1362              	USBH_SetInterface:
 1363              	.LFB72:
 285:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   
 1364              		.loc 1 285 0
 1365              		.cfi_startproc
 1366              		@ args = 0, pretend = 0, frame = 0
 1367              		@ frame_needed = 0, uses_anonymous_args = 0
 1368              	.LVL165:
 1369 0000 08B5     		push	{r3, lr}
 1370              	.LCFI27:
 1371              		.cfi_def_cfa_offset 8
 1372              		.cfi_offset 3, -8
 1373              		.cfi_offset 14, -4
 287:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 1374              		.loc 1 287 0
 1375 0002 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1376 0004 012B     		cmp	r3, #1
 1377 0006 04D0     		beq	.L121
 1378              	.L119:
ARM GAS  /tmp/cc1SvzVe.s 			page 43


 297:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 1379              		.loc 1 297 0
 1380 0008 0022     		movs	r2, #0
 1381              	.LVL166:
 1382 000a 1146     		mov	r1, r2
 1383              	.LVL167:
 1384 000c FFF7FEFF 		bl	USBH_CtlReq
 1385              	.LVL168:
 298:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1386              		.loc 1 298 0
 1387 0010 08BD     		pop	{r3, pc}
 1388              	.LVL169:
 1389              	.L121:
 289:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USB_REQ_TYPE_STANDARD;
 1390              		.loc 1 289 0
 1391 0012 0374     		strb	r3, [r0, #16]
 292:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = altSetting;
 1392              		.loc 1 292 0
 1393 0014 0B23     		movs	r3, #11
 1394 0016 4374     		strb	r3, [r0, #17]
 293:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = ep_num;
 1395              		.loc 1 293 0
 1396 0018 4282     		strh	r2, [r0, #18]	@ movhi
 294:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0;           
 1397              		.loc 1 294 0
 1398 001a 8182     		strh	r1, [r0, #20]	@ movhi
 295:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 1399              		.loc 1 295 0
 1400 001c 0023     		movs	r3, #0
 1401 001e C382     		strh	r3, [r0, #22]	@ movhi
 1402 0020 F2E7     		b	.L119
 1403              		.cfi_endproc
 1404              	.LFE72:
 1406              		.section	.text.USBH_ClrFeature,"ax",%progbits
 1407              		.align	1
 1408              		.global	USBH_ClrFeature
 1409              		.syntax unified
 1410              		.thumb
 1411              		.thumb_func
 1412              		.fpu softvfp
 1414              	USBH_ClrFeature:
 1415              	.LFB73:
 310:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 1416              		.loc 1 310 0
 1417              		.cfi_startproc
 1418              		@ args = 0, pretend = 0, frame = 0
 1419              		@ frame_needed = 0, uses_anonymous_args = 0
 1420              	.LVL170:
 1421 0000 08B5     		push	{r3, lr}
 1422              	.LCFI28:
 1423              		.cfi_def_cfa_offset 8
 1424              		.cfi_offset 3, -8
 1425              		.cfi_offset 14, -4
 311:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 1426              		.loc 1 311 0
 1427 0002 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1428 0004 012B     		cmp	r3, #1
ARM GAS  /tmp/cc1SvzVe.s 			page 44


 1429 0006 04D0     		beq	.L125
 1430              	.L123:
 322:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 1431              		.loc 1 322 0
 1432 0008 0022     		movs	r2, #0
 1433 000a 1146     		mov	r1, r2
 1434              	.LVL171:
 1435 000c FFF7FEFF 		bl	USBH_CtlReq
 1436              	.LVL172:
 323:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1437              		.loc 1 323 0
 1438 0010 08BD     		pop	{r3, pc}
 1439              	.LVL173:
 1440              	.L125:
 313:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USB_REQ_RECIPIENT_ENDPOINT |
 1441              		.loc 1 313 0
 1442 0012 0223     		movs	r3, #2
 1443 0014 0374     		strb	r3, [r0, #16]
 317:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 1444              		.loc 1 317 0
 1445 0016 0123     		movs	r3, #1
 1446 0018 4374     		strb	r3, [r0, #17]
 318:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = ep_num;
 1447              		.loc 1 318 0
 1448 001a 0023     		movs	r3, #0
 1449 001c 4382     		strh	r3, [r0, #18]	@ movhi
 319:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0;           
 1450              		.loc 1 319 0
 1451 001e 8182     		strh	r1, [r0, #20]	@ movhi
 320:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 1452              		.loc 1 320 0
 1453 0020 C382     		strh	r3, [r0, #22]	@ movhi
 1454 0022 F1E7     		b	.L123
 1455              		.cfi_endproc
 1456              	.LFE73:
 1458              		.text
 1459              	.Letext0:
 1460              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1461              		.file 3 "/usr/arm-none-eabi/include/sys/lock.h"
 1462              		.file 4 "/usr/arm-none-eabi/include/sys/_types.h"
 1463              		.file 5 "/usr/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h"
 1464              		.file 6 "/usr/arm-none-eabi/include/sys/reent.h"
 1465              		.file 7 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1466              		.file 8 "/usr/arm-none-eabi/include/stdlib.h"
 1467              		.file 9 "Drivers/CMSIS/Include/core_cm3.h"
 1468              		.file 10 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 1469              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 1470              		.file 12 "Middlewares/ST/STM32_USB_Host_Library/Core/Inc/usbh_def.h"
 1471              		.file 13 "Middlewares/ST/STM32_USB_Host_Library/Core/Inc/usbh_ctlreq.h"
 1472              		.file 14 "Middlewares/ST/STM32_USB_Host_Library/Core/Inc/usbh_ioreq.h"
 1473              		.file 15 "Middlewares/ST/STM32_USB_Host_Library/Core/Inc/usbh_core.h"
ARM GAS  /tmp/cc1SvzVe.s 			page 45


DEFINED SYMBOLS
                            *ABS*:0000000000000000 usbh_ctlreq.c
     /tmp/cc1SvzVe.s:16     .text.USBH_ParseDevDesc:0000000000000000 $t
     /tmp/cc1SvzVe.s:22     .text.USBH_ParseDevDesc:0000000000000000 USBH_ParseDevDesc
     /tmp/cc1SvzVe.s:100    .text.USBH_ParseInterfaceDesc:0000000000000000 $t
     /tmp/cc1SvzVe.s:106    .text.USBH_ParseInterfaceDesc:0000000000000000 USBH_ParseInterfaceDesc
     /tmp/cc1SvzVe.s:147    .text.USBH_ParseEPDesc:0000000000000000 $t
     /tmp/cc1SvzVe.s:153    .text.USBH_ParseEPDesc:0000000000000000 USBH_ParseEPDesc
     /tmp/cc1SvzVe.s:187    .text.USBH_ParseStringDesc:0000000000000000 $t
     /tmp/cc1SvzVe.s:193    .text.USBH_ParseStringDesc:0000000000000000 USBH_ParseStringDesc
     /tmp/cc1SvzVe.s:259    .text.USBH_HandleControl:0000000000000000 $t
     /tmp/cc1SvzVe.s:265    .text.USBH_HandleControl:0000000000000000 USBH_HandleControl
     /tmp/cc1SvzVe.s:290    .text.USBH_HandleControl:0000000000000014 $d
     /tmp/cc1SvzVe.s:702    .text.USBH_GetNextDesc:0000000000000000 $t
     /tmp/cc1SvzVe.s:709    .text.USBH_GetNextDesc:0000000000000000 USBH_GetNextDesc
     /tmp/cc1SvzVe.s:733    .text.USBH_ParseCfgDesc:0000000000000000 $t
     /tmp/cc1SvzVe.s:739    .text.USBH_ParseCfgDesc:0000000000000000 USBH_ParseCfgDesc
     /tmp/cc1SvzVe.s:905    .text.USBH_CtlReq:0000000000000000 $t
     /tmp/cc1SvzVe.s:912    .text.USBH_CtlReq:0000000000000000 USBH_CtlReq
     /tmp/cc1SvzVe.s:986    .text.USBH_GetDescriptor:0000000000000000 $t
     /tmp/cc1SvzVe.s:993    .text.USBH_GetDescriptor:0000000000000000 USBH_GetDescriptor
     /tmp/cc1SvzVe.s:1055   .text.USBH_Get_DevDesc:0000000000000000 $t
     /tmp/cc1SvzVe.s:1062   .text.USBH_Get_DevDesc:0000000000000000 USBH_Get_DevDesc
     /tmp/cc1SvzVe.s:1120   .text.USBH_Get_CfgDesc:0000000000000000 $t
     /tmp/cc1SvzVe.s:1127   .text.USBH_Get_CfgDesc:0000000000000000 USBH_Get_CfgDesc
     /tmp/cc1SvzVe.s:1186   .text.USBH_Get_StringDesc:0000000000000000 $t
     /tmp/cc1SvzVe.s:1193   .text.USBH_Get_StringDesc:0000000000000000 USBH_Get_StringDesc
     /tmp/cc1SvzVe.s:1253   .text.USBH_SetAddress:0000000000000000 $t
     /tmp/cc1SvzVe.s:1260   .text.USBH_SetAddress:0000000000000000 USBH_SetAddress
     /tmp/cc1SvzVe.s:1304   .text.USBH_SetCfg:0000000000000000 $t
     /tmp/cc1SvzVe.s:1311   .text.USBH_SetCfg:0000000000000000 USBH_SetCfg
     /tmp/cc1SvzVe.s:1355   .text.USBH_SetInterface:0000000000000000 $t
     /tmp/cc1SvzVe.s:1362   .text.USBH_SetInterface:0000000000000000 USBH_SetInterface
     /tmp/cc1SvzVe.s:1407   .text.USBH_ClrFeature:0000000000000000 $t
     /tmp/cc1SvzVe.s:1414   .text.USBH_ClrFeature:0000000000000000 USBH_ClrFeature
     /tmp/cc1SvzVe.s:301    .text.USBH_HandleControl:000000000000001f $d
     /tmp/cc1SvzVe.s:301    .text.USBH_HandleControl:0000000000000020 $t

UNDEFINED SYMBOLS
USBH_CtlSendSetup
USBH_LL_GetURBState
USBH_CtlReceiveData
USBH_CtlSendData
USBH_LL_Stop
