$date
	Thu Nov 20 16:38:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_2_4 $end
$var wire 2 ! i_binary [1:0] $end
$var reg 4 " o_one_hot [3:0] $end
$upscope $end
$scope module mux_4 $end
$var wire 64 # i_in0 [63:0] $end
$var wire 64 $ i_in1 [63:0] $end
$var wire 64 % i_in2 [63:0] $end
$var wire 64 & i_in3 [63:0] $end
$var wire 2 ' i_s [1:0] $end
$var wire 64 ( o_out [63:0] $end
$var wire 64 ) l_mux_low [63:0] $end
$var wire 64 * l_mux_high [63:0] $end
$var parameter 32 + N $end
$scope module mux_final $end
$var wire 1 , i_s $end
$var wire 64 - o_out [63:0] $end
$var wire 64 . i_in1 [63:0] $end
$var wire 64 / i_in0 [63:0] $end
$var parameter 32 0 N $end
$upscope $end
$scope module mux_high $end
$var wire 64 1 i_in0 [63:0] $end
$var wire 64 2 i_in1 [63:0] $end
$var wire 1 3 i_s $end
$var wire 64 4 o_out [63:0] $end
$var parameter 32 5 N $end
$upscope $end
$scope module mux_low $end
$var wire 64 6 i_in0 [63:0] $end
$var wire 64 7 i_in1 [63:0] $end
$var wire 1 8 i_s $end
$var wire 64 9 o_out [63:0] $end
$var parameter 32 : N $end
$upscope $end
$upscope $end
$scope module sr_latch_tb $end
$var wire 1 ; l_qn $end
$var wire 1 < l_q $end
$var reg 1 = l_r $end
$var reg 1 > l_s $end
$scope module dut $end
$var wire 1 = i_r $end
$var wire 1 > i_s $end
$var wire 1 < o_q $end
$var wire 1 ; o_qn $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000000 :
b1000000 5
b1000000 0
b1000000 +
$end
#0
$dumpvars
0>
1=
0<
1;
bz 9
z8
bz 7
bz 6
bz 4
z3
bz 2
bz 1
bz /
bz .
bz -
z,
bz *
bz )
bz (
bz '
bz &
bz %
bz $
bz #
bx "
bz !
$end
#10
1<
0;
0=
1>
#20
0>
#30
1;
0<
1=
#40
0=
#50
0;
1=
1>
#60
