
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000054                       # Number of seconds simulated
sim_ticks                                    53848500                       # Number of ticks simulated
final_tick                                   53848500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 123273                       # Simulator instruction rate (inst/s)
host_op_rate                                   129623                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35333603                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676888                       # Number of bytes of host memory used
host_seconds                                     1.52                       # Real time elapsed on the host
sim_insts                                      187864                       # Number of instructions simulated
sim_ops                                        197543                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          39488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          26304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              97024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        39488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            17                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 17                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         733316620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         488481573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          59425982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          20204834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          61803021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          21393354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          62991541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          20204834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst          61803021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          21393354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst          62991541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          20204834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst          65368580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          19016314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst          62991541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          20204834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1801795779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    733316620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     59425982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     61803021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     62991541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst     61803021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst     62991541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst     65368580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst     62991541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1170691848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20204834                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20204834                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20204834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        733316620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        488481573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         59425982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         20204834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         61803021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         21393354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         62991541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         20204834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst         61803021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         21393354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst         62991541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         20204834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst         65368580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         19016314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst         62991541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         20204834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1822000613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1517                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         17                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1517                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       17                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  95744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   97088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1088                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      53846000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1517                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   17                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    310.826667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.540201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   341.613107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          131     43.67%     43.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           53     17.67%     61.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           29      9.67%     71.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20      6.67%     77.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      3.00%     80.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.00%     82.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      2.67%     85.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.33%     86.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           40     13.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          300                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     27521250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                55571250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7480000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18396.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37146.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1778.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1802.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.81                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1185                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      35101.69                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1799280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   981750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 8595600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31611060                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               476250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               46515300                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            989.503018                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      44862250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   226800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   123750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1177800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25634610                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              5700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               35914320                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            764.500452                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      9602500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      36084000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   9159                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             6829                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1339                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                3688                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   2904                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            78.741866                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    778                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 143                       # Number of system calls
system.cpu0.numCycles                          107698                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             15353                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         54858                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       9159                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              3682                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        51389                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2761                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 256                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          430                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    17148                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  361                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             68916                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.932918                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.237946                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   39339     57.08%     57.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   10795     15.66%     72.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    2848      4.13%     76.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   15934     23.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               68916                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.085043                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.509369                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   13867                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                28167                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    24803                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1020                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1059                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 922                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  345                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 54018                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 4656                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1059                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   17465                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   3144                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7701                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    22188                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                17359                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 50375                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 1705                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                   89                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    11                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 16753                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              57400                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               242120                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           68366                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                45944                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   11456                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               112                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           110                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     2518                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                7634                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               7647                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              234                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             103                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     48500                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                245                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    45358                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              456                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           8913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        22110                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            45                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        68916                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.658164                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.039446                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              45525     66.06%     66.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               8430     12.23%     78.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               8456     12.27%     90.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               6007      8.72%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4                495      0.72%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          68916                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   2572     30.58%     30.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    57      0.68%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     31.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  2395     28.48%     59.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 3386     40.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                28863     63.63%     63.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2113      4.66%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     68.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.30% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                7251     15.99%     84.29% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7128     15.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 45358                       # Type of FU issued
system.cpu0.iq.rate                          0.421159                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       8410                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.185414                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            168422                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            57646                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        43161                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 76                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 53720                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              52                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1943                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          980                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          207                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1059                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    574                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  758                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              48760                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 7634                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                7647                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               108                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  753                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            99                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          977                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1076                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                43811                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 6728                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1547                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                       13674                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    5715                       # Number of branches executed
system.cpu0.iew.exec_stores                      6946                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.406795                       # Inst execution rate
system.cpu0.iew.wb_sent                         43330                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        43189                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    22626                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    40674                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.401020                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.556277                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           7288                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            200                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1018                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        67386                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.591102                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.360207                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        50004     74.21%     74.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         8415     12.49%     86.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         3778      5.61%     92.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         2052      3.05%     95.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          839      1.25%     96.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          782      1.16%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          780      1.16%     98.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          129      0.19%     99.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          607      0.90%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        67386                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               34246                       # Number of instructions committed
system.cpu0.commit.committedOps                 39832                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         12358                       # Number of memory references committed
system.cpu0.commit.loads                         5691                       # Number of loads committed
system.cpu0.commit.membars                        115                       # Number of memory barriers committed
system.cpu0.commit.branches                      5151                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    35224                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 311                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           25393     63.75%     63.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2078      5.22%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           5691     14.29%     83.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6667     16.74%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            39832                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  607                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      113521                       # The number of ROB reads
system.cpu0.rob.rob_writes                      95774                       # The number of ROB writes
system.cpu0.timesIdled                            456                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          38782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      34246                       # Number of Instructions Simulated
system.cpu0.committedOps                        39832                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.144834                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.144834                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.317982                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.317982                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   57204                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  27132                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   150205                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   22319                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  14911                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               33                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          210.107299                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              11037                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              374                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            29.510695                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   210.107299                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.205183                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.205183                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          341                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          300                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.333008                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            26715                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           26715                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         6281                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           6281                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         4872                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          4872                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        11153                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           11153                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        11155                       # number of overall hits
system.cpu0.dcache.overall_hits::total          11155                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          243                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          243                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1643                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1643                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1886                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1886                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1886                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1886                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     14700758                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     14700758                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     91708482                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     91708482                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       158000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       158000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        36499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        36499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    106409240                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    106409240                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    106409240                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    106409240                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         6524                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         6524                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6515                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6515                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        13039                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        13039                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        13041                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        13041                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.037247                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037247                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.252187                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.252187                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.144643                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.144643                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.144621                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.144621                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 60496.946502                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60496.946502                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 55817.700548                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 55817.700548                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        39500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        39500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12166.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12166.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 56420.593849                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56420.593849                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 56420.593849                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56420.593849                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        15296                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            181                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.508287                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           17                       # number of writebacks
system.cpu0.dcache.writebacks::total               17                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           82                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1386                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1386                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1468                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1468                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1468                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1468                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          161                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          257                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          257                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          418                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          418                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          418                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          418                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9811998                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9811998                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     14299752                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     14299752                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       144000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       144000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        26001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        26001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     24111750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     24111750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     24111750                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     24111750                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.024678                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.024678                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.039447                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039447                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.032058                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.032058                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.032053                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.032053                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 60944.086957                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 60944.086957                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 55641.058366                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55641.058366                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        36000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        36000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 57683.612440                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 57683.612440                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 57683.612440                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 57683.612440                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              239                       # number of replacements
system.cpu0.icache.tags.tagsinuse          259.093482                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              16374                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              617                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            26.538088                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   259.093482                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.506042                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.506042                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            34903                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           34903                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        16374                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          16374                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        16374                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           16374                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        16374                       # number of overall hits
system.cpu0.icache.overall_hits::total          16374                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          769                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          769                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          769                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           769                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          769                       # number of overall misses
system.cpu0.icache.overall_misses::total          769                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     42386989                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42386989                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     42386989                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42386989                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     42386989                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42386989                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        17143                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        17143                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        17143                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        17143                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        17143                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        17143                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.044858                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.044858                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.044858                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.044858                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.044858                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.044858                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55119.621586                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55119.621586                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55119.621586                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55119.621586                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55119.621586                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55119.621586                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        12275                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              158                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    77.689873                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          151                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          151                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          151                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          151                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          618                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          618                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          618                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          618                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          618                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          618                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     34816492                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34816492                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     34816492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34816492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     34816492                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34816492                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.036050                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.036050                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.036050                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.036050                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.036050                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.036050                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 56337.365696                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56337.365696                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 56337.365696                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56337.365696                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 56337.365696                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56337.365696                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   5512                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             5074                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              205                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                2935                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   2842                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.831346                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    167                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           21546                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              1535                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         29659                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       5512                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              3009                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        15507                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    457                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          175                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                     7959                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   39                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             17538                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.795986                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.171744                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    2516     14.35%     14.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    6645     37.89%     52.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     278      1.59%     53.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    8099     46.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               17538                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.255825                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.376543                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    1663                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 1765                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    13712                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  196                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   202                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 169                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 28949                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  796                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   202                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    2326                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    313                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1237                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    13222                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  238                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 28142                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                  271                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                  172                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenamedOperands              44651                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               137134                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           40232                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                42572                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    2075                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                27                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            27                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                      581                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                5176                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                773                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              159                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              96                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     27784                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 62                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    27366                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued               83                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           1675                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         4260                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        17538                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.560383                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.121987                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               4334     24.71%     24.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               3421     19.51%     44.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               5569     31.75%     75.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               4049     23.09%     99.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                165      0.94%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          17538                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2690     57.22%     57.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    58      1.23%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     58.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  1435     30.53%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  518     11.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                20019     73.15%     73.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1539      5.62%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                5136     18.77%     97.54% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                672      2.46%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 27366                       # Type of FU issued
system.cpu1.iq.rate                          1.270120                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       4701                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.171783                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             77052                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            29523                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        26818                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 32067                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          474                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          227                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   202                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                     63                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              27848                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 5176                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 773                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                27                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            53                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          129                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 182                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                27018                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 4975                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              346                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            2                       # number of nop insts executed
system.cpu1.iew.exec_refs                        5612                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    4889                       # Number of branches executed
system.cpu1.iew.exec_stores                       637                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.253968                       # Inst execution rate
system.cpu1.iew.wb_sent                         26848                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        26818                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    18820                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    29808                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.244686                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.631374                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           1290                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             57                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              179                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        17273                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.515139                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.965224                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         5725     33.14%     33.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         7435     43.04%     76.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          799      4.63%     80.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          555      3.21%     84.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          123      0.71%     84.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1879     10.88%     95.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          196      1.13%     96.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           78      0.45%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          483      2.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        17273                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               25466                       # Number of instructions committed
system.cpu1.commit.committedOps                 26171                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          5248                       # Number of memory references committed
system.cpu1.commit.loads                         4702                       # Number of loads committed
system.cpu1.commit.membars                         30                       # Number of memory barriers committed
system.cpu1.commit.branches                      4809                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    21480                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  74                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           19384     74.07%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1539      5.88%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.95% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           4702     17.97%     97.91% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           546      2.09%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            26171                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                  483                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       43991                       # The number of ROB reads
system.cpu1.rob.rob_writes                      55201                       # The number of ROB writes
system.cpu1.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       86151                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      25466                       # Number of Instructions Simulated
system.cpu1.committedOps                        26171                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.846069                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.846069                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.181936                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.181936                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   38453                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  15522                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    95481                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   27855                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   6128                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    34                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            9.309833                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               5321                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               66                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            80.621212                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     9.309833                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.009092                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.009092                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            11057                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           11057                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         4811                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           4811                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          507                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           507                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data         5318                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            5318                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         5319                       # number of overall hits
system.cpu1.dcache.overall_hits::total           5319                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          128                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          128                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           29                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            7                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          157                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           157                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          158                       # number of overall misses
system.cpu1.dcache.overall_misses::total          158                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      3536720                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      3536720                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1711498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1711498                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        85500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        85500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        36000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      5248218                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      5248218                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      5248218                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      5248218                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         4939                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         4939                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          536                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          536                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         5475                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         5475                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         5477                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         5477                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.025916                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.025916                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.054104                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.054104                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.028676                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.028676                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.028848                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028848                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 27630.625000                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27630.625000                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 59017.172414                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59017.172414                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12214.285714                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12214.285714                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 33428.140127                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33428.140127                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 33216.569620                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33216.569620                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          290                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          290                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           64                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           17                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           81                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           81                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           81                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           81                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           64                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           76                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           77                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1547761                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1547761                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       498251                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       498251                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        64500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        64500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      2046012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      2046012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      2055512                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      2055512                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.012958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.012958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.022388                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.022388                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.013881                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013881                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.014059                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014059                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 24183.765625                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24183.765625                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 41520.916667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 41520.916667                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  9214.285714                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9214.285714                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 26921.210526                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26921.210526                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 26694.961039                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26694.961039                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            7.691557                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               7892                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           157.840000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     7.691557                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.015023                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.015023                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            15966                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           15966                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         7892                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           7892                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         7892                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            7892                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         7892                       # number of overall hits
system.cpu1.icache.overall_hits::total           7892                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           66                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           66                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           66                       # number of overall misses
system.cpu1.icache.overall_misses::total           66                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4787250                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4787250                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4787250                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4787250                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4787250                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4787250                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         7958                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         7958                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         7958                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         7958                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         7958                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         7958                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.008294                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008294                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.008294                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008294                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.008294                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008294                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 72534.090909                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72534.090909                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 72534.090909                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72534.090909                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 72534.090909                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72534.090909                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1444                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   120.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           50                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           50                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3965250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3965250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3965250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3965250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3965250                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3965250                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.006283                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006283                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.006283                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006283                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.006283                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006283                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst        79305                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        79305                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst        79305                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        79305                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst        79305                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        79305                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   5181                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             4773                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              202                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                2762                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   2678                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.958726                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    159                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           21018                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              1611                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         28259                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       5181                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              2837                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        14666                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    449                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          183                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                     7593                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   44                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             16800                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.786131                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.176657                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    2498     14.87%     14.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    6316     37.60%     52.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     267      1.59%     54.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    7719     45.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               16800                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.246503                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.344514                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    1697                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 1569                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    13170                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  167                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   197                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 161                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 27670                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  800                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   197                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    2327                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    283                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1097                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    12681                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  215                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 26897                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                  267                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents                  152                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenamedOperands              42491                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               131030                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           38517                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                40477                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    2003                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                23                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            23                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                      517                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                5018                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                742                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              150                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              84                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     26576                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 54                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    26145                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued               70                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           1617                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined         4306                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        16800                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.556250                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.127685                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               4203     25.02%     25.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               3303     19.66%     44.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               5191     30.90%     75.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               3952     23.52%     99.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                151      0.90%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          16800                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   2487     55.51%     55.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                    61      1.36%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     56.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  1439     32.12%     89.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  493     11.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                18985     72.61%     72.61% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1539      5.89%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.50% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                4976     19.03%     97.53% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                645      2.47%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 26145                       # Type of FU issued
system.cpu2.iq.rate                          1.243934                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       4480                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.171352                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             73637                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            28250                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        25603                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 30625                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               2                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          474                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          217                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   197                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                     57                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    2                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              26632                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 5018                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 742                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                23                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            52                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          126                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 178                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                25803                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 4808                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              339                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            2                       # number of nop insts executed
system.cpu2.iew.exec_refs                        5419                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    4600                       # Number of branches executed
system.cpu2.iew.exec_stores                       611                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.227662                       # Inst execution rate
system.cpu2.iew.wb_sent                         25635                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        25603                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    17958                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    28299                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.218146                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.634581                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           1225                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             52                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              175                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        16547                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.511634                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.970631                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         5556     33.58%     33.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         7026     42.46%     76.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          797      4.82%     80.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          548      3.31%     84.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          122      0.74%     84.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1766     10.67%     95.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          172      1.04%     96.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           81      0.49%     97.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          479      2.89%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        16547                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               24337                       # Number of instructions committed
system.cpu2.commit.committedOps                 25013                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          5069                       # Number of memory references committed
system.cpu2.commit.loads                         4544                       # Number of loads committed
system.cpu2.commit.membars                         29                       # Number of memory barriers committed
system.cpu2.commit.branches                      4530                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    20596                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  71                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           18405     73.58%     73.58% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           1539      6.15%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.73% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           4544     18.17%     97.90% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           525      2.10%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            25013                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                  479                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       42059                       # The number of ROB reads
system.cpu2.rob.rob_writes                      52741                       # The number of ROB writes
system.cpu2.timesIdled                             46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           4218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       86679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      24337                       # Number of Instructions Simulated
system.cpu2.committedOps                        25013                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.863623                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.863623                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.157912                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.157912                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   36821                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  15026                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    91329                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   26160                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   5926                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            9.333850                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               5137                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               67                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            76.671642                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     9.333850                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.009115                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.009115                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.065430                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            10693                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           10693                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         4645                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           4645                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          489                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           489                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         5134                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            5134                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         5135                       # number of overall hits
system.cpu2.dcache.overall_hits::total           5135                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          134                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          134                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           29                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          163                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           163                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          164                       # number of overall misses
system.cpu2.dcache.overall_misses::total          164                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      3661248                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      3661248                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1946498                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1946498                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        48000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        48000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        36000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      5607746                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      5607746                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      5607746                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      5607746                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         4779                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         4779                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          518                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          518                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         5297                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         5297                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         5299                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         5299                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.028039                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.028039                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.055985                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.055985                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.030772                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.030772                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.030949                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.030949                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 27322.746269                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27322.746269                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 67120.620690                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 67120.620690                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        12000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 34403.349693                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34403.349693                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 34193.573171                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34193.573171                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          323                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          323                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           69                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           17                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           86                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           86                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           65                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           77                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           78                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      1489001                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1489001                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       566751                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       566751                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        36000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        36000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      2055752                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      2055752                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      2065252                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      2065252                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.013601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.023166                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.023166                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.014537                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.014537                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.014720                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.014720                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 22907.707692                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22907.707692                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 47229.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 47229.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 26698.077922                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26698.077922                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 26477.589744                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26477.589744                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            7.607469                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               7521                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           144.634615                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     7.607469                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.014858                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.014858                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            15236                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           15236                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         7521                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           7521                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         7521                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            7521                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         7521                       # number of overall hits
system.cpu2.icache.overall_hits::total           7521                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           71                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           71                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           71                       # number of overall misses
system.cpu2.icache.overall_misses::total           71                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      5567000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5567000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      5567000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5567000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      5567000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5567000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         7592                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         7592                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         7592                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         7592                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         7592                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         7592                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.009352                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.009352                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.009352                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.009352                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.009352                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.009352                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 78408.450704                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 78408.450704                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 78408.450704                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 78408.450704                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 78408.450704                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 78408.450704                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1568                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   120.615385                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           19                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           19                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           19                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           52                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           52                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           52                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      4129250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4129250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      4129250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4129250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      4129250                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4129250                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.006849                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006849                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.006849                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006849                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.006849                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006849                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 79408.653846                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 79408.653846                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 79408.653846                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 79408.653846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 79408.653846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 79408.653846                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   4778                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             4395                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              197                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                2561                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   2477                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.720031                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    146                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           20405                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              1545                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         26609                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       4778                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              2623                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        13879                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    433                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                 119                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          195                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           88                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                     7159                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   39                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             16042                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.760130                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.188462                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    2594     16.17%     16.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    5932     36.98%     53.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     244      1.52%     54.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    7272     45.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               16042                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.234158                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.304043                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    1715                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 1613                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    12359                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  166                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   189                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 148                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 26007                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  769                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   189                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    2329                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    271                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1112                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    11888                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                  253                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 25261                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                  258                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents                  150                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.SQFullEvents                    46                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands              39622                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               123118                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           36331                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                37683                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    1935                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                23                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            23                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                      499                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                4782                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                681                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              140                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              62                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     24927                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 54                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    24508                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued               74                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           1537                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         4129                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        16042                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.527740                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.139160                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               4246     26.47%     26.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               3105     19.36%     45.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               4812     30.00%     75.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               3737     23.30%     99.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                142      0.89%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          16042                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   2297     54.56%     54.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                    61      1.45%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     56.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                  1416     33.63%     89.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  436     10.36%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                17646     72.00%     72.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                1539      6.28%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.28% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                4737     19.33%     97.61% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                586      2.39%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 24508                       # Type of FU issued
system.cpu3.iq.rate                          1.201078                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       4210                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.171781                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             69340                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            26520                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        23993                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 28718                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               2                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          455                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          190                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   189                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                     55                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    1                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              24983                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 4782                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 681                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                23                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            50                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect          122                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 172                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                24184                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 4580                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              322                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            2                       # number of nop insts executed
system.cpu3.iew.exec_refs                        5137                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    4224                       # Number of branches executed
system.cpu3.iew.exec_stores                       557                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.185200                       # Inst execution rate
system.cpu3.iew.wb_sent                         24021                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        23993                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    16830                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    26411                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.175839                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.637234                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           1169                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              170                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        15798                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.483985                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.974379                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         5562     35.21%     35.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         6489     41.07%     76.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          775      4.91%     81.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          540      3.42%     84.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          117      0.74%     85.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1600     10.13%     95.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          167      1.06%     96.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           69      0.44%     96.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          479      3.03%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        15798                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               22826                       # Number of instructions committed
system.cpu3.commit.committedOps                 23444                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          4818                       # Number of memory references committed
system.cpu3.commit.loads                         4327                       # Number of loads committed
system.cpu3.commit.membars                         27                       # Number of memory barriers committed
system.cpu3.commit.branches                      4158                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    19389                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  65                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           17087     72.88%     72.88% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           1539      6.56%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.45% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           4327     18.46%     97.91% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           491      2.09%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            23444                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                  479                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       39711                       # The number of ROB reads
system.cpu3.rob.rob_writes                      49484                       # The number of ROB writes
system.cpu3.timesIdled                             47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           4363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       87292                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      22826                       # Number of Instructions Simulated
system.cpu3.committedOps                        23444                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.893937                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.893937                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.118647                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.118647                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   34659                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  14349                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    85812                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   24035                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   5642                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    29                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            9.087821                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4876                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               67                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            72.776119                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     9.087821                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.008875                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.008875                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.065430                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            10171                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           10171                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         4422                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           4422                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          451                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           451                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data         4873                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            4873                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         4874                       # number of overall hits
system.cpu3.dcache.overall_hits::total           4874                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          129                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          129                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           31                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            6                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          160                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           160                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          161                       # number of overall misses
system.cpu3.dcache.overall_misses::total          161                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      4001478                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      4001478                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      2322494                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2322494                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        72500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        72500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        36000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      6323972                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      6323972                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      6323972                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      6323972                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         4551                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         4551                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          482                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          482                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         5033                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         5033                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         5035                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         5035                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.028345                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.028345                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.064315                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.064315                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.031790                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.031790                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.031976                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.031976                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 31019.209302                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31019.209302                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 74919.161290                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 74919.161290                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 12083.333333                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 12083.333333                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data        12000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 39524.825000                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 39524.825000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 39279.329193                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 39279.329193                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          149                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          149                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           64                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           19                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           83                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           83                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           65                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            6                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           77                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           78                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1637759                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1637759                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       737253                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       737253                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        54500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        54500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      2375012                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      2375012                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      2384512                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      2384512                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.014283                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.014283                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.024896                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.024896                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.015299                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.015299                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.015492                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.015492                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 25196.292308                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25196.292308                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 61437.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 61437.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  9083.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9083.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         9000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 30844.311688                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 30844.311688                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 30570.666667                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 30570.666667                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            7.430584                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               7092                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           133.811321                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     7.430584                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.014513                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.014513                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            14369                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           14369                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         7092                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           7092                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         7092                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            7092                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         7092                       # number of overall hits
system.cpu3.icache.overall_hits::total           7092                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           66                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           66                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           66                       # number of overall misses
system.cpu3.icache.overall_misses::total           66                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      5245750                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5245750                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      5245750                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5245750                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      5245750                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5245750                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         7158                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         7158                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         7158                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         7158                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         7158                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         7158                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.009220                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009220                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.009220                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009220                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.009220                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009220                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 79481.060606                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 79481.060606                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 79481.060606                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 79481.060606                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 79481.060606                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 79481.060606                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1508                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           80                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   125.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets           80                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      4125250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4125250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      4125250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4125250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      4125250                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4125250                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.007404                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007404                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.007404                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007404                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.007404                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007404                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 77834.905660                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 77834.905660                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 77834.905660                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 77834.905660                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 77834.905660                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 77834.905660                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                   4392                       # Number of BP lookups
system.cpu4.branchPred.condPredicted             4023                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              196                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                2369                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                   2282                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            96.327564                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    135                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           19769                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              1467                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                         25078                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                       4392                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches              2417                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                        13106                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    427                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                  23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                     6749                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   35                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples             15040                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.771144                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.186406                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                    2383     15.84%     15.84% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                    5550     36.90%     52.75% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                     233      1.55%     54.30% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                    6874     45.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total               15040                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.222166                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.268552                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    1587                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 1520                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                    11582                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                  165                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   186                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 141                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                 24379                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  776                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   186                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    2199                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                    231                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1098                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                    11115                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                  211                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                 23646                       # Number of instructions processed by rename
system.cpu4.rename.SquashedInsts                  261                       # Number of squashed instructions processed by rename
system.cpu4.rename.ROBFullEvents                  147                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.RenamedOperands              36790                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups               115264                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups           34152                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps                34944                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    1844                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                23                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            23                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                      494                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads                4554                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores                638                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              127                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores              59                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                     23325                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 54                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                    22921                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued               68                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           1472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined         4015                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples        15040                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.524003                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.145837                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               4030     26.80%     26.80% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1               2929     19.47%     46.27% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2               4388     29.18%     75.45% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3               3556     23.64%     99.09% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4                137      0.91%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total          15040                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                   2071     52.67%     52.67% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                    61      1.55%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     54.22% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                  1394     35.45%     89.67% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                  406     10.33%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                16327     71.23%     71.23% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                1539      6.71%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.95% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead                4509     19.67%     97.62% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                546      2.38%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                 22921                       # Type of FU issued
system.cpu4.iq.rate                          1.159442                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                       3932                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.171546                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads             64880                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes            24852                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses        22424                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                 26853                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads          442                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          181                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   186                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                     46                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts              23381                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                 4554                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                 638                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                23                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect            49                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect          123                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 172                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                22605                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                 4347                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              314                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            2                       # number of nop insts executed
system.cpu4.iew.exec_refs                        4867                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                    3854                       # Number of branches executed
system.cpu4.iew.exec_stores                       520                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.143457                       # Inst execution rate
system.cpu4.iew.wb_sent                         22447                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                        22424                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                    15734                       # num instructions producing a value
system.cpu4.iew.wb_consumers                    24541                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.134301                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.641131                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           1100                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              169                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples        14808                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.479403                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.986238                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0         5321     35.93%     35.93% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1         5951     40.19%     76.12% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2          757      5.11%     81.23% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3          525      3.55%     84.78% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4          111      0.75%     85.53% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5         1452      9.81%     95.33% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6          148      1.00%     96.33% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7           69      0.47%     96.80% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8          474      3.20%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total        14808                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts               21347                       # Number of instructions committed
system.cpu4.commit.committedOps                 21907                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                          4569                       # Number of memory references committed
system.cpu4.commit.loads                         4112                       # Number of loads committed
system.cpu4.commit.membars                         25                       # Number of memory barriers committed
system.cpu4.commit.branches                      3794                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                    18206                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  59                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           15799     72.12%     72.12% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult           1539      7.03%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.14% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead           4112     18.77%     97.91% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           457      2.09%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total            21907                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                  474                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                       37146                       # The number of ROB reads
system.cpu4.rob.rob_writes                      46259                       # The number of ROB writes
system.cpu4.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           4729                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       87928                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                      21347                       # Number of Instructions Simulated
system.cpu4.committedOps                        21907                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.926079                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.926079                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.079822                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.079822                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                   32556                       # number of integer regfile reads
system.cpu4.int_regfile_writes                  13676                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                    80397                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   21905                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                   5370                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    36                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse            8.908940                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               4609                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs               68                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            67.779412                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data     8.908940                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.008700                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.008700                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           68                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.066406                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             9635                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            9635                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data         4187                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total           4187                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          417                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           417                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            1                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::cpu4.data         4604                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total            4604                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data         4605                       # number of overall hits
system.cpu4.dcache.overall_hits::total           4605                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data          129                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          129                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           29                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            1                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            8                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data          158                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           158                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data          159                       # number of overall misses
system.cpu4.dcache.overall_misses::total          159                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data      3320977                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      3320977                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      1472250                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1472250                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data       100000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        36000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data      4793227                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      4793227                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data      4793227                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      4793227                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data         4316                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total         4316                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          446                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          446                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data         4762                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total         4762                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data         4764                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total         4764                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.029889                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.029889                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.065022                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.065022                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.033179                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.033179                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.033375                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.033375                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 25744.007752                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 25744.007752                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 50767.241379                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 50767.241379                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data        12500                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data        12000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 30336.879747                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 30336.879747                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 30146.081761                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 30146.081761                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          166                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          166                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data           64                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           17                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data           81                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total           81                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data           81                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total           81                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data           65                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            8                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data           77                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data           78                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data      1503507                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      1503507                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data       518000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       518000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        76000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        76000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      2021507                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      2021507                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      2031007                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      2031007                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.015060                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.015060                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.026906                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.026906                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.016170                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.016170                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.016373                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.016373                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 23130.876923                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 23130.876923                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 43166.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 43166.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         9500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data         9000                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 26253.337662                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 26253.337662                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 26038.551282                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 26038.551282                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse            7.079882                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs               6684                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           128.538462                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     7.079882                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.013828                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.013828                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses            13548                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses           13548                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst         6684                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           6684                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst         6684                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            6684                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst         6684                       # number of overall hits
system.cpu4.icache.overall_hits::total           6684                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           64                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           64                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           64                       # number of overall misses
system.cpu4.icache.overall_misses::total           64                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      4878500                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      4878500                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      4878500                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      4878500                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      4878500                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      4878500                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst         6748                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         6748                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst         6748                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         6748                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst         6748                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         6748                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.009484                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.009484                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.009484                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.009484                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.009484                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.009484                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 76226.562500                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 76226.562500                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 76226.562500                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 76226.562500                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 76226.562500                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 76226.562500                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs         1418                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs   109.076923                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           52                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           52                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           52                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      4040500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4040500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      4040500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4040500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      4040500                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4040500                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.007706                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.007706                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.007706                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.007706                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.007706                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.007706                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 77701.923077                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 77701.923077                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 77701.923077                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 77701.923077                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 77701.923077                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 77701.923077                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                   4323                       # Number of BP lookups
system.cpu5.branchPred.condPredicted             3980                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              185                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                2329                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                   2246                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            96.436239                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    131                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           19119                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              1543                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                         24689                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                       4323                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches              2377                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                        12747                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    407                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                 113                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles          288                       # Number of stall cycles due to pending traps
system.cpu5.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu5.fetch.CacheLines                     6641                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   36                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples             14925                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.751022                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.192950                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                    2483     16.64%     16.64% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                    5491     36.79%     53.43% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                     210      1.41%     54.83% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                    6741     45.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total               14925                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.226110                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.291333                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    1593                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 1555                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                    11464                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                  137                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   176                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 132                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                 24069                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  731                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   176                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    2162                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                    269                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1115                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                    11013                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                  190                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                 23383                       # Number of instructions processed by rename
system.cpu5.rename.SquashedInsts                  243                       # Number of squashed instructions processed by rename
system.cpu5.rename.ROBFullEvents                  138                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.RenamedOperands              36411                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups               114008                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups           33812                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps                34582                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    1826                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                18                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            18                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                      451                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads                4523                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores                612                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              130                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores              58                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                     23090                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 43                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                    22671                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued               66                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           1447                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined         3995                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples        14925                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.518995                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       1.149792                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               4057     27.18%     27.18% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1               2873     19.25%     46.43% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2               4324     28.97%     75.40% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3               3534     23.68%     99.08% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4                137      0.92%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total          14925                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                   2014     52.34%     52.34% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                    60      1.56%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     53.90% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                  1394     36.23%     90.12% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                  380      9.88%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                16133     71.16%     71.16% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                1539      6.79%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.95% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead                4470     19.72%     97.67% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                529      2.33%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                 22671                       # Type of FU issued
system.cpu5.iq.rate                          1.185784                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                       3848                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.169732                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads             64180                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes            24582                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses        22186                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                 26519                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads          448                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          165                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   176                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                     51                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts              23136                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                 4523                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                 612                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                18                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect            48                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect          112                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 160                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                22362                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                 4310                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts              308                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                        4815                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                    3803                       # Number of branches executed
system.cpu5.iew.exec_stores                       505                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.169622                       # Inst execution rate
system.cpu5.iew.wb_sent                         22214                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                        22186                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                    15584                       # num instructions producing a value
system.cpu5.iew.wb_consumers                    24240                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.160416                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.642904                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           1081                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              158                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples        14698                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.475439                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.984043                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0         5295     36.03%     36.03% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1         5910     40.21%     76.23% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2          744      5.06%     81.30% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3          514      3.50%     84.79% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4          111      0.76%     85.55% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5         1448      9.85%     95.40% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6          144      0.98%     96.38% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7           58      0.39%     96.78% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8          474      3.22%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total        14698                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts               21135                       # Number of instructions committed
system.cpu5.commit.committedOps                 21686                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                          4522                       # Number of memory references committed
system.cpu5.commit.loads                         4075                       # Number of loads committed
system.cpu5.commit.membars                         24                       # Number of memory barriers committed
system.cpu5.commit.branches                      3743                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                    18035                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  58                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           15625     72.05%     72.05% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult           1539      7.10%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.15% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead           4075     18.79%     97.94% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           447      2.06%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total            21686                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                  474                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                       36796                       # The number of ROB reads
system.cpu5.rob.rob_writes                      45791                       # The number of ROB writes
system.cpu5.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           4194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       88578                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                      21135                       # Number of Instructions Simulated
system.cpu5.committedOps                        21686                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.904613                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.904613                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.105445                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.105445                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                   32261                       # number of integer regfile reads
system.cpu5.int_regfile_writes                  13587                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                    79572                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   21628                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                   5317                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse            8.568485                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               4574                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               66                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            69.303030                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     8.568485                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.008368                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.008368                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             9543                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            9543                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data         4159                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           4159                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          412                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           412                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            1                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::cpu5.data         4571                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            4571                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data         4572                       # number of overall hits
system.cpu5.dcache.overall_hits::total           4572                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data          124                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          124                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           29                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            1                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            3                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data          153                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           153                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data          154                       # number of overall misses
system.cpu5.dcache.overall_misses::total          154                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data      2997732                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      2997732                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      1581498                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1581498                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        38500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        38500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        38000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        38000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data      4579230                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      4579230                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data      4579230                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      4579230                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data         4283                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         4283                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          441                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          441                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data         4724                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         4724                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data         4726                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         4726                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.028952                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.028952                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.065760                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.065760                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.032388                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.032388                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.032586                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.032586                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 24175.258065                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 24175.258065                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 54534.413793                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 54534.413793                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 12833.333333                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 12833.333333                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 12666.666667                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 12666.666667                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 29929.607843                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 29929.607843                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 29735.259740                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 29735.259740                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets          151                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          151                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data           60                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           17                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data           77                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data           77                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data           64                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            3                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data           76                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data           77                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data      1308255                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      1308255                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       459251                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       459251                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        29000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        29000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data        29000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total        29000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      1767506                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      1767506                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      1777006                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      1777006                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.014943                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.014943                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.027211                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.027211                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.016088                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.016088                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.016293                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.016293                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 20441.484375                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 20441.484375                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 38270.916667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 38270.916667                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         9500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data  9666.666667                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9666.666667                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data  9666.666667                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  9666.666667                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 23256.657895                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 23256.657895                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data        23078                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total        23078                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse            6.754205                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs               6573                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           124.018868                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     6.754205                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.013192                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.013192                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses            13331                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses           13331                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst         6573                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           6573                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst         6573                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            6573                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst         6573                       # number of overall hits
system.cpu5.icache.overall_hits::total           6573                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           66                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           66                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           66                       # number of overall misses
system.cpu5.icache.overall_misses::total           66                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      5110500                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5110500                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      5110500                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5110500                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      5110500                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5110500                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst         6639                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         6639                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst         6639                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         6639                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst         6639                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         6639                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.009941                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009941                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.009941                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009941                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.009941                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009941                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 77431.818182                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 77431.818182                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 77431.818182                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 77431.818182                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 77431.818182                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 77431.818182                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs         1949                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs   139.214286                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           53                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           53                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           53                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      4277250                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4277250                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      4277250                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4277250                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      4277250                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4277250                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.007983                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.007983                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.007983                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.007983                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.007983                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.007983                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 80702.830189                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 80702.830189                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 80702.830189                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 80702.830189                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 80702.830189                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 80702.830189                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                   3974                       # Number of BP lookups
system.cpu6.branchPred.condPredicted             3644                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              186                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                2152                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                   2069                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            96.143123                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    121                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           18502                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              1410                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                         23284                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                       3974                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches              2190                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                        12025                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    403                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                 236                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles          175                       # Number of stall cycles due to pending traps
system.cpu6.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu6.fetch.CacheLines                     6276                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   39                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples             14103                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.749273                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.195873                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                    2385     16.91%     16.91% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                    5140     36.45%     53.36% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                     204      1.45%     54.80% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                    6374     45.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total               14103                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.214788                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.258459                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    1709                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 1294                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                    10792                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                  134                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   174                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 127                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                 22705                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  730                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   174                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    2277                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                    261                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles           873                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                    10339                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                  179                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                 22024                       # Number of instructions processed by rename
system.cpu6.rename.SquashedInsts                  241                       # Number of squashed instructions processed by rename
system.cpu6.rename.ROBFullEvents                  135                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.RenamedOperands              33920                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups               107446                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups           31997                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps                32121                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    1788                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                17                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            17                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                      433                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads                4332                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                598                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              121                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              53                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                     21718                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 42                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                    21299                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued               80                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           1441                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined         3999                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples        14103                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.510246                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.157694                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               3924     27.82%     27.82% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1               2690     19.07%     46.90% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2               3991     28.30%     75.20% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3               3365     23.86%     99.06% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4                133      0.94%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total          14103                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                   1866     50.97%     50.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                    60      1.64%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     52.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                  1375     37.56%     90.17% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                  360      9.83%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                14980     70.33%     70.33% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                1539      7.23%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.56% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead                4278     20.09%     97.64% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                502      2.36%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                 21299                       # Type of FU issued
system.cpu6.iq.rate                          1.151173                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                       3661                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.171886                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads             60439                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes            23202                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses        20814                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                 24960                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads          442                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          181                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   174                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                     59                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts              21762                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                 4332                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                 598                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                17                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect            46                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 162                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                20990                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                 4126                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              306                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            2                       # number of nop insts executed
system.cpu6.iew.exec_refs                        4599                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                    3475                       # Number of branches executed
system.cpu6.iew.exec_stores                       473                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.134472                       # Inst execution rate
system.cpu6.iew.wb_sent                         20844                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                        20814                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                    14612                       # num instructions producing a value
system.cpu6.iew.wb_consumers                    22642                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.124959                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.645349                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           1099                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              159                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples        13870                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.464960                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.992025                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0         5131     36.99%     36.99% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1         5424     39.11%     76.10% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2          733      5.28%     81.38% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3          509      3.67%     85.05% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4          112      0.81%     85.86% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5         1298      9.36%     95.22% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6          145      1.05%     96.27% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7           50      0.36%     96.63% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8          468      3.37%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total        13870                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts               19817                       # Number of instructions committed
system.cpu6.commit.committedOps                 20319                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                          4307                       # Number of memory references committed
system.cpu6.commit.loads                         3890                       # Number of loads committed
system.cpu6.commit.membars                         23                       # Number of memory barriers committed
system.cpu6.commit.branches                      3418                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                    16984                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  53                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu           14473     71.23%     71.23% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult           1539      7.57%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.80% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead           3890     19.14%     97.95% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           417      2.05%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total            20319                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                  468                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                       34651                       # The number of ROB reads
system.cpu6.rob.rob_writes                      43081                       # The number of ROB writes
system.cpu6.timesIdled                             47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           4399                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       89195                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                      19817                       # Number of Instructions Simulated
system.cpu6.committedOps                        20319                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.933643                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.933643                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.071073                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.071073                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                   30412                       # number of integer regfile reads
system.cpu6.int_regfile_writes                  13026                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                    74913                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   19759                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                   5091                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse            8.276281                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               4360                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               65                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            67.076923                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data     8.276281                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.008082                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.008082                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           65                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.063477                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             9115                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            9115                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data         3976                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           3976                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          381                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           381                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            1                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::cpu6.data         4357                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            4357                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data         4358                       # number of overall hits
system.cpu6.dcache.overall_hits::total           4358                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data          123                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          123                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           29                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            1                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            4                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data          152                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data          153                       # number of overall misses
system.cpu6.dcache.overall_misses::total          153                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data      3045998                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total      3045998                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      1430000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1430000                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        48000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        48000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        36000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data      4475998                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total      4475998                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data      4475998                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total      4475998                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data         4099                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         4099                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          410                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          410                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data         4509                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         4509                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data         4511                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         4511                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.030007                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.030007                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.070732                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.070732                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.033710                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.033710                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.033917                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.033917                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 24764.211382                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 24764.211382                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 49310.344828                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 49310.344828                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data        12000                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data        12000                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 29447.355263                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 29447.355263                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 29254.888889                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 29254.888889                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets          149                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          149                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data           60                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           17                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data           77                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data           77                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data           63                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            4                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data           75                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data           76                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data      1405001                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total      1405001                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       430750                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       430750                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        36000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        36000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      1835751                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      1835751                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      1845251                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      1845251                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.015370                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.015370                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.029268                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.029268                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.016633                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.016633                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.016848                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.016848                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 22301.603175                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 22301.603175                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 35895.833333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 35895.833333                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         9500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         9000                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 24476.680000                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 24476.680000                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 24279.618421                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 24279.618421                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse            6.676984                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               6206                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           112.836364                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst     6.676984                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.013041                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.013041                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses            12603                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses           12603                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst         6206                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           6206                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst         6206                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            6206                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst         6206                       # number of overall hits
system.cpu6.icache.overall_hits::total           6206                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           68                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           68                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            68                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           68                       # number of overall misses
system.cpu6.icache.overall_misses::total           68                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      5319249                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5319249                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      5319249                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5319249                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      5319249                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5319249                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst         6274                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         6274                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst         6274                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         6274                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst         6274                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         6274                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.010838                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.010838                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.010838                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.010838                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.010838                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.010838                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 78224.250000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 78224.250000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 78224.250000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 78224.250000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 78224.250000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 78224.250000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs         2411                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs   141.823529                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           55                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           55                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      4549749                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4549749                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      4549749                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4549749                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      4549749                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4549749                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.008766                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.008766                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.008766                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.008766                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.008766                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.008766                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 82722.709091                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 82722.709091                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 82722.709091                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 82722.709091                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 82722.709091                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 82722.709091                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                   3631                       # Number of BP lookups
system.cpu7.branchPred.condPredicted             3333                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              176                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                1978                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                   1892                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            95.652174                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    114                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           18110                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              1820                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                         21853                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                       3631                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches              2006                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                        11365                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    387                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles          172                       # Number of stall cycles due to pending traps
system.cpu7.fetch.IcacheWaitRetryStallCycles           88                       # Number of stall cycles due to full MSHR
system.cpu7.fetch.CacheLines                     5894                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   36                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples             13643                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.694569                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.214928                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                    2653     19.45%     19.45% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                    4829     35.40%     54.84% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                     193      1.41%     56.26% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                    5968     43.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total               13643                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.200497                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.206681                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    1607                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 1608                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                    10143                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                  120                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   165                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 115                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                 21291                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  688                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   165                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    2147                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                    154                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1304                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                     9707                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                  166                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                 20657                       # Number of instructions processed by rename
system.cpu7.rename.SquashedInsts                  210                       # Number of squashed instructions processed by rename
system.cpu7.rename.ROBFullEvents                  123                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.RenamedOperands              31616                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups               100800                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups           30157                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps                30033                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    1580                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                17                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            17                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                      409                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads                4158                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                522                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              110                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores              50                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                     20381                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 40                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                    19995                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued               72                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           1250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined         3649                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples        13643                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.465587                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.174567                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               4125     30.24%     30.24% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1               2501     18.33%     48.57% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2               3685     27.01%     75.58% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3               3204     23.48%     99.06% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4                128      0.94%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total          13643                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                   1681     49.44%     49.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                    56      1.65%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     51.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                  1354     39.82%     90.91% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                  309      9.09%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                13907     69.55%     69.55% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                1539      7.70%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.25% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead                4096     20.49%     97.73% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                453      2.27%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                 19995                       # Type of FU issued
system.cpu7.iq.rate                          1.104086                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                       3400                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.170043                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads             57103                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes            21673                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses        19549                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                 23395                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads          427                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          114                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   165                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                     45                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts              20423                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                 4158                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                 522                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                17                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect            46                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect          103                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 149                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                19715                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                 3945                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts              278                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            2                       # number of nop insts executed
system.cpu7.iew.exec_refs                        4387                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                    3171                       # Number of branches executed
system.cpu7.iew.exec_stores                       442                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.088625                       # Inst execution rate
system.cpu7.iew.wb_sent                         19570                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                        19549                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                    13707                       # num instructions producing a value
system.cpu7.iew.wb_consumers                    21087                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.079459                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.650021                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts            955                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              148                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples        13433                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.427157                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.991214                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0         5242     39.02%     39.02% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1         5035     37.48%     76.51% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2          719      5.35%     81.86% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3          506      3.77%     85.62% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4          103      0.77%     86.39% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5         1179      8.78%     95.17% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6          139      1.03%     96.20% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7           41      0.31%     96.51% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8          469      3.49%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total        13433                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts               18690                       # Number of instructions committed
system.cpu7.commit.committedOps                 19171                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                          4139                       # Number of memory references committed
system.cpu7.commit.loads                         3731                       # Number of loads committed
system.cpu7.commit.membars                         22                       # Number of memory barriers committed
system.cpu7.commit.branches                      3133                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                    16116                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  50                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu           13493     70.38%     70.38% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult           1539      8.03%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead           3731     19.46%     97.87% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           408      2.13%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total            19171                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                  469                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                       32908                       # The number of ROB reads
system.cpu7.rob.rob_writes                      40471                       # The number of ROB writes
system.cpu7.timesIdled                             46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           4467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       89587                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                      18690                       # Number of Instructions Simulated
system.cpu7.committedOps                        19171                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.968967                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.968967                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.032027                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.032027                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                   28733                       # number of integer regfile reads
system.cpu7.int_regfile_writes                  12492                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                    70542                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   18030                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                   4908                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse            8.343664                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               4183                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               69                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            60.623188                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     8.343664                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.008148                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.008148                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           69                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.067383                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             8743                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            8743                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data         3806                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           3806                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          372                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           372                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            1                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            1                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data         4178                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            4178                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data         4179                       # number of overall hits
system.cpu7.dcache.overall_hits::total           4179                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data          117                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          117                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           30                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            1                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            2                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            2                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data          147                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           147                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data          148                       # number of overall misses
system.cpu7.dcache.overall_misses::total          148                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data      3026000                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      3026000                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      1553000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1553000                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        24000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        24000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        24000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      4579000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      4579000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      4579000                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      4579000                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data         3923                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         3923                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          402                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          402                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data         4325                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         4325                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data         4327                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         4327                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.029824                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.029824                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.074627                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.074627                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.033988                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.033988                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.034204                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.034204                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 25863.247863                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 25863.247863                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 51766.666667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 51766.666667                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data        12000                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data        12000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 31149.659864                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 31149.659864                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 30939.189189                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 30939.189189                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data           54                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           16                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data           70                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data           70                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data           63                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            2                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data           77                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data           78                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      1503750                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      1503750                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       478000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       478000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      1981750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      1981750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      1991250                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      1991250                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.016059                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.016059                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.034826                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.034826                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.017803                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.017803                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.018026                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.018026                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 23869.047619                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 23869.047619                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 34142.857143                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 34142.857143                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         9500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data         9000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 25737.012987                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 25737.012987                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 25528.846154                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 25528.846154                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse            6.383758                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs               5827                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           109.943396                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     6.383758                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.012468                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.012468                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            11841                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           11841                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst         5827                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           5827                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst         5827                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            5827                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst         5827                       # number of overall hits
system.cpu7.icache.overall_hits::total           5827                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           67                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           67                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           67                       # number of overall misses
system.cpu7.icache.overall_misses::total           67                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      4755998                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      4755998                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      4755998                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      4755998                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      4755998                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      4755998                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst         5894                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         5894                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst         5894                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         5894                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst         5894                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         5894                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.011367                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.011367                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.011367                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.011367                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.011367                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.011367                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 70985.044776                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 70985.044776                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 70985.044776                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 70985.044776                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 70985.044776                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 70985.044776                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs         1338                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs   102.923077                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           14                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           14                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           53                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           53                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           53                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      4034248                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4034248                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      4034248                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4034248                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      4034248                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4034248                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.008992                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.008992                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.008992                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.008992                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.008992                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.008992                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 76117.886792                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 76117.886792                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 76117.886792                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 76117.886792                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 76117.886792                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 76117.886792                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1641                       # Transaction distribution
system.membus.trans_dist::ReadResp               1640                       # Transaction distribution
system.membus.trans_dist::Writeback                17                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             23                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              37                       # Transaction distribution
system.membus.trans_dist::ReadExReq               329                       # Transaction distribution
system.membus.trans_dist::ReadExResp              329                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port          103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port          107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port           99                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port           99                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        39488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        27392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   98112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              484                       # Total snoops (count)
system.membus.snoop_fanout::samples              2024                       # Request fanout histogram
system.membus.snoop_fanout::mean                   15                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                   2024    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              15                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total                2024                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2556498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3286250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2242996                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.membus.respLayer5.occupancy             270750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer6.occupancy             432488                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer9.occupancy             281750                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer10.occupancy            415748                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer13.occupancy            282250                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer14.occupancy            431488                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer17.occupancy            280000                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer18.occupancy            440493                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer21.occupancy            283250                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer22.occupancy            409494                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer25.occupancy            295000                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer26.occupancy            406249                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer29.occupancy            285250                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer30.occupancy            397250                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
