

================================================================
== Vivado HLS Report for 'mp_mul'
================================================================
* Date:           Mon Dec 14 19:30:48 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sikehls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.978|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   33|   33|   33|   33|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+-----+-----+-----+-----+---------+
        |                       |             |  Latency  |  Interval | Pipeline|
        |        Instance       |    Module   | min | max | min | max |   Type  |
        +-----------------------+-------------+-----+-----+-----+-----+---------+
        |grp_bc_mult_448_fu_20  |bc_mult_448  |   32|   32|   32|   32|   none  |
        +-----------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     70|   23673|   4067|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     24|    -|
|Register         |        -|      -|    2569|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     70|   26242|   4091|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     31|      24|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------+---------+-------+-------+------+-----+
    |        Instance       |    Module   | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
    +-----------------------+-------------+---------+-------+-------+------+-----+
    |grp_bc_mult_448_fu_20  |bc_mult_448  |        0|     70|  23673|  4067|    0|
    +-----------------------+-------------+---------+-------+-------+------+-----+
    |Total                  |             |        0|     70|  23673|  4067|    0|
    +-----------------------+-------------+---------+-------+-------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    |ap_return  |   9|          2|  835|       1670|
    +-----------+----+-----------+-----+-----------+
    |Total      |  24|          5|  836|       1673|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |a_V_read_reg_33                     |  448|   0|  448|          0|
    |ap_CS_fsm                           |    2|   0|    2|          0|
    |ap_return                           |  835|   0|  835|          0|
    |ap_return_preg                      |  835|   0|  835|          0|
    |b_V_read_reg_28                     |  448|   0|  448|          0|
    |grp_bc_mult_448_fu_20_ap_start_reg  |    1|   0|    1|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 2569|   0| 2569|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    mp_mul    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    mp_mul    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    mp_mul    | return value |
|ap_done    | out |    1| ap_ctrl_hs |    mp_mul    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    mp_mul    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    mp_mul    | return value |
|ap_return  | out |  835| ap_ctrl_hs |    mp_mul    | return value |
|a_V        |  in |  448|   ap_none  |      a_V     |    scalar    |
|b_V        |  in |  448|   ap_none  |      b_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b_V_read = call i448 @_ssdm_op_Read.ap_auto.i448(i448 %b_V)" [sikehls/fpx.cpp:64]   --->   Operation 3 'read' 'b_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_V_read = call i448 @_ssdm_op_Read.ap_auto.i448(i448 %a_V)" [sikehls/fpx.cpp:64]   --->   Operation 4 'read' 'a_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%c_V_write_assign = call fastcc i835 @bc_mult_448(i448 %a_V_read, i448 %b_V_read)" [sikehls/fpx.cpp:64]   --->   Operation 5 'call' 'c_V_write_assign' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.44>
ST_2 : Operation 6 [1/2] (3.44ns)   --->   "%c_V_write_assign = call fastcc i835 @bc_mult_448(i448 %a_V_read, i448 %b_V_read)" [sikehls/fpx.cpp:64]   --->   Operation 6 'call' 'c_V_write_assign' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "ret i835 %c_V_write_assign" [sikehls/fpx.cpp:65]   --->   Operation 7 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_V_read         (read) [ 001]
a_V_read         (read) [ 001]
c_V_write_assign (call) [ 000]
ret_ln65         (ret ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i448"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bc_mult_448"/></StgValue>
</bind>
</comp>

<comp id="8" class="1004" name="b_V_read_read_fu_8">
<pin_list>
<pin id="9" dir="0" index="0" bw="448" slack="0"/>
<pin id="10" dir="0" index="1" bw="448" slack="0"/>
<pin id="11" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_V_read/1 "/>
</bind>
</comp>

<comp id="14" class="1004" name="a_V_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="448" slack="0"/>
<pin id="16" dir="0" index="1" bw="448" slack="0"/>
<pin id="17" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="grp_bc_mult_448_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="835" slack="0"/>
<pin id="22" dir="0" index="1" bw="448" slack="0"/>
<pin id="23" dir="0" index="2" bw="448" slack="0"/>
<pin id="24" dir="1" index="3" bw="835" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="c_V_write_assign/1 "/>
</bind>
</comp>

<comp id="28" class="1005" name="b_V_read_reg_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="448" slack="1"/>
<pin id="30" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="b_V_read "/>
</bind>
</comp>

<comp id="33" class="1005" name="a_V_read_reg_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="448" slack="1"/>
<pin id="35" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="a_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="12"><net_src comp="4" pin="0"/><net_sink comp="8" pin=0"/></net>

<net id="13"><net_src comp="2" pin="0"/><net_sink comp="8" pin=1"/></net>

<net id="18"><net_src comp="4" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="25"><net_src comp="6" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="26"><net_src comp="14" pin="2"/><net_sink comp="20" pin=1"/></net>

<net id="27"><net_src comp="8" pin="2"/><net_sink comp="20" pin=2"/></net>

<net id="31"><net_src comp="8" pin="2"/><net_sink comp="28" pin=0"/></net>

<net id="32"><net_src comp="28" pin="1"/><net_sink comp="20" pin=2"/></net>

<net id="36"><net_src comp="14" pin="2"/><net_sink comp="33" pin=0"/></net>

<net id="37"><net_src comp="33" pin="1"/><net_sink comp="20" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mp_mul : a_V | {1 }
	Port: mp_mul : b_V | {1 }
  - Chain level:
	State 1
	State 2
		ret_ln65 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|---------|
|   call   | grp_bc_mult_448_fu_20 |    70   |  53.07  |  54186  |   4140  |
|----------|-----------------------|---------|---------|---------|---------|
|   read   |   b_V_read_read_fu_8  |    0    |    0    |    0    |    0    |
|          |  a_V_read_read_fu_14  |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   Total  |                       |    70   |  53.07  |  54186  |   4140  |
|----------|-----------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|a_V_read_reg_33|   448  |
|b_V_read_reg_28|   448  |
+---------------+--------+
|     Total     |   896  |
+---------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_bc_mult_448_fu_20 |  p1  |   2  |  448 |   896  ||    9    |
| grp_bc_mult_448_fu_20 |  p2  |   2  |  448 |   896  ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |  1792  ||  3.538  ||    18   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   70   |   53   |  54186 |  4140  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   896  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   70   |   56   |  55082 |  4158  |
+-----------+--------+--------+--------+--------+
