# uart_verif
This project's objective is to verify the design of the uart protocol implemented in HDL i.e SV
