// Seed: 1898704296
module module_0 (
    input tri1 id_0,
    output tri id_1,
    output supply1 id_2,
    input wire id_3
);
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output logic id_2,
    input uwire id_3,
    output supply0 id_4
);
  logic [7:0] id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_3
  );
  always @(*) id_2 = id_6[{1, 1'b0}];
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [1 : 1] id_10;
  ;
endmodule
module module_3 #(
    parameter id_11 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  supply0 id_6 = id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  parameter id_10 = 1;
  logic _id_11;
  wire  id_12;
  wire  id_13;
  wire  id_14;
  assign id_1[id_11] = -1 ? 1 !=? id_1 : id_2;
  module_2 modCall_1 (
      id_13,
      id_13,
      id_8,
      id_3,
      id_13,
      id_14,
      id_7,
      id_14,
      id_12
  );
  wire id_15;
endmodule
