Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec 19 13:09:21 2017
| Host         : LAPTOP-07004HLV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dsed_audio_timing_summary_routed.rpt -rpx dsed_audio_timing_summary_routed.rpx
| Design       : dsed_audio
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 389 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     65.433        0.000                      0                 2803        0.047        0.000                      0                 2803        3.000        0.000                       0                   395  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100Mhz              {0.000 5.000}      10.000          100.000         
  clk12_clk_wiz_0       {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk12_clk_wiz_0_1     {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk12_clk_wiz_0            65.433        0.000                      0                 2803        0.223        0.000                      0                 2803       41.167        0.000                       0                   391  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk12_clk_wiz_0_1          65.444        0.000                      0                 2803        0.223        0.000                      0                 2803       41.167        0.000                       0                   391  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk12_clk_wiz_0_1  clk12_clk_wiz_0         65.433        0.000                      0                 2803        0.047        0.000                      0                 2803  
clk12_clk_wiz_0    clk12_clk_wiz_0_1       65.433        0.000                      0                 2803        0.047        0.000                      0                 2803  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_0
  To Clock:  clk12_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       65.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.433ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.390ns  (logic 0.642ns (3.692%)  route 16.748ns (96.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        16.406    15.998    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y52         LUT4 (Prop_lut4_I1_O)        0.124    16.122 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.341    16.464    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_11
    RAMB36_X3Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.640    81.952    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.433    
                         clock uncertainty           -0.176    82.256    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.896    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.896    
                         arrival time                         -16.464    
  -------------------------------------------------------------------
                         slack                                 65.433    

Slack (MET) :             65.517ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.303ns  (logic 0.642ns (3.710%)  route 16.661ns (96.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        16.320    15.912    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y57         LUT4 (Prop_lut4_I1_O)        0.124    16.036 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.341    16.377    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_12
    RAMB36_X3Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.638    81.950    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.431    
                         clock uncertainty           -0.176    82.254    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.894    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.894    
                         arrival time                         -16.377    
  -------------------------------------------------------------------
                         slack                                 65.517    

Slack (MET) :             65.931ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.886ns  (logic 0.642ns (3.802%)  route 16.244ns (96.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 81.947 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.903    15.495    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y62         LUT4 (Prop_lut4_I1_O)        0.124    15.619 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_245/O
                         net (fo=1, routed)           0.341    15.960    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_123
    RAMB36_X3Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.635    81.947    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.428    
                         clock uncertainty           -0.176    82.251    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.891    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.891    
                         arrival time                         -15.960    
  -------------------------------------------------------------------
                         slack                                 65.931    

Slack (MET) :             66.023ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.788ns  (logic 0.642ns (3.824%)  route 16.146ns (96.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.805    15.397    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y67         LUT4 (Prop_lut4_I1_O)        0.124    15.521 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_247/O
                         net (fo=1, routed)           0.341    15.862    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_124
    RAMB36_X3Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.629    81.941    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.422    
                         clock uncertainty           -0.176    82.245    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.885    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.885    
                         arrival time                         -15.862    
  -------------------------------------------------------------------
                         slack                                 66.023    

Slack (MET) :             66.256ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.556ns  (logic 0.642ns (3.878%)  route 15.914ns (96.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.573    15.165    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y77         LUT4 (Prop_lut4_I1_O)        0.124    15.289 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_255/O
                         net (fo=1, routed)           0.341    15.630    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_128
    RAMB36_X3Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.629    81.941    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.422    
                         clock uncertainty           -0.176    82.245    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.885    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.885    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 66.256    

Slack (MET) :             66.434ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.371ns  (logic 0.642ns (3.922%)  route 15.729ns (96.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.935 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.388    14.980    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y72         LUT4 (Prop_lut4_I1_O)        0.124    15.104 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_253/O
                         net (fo=1, routed)           0.341    15.445    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_127
    RAMB36_X3Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.623    81.935    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.416    
                         clock uncertainty           -0.176    82.239    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.879    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.879    
                         arrival time                         -15.445    
  -------------------------------------------------------------------
                         slack                                 66.434    

Slack (MET) :             66.990ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.826ns  (logic 0.642ns (4.057%)  route 15.184ns (95.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 81.946 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        14.843    14.435    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y82         LUT4 (Prop_lut4_I1_O)        0.124    14.559 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.341    14.900    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_17
    RAMB36_X3Y16         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    81.946    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.427    
                         clock uncertainty           -0.176    82.250    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.890    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.890    
                         arrival time                         -14.900    
  -------------------------------------------------------------------
                         slack                                 66.990    

Slack (MET) :             67.093ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.728ns  (logic 0.642ns (4.082%)  route 15.086ns (95.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        14.745    14.336    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y87         LUT4 (Prop_lut4_I1_O)        0.124    14.460 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.341    14.802    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_18
    RAMB36_X3Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.638    81.950    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.431    
                         clock uncertainty           -0.176    82.254    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.894    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.894    
                         arrival time                         -14.802    
  -------------------------------------------------------------------
                         slack                                 67.093    

Slack (MET) :             67.512ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.311ns  (logic 0.642ns (4.193%)  route 14.669ns (95.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        14.327    13.919    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y92         LUT4 (Prop_lut4_I1_O)        0.124    14.043 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_97/O
                         net (fo=1, routed)           0.341    14.385    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_49
    RAMB36_X3Y18         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.640    81.952    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.433    
                         clock uncertainty           -0.176    82.256    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.896    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.896    
                         arrival time                         -14.385    
  -------------------------------------------------------------------
                         slack                                 67.512    

Slack (MET) :             67.569ns  (required time - arrival time)
  Source:                 audio/GeneradorDePulsos/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.339ns  (logic 0.828ns (5.398%)  route 14.511ns (94.602%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.618    -0.922    audio/GeneradorDePulsos/CLK
    SLICE_X64Y102        FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  audio/GeneradorDePulsos/r_reg_reg[6]/Q
                         net (fo=8, routed)           0.907     0.441    audio/GeneradorDePulsos/Q[6]
    SLICE_X64Y102        LUT6 (Prop_lut6_I1_O)        0.124     0.565 r  audio/GeneradorDePulsos/sample_request_reg_i_2/O
                         net (fo=1, routed)           0.280     0.845    audio/GeneradorDePulsos/sample_request_reg_i_2_n_0
    SLICE_X64Y102        LUT5 (Prop_lut5_I0_O)        0.124     0.969 r  audio/GeneradorDePulsos/sample_request_reg_i_1/O
                         net (fo=129, routed)        12.584    13.553    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y187         LUT4 (Prop_lut4_I3_O)        0.124    13.677 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_187/O
                         net (fo=1, routed)           0.740    14.417    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_94
    RAMB36_X0Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.721    82.034    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.986    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.986    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                 67.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.826%)  route 0.166ns (47.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X68Y101        FDCE                                         r  audio/FSMDMIC/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 f  audio/FSMDMIC/state_reg[0]/Q
                         net (fo=12, routed)          0.166    -0.294    audio/FSMDMIC/state[0]
    SLICE_X67Y101        LUT2 (Prop_lut2_I0_O)        0.045    -0.249 r  audio/FSMDMIC/dato2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    audio/FSMDMIC/next_dato2[0]
    SLICE_X67Y101        FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X67Y101        FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X67Y101        FDCE (Hold_fdce_C_D)         0.091    -0.472    audio/FSMDMIC/dato2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/sout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.653%)  route 0.167ns (47.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    audio/FSMDMIC/CLK
    SLICE_X68Y98         FDCE                                         r  audio/FSMDMIC/dato1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  audio/FSMDMIC/dato1_reg[2]/Q
                         net (fo=6, routed)           0.167    -0.287    audio/FSMDMIC/dato1[2]
    SLICE_X67Y99         LUT3 (Prop_lut3_I0_O)        0.045    -0.242 r  audio/FSMDMIC/sout[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    audio/FSMDMIC/sout_next[2]
    SLICE_X67Y99         FDCE                                         r  audio/FSMDMIC/sout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X67Y99         FDCE                                         r  audio/FSMDMIC/sout_reg[2]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X67Y99         FDCE (Hold_fdce_C_D)         0.091    -0.466    audio/FSMDMIC/sout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/sout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.663%)  route 0.197ns (51.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    audio/FSMDMIC/CLK
    SLICE_X69Y99         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.197    -0.257    audio/FSMDMIC/dato2[6]
    SLICE_X70Y99         LUT3 (Prop_lut3_I2_O)        0.046    -0.211 r  audio/FSMDMIC/sout[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    audio/FSMDMIC/sout_next[6]
    SLICE_X70Y99         FDCE                                         r  audio/FSMDMIC/sout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X70Y99         FDCE                                         r  audio/FSMDMIC/sout_reg[6]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X70Y99         FDCE (Hold_fdce_C_D)         0.131    -0.448    audio/FSMDMIC/sout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    audio/FSMDMIC/CLK
    SLICE_X69Y99         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.286    audio/FSMDMIC/dato2[6]
    SLICE_X69Y99         LUT4 (Prop_lut4_I0_O)        0.042    -0.244 r  audio/FSMDMIC/dato2[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.244    audio/FSMDMIC/next_dato2[7]
    SLICE_X69Y99         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X69Y99         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X69Y99         FDCE (Hold_fdce_C_D)         0.107    -0.488    audio/FSMDMIC/dato2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 control/pointer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/saddra_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.689%)  route 0.167ns (47.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.567    -0.597    control/CLK
    SLICE_X61Y97         FDCE                                         r  control/pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  control/pointer_reg[1]/Q
                         net (fo=6, routed)           0.167    -0.289    control/pointer[1]
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.045    -0.244 r  control/saddra[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    control/next_addra[1]
    SLICE_X61Y98         FDCE                                         r  control/saddra_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.838    -0.835    control/CLK
    SLICE_X61Y98         FDCE                                         r  control/saddra_reg[1]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X61Y98         FDCE (Hold_fdce_C_D)         0.091    -0.490    control/saddra_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X69Y100        FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  audio/FSMDMIC/dato1_reg[6]/Q
                         net (fo=3, routed)           0.170    -0.290    audio/FSMDMIC/dato1[6]
    SLICE_X69Y100        LUT4 (Prop_lut4_I0_O)        0.042    -0.248 r  audio/FSMDMIC/dato1[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.248    audio/FSMDMIC/next_dato1[7]
    SLICE_X69Y100        FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X69Y100        FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X69Y100        FDCE (Hold_fdce_C_D)         0.107    -0.494    audio/FSMDMIC/dato1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 audio/GeneradorDePulsos/r_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/GeneradorDePulsos/r_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.001%)  route 0.172ns (47.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    audio/GeneradorDePulsos/CLK
    SLICE_X65Y103        FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  audio/GeneradorDePulsos/r_reg_reg[3]/Q
                         net (fo=11, routed)          0.172    -0.289    audio/GeneradorDePulsos/Q[3]
    SLICE_X64Y102        LUT6 (Prop_lut6_I5_O)        0.045    -0.244 r  audio/GeneradorDePulsos/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    audio/GeneradorDePulsos/r_next[5]
    SLICE_X64Y102        FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.835    -0.838    audio/GeneradorDePulsos/CLK
    SLICE_X64Y102        FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[5]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y102        FDCE (Hold_fdce_C_D)         0.091    -0.494    audio/GeneradorDePulsos/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 control/cuenta_play_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/saddra_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.246ns (64.788%)  route 0.134ns (35.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    control/CLK
    SLICE_X62Y98         FDCE                                         r  control/cuenta_play_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDCE (Prop_fdce_C_Q)         0.148    -0.447 r  control/cuenta_play_reg[4]/Q
                         net (fo=3, routed)           0.134    -0.314    control/cuenta_play[4]
    SLICE_X64Y99         LUT5 (Prop_lut5_I4_O)        0.098    -0.216 r  control/saddra[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    control/next_addra[4]
    SLICE_X64Y99         FDCE                                         r  control/saddra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    control/CLK
    SLICE_X64Y99         FDCE                                         r  control/saddra_reg[4]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X64Y99         FDCE (Hold_fdce_C_D)         0.092    -0.465    control/saddra_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X69Y102        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  audio/FSMDMIC/cuenta_reg_reg[2]/Q
                         net (fo=13, routed)          0.180    -0.280    audio/FSMDMIC/cuenta_reg_reg_n_0_[2]
    SLICE_X69Y102        LUT5 (Prop_lut5_I1_O)        0.042    -0.238 r  audio/FSMDMIC/cuenta_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    audio/FSMDMIC/cuenta_reg[3]_i_1_n_0
    SLICE_X69Y102        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X69Y102        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[3]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X69Y102        FDCE (Hold_fdce_C_D)         0.107    -0.494    audio/FSMDMIC/cuenta_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 control/pointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/saddra_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (62.094%)  route 0.139ns (37.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.567    -0.597    control/CLK
    SLICE_X61Y97         FDCE                                         r  control/pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  control/pointer_reg[2]/Q
                         net (fo=6, routed)           0.139    -0.331    control/pointer[2]
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.099    -0.232 r  control/saddra[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    control/next_addra[2]
    SLICE_X61Y98         FDCE                                         r  control/saddra_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.838    -0.835    control/CLK
    SLICE_X61Y98         FDCE                                         r  control/saddra_reg[2]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X61Y98         FDCE (Hold_fdce_C_D)         0.092    -0.489    control/saddra_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { control/reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y19     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y22     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y26     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y7      ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y23     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y4      ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y9      ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y38     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y36     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y19     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y98     audio/FSMDMIC/dato1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y98     audio/FSMDMIC/dato1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y98     audio/FSMDMIC/dato1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y98     audio/FSMDMIC/dato1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y99     audio/FSMDMIC/dato2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y99     audio/FSMDMIC/dato2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y99     audio/FSMDMIC/dato2_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y99     audio/FSMDMIC/dato2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y99     audio/FSMDMIC/dato2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y99     audio/FSMDMIC/dato2_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y100    audio/EN4C/clk3_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y100    audio/EN4C/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y100    audio/EN4C/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y102    audio/EN4C/en2_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y100    audio/EN4C/en4_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y101    audio/FSMDMIC/cuenta_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y100    audio/FSMDMIC/cuenta_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y102    audio/FSMDMIC/cuenta_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y102    audio/FSMDMIC/cuenta_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y103    audio/FSMDMIC/cuenta_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { control/reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   control/reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_0_1
  To Clock:  clk12_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       65.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.444ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.390ns  (logic 0.642ns (3.692%)  route 16.748ns (96.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        16.406    15.998    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y52         LUT4 (Prop_lut4_I1_O)        0.124    16.122 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.341    16.464    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_11
    RAMB36_X3Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.640    81.952    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.433    
                         clock uncertainty           -0.166    82.267    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.907    
                         arrival time                         -16.464    
  -------------------------------------------------------------------
                         slack                                 65.444    

Slack (MET) :             65.528ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.303ns  (logic 0.642ns (3.710%)  route 16.661ns (96.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        16.320    15.912    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y57         LUT4 (Prop_lut4_I1_O)        0.124    16.036 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.341    16.377    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_12
    RAMB36_X3Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.638    81.950    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.431    
                         clock uncertainty           -0.166    82.265    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.905    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.905    
                         arrival time                         -16.377    
  -------------------------------------------------------------------
                         slack                                 65.528    

Slack (MET) :             65.942ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.886ns  (logic 0.642ns (3.802%)  route 16.244ns (96.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 81.947 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.903    15.495    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y62         LUT4 (Prop_lut4_I1_O)        0.124    15.619 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_245/O
                         net (fo=1, routed)           0.341    15.960    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_123
    RAMB36_X3Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.635    81.947    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.428    
                         clock uncertainty           -0.166    82.262    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.902    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.902    
                         arrival time                         -15.960    
  -------------------------------------------------------------------
                         slack                                 65.942    

Slack (MET) :             66.034ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.788ns  (logic 0.642ns (3.824%)  route 16.146ns (96.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.805    15.397    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y67         LUT4 (Prop_lut4_I1_O)        0.124    15.521 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_247/O
                         net (fo=1, routed)           0.341    15.862    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_124
    RAMB36_X3Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.629    81.941    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.422    
                         clock uncertainty           -0.166    82.256    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.896    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.896    
                         arrival time                         -15.862    
  -------------------------------------------------------------------
                         slack                                 66.034    

Slack (MET) :             66.267ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.556ns  (logic 0.642ns (3.878%)  route 15.914ns (96.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.573    15.165    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y77         LUT4 (Prop_lut4_I1_O)        0.124    15.289 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_255/O
                         net (fo=1, routed)           0.341    15.630    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_128
    RAMB36_X3Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.629    81.941    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.422    
                         clock uncertainty           -0.166    82.256    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.896    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.896    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 66.267    

Slack (MET) :             66.445ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.371ns  (logic 0.642ns (3.922%)  route 15.729ns (96.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.935 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.388    14.980    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y72         LUT4 (Prop_lut4_I1_O)        0.124    15.104 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_253/O
                         net (fo=1, routed)           0.341    15.445    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_127
    RAMB36_X3Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.623    81.935    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.416    
                         clock uncertainty           -0.166    82.250    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.890    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.890    
                         arrival time                         -15.445    
  -------------------------------------------------------------------
                         slack                                 66.445    

Slack (MET) :             67.001ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.826ns  (logic 0.642ns (4.057%)  route 15.184ns (95.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 81.946 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        14.843    14.435    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y82         LUT4 (Prop_lut4_I1_O)        0.124    14.559 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.341    14.900    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_17
    RAMB36_X3Y16         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    81.946    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.427    
                         clock uncertainty           -0.166    82.261    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.901    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.901    
                         arrival time                         -14.900    
  -------------------------------------------------------------------
                         slack                                 67.001    

Slack (MET) :             67.104ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.728ns  (logic 0.642ns (4.082%)  route 15.086ns (95.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        14.745    14.336    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y87         LUT4 (Prop_lut4_I1_O)        0.124    14.460 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.341    14.802    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_18
    RAMB36_X3Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.638    81.950    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.431    
                         clock uncertainty           -0.166    82.265    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.905    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.905    
                         arrival time                         -14.802    
  -------------------------------------------------------------------
                         slack                                 67.104    

Slack (MET) :             67.523ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.311ns  (logic 0.642ns (4.193%)  route 14.669ns (95.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        14.327    13.919    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y92         LUT4 (Prop_lut4_I1_O)        0.124    14.043 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_97/O
                         net (fo=1, routed)           0.341    14.385    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_49
    RAMB36_X3Y18         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.640    81.952    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.433    
                         clock uncertainty           -0.166    82.267    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.907    
                         arrival time                         -14.385    
  -------------------------------------------------------------------
                         slack                                 67.523    

Slack (MET) :             67.580ns  (required time - arrival time)
  Source:                 audio/GeneradorDePulsos/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.339ns  (logic 0.828ns (5.398%)  route 14.511ns (94.602%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.618    -0.922    audio/GeneradorDePulsos/CLK
    SLICE_X64Y102        FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  audio/GeneradorDePulsos/r_reg_reg[6]/Q
                         net (fo=8, routed)           0.907     0.441    audio/GeneradorDePulsos/Q[6]
    SLICE_X64Y102        LUT6 (Prop_lut6_I1_O)        0.124     0.565 r  audio/GeneradorDePulsos/sample_request_reg_i_2/O
                         net (fo=1, routed)           0.280     0.845    audio/GeneradorDePulsos/sample_request_reg_i_2_n_0
    SLICE_X64Y102        LUT5 (Prop_lut5_I0_O)        0.124     0.969 r  audio/GeneradorDePulsos/sample_request_reg_i_1/O
                         net (fo=129, routed)        12.584    13.553    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y187         LUT4 (Prop_lut4_I3_O)        0.124    13.677 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_187/O
                         net (fo=1, routed)           0.740    14.417    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_94
    RAMB36_X0Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.721    82.034    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.523    
                         clock uncertainty           -0.166    82.357    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.997    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.997    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                 67.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.826%)  route 0.166ns (47.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X68Y101        FDCE                                         r  audio/FSMDMIC/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 f  audio/FSMDMIC/state_reg[0]/Q
                         net (fo=12, routed)          0.166    -0.294    audio/FSMDMIC/state[0]
    SLICE_X67Y101        LUT2 (Prop_lut2_I0_O)        0.045    -0.249 r  audio/FSMDMIC/dato2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    audio/FSMDMIC/next_dato2[0]
    SLICE_X67Y101        FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X67Y101        FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X67Y101        FDCE (Hold_fdce_C_D)         0.091    -0.472    audio/FSMDMIC/dato2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/sout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.653%)  route 0.167ns (47.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    audio/FSMDMIC/CLK
    SLICE_X68Y98         FDCE                                         r  audio/FSMDMIC/dato1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  audio/FSMDMIC/dato1_reg[2]/Q
                         net (fo=6, routed)           0.167    -0.287    audio/FSMDMIC/dato1[2]
    SLICE_X67Y99         LUT3 (Prop_lut3_I0_O)        0.045    -0.242 r  audio/FSMDMIC/sout[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    audio/FSMDMIC/sout_next[2]
    SLICE_X67Y99         FDCE                                         r  audio/FSMDMIC/sout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X67Y99         FDCE                                         r  audio/FSMDMIC/sout_reg[2]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X67Y99         FDCE (Hold_fdce_C_D)         0.091    -0.466    audio/FSMDMIC/sout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/sout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.663%)  route 0.197ns (51.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    audio/FSMDMIC/CLK
    SLICE_X69Y99         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.197    -0.257    audio/FSMDMIC/dato2[6]
    SLICE_X70Y99         LUT3 (Prop_lut3_I2_O)        0.046    -0.211 r  audio/FSMDMIC/sout[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    audio/FSMDMIC/sout_next[6]
    SLICE_X70Y99         FDCE                                         r  audio/FSMDMIC/sout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X70Y99         FDCE                                         r  audio/FSMDMIC/sout_reg[6]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X70Y99         FDCE (Hold_fdce_C_D)         0.131    -0.448    audio/FSMDMIC/sout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    audio/FSMDMIC/CLK
    SLICE_X69Y99         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.286    audio/FSMDMIC/dato2[6]
    SLICE_X69Y99         LUT4 (Prop_lut4_I0_O)        0.042    -0.244 r  audio/FSMDMIC/dato2[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.244    audio/FSMDMIC/next_dato2[7]
    SLICE_X69Y99         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X69Y99         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X69Y99         FDCE (Hold_fdce_C_D)         0.107    -0.488    audio/FSMDMIC/dato2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 control/pointer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/saddra_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.689%)  route 0.167ns (47.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.567    -0.597    control/CLK
    SLICE_X61Y97         FDCE                                         r  control/pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  control/pointer_reg[1]/Q
                         net (fo=6, routed)           0.167    -0.289    control/pointer[1]
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.045    -0.244 r  control/saddra[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    control/next_addra[1]
    SLICE_X61Y98         FDCE                                         r  control/saddra_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.838    -0.835    control/CLK
    SLICE_X61Y98         FDCE                                         r  control/saddra_reg[1]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X61Y98         FDCE (Hold_fdce_C_D)         0.091    -0.490    control/saddra_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X69Y100        FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  audio/FSMDMIC/dato1_reg[6]/Q
                         net (fo=3, routed)           0.170    -0.290    audio/FSMDMIC/dato1[6]
    SLICE_X69Y100        LUT4 (Prop_lut4_I0_O)        0.042    -0.248 r  audio/FSMDMIC/dato1[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.248    audio/FSMDMIC/next_dato1[7]
    SLICE_X69Y100        FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X69Y100        FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X69Y100        FDCE (Hold_fdce_C_D)         0.107    -0.494    audio/FSMDMIC/dato1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 audio/GeneradorDePulsos/r_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/GeneradorDePulsos/r_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.001%)  route 0.172ns (47.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    audio/GeneradorDePulsos/CLK
    SLICE_X65Y103        FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  audio/GeneradorDePulsos/r_reg_reg[3]/Q
                         net (fo=11, routed)          0.172    -0.289    audio/GeneradorDePulsos/Q[3]
    SLICE_X64Y102        LUT6 (Prop_lut6_I5_O)        0.045    -0.244 r  audio/GeneradorDePulsos/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    audio/GeneradorDePulsos/r_next[5]
    SLICE_X64Y102        FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.835    -0.838    audio/GeneradorDePulsos/CLK
    SLICE_X64Y102        FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[5]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y102        FDCE (Hold_fdce_C_D)         0.091    -0.494    audio/GeneradorDePulsos/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 control/cuenta_play_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/saddra_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.246ns (64.788%)  route 0.134ns (35.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    control/CLK
    SLICE_X62Y98         FDCE                                         r  control/cuenta_play_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDCE (Prop_fdce_C_Q)         0.148    -0.447 r  control/cuenta_play_reg[4]/Q
                         net (fo=3, routed)           0.134    -0.314    control/cuenta_play[4]
    SLICE_X64Y99         LUT5 (Prop_lut5_I4_O)        0.098    -0.216 r  control/saddra[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    control/next_addra[4]
    SLICE_X64Y99         FDCE                                         r  control/saddra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    control/CLK
    SLICE_X64Y99         FDCE                                         r  control/saddra_reg[4]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X64Y99         FDCE (Hold_fdce_C_D)         0.092    -0.465    control/saddra_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X69Y102        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  audio/FSMDMIC/cuenta_reg_reg[2]/Q
                         net (fo=13, routed)          0.180    -0.280    audio/FSMDMIC/cuenta_reg_reg_n_0_[2]
    SLICE_X69Y102        LUT5 (Prop_lut5_I1_O)        0.042    -0.238 r  audio/FSMDMIC/cuenta_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    audio/FSMDMIC/cuenta_reg[3]_i_1_n_0
    SLICE_X69Y102        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X69Y102        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[3]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X69Y102        FDCE (Hold_fdce_C_D)         0.107    -0.494    audio/FSMDMIC/cuenta_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 control/pointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/saddra_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (62.094%)  route 0.139ns (37.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.567    -0.597    control/CLK
    SLICE_X61Y97         FDCE                                         r  control/pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  control/pointer_reg[2]/Q
                         net (fo=6, routed)           0.139    -0.331    control/pointer[2]
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.099    -0.232 r  control/saddra[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    control/next_addra[2]
    SLICE_X61Y98         FDCE                                         r  control/saddra_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.838    -0.835    control/CLK
    SLICE_X61Y98         FDCE                                         r  control/saddra_reg[2]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X61Y98         FDCE (Hold_fdce_C_D)         0.092    -0.489    control/saddra_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12_clk_wiz_0_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { control/reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y19     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y22     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y26     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y7      ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y23     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y4      ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y9      ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y38     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y36     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y19     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y98     audio/FSMDMIC/dato1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y98     audio/FSMDMIC/dato1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y98     audio/FSMDMIC/dato1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y98     audio/FSMDMIC/dato1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y99     audio/FSMDMIC/dato2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y99     audio/FSMDMIC/dato2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y99     audio/FSMDMIC/dato2_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y99     audio/FSMDMIC/dato2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y99     audio/FSMDMIC/dato2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y99     audio/FSMDMIC/dato2_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y100    audio/EN4C/clk3_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y100    audio/EN4C/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y100    audio/EN4C/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y102    audio/EN4C/en2_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y100    audio/EN4C/en4_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y101    audio/FSMDMIC/cuenta_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y100    audio/FSMDMIC/cuenta_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y102    audio/FSMDMIC/cuenta_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y102    audio/FSMDMIC/cuenta_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y103    audio/FSMDMIC/cuenta_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { control/reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   control/reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_0_1
  To Clock:  clk12_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       65.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.433ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.390ns  (logic 0.642ns (3.692%)  route 16.748ns (96.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        16.406    15.998    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y52         LUT4 (Prop_lut4_I1_O)        0.124    16.122 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.341    16.464    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_11
    RAMB36_X3Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.640    81.952    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.433    
                         clock uncertainty           -0.176    82.256    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.896    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.896    
                         arrival time                         -16.464    
  -------------------------------------------------------------------
                         slack                                 65.433    

Slack (MET) :             65.517ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.303ns  (logic 0.642ns (3.710%)  route 16.661ns (96.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        16.320    15.912    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y57         LUT4 (Prop_lut4_I1_O)        0.124    16.036 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.341    16.377    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_12
    RAMB36_X3Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.638    81.950    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.431    
                         clock uncertainty           -0.176    82.254    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.894    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.894    
                         arrival time                         -16.377    
  -------------------------------------------------------------------
                         slack                                 65.517    

Slack (MET) :             65.931ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.886ns  (logic 0.642ns (3.802%)  route 16.244ns (96.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 81.947 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.903    15.495    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y62         LUT4 (Prop_lut4_I1_O)        0.124    15.619 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_245/O
                         net (fo=1, routed)           0.341    15.960    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_123
    RAMB36_X3Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.635    81.947    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.428    
                         clock uncertainty           -0.176    82.251    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.891    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.891    
                         arrival time                         -15.960    
  -------------------------------------------------------------------
                         slack                                 65.931    

Slack (MET) :             66.023ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.788ns  (logic 0.642ns (3.824%)  route 16.146ns (96.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.805    15.397    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y67         LUT4 (Prop_lut4_I1_O)        0.124    15.521 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_247/O
                         net (fo=1, routed)           0.341    15.862    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_124
    RAMB36_X3Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.629    81.941    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.422    
                         clock uncertainty           -0.176    82.245    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.885    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.885    
                         arrival time                         -15.862    
  -------------------------------------------------------------------
                         slack                                 66.023    

Slack (MET) :             66.256ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.556ns  (logic 0.642ns (3.878%)  route 15.914ns (96.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.573    15.165    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y77         LUT4 (Prop_lut4_I1_O)        0.124    15.289 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_255/O
                         net (fo=1, routed)           0.341    15.630    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_128
    RAMB36_X3Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.629    81.941    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.422    
                         clock uncertainty           -0.176    82.245    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.885    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.885    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 66.256    

Slack (MET) :             66.434ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.371ns  (logic 0.642ns (3.922%)  route 15.729ns (96.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.935 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.388    14.980    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y72         LUT4 (Prop_lut4_I1_O)        0.124    15.104 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_253/O
                         net (fo=1, routed)           0.341    15.445    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_127
    RAMB36_X3Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.623    81.935    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.416    
                         clock uncertainty           -0.176    82.239    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.879    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.879    
                         arrival time                         -15.445    
  -------------------------------------------------------------------
                         slack                                 66.434    

Slack (MET) :             66.990ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.826ns  (logic 0.642ns (4.057%)  route 15.184ns (95.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 81.946 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        14.843    14.435    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y82         LUT4 (Prop_lut4_I1_O)        0.124    14.559 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.341    14.900    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_17
    RAMB36_X3Y16         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    81.946    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.427    
                         clock uncertainty           -0.176    82.250    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.890    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.890    
                         arrival time                         -14.900    
  -------------------------------------------------------------------
                         slack                                 66.990    

Slack (MET) :             67.093ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.728ns  (logic 0.642ns (4.082%)  route 15.086ns (95.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        14.745    14.336    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y87         LUT4 (Prop_lut4_I1_O)        0.124    14.460 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.341    14.802    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_18
    RAMB36_X3Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.638    81.950    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.431    
                         clock uncertainty           -0.176    82.254    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.894    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.894    
                         arrival time                         -14.802    
  -------------------------------------------------------------------
                         slack                                 67.093    

Slack (MET) :             67.512ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.311ns  (logic 0.642ns (4.193%)  route 14.669ns (95.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        14.327    13.919    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y92         LUT4 (Prop_lut4_I1_O)        0.124    14.043 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_97/O
                         net (fo=1, routed)           0.341    14.385    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_49
    RAMB36_X3Y18         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.640    81.952    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.433    
                         clock uncertainty           -0.176    82.256    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.896    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.896    
                         arrival time                         -14.385    
  -------------------------------------------------------------------
                         slack                                 67.512    

Slack (MET) :             67.569ns  (required time - arrival time)
  Source:                 audio/GeneradorDePulsos/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.339ns  (logic 0.828ns (5.398%)  route 14.511ns (94.602%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.618    -0.922    audio/GeneradorDePulsos/CLK
    SLICE_X64Y102        FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  audio/GeneradorDePulsos/r_reg_reg[6]/Q
                         net (fo=8, routed)           0.907     0.441    audio/GeneradorDePulsos/Q[6]
    SLICE_X64Y102        LUT6 (Prop_lut6_I1_O)        0.124     0.565 r  audio/GeneradorDePulsos/sample_request_reg_i_2/O
                         net (fo=1, routed)           0.280     0.845    audio/GeneradorDePulsos/sample_request_reg_i_2_n_0
    SLICE_X64Y102        LUT5 (Prop_lut5_I0_O)        0.124     0.969 r  audio/GeneradorDePulsos/sample_request_reg_i_1/O
                         net (fo=129, routed)        12.584    13.553    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y187         LUT4 (Prop_lut4_I3_O)        0.124    13.677 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_187/O
                         net (fo=1, routed)           0.740    14.417    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_94
    RAMB36_X0Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.721    82.034    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.986    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.986    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                 67.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.826%)  route 0.166ns (47.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X68Y101        FDCE                                         r  audio/FSMDMIC/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 f  audio/FSMDMIC/state_reg[0]/Q
                         net (fo=12, routed)          0.166    -0.294    audio/FSMDMIC/state[0]
    SLICE_X67Y101        LUT2 (Prop_lut2_I0_O)        0.045    -0.249 r  audio/FSMDMIC/dato2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    audio/FSMDMIC/next_dato2[0]
    SLICE_X67Y101        FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X67Y101        FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X67Y101        FDCE (Hold_fdce_C_D)         0.091    -0.296    audio/FSMDMIC/dato2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/sout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.653%)  route 0.167ns (47.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    audio/FSMDMIC/CLK
    SLICE_X68Y98         FDCE                                         r  audio/FSMDMIC/dato1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  audio/FSMDMIC/dato1_reg[2]/Q
                         net (fo=6, routed)           0.167    -0.287    audio/FSMDMIC/dato1[2]
    SLICE_X67Y99         LUT3 (Prop_lut3_I0_O)        0.045    -0.242 r  audio/FSMDMIC/sout[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    audio/FSMDMIC/sout_next[2]
    SLICE_X67Y99         FDCE                                         r  audio/FSMDMIC/sout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X67Y99         FDCE                                         r  audio/FSMDMIC/sout_reg[2]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.176    -0.381    
    SLICE_X67Y99         FDCE (Hold_fdce_C_D)         0.091    -0.290    audio/FSMDMIC/sout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/sout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.663%)  route 0.197ns (51.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    audio/FSMDMIC/CLK
    SLICE_X69Y99         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.197    -0.257    audio/FSMDMIC/dato2[6]
    SLICE_X70Y99         LUT3 (Prop_lut3_I2_O)        0.046    -0.211 r  audio/FSMDMIC/sout[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    audio/FSMDMIC/sout_next[6]
    SLICE_X70Y99         FDCE                                         r  audio/FSMDMIC/sout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X70Y99         FDCE                                         r  audio/FSMDMIC/sout_reg[6]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.176    -0.403    
    SLICE_X70Y99         FDCE (Hold_fdce_C_D)         0.131    -0.272    audio/FSMDMIC/sout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    audio/FSMDMIC/CLK
    SLICE_X69Y99         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.286    audio/FSMDMIC/dato2[6]
    SLICE_X69Y99         LUT4 (Prop_lut4_I0_O)        0.042    -0.244 r  audio/FSMDMIC/dato2[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.244    audio/FSMDMIC/next_dato2[7]
    SLICE_X69Y99         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X69Y99         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.176    -0.419    
    SLICE_X69Y99         FDCE (Hold_fdce_C_D)         0.107    -0.312    audio/FSMDMIC/dato2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 control/pointer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/saddra_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.689%)  route 0.167ns (47.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.567    -0.597    control/CLK
    SLICE_X61Y97         FDCE                                         r  control/pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  control/pointer_reg[1]/Q
                         net (fo=6, routed)           0.167    -0.289    control/pointer[1]
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.045    -0.244 r  control/saddra[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    control/next_addra[1]
    SLICE_X61Y98         FDCE                                         r  control/saddra_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.838    -0.835    control/CLK
    SLICE_X61Y98         FDCE                                         r  control/saddra_reg[1]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X61Y98         FDCE (Hold_fdce_C_D)         0.091    -0.314    control/saddra_reg[1]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X69Y100        FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  audio/FSMDMIC/dato1_reg[6]/Q
                         net (fo=3, routed)           0.170    -0.290    audio/FSMDMIC/dato1[6]
    SLICE_X69Y100        LUT4 (Prop_lut4_I0_O)        0.042    -0.248 r  audio/FSMDMIC/dato1[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.248    audio/FSMDMIC/next_dato1[7]
    SLICE_X69Y100        FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X69Y100        FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.176    -0.425    
    SLICE_X69Y100        FDCE (Hold_fdce_C_D)         0.107    -0.318    audio/FSMDMIC/dato1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 audio/GeneradorDePulsos/r_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/GeneradorDePulsos/r_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.001%)  route 0.172ns (47.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    audio/GeneradorDePulsos/CLK
    SLICE_X65Y103        FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  audio/GeneradorDePulsos/r_reg_reg[3]/Q
                         net (fo=11, routed)          0.172    -0.289    audio/GeneradorDePulsos/Q[3]
    SLICE_X64Y102        LUT6 (Prop_lut6_I5_O)        0.045    -0.244 r  audio/GeneradorDePulsos/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    audio/GeneradorDePulsos/r_next[5]
    SLICE_X64Y102        FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.835    -0.838    audio/GeneradorDePulsos/CLK
    SLICE_X64Y102        FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[5]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X64Y102        FDCE (Hold_fdce_C_D)         0.091    -0.318    audio/GeneradorDePulsos/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 control/cuenta_play_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/saddra_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.246ns (64.788%)  route 0.134ns (35.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    control/CLK
    SLICE_X62Y98         FDCE                                         r  control/cuenta_play_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDCE (Prop_fdce_C_Q)         0.148    -0.447 r  control/cuenta_play_reg[4]/Q
                         net (fo=3, routed)           0.134    -0.314    control/cuenta_play[4]
    SLICE_X64Y99         LUT5 (Prop_lut5_I4_O)        0.098    -0.216 r  control/saddra[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    control/next_addra[4]
    SLICE_X64Y99         FDCE                                         r  control/saddra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    control/CLK
    SLICE_X64Y99         FDCE                                         r  control/saddra_reg[4]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.176    -0.381    
    SLICE_X64Y99         FDCE (Hold_fdce_C_D)         0.092    -0.289    control/saddra_reg[4]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X69Y102        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  audio/FSMDMIC/cuenta_reg_reg[2]/Q
                         net (fo=13, routed)          0.180    -0.280    audio/FSMDMIC/cuenta_reg_reg_n_0_[2]
    SLICE_X69Y102        LUT5 (Prop_lut5_I1_O)        0.042    -0.238 r  audio/FSMDMIC/cuenta_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    audio/FSMDMIC/cuenta_reg[3]_i_1_n_0
    SLICE_X69Y102        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X69Y102        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[3]/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.176    -0.425    
    SLICE_X69Y102        FDCE (Hold_fdce_C_D)         0.107    -0.318    audio/FSMDMIC/cuenta_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 control/pointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/saddra_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (62.094%)  route 0.139ns (37.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.567    -0.597    control/CLK
    SLICE_X61Y97         FDCE                                         r  control/pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  control/pointer_reg[2]/Q
                         net (fo=6, routed)           0.139    -0.331    control/pointer[2]
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.099    -0.232 r  control/saddra[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    control/next_addra[2]
    SLICE_X61Y98         FDCE                                         r  control/saddra_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.838    -0.835    control/CLK
    SLICE_X61Y98         FDCE                                         r  control/saddra_reg[2]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X61Y98         FDCE (Hold_fdce_C_D)         0.092    -0.313    control/saddra_reg[2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_0
  To Clock:  clk12_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       65.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.433ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.390ns  (logic 0.642ns (3.692%)  route 16.748ns (96.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        16.406    15.998    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y52         LUT4 (Prop_lut4_I1_O)        0.124    16.122 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.341    16.464    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_11
    RAMB36_X3Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.640    81.952    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.433    
                         clock uncertainty           -0.176    82.256    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.896    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.896    
                         arrival time                         -16.464    
  -------------------------------------------------------------------
                         slack                                 65.433    

Slack (MET) :             65.517ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.303ns  (logic 0.642ns (3.710%)  route 16.661ns (96.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        16.320    15.912    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y57         LUT4 (Prop_lut4_I1_O)        0.124    16.036 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.341    16.377    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_12
    RAMB36_X3Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.638    81.950    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.431    
                         clock uncertainty           -0.176    82.254    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.894    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.894    
                         arrival time                         -16.377    
  -------------------------------------------------------------------
                         slack                                 65.517    

Slack (MET) :             65.931ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.886ns  (logic 0.642ns (3.802%)  route 16.244ns (96.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 81.947 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.903    15.495    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y62         LUT4 (Prop_lut4_I1_O)        0.124    15.619 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_245/O
                         net (fo=1, routed)           0.341    15.960    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_123
    RAMB36_X3Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.635    81.947    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.428    
                         clock uncertainty           -0.176    82.251    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.891    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.891    
                         arrival time                         -15.960    
  -------------------------------------------------------------------
                         slack                                 65.931    

Slack (MET) :             66.023ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.788ns  (logic 0.642ns (3.824%)  route 16.146ns (96.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.805    15.397    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y67         LUT4 (Prop_lut4_I1_O)        0.124    15.521 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_247/O
                         net (fo=1, routed)           0.341    15.862    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_124
    RAMB36_X3Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.629    81.941    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.422    
                         clock uncertainty           -0.176    82.245    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.885    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.885    
                         arrival time                         -15.862    
  -------------------------------------------------------------------
                         slack                                 66.023    

Slack (MET) :             66.256ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.556ns  (logic 0.642ns (3.878%)  route 15.914ns (96.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.573    15.165    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y77         LUT4 (Prop_lut4_I1_O)        0.124    15.289 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_255/O
                         net (fo=1, routed)           0.341    15.630    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_128
    RAMB36_X3Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.629    81.941    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.422    
                         clock uncertainty           -0.176    82.245    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.885    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.885    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 66.256    

Slack (MET) :             66.434ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.371ns  (logic 0.642ns (3.922%)  route 15.729ns (96.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.935 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.388    14.980    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y72         LUT4 (Prop_lut4_I1_O)        0.124    15.104 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_253/O
                         net (fo=1, routed)           0.341    15.445    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_127
    RAMB36_X3Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.623    81.935    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.416    
                         clock uncertainty           -0.176    82.239    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.879    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.879    
                         arrival time                         -15.445    
  -------------------------------------------------------------------
                         slack                                 66.434    

Slack (MET) :             66.990ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.826ns  (logic 0.642ns (4.057%)  route 15.184ns (95.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 81.946 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        14.843    14.435    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y82         LUT4 (Prop_lut4_I1_O)        0.124    14.559 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.341    14.900    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_17
    RAMB36_X3Y16         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    81.946    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.427    
                         clock uncertainty           -0.176    82.250    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.890    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.890    
                         arrival time                         -14.900    
  -------------------------------------------------------------------
                         slack                                 66.990    

Slack (MET) :             67.093ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.728ns  (logic 0.642ns (4.082%)  route 15.086ns (95.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        14.745    14.336    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y87         LUT4 (Prop_lut4_I1_O)        0.124    14.460 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.341    14.802    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_18
    RAMB36_X3Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.638    81.950    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.431    
                         clock uncertainty           -0.176    82.254    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.894    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.894    
                         arrival time                         -14.802    
  -------------------------------------------------------------------
                         slack                                 67.093    

Slack (MET) :             67.512ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.311ns  (logic 0.642ns (4.193%)  route 14.669ns (95.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.614    -0.926    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y103        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.408 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        14.327    13.919    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y92         LUT4 (Prop_lut4_I1_O)        0.124    14.043 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_97/O
                         net (fo=1, routed)           0.341    14.385    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_49
    RAMB36_X3Y18         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.640    81.952    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.433    
                         clock uncertainty           -0.176    82.256    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.896    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.896    
                         arrival time                         -14.385    
  -------------------------------------------------------------------
                         slack                                 67.512    

Slack (MET) :             67.569ns  (required time - arrival time)
  Source:                 audio/GeneradorDePulsos/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.339ns  (logic 0.828ns (5.398%)  route 14.511ns (94.602%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.618    -0.922    audio/GeneradorDePulsos/CLK
    SLICE_X64Y102        FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.456    -0.466 f  audio/GeneradorDePulsos/r_reg_reg[6]/Q
                         net (fo=8, routed)           0.907     0.441    audio/GeneradorDePulsos/Q[6]
    SLICE_X64Y102        LUT6 (Prop_lut6_I1_O)        0.124     0.565 r  audio/GeneradorDePulsos/sample_request_reg_i_2/O
                         net (fo=1, routed)           0.280     0.845    audio/GeneradorDePulsos/sample_request_reg_i_2_n_0
    SLICE_X64Y102        LUT5 (Prop_lut5_I0_O)        0.124     0.969 r  audio/GeneradorDePulsos/sample_request_reg_i_1/O
                         net (fo=129, routed)        12.584    13.553    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y187         LUT4 (Prop_lut4_I3_O)        0.124    13.677 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_187/O
                         net (fo=1, routed)           0.740    14.417    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_94
    RAMB36_X0Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         1.721    82.034    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.986    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.986    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                 67.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.826%)  route 0.166ns (47.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X68Y101        FDCE                                         r  audio/FSMDMIC/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 f  audio/FSMDMIC/state_reg[0]/Q
                         net (fo=12, routed)          0.166    -0.294    audio/FSMDMIC/state[0]
    SLICE_X67Y101        LUT2 (Prop_lut2_I0_O)        0.045    -0.249 r  audio/FSMDMIC/dato2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    audio/FSMDMIC/next_dato2[0]
    SLICE_X67Y101        FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X67Y101        FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X67Y101        FDCE (Hold_fdce_C_D)         0.091    -0.296    audio/FSMDMIC/dato2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/sout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.653%)  route 0.167ns (47.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    audio/FSMDMIC/CLK
    SLICE_X68Y98         FDCE                                         r  audio/FSMDMIC/dato1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  audio/FSMDMIC/dato1_reg[2]/Q
                         net (fo=6, routed)           0.167    -0.287    audio/FSMDMIC/dato1[2]
    SLICE_X67Y99         LUT3 (Prop_lut3_I0_O)        0.045    -0.242 r  audio/FSMDMIC/sout[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    audio/FSMDMIC/sout_next[2]
    SLICE_X67Y99         FDCE                                         r  audio/FSMDMIC/sout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X67Y99         FDCE                                         r  audio/FSMDMIC/sout_reg[2]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.176    -0.381    
    SLICE_X67Y99         FDCE (Hold_fdce_C_D)         0.091    -0.290    audio/FSMDMIC/sout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/sout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.663%)  route 0.197ns (51.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    audio/FSMDMIC/CLK
    SLICE_X69Y99         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.197    -0.257    audio/FSMDMIC/dato2[6]
    SLICE_X70Y99         LUT3 (Prop_lut3_I2_O)        0.046    -0.211 r  audio/FSMDMIC/sout[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    audio/FSMDMIC/sout_next[6]
    SLICE_X70Y99         FDCE                                         r  audio/FSMDMIC/sout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X70Y99         FDCE                                         r  audio/FSMDMIC/sout_reg[6]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.176    -0.403    
    SLICE_X70Y99         FDCE (Hold_fdce_C_D)         0.131    -0.272    audio/FSMDMIC/sout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    audio/FSMDMIC/CLK
    SLICE_X69Y99         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.168    -0.286    audio/FSMDMIC/dato2[6]
    SLICE_X69Y99         LUT4 (Prop_lut4_I0_O)        0.042    -0.244 r  audio/FSMDMIC/dato2[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.244    audio/FSMDMIC/next_dato2[7]
    SLICE_X69Y99         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X69Y99         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.176    -0.419    
    SLICE_X69Y99         FDCE (Hold_fdce_C_D)         0.107    -0.312    audio/FSMDMIC/dato2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 control/pointer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/saddra_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.689%)  route 0.167ns (47.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.567    -0.597    control/CLK
    SLICE_X61Y97         FDCE                                         r  control/pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  control/pointer_reg[1]/Q
                         net (fo=6, routed)           0.167    -0.289    control/pointer[1]
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.045    -0.244 r  control/saddra[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    control/next_addra[1]
    SLICE_X61Y98         FDCE                                         r  control/saddra_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.838    -0.835    control/CLK
    SLICE_X61Y98         FDCE                                         r  control/saddra_reg[1]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X61Y98         FDCE (Hold_fdce_C_D)         0.091    -0.314    control/saddra_reg[1]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X69Y100        FDCE                                         r  audio/FSMDMIC/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  audio/FSMDMIC/dato1_reg[6]/Q
                         net (fo=3, routed)           0.170    -0.290    audio/FSMDMIC/dato1[6]
    SLICE_X69Y100        LUT4 (Prop_lut4_I0_O)        0.042    -0.248 r  audio/FSMDMIC/dato1[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.248    audio/FSMDMIC/next_dato1[7]
    SLICE_X69Y100        FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X69Y100        FDCE                                         r  audio/FSMDMIC/dato1_reg[7]/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.176    -0.425    
    SLICE_X69Y100        FDCE (Hold_fdce_C_D)         0.107    -0.318    audio/FSMDMIC/dato1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 audio/GeneradorDePulsos/r_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/GeneradorDePulsos/r_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.001%)  route 0.172ns (47.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.562    -0.602    audio/GeneradorDePulsos/CLK
    SLICE_X65Y103        FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  audio/GeneradorDePulsos/r_reg_reg[3]/Q
                         net (fo=11, routed)          0.172    -0.289    audio/GeneradorDePulsos/Q[3]
    SLICE_X64Y102        LUT6 (Prop_lut6_I5_O)        0.045    -0.244 r  audio/GeneradorDePulsos/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    audio/GeneradorDePulsos/r_next[5]
    SLICE_X64Y102        FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.835    -0.838    audio/GeneradorDePulsos/CLK
    SLICE_X64Y102        FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[5]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X64Y102        FDCE (Hold_fdce_C_D)         0.091    -0.318    audio/GeneradorDePulsos/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 control/cuenta_play_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/saddra_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.246ns (64.788%)  route 0.134ns (35.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    control/CLK
    SLICE_X62Y98         FDCE                                         r  control/cuenta_play_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDCE (Prop_fdce_C_Q)         0.148    -0.447 r  control/cuenta_play_reg[4]/Q
                         net (fo=3, routed)           0.134    -0.314    control/cuenta_play[4]
    SLICE_X64Y99         LUT5 (Prop_lut5_I4_O)        0.098    -0.216 r  control/saddra[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    control/next_addra[4]
    SLICE_X64Y99         FDCE                                         r  control/saddra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    control/CLK
    SLICE_X64Y99         FDCE                                         r  control/saddra_reg[4]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.176    -0.381    
    SLICE_X64Y99         FDCE (Hold_fdce_C_D)         0.092    -0.289    control/saddra_reg[4]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.563    -0.601    audio/FSMDMIC/CLK
    SLICE_X69Y102        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  audio/FSMDMIC/cuenta_reg_reg[2]/Q
                         net (fo=13, routed)          0.180    -0.280    audio/FSMDMIC/cuenta_reg_reg_n_0_[2]
    SLICE_X69Y102        LUT5 (Prop_lut5_I1_O)        0.042    -0.238 r  audio/FSMDMIC/cuenta_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    audio/FSMDMIC/cuenta_reg[3]_i_1_n_0
    SLICE_X69Y102        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.835    -0.838    audio/FSMDMIC/CLK
    SLICE_X69Y102        FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[3]/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.176    -0.425    
    SLICE_X69Y102        FDCE (Hold_fdce_C_D)         0.107    -0.318    audio/FSMDMIC/cuenta_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 control/pointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/saddra_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (62.094%)  route 0.139ns (37.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.567    -0.597    control/CLK
    SLICE_X61Y97         FDCE                                         r  control/pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  control/pointer_reg[2]/Q
                         net (fo=6, routed)           0.139    -0.331    control/pointer[2]
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.099    -0.232 r  control/saddra[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    control/next_addra[2]
    SLICE_X61Y98         FDCE                                         r  control/saddra_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=389, routed)         0.838    -0.835    control/CLK
    SLICE_X61Y98         FDCE                                         r  control/saddra_reg[2]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X61Y98         FDCE (Hold_fdce_C_D)         0.092    -0.313    control/saddra_reg[2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.081    





