{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 19 23:02:17 2018 " "Info: Processing started: Sat May 19 23:02:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU_WITH_MEMORY " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU_WITH_MEMORY" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CPU_WITH_MEMORY EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design CPU_WITH_MEMORY" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 3804 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "Critical Warning: No exact pin location assignment(s) for 67 pins of 67 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_address_bus_test\[15\] " "Info: Pin data_address_bus_test\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_address_bus_test[15] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 192 760 1001 208 "data_address_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_address_bus_test[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 698 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_address_bus_test\[14\] " "Info: Pin data_address_bus_test\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_address_bus_test[14] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 192 760 1001 208 "data_address_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_address_bus_test[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 699 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_address_bus_test\[13\] " "Info: Pin data_address_bus_test\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_address_bus_test[13] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 192 760 1001 208 "data_address_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_address_bus_test[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 700 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_address_bus_test\[12\] " "Info: Pin data_address_bus_test\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_address_bus_test[12] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 192 760 1001 208 "data_address_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_address_bus_test[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 701 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_address_bus_test\[11\] " "Info: Pin data_address_bus_test\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_address_bus_test[11] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 192 760 1001 208 "data_address_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_address_bus_test[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 702 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_address_bus_test\[10\] " "Info: Pin data_address_bus_test\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_address_bus_test[10] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 192 760 1001 208 "data_address_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_address_bus_test[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 703 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_address_bus_test\[9\] " "Info: Pin data_address_bus_test\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_address_bus_test[9] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 192 760 1001 208 "data_address_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_address_bus_test[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 704 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_address_bus_test\[8\] " "Info: Pin data_address_bus_test\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_address_bus_test[8] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 192 760 1001 208 "data_address_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_address_bus_test[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 705 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_address_bus_test\[7\] " "Info: Pin data_address_bus_test\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_address_bus_test[7] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 192 760 1001 208 "data_address_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_address_bus_test[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 706 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_address_bus_test\[6\] " "Info: Pin data_address_bus_test\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_address_bus_test[6] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 192 760 1001 208 "data_address_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_address_bus_test[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 707 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_address_bus_test\[5\] " "Info: Pin data_address_bus_test\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_address_bus_test[5] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 192 760 1001 208 "data_address_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_address_bus_test[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 708 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_address_bus_test\[4\] " "Info: Pin data_address_bus_test\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_address_bus_test[4] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 192 760 1001 208 "data_address_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_address_bus_test[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 709 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_address_bus_test\[3\] " "Info: Pin data_address_bus_test\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_address_bus_test[3] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 192 760 1001 208 "data_address_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_address_bus_test[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 710 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_address_bus_test\[2\] " "Info: Pin data_address_bus_test\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_address_bus_test[2] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 192 760 1001 208 "data_address_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_address_bus_test[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 711 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_address_bus_test\[1\] " "Info: Pin data_address_bus_test\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_address_bus_test[1] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 192 760 1001 208 "data_address_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_address_bus_test[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 712 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_address_bus_test\[0\] " "Info: Pin data_address_bus_test\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_address_bus_test[0] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 192 760 1001 208 "data_address_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_address_bus_test[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 713 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus_test\[15\] " "Info: Pin data_bus_test\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_bus_test[15] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 176 760 956 192 "data_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus_test[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 714 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus_test\[14\] " "Info: Pin data_bus_test\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_bus_test[14] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 176 760 956 192 "data_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus_test[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 715 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus_test\[13\] " "Info: Pin data_bus_test\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_bus_test[13] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 176 760 956 192 "data_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus_test[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 716 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus_test\[12\] " "Info: Pin data_bus_test\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_bus_test[12] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 176 760 956 192 "data_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus_test[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 717 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus_test\[11\] " "Info: Pin data_bus_test\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_bus_test[11] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 176 760 956 192 "data_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus_test[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 718 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus_test\[10\] " "Info: Pin data_bus_test\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_bus_test[10] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 176 760 956 192 "data_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus_test[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 719 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus_test\[9\] " "Info: Pin data_bus_test\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_bus_test[9] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 176 760 956 192 "data_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus_test[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 720 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus_test\[8\] " "Info: Pin data_bus_test\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_bus_test[8] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 176 760 956 192 "data_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus_test[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 721 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus_test\[7\] " "Info: Pin data_bus_test\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_bus_test[7] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 176 760 956 192 "data_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus_test[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 722 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus_test\[6\] " "Info: Pin data_bus_test\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_bus_test[6] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 176 760 956 192 "data_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus_test[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 723 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus_test\[5\] " "Info: Pin data_bus_test\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_bus_test[5] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 176 760 956 192 "data_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus_test[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 724 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus_test\[4\] " "Info: Pin data_bus_test\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_bus_test[4] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 176 760 956 192 "data_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus_test[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 725 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus_test\[3\] " "Info: Pin data_bus_test\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_bus_test[3] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 176 760 956 192 "data_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus_test[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 726 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus_test\[2\] " "Info: Pin data_bus_test\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_bus_test[2] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 176 760 956 192 "data_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus_test[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 727 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus_test\[1\] " "Info: Pin data_bus_test\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_bus_test[1] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 176 760 956 192 "data_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus_test[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 728 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus_test\[0\] " "Info: Pin data_bus_test\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { data_bus_test[0] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 176 760 956 192 "data_bus_test\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus_test[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 729 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_command " "Info: Pin read_command not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { read_command } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 208 760 936 224 "read_command" "" } { 344 328 472 360 "read_command" "" } { 200 624 760 216 "read_command" "" } { 664 0 88 680 "read_command" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_command } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 745 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_data_bus\[15\] " "Info: Pin command_data_bus\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { command_data_bus[15] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 160 760 936 176 "command_data_bus\[15..0\]" "" } { 152 624 762 168 "command_data_bus\[15..0\]" "" } { 344 -192 -48 360 "command_data_bus\[15..0\]" "" } { 640 328 466 656 "command_data_bus\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_data_bus[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 682 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_data_bus\[14\] " "Info: Pin command_data_bus\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { command_data_bus[14] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 160 760 936 176 "command_data_bus\[15..0\]" "" } { 152 624 762 168 "command_data_bus\[15..0\]" "" } { 344 -192 -48 360 "command_data_bus\[15..0\]" "" } { 640 328 466 656 "command_data_bus\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_data_bus[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 683 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_data_bus\[13\] " "Info: Pin command_data_bus\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { command_data_bus[13] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 160 760 936 176 "command_data_bus\[15..0\]" "" } { 152 624 762 168 "command_data_bus\[15..0\]" "" } { 344 -192 -48 360 "command_data_bus\[15..0\]" "" } { 640 328 466 656 "command_data_bus\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_data_bus[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 684 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_data_bus\[12\] " "Info: Pin command_data_bus\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { command_data_bus[12] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 160 760 936 176 "command_data_bus\[15..0\]" "" } { 152 624 762 168 "command_data_bus\[15..0\]" "" } { 344 -192 -48 360 "command_data_bus\[15..0\]" "" } { 640 328 466 656 "command_data_bus\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_data_bus[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 685 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_data_bus\[11\] " "Info: Pin command_data_bus\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { command_data_bus[11] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 160 760 936 176 "command_data_bus\[15..0\]" "" } { 152 624 762 168 "command_data_bus\[15..0\]" "" } { 344 -192 -48 360 "command_data_bus\[15..0\]" "" } { 640 328 466 656 "command_data_bus\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_data_bus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 686 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_data_bus\[10\] " "Info: Pin command_data_bus\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { command_data_bus[10] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 160 760 936 176 "command_data_bus\[15..0\]" "" } { 152 624 762 168 "command_data_bus\[15..0\]" "" } { 344 -192 -48 360 "command_data_bus\[15..0\]" "" } { 640 328 466 656 "command_data_bus\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_data_bus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 687 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_data_bus\[9\] " "Info: Pin command_data_bus\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { command_data_bus[9] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 160 760 936 176 "command_data_bus\[15..0\]" "" } { 152 624 762 168 "command_data_bus\[15..0\]" "" } { 344 -192 -48 360 "command_data_bus\[15..0\]" "" } { 640 328 466 656 "command_data_bus\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_data_bus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 688 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_data_bus\[8\] " "Info: Pin command_data_bus\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { command_data_bus[8] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 160 760 936 176 "command_data_bus\[15..0\]" "" } { 152 624 762 168 "command_data_bus\[15..0\]" "" } { 344 -192 -48 360 "command_data_bus\[15..0\]" "" } { 640 328 466 656 "command_data_bus\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_data_bus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 689 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_data_bus\[7\] " "Info: Pin command_data_bus\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { command_data_bus[7] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 160 760 936 176 "command_data_bus\[15..0\]" "" } { 152 624 762 168 "command_data_bus\[15..0\]" "" } { 344 -192 -48 360 "command_data_bus\[15..0\]" "" } { 640 328 466 656 "command_data_bus\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_data_bus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 690 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_data_bus\[6\] " "Info: Pin command_data_bus\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { command_data_bus[6] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 160 760 936 176 "command_data_bus\[15..0\]" "" } { 152 624 762 168 "command_data_bus\[15..0\]" "" } { 344 -192 -48 360 "command_data_bus\[15..0\]" "" } { 640 328 466 656 "command_data_bus\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_data_bus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 691 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_data_bus\[5\] " "Info: Pin command_data_bus\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { command_data_bus[5] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 160 760 936 176 "command_data_bus\[15..0\]" "" } { 152 624 762 168 "command_data_bus\[15..0\]" "" } { 344 -192 -48 360 "command_data_bus\[15..0\]" "" } { 640 328 466 656 "command_data_bus\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_data_bus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 692 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_data_bus\[4\] " "Info: Pin command_data_bus\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { command_data_bus[4] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 160 760 936 176 "command_data_bus\[15..0\]" "" } { 152 624 762 168 "command_data_bus\[15..0\]" "" } { 344 -192 -48 360 "command_data_bus\[15..0\]" "" } { 640 328 466 656 "command_data_bus\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_data_bus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 693 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_data_bus\[3\] " "Info: Pin command_data_bus\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { command_data_bus[3] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 160 760 936 176 "command_data_bus\[15..0\]" "" } { 152 624 762 168 "command_data_bus\[15..0\]" "" } { 344 -192 -48 360 "command_data_bus\[15..0\]" "" } { 640 328 466 656 "command_data_bus\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_data_bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 694 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_data_bus\[2\] " "Info: Pin command_data_bus\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { command_data_bus[2] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 160 760 936 176 "command_data_bus\[15..0\]" "" } { 152 624 762 168 "command_data_bus\[15..0\]" "" } { 344 -192 -48 360 "command_data_bus\[15..0\]" "" } { 640 328 466 656 "command_data_bus\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_data_bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 695 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_data_bus\[1\] " "Info: Pin command_data_bus\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { command_data_bus[1] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 160 760 936 176 "command_data_bus\[15..0\]" "" } { 152 624 762 168 "command_data_bus\[15..0\]" "" } { 344 -192 -48 360 "command_data_bus\[15..0\]" "" } { 640 328 466 656 "command_data_bus\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_data_bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 696 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_data_bus\[0\] " "Info: Pin command_data_bus\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { command_data_bus[0] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 160 760 936 176 "command_data_bus\[15..0\]" "" } { 152 624 762 168 "command_data_bus\[15..0\]" "" } { 344 -192 -48 360 "command_data_bus\[15..0\]" "" } { 640 328 466 656 "command_data_bus\[15..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_data_bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 697 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fce " "Info: Pin fce not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { fce } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 224 760 936 240 "fce" "" } { 216 624 760 232 "fce" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fce } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 749 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flag\[2\] " "Info: Pin flag\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { flag[2] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 240 760 936 256 "flag\[2..0\]" "" } { 232 624 760 248 "flag\[2..0\]" "" } { 456 328 472 472 "flag\[2..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 730 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flag\[1\] " "Info: Pin flag\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { flag[1] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 240 760 936 256 "flag\[2..0\]" "" } { 232 624 760 248 "flag\[2..0\]" "" } { 456 328 472 472 "flag\[2..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 731 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flag\[0\] " "Info: Pin flag\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { flag[0] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 240 760 936 256 "flag\[2..0\]" "" } { 232 624 760 248 "flag\[2..0\]" "" } { 456 328 472 472 "flag\[2..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 732 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[11\] " "Info: Pin IP\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IP[11] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 144 760 936 160 "IP\[11..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 733 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[10\] " "Info: Pin IP\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IP[10] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 144 760 936 160 "IP\[11..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 734 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[9\] " "Info: Pin IP\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IP[9] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 144 760 936 160 "IP\[11..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 735 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[8\] " "Info: Pin IP\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IP[8] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 144 760 936 160 "IP\[11..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 736 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[7\] " "Info: Pin IP\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IP[7] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 144 760 936 160 "IP\[11..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 737 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[6\] " "Info: Pin IP\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IP[6] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 144 760 936 160 "IP\[11..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 738 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[5\] " "Info: Pin IP\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IP[5] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 144 760 936 160 "IP\[11..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 739 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[4\] " "Info: Pin IP\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IP[4] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 144 760 936 160 "IP\[11..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 740 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[3\] " "Info: Pin IP\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IP[3] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 144 760 936 160 "IP\[11..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 741 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[2\] " "Info: Pin IP\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IP[2] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 144 760 936 160 "IP\[11..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 742 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[1\] " "Info: Pin IP\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IP[1] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 144 760 936 160 "IP\[11..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 743 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[0\] " "Info: Pin IP\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IP[0] } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 144 760 936 160 "IP\[11..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 744 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 120 -152 -120 136 "clk" "" } { 296 -192 -48 312 "clk" "" } { 648 0 88 664 "clk" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 746 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "int " "Info: Pin int not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { int } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 160 -320 -152 176 "int" "" } { 152 -152 -120 168 "int" "" } { 312 -192 -48 328 "int" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 747 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_t6j.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_t6j.tdf" 67 19 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 589 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_t6j.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_t6j.tdf" 67 19 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 591 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_t6j.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_t6j.tdf" 67 19 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 593 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_t6j.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_t6j.tdf" 67 19 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 595 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_t6j.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_t6j.tdf" 67 19 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 597 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst2\|ALU:inst18\|S_FLAG:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Destination node CPU:inst2\|ALU:inst18\|S_FLAG:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|ALU:inst18|S_FLAG:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 1316 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst2\|ALU:inst18\|Z_FLAG:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Destination node CPU:inst2\|ALU:inst18\|Z_FLAG:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|ALU:inst18|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 1206 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst2\|CONTROL_DEVICE:inst\|inst41~0 " "Info: Destination node CPU:inst2\|CONTROL_DEVICE:inst\|inst41~0" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1696 280 344 1744 "inst41" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|inst41~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 1508 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst6 " "Info: Destination node inst6" {  } { { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 648 88 152 696 "inst6" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 748 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst2\|CONTROL_DEVICE:inst\|inst3 " "Info: Destination node CPU:inst2\|CONTROL_DEVICE:inst\|inst3" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 673 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 120 -152 -120 136 "clk" "" } { 296 -192 -48 312 "clk" "" } { 648 0 88 664 "clk" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 746 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst2\|CONTROL_DEVICE:inst\|inst290  " "Info: Automatically promoted node CPU:inst2\|CONTROL_DEVICE:inst\|inst290 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 2544 1344 1408 2592 "inst290" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|inst290 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 669 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst2\|CONTROL_DEVICE:inst\|ram_inclock  " "Info: Automatically promoted node CPU:inst2\|CONTROL_DEVICE:inst\|ram_inclock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 392 2056 2232 408 "ram_inclock" "" } { 1704 448 520 1720 "ram_inclock" "" } { 920 808 888 936 "ram_inclock" "" } { 1104 864 1024 1120 "ram_inclock" "" } { 1992 600 760 2008 "ram_inclock" "" } { 384 1944 2056 400 "ram_inclock" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|ram_inclock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 636 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst2\|CONTROL_DEVICE:inst\|ram_outclock  " "Info: Automatically promoted node CPU:inst2\|CONTROL_DEVICE:inst\|ram_outclock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 424 2056 2232 440 "ram_outclock" "" } { 1840 616 704 1856 "ram_outclock" "" } { 1208 944 1024 1224 "ram_outclock" "" } { 2360 712 786 2376 "ram_outclock" "" } { 416 1944 2056 432 "ram_outclock" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|ram_outclock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 641 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst2\|CONTROL_DEVICE:inst\|inst9  " "Info: Automatically promoted node CPU:inst2\|CONTROL_DEVICE:inst\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Destination node CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\]" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 567 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Destination node CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\]" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 568 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Destination node CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\]" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 569 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Destination node CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\]" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 570 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Destination node CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\]" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 571 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 272 336 424 "inst9" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 631 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst2\|CONTROL_DEVICE:inst\|inst130  " "Info: Automatically promoted node CPU:inst2\|CONTROL_DEVICE:inst\|inst130 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1664 1560 1624 1712 "inst130" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|inst130 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 652 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst2\|CONTROL_DEVICE:inst\|inst154  " "Info: Automatically promoted node CPU:inst2\|CONTROL_DEVICE:inst\|inst154 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 2288 2304 2368 2336 "inst154" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|inst154 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 657 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst2\|CONTROL_DEVICE:inst\|inst189  " "Info: Automatically promoted node CPU:inst2\|CONTROL_DEVICE:inst\|inst189 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 664 1648 1712 712 "inst189" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|inst189 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 662 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst2\|CONTROL_DEVICE:inst\|inst205  " "Info: Automatically promoted node CPU:inst2\|CONTROL_DEVICE:inst\|inst205 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 536 1648 1712 584 "inst205" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|inst205 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 660 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst2\|CONTROL_DEVICE:inst\|inst244  " "Info: Automatically promoted node CPU:inst2\|CONTROL_DEVICE:inst\|inst244 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1744 1984 2048 1792 "inst244" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|inst244 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 667 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst6  " "Info: Automatically promoted node inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 648 88 152 696 "inst6" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 748 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst2\|CONTROL_DEVICE:inst\|inst3  " "Info: Automatically promoted node CPU:inst2\|CONTROL_DEVICE:inst\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 673 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst2\|CONTROL_DEVICE:inst\|inst276  " "Info: Automatically promoted node CPU:inst2\|CONTROL_DEVICE:inst\|inst276 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 2776 1408 1472 2824 "inst276" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|inst276 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 668 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst2\|CONTROL_DEVICE:inst\|inst107~0  " "Info: Automatically promoted node CPU:inst2\|CONTROL_DEVICE:inst\|inst107~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 832 -144 -80 880 "inst107" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|inst107~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 1403 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst2\|STACK:inst27\|STACK_POINTER_ASYNC_CLEAR_COMPARATOR:inst2\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\]  " "Info: Automatically promoted node CPU:inst2\|STACK:inst27\|STACK_POINTER_ASYNC_CLEAR_COMPARATOR:inst2\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cmpr_h8j.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cmpr_h8j.tdf" 30 18 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|STACK:inst27|STACK_POINTER_ASYNC_CLEAR_COMPARATOR:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 351 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst2\|STACK:inst27\|STACK_POINTER_ASYNC_SET_COMPARATOR:inst3\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\]  " "Info: Automatically promoted node CPU:inst2\|STACK:inst27\|STACK_POINTER_ASYNC_SET_COMPARATOR:inst3\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cmpr_h8j.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cmpr_h8j.tdf" 30 18 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|STACK:inst27|STACK_POINTER_ASYNC_SET_COMPARATOR:inst3|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/6th sem/SiFO/kursach/" 0 { } { { 0 { 0 ""} 0 819 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "NXOR.qip " "Warning: Tcl Script File NXOR.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE NXOR.qip " "Info: set_global_assignment -name QIP_FILE NXOR.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "66 unused 3.3V 1 65 0 " "Info: Number of I/O pins in group: 66 (unused VREF, 3.3V VCCIO, 1 input, 65 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Info: Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Info: Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.217 ns register register " "Info: Estimated most critical path is register to register delay of 5.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst2\|ALU:inst18\|ALU_SRA_REGISTER:inst44\|lpm_ff:lpm_ff_component\|dffs\[11\] 1 REG LAB_X14_Y14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X14_Y14; Fanout = 5; REG Node = 'CPU:inst2\|ALU:inst18\|ALU_SRA_REGISTER:inst44\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|ALU:inst18|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.154 ns) 0.403 ns CPU:inst2\|ALU:inst18\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[42\]~23 2 COMB LAB_X14_Y14 2 " "Info: 2: + IC(0.249 ns) + CELL(0.154 ns) = 0.403 ns; Loc. = LAB_X14_Y14; Fanout = 2; COMB Node = 'CPU:inst2\|ALU:inst18\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[42\]~23'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { CPU:inst2|ALU:inst18|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component|dffs[11] CPU:inst2|ALU:inst18|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[42]~23 } "NODE_NAME" } } { "db/lpm_clshift_5ud.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/lpm_clshift_5ud.tdf" 38 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.272 ns) 1.211 ns CPU:inst2\|ALU:inst18\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[42\]~31 3 COMB LAB_X14_Y11 1 " "Info: 3: + IC(0.536 ns) + CELL(0.272 ns) = 1.211 ns; Loc. = LAB_X14_Y11; Fanout = 1; COMB Node = 'CPU:inst2\|ALU:inst18\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[42\]~31'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { CPU:inst2|ALU:inst18|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[42]~23 CPU:inst2|ALU:inst18|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[42]~31 } "NODE_NAME" } } { "db/lpm_clshift_5ud.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/lpm_clshift_5ud.tdf" 38 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.272 ns) 2.231 ns CPU:inst2\|ALU:inst18\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[70\]~33 4 COMB LAB_X13_Y13 4 " "Info: 4: + IC(0.748 ns) + CELL(0.272 ns) = 2.231 ns; Loc. = LAB_X13_Y13; Fanout = 4; COMB Node = 'CPU:inst2\|ALU:inst18\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[70\]~33'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { CPU:inst2|ALU:inst18|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[42]~31 CPU:inst2|ALU:inst18|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[70]~33 } "NODE_NAME" } } { "db/lpm_clshift_5ud.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/lpm_clshift_5ud.tdf" 38 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.072 ns) 3.303 ns RW_RAM_BUSTRI:inst3\|lpm_bustri:lpm_bustri_component\|din\[6\]~79 5 COMB LOOP LAB_X13_Y13 4 " "Info: 5: + IC(0.000 ns) + CELL(1.072 ns) = 3.303 ns; Loc. = LAB_X13_Y13; Fanout = 4; COMB LOOP Node = 'RW_RAM_BUSTRI:inst3\|lpm_bustri:lpm_bustri_component\|din\[6\]~79'" { { "Info" "ITDB_PART_OF_SCC" "RW_RAM_BUSTRI:inst3\|lpm_bustri:lpm_bustri_component\|din\[6\]~79 LAB_X13_Y13 " "Info: Loc. = LAB_X13_Y13; Node \"RW_RAM_BUSTRI:inst3\|lpm_bustri:lpm_bustri_component\|din\[6\]~79\"" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component|din[6]~79 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "lpm_ram_io:inst1\|datatri\[6\]~9 LAB_X18_Y13 " "Info: Loc. = LAB_X18_Y13; Node \"lpm_ram_io:inst1\|datatri\[6\]~9\"" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|datatri[6]~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component|din[6]~79 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|datatri[6]~9 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { CPU:inst2|ALU:inst18|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[70]~33 RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component|din[6]~79 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.272 ns) 4.306 ns RW_RAM_BUSTRI:inst3\|lpm_bustri:lpm_bustri_component\|din\[6\]~43 6 COMB LAB_X18_Y14 26 " "Info: 6: + IC(0.731 ns) + CELL(0.272 ns) = 4.306 ns; Loc. = LAB_X18_Y14; Fanout = 26; COMB Node = 'RW_RAM_BUSTRI:inst3\|lpm_bustri:lpm_bustri_component\|din\[6\]~43'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component|din[6]~79 RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component|din[6]~43 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.155 ns) 5.217 ns CPU:inst2\|GENERAL_REGISTERS:inst1\|GENERAL_REGISTER:gh\|lpm_ff:lpm_ff_component\|dffs\[6\] 7 REG LAB_X19_Y16 2 " "Info: 7: + IC(0.756 ns) + CELL(0.155 ns) = 5.217 ns; Loc. = LAB_X19_Y16; Fanout = 2; REG Node = 'CPU:inst2\|GENERAL_REGISTERS:inst1\|GENERAL_REGISTER:gh\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component|din[6]~43 CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:gh|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.197 ns ( 42.11 % ) " "Info: Total cell delay = 2.197 ns ( 42.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.020 ns ( 57.89 % ) " "Info: Total interconnect delay = 3.020 ns ( 57.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { CPU:inst2|ALU:inst18|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component|dffs[11] CPU:inst2|ALU:inst18|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[42]~23 CPU:inst2|ALU:inst18|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[42]~31 CPU:inst2|ALU:inst18|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[70]~33 RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component|din[6]~79 RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component|din[6]~43 CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:gh|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:36 " "Info: Fitter routing operations ending: elapsed time is 00:00:36" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "65 " "Warning: Found 65 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_address_bus_test\[15\] 0 " "Info: Pin \"data_address_bus_test\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_address_bus_test\[14\] 0 " "Info: Pin \"data_address_bus_test\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_address_bus_test\[13\] 0 " "Info: Pin \"data_address_bus_test\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_address_bus_test\[12\] 0 " "Info: Pin \"data_address_bus_test\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_address_bus_test\[11\] 0 " "Info: Pin \"data_address_bus_test\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_address_bus_test\[10\] 0 " "Info: Pin \"data_address_bus_test\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_address_bus_test\[9\] 0 " "Info: Pin \"data_address_bus_test\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_address_bus_test\[8\] 0 " "Info: Pin \"data_address_bus_test\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_address_bus_test\[7\] 0 " "Info: Pin \"data_address_bus_test\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_address_bus_test\[6\] 0 " "Info: Pin \"data_address_bus_test\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_address_bus_test\[5\] 0 " "Info: Pin \"data_address_bus_test\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_address_bus_test\[4\] 0 " "Info: Pin \"data_address_bus_test\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_address_bus_test\[3\] 0 " "Info: Pin \"data_address_bus_test\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_address_bus_test\[2\] 0 " "Info: Pin \"data_address_bus_test\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_address_bus_test\[1\] 0 " "Info: Pin \"data_address_bus_test\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_address_bus_test\[0\] 0 " "Info: Pin \"data_address_bus_test\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus_test\[15\] 0 " "Info: Pin \"data_bus_test\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus_test\[14\] 0 " "Info: Pin \"data_bus_test\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus_test\[13\] 0 " "Info: Pin \"data_bus_test\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus_test\[12\] 0 " "Info: Pin \"data_bus_test\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus_test\[11\] 0 " "Info: Pin \"data_bus_test\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus_test\[10\] 0 " "Info: Pin \"data_bus_test\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus_test\[9\] 0 " "Info: Pin \"data_bus_test\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus_test\[8\] 0 " "Info: Pin \"data_bus_test\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus_test\[7\] 0 " "Info: Pin \"data_bus_test\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus_test\[6\] 0 " "Info: Pin \"data_bus_test\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus_test\[5\] 0 " "Info: Pin \"data_bus_test\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus_test\[4\] 0 " "Info: Pin \"data_bus_test\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus_test\[3\] 0 " "Info: Pin \"data_bus_test\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus_test\[2\] 0 " "Info: Pin \"data_bus_test\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus_test\[1\] 0 " "Info: Pin \"data_bus_test\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus_test\[0\] 0 " "Info: Pin \"data_bus_test\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_command 0 " "Info: Pin \"read_command\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_data_bus\[15\] 0 " "Info: Pin \"command_data_bus\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_data_bus\[14\] 0 " "Info: Pin \"command_data_bus\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_data_bus\[13\] 0 " "Info: Pin \"command_data_bus\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_data_bus\[12\] 0 " "Info: Pin \"command_data_bus\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_data_bus\[11\] 0 " "Info: Pin \"command_data_bus\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_data_bus\[10\] 0 " "Info: Pin \"command_data_bus\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_data_bus\[9\] 0 " "Info: Pin \"command_data_bus\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_data_bus\[8\] 0 " "Info: Pin \"command_data_bus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_data_bus\[7\] 0 " "Info: Pin \"command_data_bus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_data_bus\[6\] 0 " "Info: Pin \"command_data_bus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_data_bus\[5\] 0 " "Info: Pin \"command_data_bus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_data_bus\[4\] 0 " "Info: Pin \"command_data_bus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_data_bus\[3\] 0 " "Info: Pin \"command_data_bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_data_bus\[2\] 0 " "Info: Pin \"command_data_bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_data_bus\[1\] 0 " "Info: Pin \"command_data_bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_data_bus\[0\] 0 " "Info: Pin \"command_data_bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fce 0 " "Info: Pin \"fce\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flag\[2\] 0 " "Info: Pin \"flag\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flag\[1\] 0 " "Info: Pin \"flag\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flag\[0\] 0 " "Info: Pin \"flag\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[11\] 0 " "Info: Pin \"IP\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[10\] 0 " "Info: Pin \"IP\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[9\] 0 " "Info: Pin \"IP\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[8\] 0 " "Info: Pin \"IP\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[7\] 0 " "Info: Pin \"IP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[6\] 0 " "Info: Pin \"IP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[5\] 0 " "Info: Pin \"IP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[4\] 0 " "Info: Pin \"IP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[3\] 0 " "Info: Pin \"IP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[2\] 0 " "Info: Pin \"IP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[1\] 0 " "Info: Pin \"IP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[0\] 0 " "Info: Pin \"IP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "373 " "Info: Peak virtual memory: 373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 19 23:03:15 2018 " "Info: Processing ended: Sat May 19 23:03:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Info: Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Info: Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
