$date
	Thu Oct  5 21:17:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module jktb $end
$var wire 1 ! qb $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var reg 1 " q $end
$var reg 1 ! qb $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
x!
$end
#2
1!
1%
1#
#4
0%
1$
0#
#6
0!
1"
1#
#8
0$
0#
#10
1!
0"
1%
1#
#12
0%
1$
0#
#14
0!
1"
1%
1#
