INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/imports/new/FIFObuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFObuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/imports/sources_1/imports/Downloads/ORCB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orc_b
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/imports/sources_1/imports/Downloads/ZeroCounter32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeadingZeroCounter32
INFO: [VRFC 10-311] analyzing module TrailingZeroCounter32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/imports/sources_1/imports/Downloads/booth_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radix4_booth_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/imports/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/new/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/imports/sources_1/imports/Downloads/carryless_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carryless_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/new/conflict_resolver_caches_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conflict_resolver_caches_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/new/conflict_resolver_mem_map_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conflict_resolver_mem_map_io
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/new/core_memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/imports/sources_1/imports/Downloads/count_population.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CountPopulation32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/new/ddr2_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr2_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/imports/sources_1/imports/Desktop/execute_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/imports/sources_1/imports/Desktop/fetch_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-311] analyzing module PC_Module
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/imports/sources_1/imports/Desktop/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/new/memory_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/imports/sources_1/imports/Desktop/memory_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/imports/sources_1/imports/Downloads/non_restoring_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module non_restoring_div32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/imports/sources_1/imports/Desktop/pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/imports/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
WARNING: [VRFC 10-3380] identifier 'rx_index' is used before its declaration [D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/imports/new/uart.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/new/uart_wishbone_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wishbone_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/imports/new/wb_m_core_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_m_core_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/imports/new/wb_s_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_s_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/wrapper/teknofest_wrapper_2024/teknofest_project_2024.srcs/sources_1/imports/sources_1/imports/Desktop/writeback_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_cycle
