# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"num_disp_TB_func_impl.v" \
"../../../../../FPGA_1.srcs/sources_1/new/seg_disp.v" \

sv xil_defaultlib  \
"../../../../../FPGA_1.srcs/sim_1/new/num_disp_TB.sv" \

# Do not sort compile order
nosort
