#!/bin/bash

iverilog -g2001 -osimv -s ram_bench /home/debjitjdv/Work/GoldMine/RunTime/goldmine.out/ram/ram_bench.v /home/debjitjdv/Work/NYU/LLM-Verilog-Synthesis/evaluation/all_results_codegen_6B_pt_n5/intermediate6/examples-code-gen-16B-tmp_0.7/example1.v 