<p><u>Results</u></p><p>Ncore v2.2 released!</p><p>Hosted successful iNoCs review visit and advanced our understanding of the technology we will be licensing.</p><p> </p><p><u>Highlights</u></p><p><a class="confluence-userlink user-mention" data-account-id="624b37bf8678e900705d8d78" href="https://arterisip.atlassian.net/wiki/people/624b37bf8678e900705d8d78?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Omesh Bajaj (Deactivated)</a> and <a class="confluence-userlink user-mention" data-account-id="624b37b7258562006fa692b4" href="https://arterisip.atlassian.net/wiki/people/624b37b7258562006fa692b4?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sumit Dhamanwala (Deactivated)</a> join the Symphony HW Verification team in Austin.</p><p><a class="confluence-userlink user-mention" data-account-id="624b36ff699649006ae98fa0" href="https://arterisip.atlassian.net/wiki/people/624b36ff699649006ae98fa0?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Ahsan Qazi (Deactivated)</a> joins the Engineering team as Technical Writer reporting to Farnaz.</p><p>Offers extended and accepted:</p><ul><li>Benny Winefeld - Piano / Physical Aware flow in Campbell 10/24/2017</li><li>Ted Hong – EDA Software with STA expertise in Campbell 10/09/2017</li><li>Darshan Alagud joining Symphony HW Design team in Austin 10/23/2017 (approx.)</li><li>Andrew Block – RTL Formal Verification in Austin 11/13/2017</li></ul><p>CCP port over to tACHL is done!</p><p>Ncore 3.0 tACHL initial library done (includes some common cells with Symphony).</p><p> </p><p><u>Lowlights</u></p><p> </p><p><u>Engineering Progress</u></p><ul><li>Architecture</li></ul><ul><ul><li>Symphony</li><ul><li>Finalized plans for HW Arch 0.7 reviews 10/10 – 10/13.</li><li>Advancing the Arch 0.7 spec, adding chapters dedicated to adapters, transaction ordering, reorder buffer and QoS.</li><li>Developed proposal for implementation of Virtual Networks in R1.</li><li>Completed a definition of Config3 for the final PPA analysis for Arch 0.7.</li><li>Performance modeling focused on Credit Management and integration of memory scheduler model.</li><li>HW 0.7 / SW 0.5 Schedule progress: 55 tasks complete and 64 started.  Completion trend 10/13 after reviews.  Expect only 4 deferrals.</li></ul></ul></ul><p> </p><p> </p><p> </p><p> </p><ul><ul><li>Ncore3.0 / Sonata</li></ul></ul><ul><ul><ul><li>Ncore 3 Presentation at Linley Conference</li><li>Evaluation of Seagate request for Read Allocate policy in CMC for Ncore LLC implementation.</li><li>Oski Interlock:</li><ul><li>Working through questions to resolve issue sourced by Coherency checks.</li><li>Clarifying behavior of SO bit which was not updated correctly in Concerto RevB</li></ul><li>Continued support of the Micro-architecture, Verification and SW teams.</li></ul></ul></ul><p> </p><p> </p><ul><li>Software</li><ul><li>Ncore</li><ul><li>Project Angelo for Ncore v2.2 performance modeling in full swing.</li><ul><li>Closed on Synopsys co-development agreement. </li><li>Initial flow established from Conductor to Platform Architect.</li><li>Closed on mechanism to pass information from Ncore C++ modules to/from PCT.</li><li>Modeling, coding and verification approach and strategies finalized and progressing.</li></ul><li>Delivered Release candidates and final release to enable Ncore v2.2 release.</li><li>Ncore 3.0 detailed planning of sprints underway.</li></ul><li>Symphony</li><ul><li>Maestro GUI : continue to advance use-case mock-ups.</li><li>Aligned on template for Maestro SW Arch 0.5 spec and will populate full scope of Maestro by 10/13/2017.</li><li>Good progress on staffing with 1 offer accepted, 1 offer extended (Federico Angiolini) and strong candidates schedule for on-site interviews.</li></ul></ul></ul><ul><li>Piano v2.2</li><ul><li>AE resolved Autopipe issue which will be released with FlexNoC v3.5.3.</li><li>Held first full release reviews and aligned on plan to get through engineering flow verification.</li><li>Expected release date now Nov 13, 2017.</li></ul></ul><p> </p><ul><li>Ncore v2.2 (Dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301</a>)</li></ul><ul><ul><li>Ncore v2.2 released 10/04/2017.</li><li>Completed high quality release process following documented engineering processes with significantly improved traceability and documentation.</li></ul></ul><p> </p><ul><li>Ncore v3.0</li><ul><li>Weekly meetings with Oski ongoing.</li><li>All module micro arch in progress</li><ul><li>CCP micro arch initial review done, will schedule follow up review this week</li><li>DMI / DII  initial review early next week</li><li>CHI-AIU initial review late next week   </li><li>Micro-Arch 0.7 may slip as we are still trying to close open arch items </li></ul><li>CCP port over to tACHL is done!</li><li>Key Deliverables</li><ul><li>tACHL initial Lib complete à DONE!  (initial phase to enable 3.0 without verification)</li><li>Ncore 3.0 detailed schedule à 06/30  Now 10/13/2017 given late closure of scope definition and Perf Modeling impacts.</li><li>Ncore 3.0 Micro Arch complete à 09/30  tACHL coding underway.  Final Micro-architecture complete 10/20 when Arch opens closed.</li><li>CHI-E BFM - 08/15 expected bring up completion.  In progress.</li><li>CHI-E testbench - 08/31 expected bring up completion. In progress.</li><li>DMI scoreboard review - 07/19 expected completion.   Will be re-written.</li><li>DMI stimulus upgrades - 08/10 expected completion. Will be re-written.</li></ul></ul></ul><p> </p><ul><li>NC-LLC (CodaCache)</li><ul><li>Micro Arch 0.7 review done, will incorporate feedback and have a review next week.</li><li>Oski verification will start on Oct 9.</li></ul></ul><p> </p><ul><li>SystemC Performance Model for Ncore</li><ul><li>Project Angelo for Ncore v2.2 performance modeling in full swing.</li><li>Closed on Synopsys co-development agreement. </li><li>Initial flow established from Conductor to Platform Architect.</li><li>Closed on mechanism to pass information from Ncore C++ modules to/from PCT.</li><li>Modeling, coding and verification approach and strategies finalized and progressing.</li></ul></ul><p> </p><ul><li>Infrastructure</li><ul><li>New build flow under progress. DCE and DMI in progress. Seeing a lot of minor issues and trying to fix those.</li><li>Adding unit tests to infrastructure scripts to have script changes tested before they are checked in.</li><li>Adding support for SVUnit.</li></ul></ul><p> </p><ul><li>Symphony HW Design</li><ul><li>Team is working towards Symphony 0.7 milestone. Design team is working on closing architecture topics and working on PPA estimates Config#3. We have also added few tACHL based components for NCore 3.0.  Verification team as planed out tasks for 0.9 arch release (0.5 DV release), and have started working on these tasks. Till next year, we will work on bringing up environment and creating test plan for R1 release.  Performance team is helping Architects reach 0.7 milestone. Performance work will continue till November to support architecture.</li></ul></ul><ul><ul><li>Performance</li><ul><li>Sprints: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;view=detail&amp;selectedIssue=SYM-186" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;view=detail&amp;selectedIssue=SYM-186</a></li><li>Completed sprint VIII – Read/Write support for credit management.</li><li>Finishing up sprint IX. We are restructuring performance model to not look at acknowledge coming from target during switch arbitration.</li><li>We are helping architects with credit management related analysis.</li><li>We also started working on integrating memory scheduler into the performance model. On track for adding full credit management support.</li><li>Finished refactoring switch to address arbitration related issues.</li></ul><li>Design</li><ul><li>uArch: Worked on estimating PPA Config #3. Collected feedback from Monica and Benoit. Will be presented in SMART meeting</li><li>uArch: Revisited R1 requirements</li><li>uArch: Created tasks list for 0.7 micro architecture</li></ul><li>Verification</li><ul><li>Started our first sprint for adding UVM agent for ATP and CTL interface, and working on reusing setup scripts from NCore environment.</li><li>Filled first documentation bug: <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-270?filter=12305" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-270?filter=12305</a></li><li>Sprint dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297</a></li></ul><li>Key Deliverables</li><ul><li>uArch presentation by August 17 (<strong>DONE</strong>)</li><li>Verification strategy by August 17 (<strong>DONE</strong>)</li><li>Symphony planning phase: Design and DV requirements and top level schedule by 10/31.</li><li>Perf modeling QoS support for Arch 0.7 by Sept 9/30  -&gt; finished sprint 8 (total 9 sprints).  Trend 10/9/2017.</li><li>Hiring – 2 Logic, 2 DV, 1 Physical Design.  SW expertise and interface role required.</li><ul><li>1 Logic accept, 2 offers declined.  Sourcing new candidates with Keith for second position.</li><li>2 DV now on board and 1 Formal candidate accepted offer.</li></ul></ul></ul></ul><p> </p><ul><ul><li>Top Issues</li></ul></ul><p> </p><p> </p><p><u>Individual Progress</u></p><ul><li>Providing leadership and support for Ncore Performance modeling for MobileEye with team.</li><li>Closed business side engagement with Synopsys for Ncore performance modeling integration into Platform Architect.</li><ul><li>Thanks Kurt and Stephane!</li></ul><li>Drove first Piano v2.2 release reviews.</li><li>Hosted Federico Angiolini from iNoCs and extended offer for him to lead Topology Synthesis effort for Maestro.</li><li>Attended good discussion with AusTemper regarding automated functional safety flow.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li><strong>Ncore 2.0.1</strong>, <strong>2.2</strong> and 3.0 release schedules and execution.  Improve release quality and build HW/SW Integration capability.</li><li>Build plan to support CHI-E in Ncore v3.0 with early access Q1’18 and full release Q2’18.</li><li>Symphony Architecture Definition Rev0.9 by EOY in support of Company board commitment.  HW Rev0.7/SW Rev0.5 by 9/30/2017.</li><li>Deliver production quality Piano out of engineering to enable company revenue goals.  Piano2.2 with Ncore support by 8/31/2017.  Trend 11/13/2017.</li><li>Complete NXP Audit in August with internal audit complete 8/25/2017.  Ready but delayed due to NXP auditor availability.</li><li><em>New!</em> Add NC LLC roadmap of products with early access in Q4’17 and v1.0 in Q1’18.</li><li><em>New!</em> Deliver SystemC Performance Modeling capabilities for MobileEye EyeQ6 by 11/30/2017.</li></ul></ul><p> </p><p> </p><p><u>Near term deliverables</u></p><ul><li>Ncore v2.0.1 with Proxy Cache and CMC bug fixes à <strong>Done</strong> <strong>7/02/2017</strong>.</li><li>Ncore v2.2 for Renesas/Samsung AP à release candidate 8/25/2017 and full release 8/31/2017.  <strong>Done 10/04/2017.</strong></li><li>Symphony Scope Definition 6/30/2017 which includes scope of first release à <strong>Done 7/19/2017</strong></li><li>Piano v2.2 with Ncore support 6/30/2017.  Trend now mid-November based on NXP, Auto-pipe issue, QA testing and documentation.</li><li>Symphony HW Arch Rev0.7 / SW Arch Rev0.5 à 9/30/2017.  Rev0.9 by EOY.</li><li>Ncore v3.0 Early Access Release à <em>Updating target schedules based on scope and Ncore perf model impacts.</em></li><li>NC LLC v1.0 à Target Q1’18 (Pending bottom’s up schedule).</li><li>Plan for SystemC Performance Modeling capabilities for EyeQ6 by 8/16/2017 to enable 8/23/2017 Exec Staff decision.  <strong>DONE</strong> à Direction to deliver internal models with Synopsis PA integration.</li></ul><p> </p><p><u>2017 Travel</u>:</p><p>November Austin visit 11/02 to visit team and attend ArterisIP Q4 Board Meeting.</p><p> </p>