/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [20:0] _01_;
  wire [8:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_42z;
  wire [5:0] celloutsig_0_45z;
  wire [9:0] celloutsig_0_51z;
  wire [5:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [28:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_80z;
  wire [6:0] celloutsig_0_8z;
  wire [23:0] celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [19:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~celloutsig_0_0z[6];
  assign celloutsig_0_5z = ~in_data[58];
  assign celloutsig_1_6z = ~celloutsig_1_0z[8];
  assign celloutsig_1_9z = ~celloutsig_1_8z;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 21'h000000;
    else _01_ <= in_data[48:28];
  reg [8:0] _07_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 9'h000;
    else _07_ <= celloutsig_0_29z;
  assign out_data[40:32] = _07_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_0z[4:2];
  assign celloutsig_1_0z = in_data[177:162] & in_data[127:112];
  assign celloutsig_0_0z = in_data[81:73] / { 1'h1, in_data[72:65] };
  assign celloutsig_0_53z = _01_[15:10] / { 1'h1, celloutsig_0_29z[4:0] };
  assign celloutsig_0_6z = in_data[47:44] / { 1'h1, celloutsig_0_0z[5:3] };
  assign celloutsig_0_7z = { in_data[55:39], celloutsig_0_5z, celloutsig_0_0z[7:0], _00_ } / { 1'h1, in_data[90:76], celloutsig_0_5z, celloutsig_0_0z[7:0], celloutsig_0_6z };
  assign celloutsig_0_8z = celloutsig_0_0z[7:1] / { 1'h1, celloutsig_0_0z[4:2], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_19z = ! celloutsig_1_0z[14:3];
  assign celloutsig_0_12z = ! { celloutsig_0_0z[7], celloutsig_0_0z[7:0] };
  assign celloutsig_0_18z = { celloutsig_0_14z[8], celloutsig_0_8z } || celloutsig_0_9z[11:4];
  assign celloutsig_0_24z = celloutsig_0_0z[2] & ~(celloutsig_0_0z[3]);
  assign celloutsig_0_32z = celloutsig_0_9z[12:2] % { 1'h1, celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_31z };
  assign celloutsig_0_17z = celloutsig_0_7z[14:10] % { 1'h1, celloutsig_0_0z[3:1], celloutsig_0_11z };
  assign celloutsig_0_26z = celloutsig_0_10z[2:0] % { 1'h1, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_42z = - celloutsig_0_32z[6:1];
  assign celloutsig_0_45z = - { celloutsig_0_0z[4:0], celloutsig_0_22z };
  assign celloutsig_1_1z = - celloutsig_1_0z[5:3];
  assign celloutsig_1_3z = - { celloutsig_1_2z[0], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z = - { celloutsig_1_0z[6:4], celloutsig_1_2z };
  assign celloutsig_0_9z = - { in_data[86:64], celloutsig_0_3z };
  assign celloutsig_1_11z = ~^ { celloutsig_1_3z[17:6], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_35z = ^ { celloutsig_0_0z[4:3], celloutsig_0_18z };
  assign celloutsig_0_22z = ^ { celloutsig_0_7z[21:11], celloutsig_0_13z };
  assign celloutsig_0_27z = ^ celloutsig_0_0z[8:3];
  assign celloutsig_1_7z = { in_data[154:143], celloutsig_1_4z, celloutsig_1_6z } >> { in_data[122:107], celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_1z, celloutsig_1_14z } >> celloutsig_1_7z[4:1];
  assign celloutsig_0_10z = celloutsig_0_8z[5:2] >> in_data[56:53];
  assign celloutsig_0_14z = { in_data[20:10], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_12z, _00_ } >> { in_data[82:75], celloutsig_0_11z, _00_, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_31z = celloutsig_0_9z[7:4] >> celloutsig_0_17z[3:0];
  assign celloutsig_0_51z = { celloutsig_0_14z[12:9], celloutsig_0_45z } << { celloutsig_0_45z[5:3], celloutsig_0_35z, celloutsig_0_42z };
  assign celloutsig_0_13z = { in_data[25:23], celloutsig_0_5z } << celloutsig_0_10z;
  assign celloutsig_0_80z = { celloutsig_0_51z[5:3], celloutsig_0_53z, celloutsig_0_12z } >> in_data[34:25];
  assign celloutsig_0_29z = celloutsig_0_14z[14:6] <<< { celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_17z };
  assign celloutsig_1_2z = in_data[157:155] - celloutsig_1_1z;
  assign celloutsig_1_14z = ~((celloutsig_1_6z & celloutsig_1_1z[1]) | celloutsig_1_11z);
  assign celloutsig_0_11z = ~((celloutsig_0_6z[0] & celloutsig_0_8z[6]) | celloutsig_0_0z[5]);
  assign celloutsig_1_8z = ~((celloutsig_1_4z[3] & in_data[97]) | (celloutsig_1_1z[0] & celloutsig_1_4z[4]));
  assign { out_data[131:128], out_data[96], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z };
endmodule
