Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 60d8a722f12f45b594f0de9078f27453 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot four_eight_sim_behav xil_defaultlib.four_eight_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.three_eight
Compiling module xil_defaultlib.four_sixteen_three_eight_0_0
Compiling module xil_defaultlib.four_sixteen_three_eight_1_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.four_sixteen_util_vector_logic_0...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.four_sixteen_util_vector_logic_1...
Compiling module xil_defaultlib.four_sixteen_util_vector_logic_2...
Compiling module xil_defaultlib.four_sixteen_util_vector_logic_3...
Compiling module xil_defaultlib.four_sixteen_util_vector_logic_4...
Compiling module xil_defaultlib.four_sixteen_util_vector_logic_5...
Compiling module xil_defaultlib.four_sixteen_util_vector_logic_6...
Compiling module xil_defaultlib.four_sixteen_util_vector_logic_7...
Compiling module xil_defaultlib.four_sixteen_util_vector_logic_8...
Compiling module xil_defaultlib.four_sixteen_util_vector_logic_1...
Compiling module xil_defaultlib.four_sixteen_util_vector_logic_1...
Compiling module xil_defaultlib.four_sixteen_util_vector_logic_1...
Compiling module xil_defaultlib.four_sixteen_util_vector_logic_1...
Compiling module xil_defaultlib.four_sixteen_util_vector_logic_2...
Compiling module xil_defaultlib.four_sixteen_util_vector_logic_3...
Compiling module xil_defaultlib.four_sixteen_util_vector_logic_4...
Compiling module xil_defaultlib.four_sixteen_util_vector_logic_1...
Compiling module xil_defaultlib.four_sixteen
Compiling module xil_defaultlib.four_sixteen_wrapper
Compiling module xil_defaultlib.four_eight_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_eight_sim_behav
