;
; CPU Configuration
;

[ Config.General ]
Frequency = 1000
Cores = 1
Threads = 1
FastForward = 0
ContextQuantum = 100000
ThreadQuantum = 1000
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth = 4
DispatchKind = TimeSlice
DispatchWidth = 4
IssueKind = TimeSlice
IssueWidth = 4
CommitKind = Shared
CommitWidth = 4
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize = 64
UopQueueSize = 32
RobKind = Private
RobSize = 64
IqKind = Private
IqSize = 40
LsqKind = Private
LsqSize = 20
RfKind = Private
RfIntSize = 80
RfFpSize = 40
RfXmmSize = 40

[ Config.TraceCache ]
Present = False
Sets = 64
Assoc = 4
TraceSize = 16
BranchMax = 3
QueueSize = 32

[ Config.FunctionalUnits ]
IntAdd.Count = 3
IntAdd.OpLat = 1
IntAdd.IssueLat = 1
IntMult.Count = 1
IntMult.OpLat = 3
IntMult.IssueLat = 1
IntDiv.Count = 1
IntDiv.OpLat = 14
IntDiv.IssueLat = 11
EffAddr.Count = 3
EffAddr.OpLat = 2
EffAddr.IssueLat = 2
Logic.Count = 3
Logic.OpLat = 1
Logic.IssueLat = 1
FloatSimple.Count = 1
FloatSimple.OpLat = 2
FloatSimple.IssueLat = 1
FloatAdd.Count = 1
FloatAdd.OpLat = 3
FloatAdd.IssueLat = 1
FloatCompare.Count = 1
FloatCompare.OpLat = 3
FloatCompare.IssueLat = 1
FloatMult.Count = 1
FloatMult.OpLat = 5
FloatMult.IssueLat = 1
FloatDiv.Count = 1
FloatDiv.OpLat = 12
FloatDiv.IssueLat = 5
FloatComplex.Count = 1
FloatComplex.OpLat = 22
FloatComplex.IssueLat = 14
XmmIntAdd.Count = 1
XmmIntAdd.OpLat = 1
XmmIntAdd.IssueLat = 1
XmmIntMult.Count = 1
XmmIntMult.OpLat = 3
XmmIntMult.IssueLat = 1
XmmIntDiv.Count = 1
XmmIntDiv.OpLat = 14
XmmIntDiv.IssueLat = 11
XmmLogic.Count = 1
XmmLogic.OpLat = 1
XmmLogic.IssueLat = 1
XmmFloatAdd.Count = 1
XmmFloatAdd.OpLat = 3
XmmFloatAdd.IssueLat = 1
XmmFloatCompare.Count = 1
XmmFloatCompare.OpLat = 3
XmmFloatCompare.IssueLat = 1
XmmFloatMult.Count = 1
XmmFloatMult.OpLat = 5
XmmFloatMult.IssueLat = 1
XmmFloatDiv.Count = 1
XmmFloatDiv.OpLat = 12
XmmFloatDiv.IssueLat = 6
XmmFloatConv.Count = 1
XmmFloatConv.OpLat = 3
XmmFloatConv.IssueLat = 1
XmmFloatComplex.Count = 1
XmmFloatComplex.OpLat = 22
XmmFloatComplex.IssueLat = 14

[ Config.BranchPredictor ]
Kind = TwoLevel
BTB.Sets = 256
BTB.Assoc = 4
Bimod.Size = 1024
Choice.Size = 1024
RAS.Size = 32
TwoLevel.L1Size = 1
TwoLevel.L2Size = 1024
TwoLevel.L2Height = 256
TwoLevel.HistorySize = 8


;
; Simulation Statistics
;

; Global statistics
[ Global ]
Cycles = 307897
Time = 24.04
CyclesPerSecond = 12808

; Dispatch stage
Dispatch.Uop.nop = 256
Dispatch.Uop.move = 5914
Dispatch.Uop.add = 20148
Dispatch.Uop.sub = 23383
Dispatch.Uop.mult = 148
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 53167
Dispatch.Uop.and = 7607
Dispatch.Uop.or = 381
Dispatch.Uop.xor = 2078
Dispatch.Uop.not = 6
Dispatch.Uop.shift = 992
Dispatch.Uop.sign = 141
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 29894
Dispatch.Uop.store = 20855
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2930
Dispatch.Uop.ret = 2692
Dispatch.Uop.jump = 1021
Dispatch.Uop.branch = 16416
Dispatch.Uop.ibranch = 891
Dispatch.Uop.syscall = 27
Dispatch.Integer = 102767
Dispatch.Logic = 11205
Dispatch.FloatingPoint = 0
Dispatch.Memory = 50749
Dispatch.Ctrl = 23950
Dispatch.WndSwitch = 5622
Dispatch.Total = 188954
Dispatch.IPC = 0.6137
Dispatch.DutyCycle = 0.1534

; Issue stage
Issue.Uop.nop = 189
Issue.Uop.move = 5031
Issue.Uop.add = 18621
Issue.Uop.sub = 20916
Issue.Uop.mult = 143
Issue.Uop.div = 5
Issue.Uop.effaddr = 48398
Issue.Uop.and = 6506
Issue.Uop.or = 303
Issue.Uop.xor = 1684
Issue.Uop.not = 2
Issue.Uop.shift = 844
Issue.Uop.sign = 107
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 26221
Issue.Uop.store = 17377
Issue.Uop.prefetch = 0
Issue.Uop.call = 2716
Issue.Uop.ret = 2488
Issue.Uop.jump = 947
Issue.Uop.branch = 14014
Issue.Uop.ibranch = 820
Issue.Uop.syscall = 25
Issue.Integer = 93114
Issue.Logic = 9446
Issue.FloatingPoint = 0
Issue.Memory = 43598
Issue.Ctrl = 20985
Issue.WndSwitch = 5204
Issue.Total = 167357
Issue.IPC = 0.5435
Issue.DutyCycle = 0.1359

; Commit stage
Commit.Uop.nop = 50
Commit.Uop.move = 4397
Commit.Uop.add = 16456
Commit.Uop.sub = 19542
Commit.Uop.mult = 143
Commit.Uop.div = 5
Commit.Uop.effaddr = 43708
Commit.Uop.and = 6266
Commit.Uop.or = 288
Commit.Uop.xor = 1490
Commit.Uop.not = 2
Commit.Uop.shift = 783
Commit.Uop.sign = 105
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 24909
Commit.Uop.store = 17377
Commit.Uop.prefetch = 0
Commit.Uop.call = 2433
Commit.Uop.ret = 2427
Commit.Uop.jump = 730
Commit.Uop.branch = 13809
Commit.Uop.ibranch = 599
Commit.Uop.syscall = 23
Commit.Integer = 84251
Commit.Logic = 8934
Commit.FloatingPoint = 0
Commit.Memory = 42286
Commit.Ctrl = 19998
Commit.WndSwitch = 4860
Commit.Total = 155542
Commit.IPC = 0.5052
Commit.DutyCycle = 0.1263

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 19998
Commit.Squashed = 33412
Commit.Mispred = 2444
Commit.PredAcc = 0.8778


; Statistics for core 0
[ Core 0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 39537
fu.IntAdd.Denied = 147
fu.IntAdd.WaitingTime = 0.005767
fu.IntMult.Accesses = 143
fu.IntMult.Denied = 29
fu.IntMult.WaitingTime = 0.2028
fu.IntDiv.Accesses = 5
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 48398
fu.EffAddr.Denied = 9488
fu.EffAddr.WaitingTime = 0.2015
fu.Logic.Accesses = 9446
fu.Logic.Denied = 121
fu.Logic.WaitingTime = 0.02678
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0
Total Instructions = 107314
Total ALU Instructions = 0
Total Load Instructions = 0
Reused Instructions = 44753
Reuse Percentage = 41.70%
Trivial Instructions = 131
Trivial Percentage = 0.12%

Trivial Instructions Table:
--------------------------------------------------------------------------------
        ID |          Opcode |     Input1 |     Input2 |          Description
--------------------------------------------------------------------------------
     15850 |             sub |         42 |         42 |                x - x
     53730 |             sub |         23 |         23 |                x - x
     54136 |             sub |         13 |         13 |                x - x
     54137 |             sub |         15 |         15 |                x - x
     79184 |             sub |         34 |         34 |                x - x
     79185 |             sub |         57 |         57 |                x - x
     91072 |             sub |         52 |         52 |                x - x
     93180 |             sub |         48 |         48 |                x - x
    158937 |             sub |         32 |         32 |                x - x
    158938 |             sub |         25 |         25 |                x - x
    160448 |             sub |         53 |         53 |                x - x
    160449 |             sub |         58 |         58 |                x - x
    160920 |             sub |         77 |         77 |                x - x
    160921 |             sub |          6 |          6 |                x - x
    162025 |             sub |         26 |         26 |                x - x
    162026 |             sub |         53 |         53 |                x - x
    162358 |             add |         61 |          0 |                x + 0
    162359 |             add |          6 |          0 |                x + 0
    162359 |             add |          6 |          0 |                x + 0
    162369 |             sub |         34 |         34 |                x - x
    162370 |             sub |         28 |         28 |                x - x
    162652 |             sub |         48 |         48 |                x - x
    162653 |             sub |         44 |         44 |                x - x
    164269 |             sub |         36 |          0 |                x - 0
    164439 |             sub |         72 |          0 |                x - 0
    165835 |             sub |         43 |         43 |                x - x
    165836 |             sub |         46 |         46 |                x - x
    166294 |             sub |         58 |         58 |                x - x
    166295 |             sub |         61 |         61 |                x - x
    166558 |             sub |         74 |         74 |                x - x
    166559 |             sub |         53 |         53 |                x - x
    166896 |             sub |         36 |         36 |                x - x
    166897 |             sub |         58 |         58 |                x - x
    168491 |             sub |         28 |         28 |                x - x
    168492 |             sub |         50 |         50 |                x - x
    168963 |             sub |         49 |         49 |                x - x
    168964 |             sub |          3 |          3 |                x - x
    169205 |             sub |         73 |         73 |                x - x
    169206 |             sub |         74 |         74 |                x - x
    169497 |             sub |         46 |         46 |                x - x
    169498 |             sub |         72 |         72 |                x - x
    169953 |             sub |         48 |         48 |                x - x
    169954 |             sub |         44 |         44 |                x - x
    171736 |             sub |         79 |         79 |                x - x
    171737 |             sub |         65 |         65 |                x - x
    172235 |             sub |          5 |          5 |                x - x
    172236 |             sub |         14 |         14 |                x - x
    172477 |             sub |         43 |         43 |                x - x
    172478 |             sub |         61 |         61 |                x - x
    172769 |             sub |         30 |         30 |                x - x
    172770 |             sub |          9 |          9 |                x - x
    173225 |             sub |         55 |         55 |                x - x
    173226 |             sub |          1 |          1 |                x - x
    173532 |             sub |         31 |         31 |                x - x
    173533 |             sub |         50 |         50 |                x - x
    173743 |             sub |         32 |         32 |                x - x
    173744 |             sub |         22 |         22 |                x - x
    174020 |             sub |         44 |         44 |                x - x
    174021 |             sub |         39 |         39 |                x - x
    175382 |             sub |          1 |          1 |                x - x
    175383 |             sub |         74 |         74 |                x - x
    175851 |             sub |         63 |         63 |                x - x
    175852 |             sub |         44 |         44 |                x - x
    176093 |             sub |         27 |         27 |                x - x
    176094 |             sub |         52 |         52 |                x - x
    176381 |             sub |          7 |          0 |                x - 0
    176383 |             sub |          7 |          0 |                x - 0
    176385 |             sub |          7 |          7 |                x - x
    176386 |             sub |          9 |          9 |                x - x
    176841 |             sub |         12 |         12 |                x - x
    176842 |             sub |         25 |         25 |                x - x
    177148 |             sub |         60 |         60 |                x - x
    177222 |             sub |         60 |         60 |                x - x
    177223 |             sub |          9 |          9 |                x - x
    177410 |             add |         13 |          0 |                x + 0
    177469 |             sub |         27 |         27 |                x - x
    177470 |             sub |          6 |          6 |                x - x
    177732 |             sub |         14 |         14 |                x - x
    177733 |             sub |         29 |         29 |                x - x
    177943 |             sub |          1 |          1 |                x - x
    177944 |             sub |         36 |         36 |                x - x
    183594 |             sub |         73 |          0 |                x - 0
    185431 |             sub |         59 |          0 |                x - 0
    186415 |             sub |         74 |          0 |                x - 0
    188239 |             sub |         29 |          0 |                x - 0
    191425 |             sub |         28 |          0 |                x - 0
    193623 |             sub |          3 |          0 |                x - 0
    211357 |             sub |         72 |          0 |                x - 0
    216925 |             add |         33 |          0 |                x + 0
    231216 |             sub |         32 |          0 |                x - 0
    241553 |            mult |         22 |          1 |                x * 1
    249188 |             sub |         59 |          0 |                x - 0
    251324 |             sub |         52 |          0 |                x - 0
    256559 |             sub |         60 |         60 |                x - x
    268393 |             add |          8 |          0 |                x + 0
    268985 |             sub |         58 |          0 |                x - 0
    269664 |             sub |          7 |          0 |                x - 0
    270784 |             sub |         52 |          0 |                x - 0
    271873 |             sub |         55 |          0 |                x - 0
    272085 |             sub |          9 |          0 |                x - 0
    272805 |             sub |         58 |          0 |                x - 0
    273525 |             sub |          2 |          0 |                x - 0
    274245 |             sub |         49 |          0 |                x - 0
    280328 |             sub |         49 |          0 |                x - 0
    280559 |             add |         10 |          0 |                x + 0
    281599 |             add |         38 |          0 |                x + 0
    282932 |             sub |         11 |          0 |                x - 0
    283144 |             sub |         14 |          0 |                x - 0
    283224 |             sub |         10 |          0 |                x - 0
    283304 |             sub |         65 |          0 |                x - 0
    283384 |             sub |         45 |          0 |                x - 0
    283464 |             sub |         11 |          0 |                x - 0
    283544 |             sub |         14 |          0 |                x - 0
    283624 |             sub |         10 |          0 |                x - 0
    283704 |             sub |         65 |          0 |                x - 0
    283784 |             sub |         45 |          0 |                x - 0
    283864 |             sub |         11 |          0 |                x - 0
    283944 |             sub |         14 |          0 |                x - 0
    284024 |             sub |         10 |          0 |                x - 0
    284104 |             sub |         65 |          0 |                x - 0
    284184 |             sub |         45 |          0 |                x - 0
    284264 |             sub |         11 |          0 |                x - 0
    284344 |             sub |         14 |          0 |                x - 0
    284424 |             sub |         10 |          0 |                x - 0
    284504 |             sub |         65 |          0 |                x - 0
    284584 |             sub |         45 |          0 |                x - 0
    284776 |             sub |         65 |          0 |                x - 0
    286873 |             add |         16 |          0 |                x + 0
    288073 |             add |         16 |          0 |                x + 0
    290108 |             sub |         25 |          0 |                x - 0
    307509 |             sub |         43 |          0 |                x - 0
--------------------------------------------------------------------------------

Genetic Value Predictor Statistics:

Genetic Value Predictor Statistics:
--------------------------------
Total Predictions: 482
Correct Predictions: 313
Confident Predictions: 0
Correct Confident Predictions: 313
Overall Accuracy: 64.9378%

Current Parameters:
History Size: 4
Confidence Threshold: 2
Stride Window: 3


Value Predictor Statistics:

Value Predictor Statistics:
-------------------------
Total Predictions: 2566
Correct Predictions: 922
Confident Predictions: 864
Correct Confident Predictions: 491
Overall Accuracy: 35.9314%
Confident Predictions Accuracy: 56.8287%

Reuse Queue Size = 64
Reuse Queue Current Size = 64

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 155542
Dispatch.Stall.spec = 33412
Dispatch.Stall.uop_queue = 812355
Dispatch.Stall.rob = 209717
Dispatch.Stall.iq = 10498
Dispatch.Stall.lsq = 8971
Dispatch.Stall.rename = 522
Dispatch.Stall.ctx = 567

; Dispatch stage
Dispatch.Uop.nop = 256
Dispatch.Uop.move = 5914
Dispatch.Uop.add = 20148
Dispatch.Uop.sub = 23383
Dispatch.Uop.mult = 148
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 53167
Dispatch.Uop.and = 7607
Dispatch.Uop.or = 381
Dispatch.Uop.xor = 2078
Dispatch.Uop.not = 6
Dispatch.Uop.shift = 992
Dispatch.Uop.sign = 141
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 29894
Dispatch.Uop.store = 20855
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2930
Dispatch.Uop.ret = 2692
Dispatch.Uop.jump = 1021
Dispatch.Uop.branch = 16416
Dispatch.Uop.ibranch = 891
Dispatch.Uop.syscall = 27
Dispatch.Integer = 102767
Dispatch.Logic = 11205
Dispatch.FloatingPoint = 0
Dispatch.Memory = 50749
Dispatch.Ctrl = 23950
Dispatch.WndSwitch = 5622
Dispatch.Total = 188954
Dispatch.IPC = 0.6137
Dispatch.DutyCycle = 0.1534

; Issue stage
Issue.Uop.nop = 189
Issue.Uop.move = 5031
Issue.Uop.add = 18621
Issue.Uop.sub = 20916
Issue.Uop.mult = 143
Issue.Uop.div = 5
Issue.Uop.effaddr = 48398
Issue.Uop.and = 6506
Issue.Uop.or = 303
Issue.Uop.xor = 1684
Issue.Uop.not = 2
Issue.Uop.shift = 844
Issue.Uop.sign = 107
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 26221
Issue.Uop.store = 17377
Issue.Uop.prefetch = 0
Issue.Uop.call = 2716
Issue.Uop.ret = 2488
Issue.Uop.jump = 947
Issue.Uop.branch = 14014
Issue.Uop.ibranch = 820
Issue.Uop.syscall = 25
Issue.Integer = 93114
Issue.Logic = 9446
Issue.FloatingPoint = 0
Issue.Memory = 43598
Issue.Ctrl = 20985
Issue.WndSwitch = 5204
Issue.Total = 167357
Issue.IPC = 0.5435
Issue.DutyCycle = 0.1359

; Commit stage
Commit.Uop.nop = 50
Commit.Uop.move = 4397
Commit.Uop.add = 16456
Commit.Uop.sub = 19542
Commit.Uop.mult = 143
Commit.Uop.div = 5
Commit.Uop.effaddr = 43708
Commit.Uop.and = 6266
Commit.Uop.or = 288
Commit.Uop.xor = 1490
Commit.Uop.not = 2
Commit.Uop.shift = 783
Commit.Uop.sign = 105
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 24909
Commit.Uop.store = 17377
Commit.Uop.prefetch = 0
Commit.Uop.call = 2433
Commit.Uop.ret = 2427
Commit.Uop.jump = 730
Commit.Uop.branch = 13809
Commit.Uop.ibranch = 599
Commit.Uop.syscall = 23
Commit.Integer = 84251
Commit.Logic = 8934
Commit.FloatingPoint = 0
Commit.Memory = 42286
Commit.Ctrl = 19998
Commit.WndSwitch = 4860
Commit.Total = 155542
Commit.IPC = 0.5052
Commit.DutyCycle = 0.1263

; Committed branches
Commit.Branches = 19998
Commit.Squashed = 33412
Commit.Mispred = 2444
Commit.PredAcc = 0.8778

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ Core 0 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 256
Dispatch.Uop.move = 5914
Dispatch.Uop.add = 20148
Dispatch.Uop.sub = 23383
Dispatch.Uop.mult = 148
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 53167
Dispatch.Uop.and = 7607
Dispatch.Uop.or = 381
Dispatch.Uop.xor = 2078
Dispatch.Uop.not = 6
Dispatch.Uop.shift = 992
Dispatch.Uop.sign = 141
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 29894
Dispatch.Uop.store = 20855
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2930
Dispatch.Uop.ret = 2692
Dispatch.Uop.jump = 1021
Dispatch.Uop.branch = 16416
Dispatch.Uop.ibranch = 891
Dispatch.Uop.syscall = 27
Dispatch.Integer = 102767
Dispatch.Logic = 11205
Dispatch.FloatingPoint = 0
Dispatch.Memory = 50749
Dispatch.Ctrl = 23950
Dispatch.WndSwitch = 5622
Dispatch.Total = 188954
Dispatch.IPC = 0.6137
Dispatch.DutyCycle = 0.1534

; Issue stage
Issue.Uop.nop = 189
Issue.Uop.move = 5031
Issue.Uop.add = 18621
Issue.Uop.sub = 20916
Issue.Uop.mult = 143
Issue.Uop.div = 5
Issue.Uop.effaddr = 48398
Issue.Uop.and = 6506
Issue.Uop.or = 303
Issue.Uop.xor = 1684
Issue.Uop.not = 2
Issue.Uop.shift = 844
Issue.Uop.sign = 107
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 26221
Issue.Uop.store = 17377
Issue.Uop.prefetch = 0
Issue.Uop.call = 2716
Issue.Uop.ret = 2488
Issue.Uop.jump = 947
Issue.Uop.branch = 14014
Issue.Uop.ibranch = 820
Issue.Uop.syscall = 25
Issue.Integer = 93114
Issue.Logic = 9446
Issue.FloatingPoint = 0
Issue.Memory = 43598
Issue.Ctrl = 20985
Issue.WndSwitch = 5204
Issue.Total = 167357
Issue.IPC = 0.5435
Issue.DutyCycle = 0.1359

; Commit stage
Commit.Uop.nop = 50
Commit.Uop.move = 4397
Commit.Uop.add = 16456
Commit.Uop.sub = 19542
Commit.Uop.mult = 143
Commit.Uop.div = 5
Commit.Uop.effaddr = 43708
Commit.Uop.and = 6266
Commit.Uop.or = 288
Commit.Uop.xor = 1490
Commit.Uop.not = 2
Commit.Uop.shift = 783
Commit.Uop.sign = 105
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 24909
Commit.Uop.store = 17377
Commit.Uop.prefetch = 0
Commit.Uop.call = 2433
Commit.Uop.ret = 2427
Commit.Uop.jump = 730
Commit.Uop.branch = 13809
Commit.Uop.ibranch = 599
Commit.Uop.syscall = 23
Commit.Integer = 84251
Commit.Logic = 8934
Commit.FloatingPoint = 0
Commit.Memory = 42286
Commit.Ctrl = 19998
Commit.WndSwitch = 4860
Commit.Total = 155542
Commit.IPC = 0.5052
Commit.DutyCycle = 0.1263

; Committed branches
Commit.Branches = 19998
Commit.Squashed = 33412
Commit.Mispred = 2444
Commit.PredAcc = 0.8778

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 155542
ROB.Writes = 188954
IQ.Size = 40
IQ.Reads = 123759
IQ.Writes = 138205
LSQ.Size = 20
LSQ.Reads = 43598
LSQ.Writes = 50749
RF_Int.Size = 80
RF_Int.Reads = 195489
RF_Int.Writes = 126427
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 222238
RAT.IntWrites = 128902
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 22445
BTB.Writes = 19998

