Fitter Status : Successful - Thu Sep 21 23:32:17 2023
Quartus Prime Version : 20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name : SAP1_Verilog
Top-level Entity Name : SAP1_Verilog
Family : MAX 10
Device : 10M50DAF484C7G
Timing Models : Final
Total logic elements : 95 / 49,760 ( < 1 % )
    Total combinational functions : 88 / 49,760 ( < 1 % )
    Dedicated logic registers : 46 / 49,760 ( < 1 % )
Total registers : 46
Total pins : 83 / 360 ( 23 % )
Total virtual pins : 0
Total memory bits : 0 / 1,677,312 ( 0 % )
Embedded Multiplier 9-bit elements : 0 / 288 ( 0 % )
Total PLLs : 0 / 4 ( 0 % )
UFM blocks : 0 / 1 ( 0 % )
ADC blocks : 0 / 2 ( 0 % )
