Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Aug 11 16:31:57 2021
| Host         : RHIT-R90XZ2Q6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UartTyperwriter2021summer_control_sets_placed.rpt
| Design       : UartTyperwriter2021summer
| Device       : xc7z010
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |            9 |
| Yes          | No                    | No                     |              34 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               3 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------------+---------------------------------------------+------------------+----------------+
|   Clock Signal   |               Enable Signal              |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+------------------+------------------------------------------+---------------------------------------------+------------------+----------------+
|  clock_IBUF_BUFG |                                          | UARTunit/TransmitUnit/kcuart/Tx_start       |                1 |              1 |
|  clock_IBUF_BUFG | UARTunit/BaudRateUnit/en_16_x_baud       | UARTunit/TransmitUnit/kcuart/Tx_start       |                1 |              3 |
|  clock_IBUF_BUFG | UARTunit/ReceiveUnit/buf_0/data_present  |                                             |                1 |              4 |
|  clock_IBUF_BUFG | UARTunit/TransmitUnit/buf_0/data_present |                                             |                1 |              4 |
|  clock_IBUF_BUFG | UARTunit/ReceiveUnit/buf_0/valid_write   |                                             |                1 |              8 |
|  clock_IBUF_BUFG | UARTunit/TransmitUnit/buf_0/valid_write  |                                             |                1 |              8 |
|  clock_IBUF_BUFG |                                          |                                             |                9 |             10 |
|  clock_IBUF_BUFG |                                          | reset_IBUF                                  |                4 |             11 |
|  clock_IBUF_BUFG |                                          | UARTunit/BaudRateUnit/baud_count[0]_i_1_n_0 |                4 |             16 |
|  clock_IBUF_BUFG | UARTunit/BaudRateUnit/en_16_x_baud       |                                             |               14 |             46 |
+------------------+------------------------------------------+---------------------------------------------+------------------+----------------+


