$date
	Wed Oct  7 11:36:33 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module soal33a_test $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module test $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#1
1%
#2
0%
1$
#3
1%
#4
1!
0%
0$
1#
#5
1%
#6
0!
0%
1$
#7
1%
#8
0!
0%
0$
0#
1"
#9
1%
#10
0%
1$
#11
1!
1%
#12
0%
0$
1#
#13
1%
#14
0%
1$
#15
1%
#16
