|pframe
clk50_pad => clk50_pad.IN2
rst_n_pad => hard_reset.IN1
rx0_pad <= fpd_link:FPD_Link.rx0
rx1_pad <= fpd_link:FPD_Link.rx1
rx2_pad <= fpd_link:FPD_Link.rx2
rx3_pad <= fpd_link:FPD_Link.rx3
clk_pad <= fpd_link:FPD_Link.clk
lcd_pwm <= sysctl:sysctl.pwm0
sdram_ba_pad[0] <= wb_sdram_ctrl:wb_sdram_ctrl.ba_pad_o
sdram_ba_pad[1] <= wb_sdram_ctrl:wb_sdram_ctrl.ba_pad_o
sdram_adr_pad[0] <= wb_sdram_ctrl:wb_sdram_ctrl.a_pad_o
sdram_adr_pad[1] <= wb_sdram_ctrl:wb_sdram_ctrl.a_pad_o
sdram_adr_pad[2] <= wb_sdram_ctrl:wb_sdram_ctrl.a_pad_o
sdram_adr_pad[3] <= wb_sdram_ctrl:wb_sdram_ctrl.a_pad_o
sdram_adr_pad[4] <= wb_sdram_ctrl:wb_sdram_ctrl.a_pad_o
sdram_adr_pad[5] <= wb_sdram_ctrl:wb_sdram_ctrl.a_pad_o
sdram_adr_pad[6] <= wb_sdram_ctrl:wb_sdram_ctrl.a_pad_o
sdram_adr_pad[7] <= wb_sdram_ctrl:wb_sdram_ctrl.a_pad_o
sdram_adr_pad[8] <= wb_sdram_ctrl:wb_sdram_ctrl.a_pad_o
sdram_adr_pad[9] <= wb_sdram_ctrl:wb_sdram_ctrl.a_pad_o
sdram_adr_pad[10] <= wb_sdram_ctrl:wb_sdram_ctrl.a_pad_o
sdram_adr_pad[11] <= wb_sdram_ctrl:wb_sdram_ctrl.a_pad_o
sdram_adr_pad[12] <= wb_sdram_ctrl:wb_sdram_ctrl.a_pad_o
sdram_ras_n_pad <= wb_sdram_ctrl:wb_sdram_ctrl.ras_pad_o
sdram_cas_n_pad <= wb_sdram_ctrl:wb_sdram_ctrl.cas_pad_o
sdram_we_n_pad <= wb_sdram_ctrl:wb_sdram_ctrl.we_pad_o
sdram_dq_pad[0] <> wb_sdram_ctrl:wb_sdram_ctrl.dq_i
sdram_dq_pad[0] <> sdram_dq_pad[0]
sdram_dq_pad[1] <> wb_sdram_ctrl:wb_sdram_ctrl.dq_i
sdram_dq_pad[1] <> sdram_dq_pad[1]
sdram_dq_pad[2] <> wb_sdram_ctrl:wb_sdram_ctrl.dq_i
sdram_dq_pad[2] <> sdram_dq_pad[2]
sdram_dq_pad[3] <> wb_sdram_ctrl:wb_sdram_ctrl.dq_i
sdram_dq_pad[3] <> sdram_dq_pad[3]
sdram_dq_pad[4] <> wb_sdram_ctrl:wb_sdram_ctrl.dq_i
sdram_dq_pad[4] <> sdram_dq_pad[4]
sdram_dq_pad[5] <> wb_sdram_ctrl:wb_sdram_ctrl.dq_i
sdram_dq_pad[5] <> sdram_dq_pad[5]
sdram_dq_pad[6] <> wb_sdram_ctrl:wb_sdram_ctrl.dq_i
sdram_dq_pad[6] <> sdram_dq_pad[6]
sdram_dq_pad[7] <> wb_sdram_ctrl:wb_sdram_ctrl.dq_i
sdram_dq_pad[7] <> sdram_dq_pad[7]
sdram_dq_pad[8] <> wb_sdram_ctrl:wb_sdram_ctrl.dq_i
sdram_dq_pad[8] <> sdram_dq_pad[8]
sdram_dq_pad[9] <> wb_sdram_ctrl:wb_sdram_ctrl.dq_i
sdram_dq_pad[9] <> sdram_dq_pad[9]
sdram_dq_pad[10] <> wb_sdram_ctrl:wb_sdram_ctrl.dq_i
sdram_dq_pad[10] <> sdram_dq_pad[10]
sdram_dq_pad[11] <> wb_sdram_ctrl:wb_sdram_ctrl.dq_i
sdram_dq_pad[11] <> sdram_dq_pad[11]
sdram_dq_pad[12] <> wb_sdram_ctrl:wb_sdram_ctrl.dq_i
sdram_dq_pad[12] <> sdram_dq_pad[12]
sdram_dq_pad[13] <> wb_sdram_ctrl:wb_sdram_ctrl.dq_i
sdram_dq_pad[13] <> sdram_dq_pad[13]
sdram_dq_pad[14] <> wb_sdram_ctrl:wb_sdram_ctrl.dq_i
sdram_dq_pad[14] <> sdram_dq_pad[14]
sdram_dq_pad[15] <> wb_sdram_ctrl:wb_sdram_ctrl.dq_i
sdram_dq_pad[15] <> sdram_dq_pad[15]
sdram_dqm_pad[0] <= wb_sdram_ctrl:wb_sdram_ctrl.dqm_pad_o
sdram_dqm_pad[1] <= wb_sdram_ctrl:wb_sdram_ctrl.dqm_pad_o
sdram_clk_pad <= sdram_clk_pad.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke_pad <= wb_sdram_ctrl:wb_sdram_ctrl.cke_pad_o
sdram_cs_n_pad <= wb_sdram_ctrl:wb_sdram_ctrl.cs_n_pad_o
spi_mosi_pad <= spi_flash:spi_flash.spi_mosi
spi_miso_pad => spi_miso_pad.IN1
spi_cs_pad <= spi_flash:spi_flash.spi_cs_n
spi_clk_pad <= spi_flash:spi_flash.spi_clk
uart_rx_pad => uart_rx_pad.IN1
uart_tx_pad <= uart:uart.uart_tx
mc_dat_pad[0] <> memcard:memcard.mc_d
mc_dat_pad[1] <> memcard:memcard.mc_d
mc_dat_pad[2] <> memcard:memcard.mc_d
mc_dat_pad[3] <> memcard:memcard.mc_d
mc_cmd_pad <> memcard:memcard.mc_cmd
mc_clk_pad <= memcard:memcard.mc_clk
leds_pad[0] <= sysctl:sysctl.gpio_outputs
leds_pad[1] <= sysctl:sysctl.gpio_outputs
leds_pad[2] <= sysctl:sysctl.gpio_outputs
leds_pad[3] <= sysctl:sysctl.gpio_outputs


|pframe|pll_x1:pll_x1
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|pframe|pll_x1:pll_x1|altpll:altpll_component
inclk[0] => pll_x1_altpll:auto_generated.inclk[0]
inclk[1] => pll_x1_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_x1_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|pframe|pll_x1:pll_x1|altpll:altpll_component|pll_x1_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|pframe|pll_3x5:pll_3x5
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|pframe|pll_3x5:pll_3x5|altpll:altpll_component
inclk[0] => pll_3x5_altpll:auto_generated.inclk[0]
inclk[1] => pll_3x5_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_3x5_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|pframe|pll_3x5:pll_3x5|altpll:altpll_component|pll_3x5_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|pframe|conbus5x6:wbswitch
sys_clk => sys_clk.IN1
sys_rst => sys_rst.IN1
m0_dat_i[0] => i_bus_m.DATAA
m0_dat_i[1] => i_bus_m.DATAA
m0_dat_i[2] => i_bus_m.DATAA
m0_dat_i[3] => i_bus_m.DATAA
m0_dat_i[4] => i_bus_m.DATAA
m0_dat_i[5] => i_bus_m.DATAA
m0_dat_i[6] => i_bus_m.DATAA
m0_dat_i[7] => i_bus_m.DATAA
m0_dat_i[8] => i_bus_m.DATAA
m0_dat_i[9] => i_bus_m.DATAA
m0_dat_i[10] => i_bus_m.DATAA
m0_dat_i[11] => i_bus_m.DATAA
m0_dat_i[12] => i_bus_m.DATAA
m0_dat_i[13] => i_bus_m.DATAA
m0_dat_i[14] => i_bus_m.DATAA
m0_dat_i[15] => i_bus_m.DATAA
m0_dat_i[16] => i_bus_m.DATAA
m0_dat_i[17] => i_bus_m.DATAA
m0_dat_i[18] => i_bus_m.DATAA
m0_dat_i[19] => i_bus_m.DATAA
m0_dat_i[20] => i_bus_m.DATAA
m0_dat_i[21] => i_bus_m.DATAA
m0_dat_i[22] => i_bus_m.DATAA
m0_dat_i[23] => i_bus_m.DATAA
m0_dat_i[24] => i_bus_m.DATAA
m0_dat_i[25] => i_bus_m.DATAA
m0_dat_i[26] => i_bus_m.DATAA
m0_dat_i[27] => i_bus_m.DATAA
m0_dat_i[28] => i_bus_m.DATAA
m0_dat_i[29] => i_bus_m.DATAA
m0_dat_i[30] => i_bus_m.DATAA
m0_dat_i[31] => i_bus_m.DATAA
m0_dat_o[0] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[1] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[2] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[3] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[4] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[5] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[6] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[7] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[8] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[9] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[10] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[11] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[12] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[13] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[14] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[15] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[16] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[17] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[18] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[19] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[20] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[21] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[22] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[23] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[24] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[25] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[26] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[27] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[28] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[29] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[30] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_dat_o[31] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m0_adr_i[0] => i_bus_m.DATAA
m0_adr_i[1] => i_bus_m.DATAA
m0_adr_i[2] => i_bus_m.DATAA
m0_adr_i[3] => i_bus_m.DATAA
m0_adr_i[4] => i_bus_m.DATAA
m0_adr_i[5] => i_bus_m.DATAA
m0_adr_i[6] => i_bus_m.DATAA
m0_adr_i[7] => i_bus_m.DATAA
m0_adr_i[8] => i_bus_m.DATAA
m0_adr_i[9] => i_bus_m.DATAA
m0_adr_i[10] => i_bus_m.DATAA
m0_adr_i[11] => i_bus_m.DATAA
m0_adr_i[12] => i_bus_m.DATAA
m0_adr_i[13] => i_bus_m.DATAA
m0_adr_i[14] => i_bus_m.DATAA
m0_adr_i[15] => i_bus_m.DATAA
m0_adr_i[16] => i_bus_m.DATAA
m0_adr_i[17] => i_bus_m.DATAA
m0_adr_i[18] => i_bus_m.DATAA
m0_adr_i[19] => i_bus_m.DATAA
m0_adr_i[20] => i_bus_m.DATAA
m0_adr_i[21] => i_bus_m.DATAA
m0_adr_i[22] => i_bus_m.DATAA
m0_adr_i[23] => i_bus_m.DATAA
m0_adr_i[24] => i_bus_m.DATAA
m0_adr_i[25] => i_bus_m.DATAA
m0_adr_i[26] => i_bus_m.DATAA
m0_adr_i[27] => i_bus_m.DATAA
m0_adr_i[28] => i_bus_m.DATAA
m0_adr_i[29] => i_bus_m.DATAA
m0_adr_i[30] => i_bus_m.DATAA
m0_adr_i[31] => i_bus_m.DATAA
m0_cti_i[0] => i_bus_m.DATAA
m0_cti_i[1] => i_bus_m.DATAA
m0_cti_i[2] => i_bus_m.DATAA
m0_sel_i[0] => i_bus_m.DATAA
m0_sel_i[1] => i_bus_m.DATAA
m0_sel_i[2] => i_bus_m.DATAA
m0_sel_i[3] => i_bus_m.DATAA
m0_we_i => i_bus_m.DATAA
m0_cyc_i => req[0].IN1
m0_stb_i => i_bus_m.DATAA
m0_ack_o <= m0_ack_o.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_i[0] => i_bus_m.DATAB
m1_dat_i[1] => i_bus_m.DATAB
m1_dat_i[2] => i_bus_m.DATAB
m1_dat_i[3] => i_bus_m.DATAB
m1_dat_i[4] => i_bus_m.DATAB
m1_dat_i[5] => i_bus_m.DATAB
m1_dat_i[6] => i_bus_m.DATAB
m1_dat_i[7] => i_bus_m.DATAB
m1_dat_i[8] => i_bus_m.DATAB
m1_dat_i[9] => i_bus_m.DATAB
m1_dat_i[10] => i_bus_m.DATAB
m1_dat_i[11] => i_bus_m.DATAB
m1_dat_i[12] => i_bus_m.DATAB
m1_dat_i[13] => i_bus_m.DATAB
m1_dat_i[14] => i_bus_m.DATAB
m1_dat_i[15] => i_bus_m.DATAB
m1_dat_i[16] => i_bus_m.DATAB
m1_dat_i[17] => i_bus_m.DATAB
m1_dat_i[18] => i_bus_m.DATAB
m1_dat_i[19] => i_bus_m.DATAB
m1_dat_i[20] => i_bus_m.DATAB
m1_dat_i[21] => i_bus_m.DATAB
m1_dat_i[22] => i_bus_m.DATAB
m1_dat_i[23] => i_bus_m.DATAB
m1_dat_i[24] => i_bus_m.DATAB
m1_dat_i[25] => i_bus_m.DATAB
m1_dat_i[26] => i_bus_m.DATAB
m1_dat_i[27] => i_bus_m.DATAB
m1_dat_i[28] => i_bus_m.DATAB
m1_dat_i[29] => i_bus_m.DATAB
m1_dat_i[30] => i_bus_m.DATAB
m1_dat_i[31] => i_bus_m.DATAB
m1_dat_o[0] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[1] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[2] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[3] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[4] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[5] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[6] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[7] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[8] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[9] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[10] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[11] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[12] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[13] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[14] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[15] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[16] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[17] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[18] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[19] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[20] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[21] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[22] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[23] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[24] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[25] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[26] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[27] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[28] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[29] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[30] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_dat_o[31] <= i_dat_s.DB_MAX_OUTPUT_PORT_TYPE
m1_adr_i[0] => i_bus_m.DATAB
m1_adr_i[1] => i_bus_m.DATAB
m1_adr_i[2] => i_bus_m.DATAB
m1_adr_i[3] => i_bus_m.DATAB
m1_adr_i[4] => i_bus_m.DATAB
m1_adr_i[5] => i_bus_m.DATAB
m1_adr_i[6] => i_bus_m.DATAB
m1_adr_i[7] => i_bus_m.DATAB
m1_adr_i[8] => i_bus_m.DATAB
m1_adr_i[9] => i_bus_m.DATAB
m1_adr_i[10] => i_bus_m.DATAB
m1_adr_i[11] => i_bus_m.DATAB
m1_adr_i[12] => i_bus_m.DATAB
m1_adr_i[13] => i_bus_m.DATAB
m1_adr_i[14] => i_bus_m.DATAB
m1_adr_i[15] => i_bus_m.DATAB
m1_adr_i[16] => i_bus_m.DATAB
m1_adr_i[17] => i_bus_m.DATAB
m1_adr_i[18] => i_bus_m.DATAB
m1_adr_i[19] => i_bus_m.DATAB
m1_adr_i[20] => i_bus_m.DATAB
m1_adr_i[21] => i_bus_m.DATAB
m1_adr_i[22] => i_bus_m.DATAB
m1_adr_i[23] => i_bus_m.DATAB
m1_adr_i[24] => i_bus_m.DATAB
m1_adr_i[25] => i_bus_m.DATAB
m1_adr_i[26] => i_bus_m.DATAB
m1_adr_i[27] => i_bus_m.DATAB
m1_adr_i[28] => i_bus_m.DATAB
m1_adr_i[29] => i_bus_m.DATAB
m1_adr_i[30] => i_bus_m.DATAB
m1_adr_i[31] => i_bus_m.DATAB
m1_cti_i[0] => i_bus_m.DATAB
m1_cti_i[1] => i_bus_m.DATAB
m1_cti_i[2] => i_bus_m.DATAB
m1_sel_i[0] => i_bus_m.DATAB
m1_sel_i[1] => i_bus_m.DATAB
m1_sel_i[2] => i_bus_m.DATAB
m1_sel_i[3] => i_bus_m.DATAB
m1_we_i => i_bus_m.DATAB
m1_cyc_i => req[1].IN1
m1_stb_i => i_bus_m.DATAB
m1_ack_o <= m1_ack_o.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_i[0] => i_dat_s.IN1
s0_dat_i[1] => i_dat_s.IN1
s0_dat_i[2] => i_dat_s.IN1
s0_dat_i[3] => i_dat_s.IN1
s0_dat_i[4] => i_dat_s.IN1
s0_dat_i[5] => i_dat_s.IN1
s0_dat_i[6] => i_dat_s.IN1
s0_dat_i[7] => i_dat_s.IN1
s0_dat_i[8] => i_dat_s.IN1
s0_dat_i[9] => i_dat_s.IN1
s0_dat_i[10] => i_dat_s.IN1
s0_dat_i[11] => i_dat_s.IN1
s0_dat_i[12] => i_dat_s.IN1
s0_dat_i[13] => i_dat_s.IN1
s0_dat_i[14] => i_dat_s.IN1
s0_dat_i[15] => i_dat_s.IN1
s0_dat_i[16] => i_dat_s.IN1
s0_dat_i[17] => i_dat_s.IN1
s0_dat_i[18] => i_dat_s.IN1
s0_dat_i[19] => i_dat_s.IN1
s0_dat_i[20] => i_dat_s.IN1
s0_dat_i[21] => i_dat_s.IN1
s0_dat_i[22] => i_dat_s.IN1
s0_dat_i[23] => i_dat_s.IN1
s0_dat_i[24] => i_dat_s.IN1
s0_dat_i[25] => i_dat_s.IN1
s0_dat_i[26] => i_dat_s.IN1
s0_dat_i[27] => i_dat_s.IN1
s0_dat_i[28] => i_dat_s.IN1
s0_dat_i[29] => i_dat_s.IN1
s0_dat_i[30] => i_dat_s.IN1
s0_dat_i[31] => i_dat_s.IN1
s0_dat_o[0] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[1] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[2] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[3] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[4] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[5] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[6] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[7] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[8] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[9] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[10] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[11] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[12] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[13] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[14] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[15] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[16] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[17] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[18] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[19] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[20] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[21] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[22] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[23] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[24] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[25] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[26] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[27] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[28] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[29] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[30] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_dat_o[31] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[0] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[1] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[2] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[3] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[4] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[5] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[6] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[7] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[8] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[9] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[10] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[11] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[12] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[13] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[14] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[15] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[16] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[17] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[18] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[19] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[20] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[21] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[22] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[23] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[24] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[25] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[26] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[27] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[28] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[29] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[30] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_adr_o[31] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_cti_o[0] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_cti_o[1] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_cti_o[2] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_sel_o[0] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_sel_o[1] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_sel_o[2] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_sel_o[3] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_we_o <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_cyc_o <= concat.DB_MAX_OUTPUT_PORT_TYPE
s0_stb_o <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s0_ack_i => i_bus_ack.IN0
s1_dat_i[0] => i_dat_s.IN1
s1_dat_i[1] => i_dat_s.IN1
s1_dat_i[2] => i_dat_s.IN1
s1_dat_i[3] => i_dat_s.IN1
s1_dat_i[4] => i_dat_s.IN1
s1_dat_i[5] => i_dat_s.IN1
s1_dat_i[6] => i_dat_s.IN1
s1_dat_i[7] => i_dat_s.IN1
s1_dat_i[8] => i_dat_s.IN1
s1_dat_i[9] => i_dat_s.IN1
s1_dat_i[10] => i_dat_s.IN1
s1_dat_i[11] => i_dat_s.IN1
s1_dat_i[12] => i_dat_s.IN1
s1_dat_i[13] => i_dat_s.IN1
s1_dat_i[14] => i_dat_s.IN1
s1_dat_i[15] => i_dat_s.IN1
s1_dat_i[16] => i_dat_s.IN1
s1_dat_i[17] => i_dat_s.IN1
s1_dat_i[18] => i_dat_s.IN1
s1_dat_i[19] => i_dat_s.IN1
s1_dat_i[20] => i_dat_s.IN1
s1_dat_i[21] => i_dat_s.IN1
s1_dat_i[22] => i_dat_s.IN1
s1_dat_i[23] => i_dat_s.IN1
s1_dat_i[24] => i_dat_s.IN1
s1_dat_i[25] => i_dat_s.IN1
s1_dat_i[26] => i_dat_s.IN1
s1_dat_i[27] => i_dat_s.IN1
s1_dat_i[28] => i_dat_s.IN1
s1_dat_i[29] => i_dat_s.IN1
s1_dat_i[30] => i_dat_s.IN1
s1_dat_i[31] => i_dat_s.IN1
s1_dat_o[0] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[1] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[2] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[3] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[4] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[5] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[6] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[7] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[8] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[9] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[10] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[11] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[12] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[13] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[14] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[15] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[16] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[17] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[18] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[19] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[20] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[21] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[22] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[23] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[24] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[25] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[26] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[27] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[28] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[29] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[30] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_dat_o[31] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[0] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[1] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[2] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[3] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[4] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[5] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[6] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[7] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[8] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[9] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[10] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[11] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[12] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[13] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[14] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[15] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[16] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[17] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[18] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[19] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[20] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[21] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[22] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[23] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[24] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[25] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[26] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[27] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[28] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[29] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[30] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_adr_o[31] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_cti_o[0] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_cti_o[1] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_cti_o[2] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_sel_o[0] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_sel_o[1] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_sel_o[2] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_sel_o[3] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_we_o <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_cyc_o <= concat.DB_MAX_OUTPUT_PORT_TYPE
s1_stb_o <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s1_ack_i => i_bus_ack.IN1
s2_dat_i[0] => i_dat_s.IN1
s2_dat_i[1] => i_dat_s.IN1
s2_dat_i[2] => i_dat_s.IN1
s2_dat_i[3] => i_dat_s.IN1
s2_dat_i[4] => i_dat_s.IN1
s2_dat_i[5] => i_dat_s.IN1
s2_dat_i[6] => i_dat_s.IN1
s2_dat_i[7] => i_dat_s.IN1
s2_dat_i[8] => i_dat_s.IN1
s2_dat_i[9] => i_dat_s.IN1
s2_dat_i[10] => i_dat_s.IN1
s2_dat_i[11] => i_dat_s.IN1
s2_dat_i[12] => i_dat_s.IN1
s2_dat_i[13] => i_dat_s.IN1
s2_dat_i[14] => i_dat_s.IN1
s2_dat_i[15] => i_dat_s.IN1
s2_dat_i[16] => i_dat_s.IN1
s2_dat_i[17] => i_dat_s.IN1
s2_dat_i[18] => i_dat_s.IN1
s2_dat_i[19] => i_dat_s.IN1
s2_dat_i[20] => i_dat_s.IN1
s2_dat_i[21] => i_dat_s.IN1
s2_dat_i[22] => i_dat_s.IN1
s2_dat_i[23] => i_dat_s.IN1
s2_dat_i[24] => i_dat_s.IN1
s2_dat_i[25] => i_dat_s.IN1
s2_dat_i[26] => i_dat_s.IN1
s2_dat_i[27] => i_dat_s.IN1
s2_dat_i[28] => i_dat_s.IN1
s2_dat_i[29] => i_dat_s.IN1
s2_dat_i[30] => i_dat_s.IN1
s2_dat_i[31] => i_dat_s.IN1
s2_dat_o[0] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[1] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[2] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[3] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[4] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[5] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[6] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[7] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[8] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[9] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[10] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[11] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[12] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[13] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[14] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[15] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[16] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[17] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[18] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[19] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[20] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[21] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[22] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[23] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[24] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[25] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[26] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[27] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[28] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[29] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[30] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_dat_o[31] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[0] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[1] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[2] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[3] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[4] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[5] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[6] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[7] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[8] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[9] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[10] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[11] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[12] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[13] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[14] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[15] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[16] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[17] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[18] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[19] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[20] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[21] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[22] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[23] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[24] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[25] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[26] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[27] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[28] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[29] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[30] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_adr_o[31] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_cti_o[0] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_cti_o[1] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_cti_o[2] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_sel_o[0] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_sel_o[1] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_sel_o[2] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_sel_o[3] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_we_o <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_cyc_o <= concat.DB_MAX_OUTPUT_PORT_TYPE
s2_stb_o <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s2_ack_i => i_bus_ack.IN1
s3_dat_i[0] => i_dat_s.IN1
s3_dat_i[1] => i_dat_s.IN1
s3_dat_i[2] => i_dat_s.IN1
s3_dat_i[3] => i_dat_s.IN1
s3_dat_i[4] => i_dat_s.IN1
s3_dat_i[5] => i_dat_s.IN1
s3_dat_i[6] => i_dat_s.IN1
s3_dat_i[7] => i_dat_s.IN1
s3_dat_i[8] => i_dat_s.IN1
s3_dat_i[9] => i_dat_s.IN1
s3_dat_i[10] => i_dat_s.IN1
s3_dat_i[11] => i_dat_s.IN1
s3_dat_i[12] => i_dat_s.IN1
s3_dat_i[13] => i_dat_s.IN1
s3_dat_i[14] => i_dat_s.IN1
s3_dat_i[15] => i_dat_s.IN1
s3_dat_i[16] => i_dat_s.IN1
s3_dat_i[17] => i_dat_s.IN1
s3_dat_i[18] => i_dat_s.IN1
s3_dat_i[19] => i_dat_s.IN1
s3_dat_i[20] => i_dat_s.IN1
s3_dat_i[21] => i_dat_s.IN1
s3_dat_i[22] => i_dat_s.IN1
s3_dat_i[23] => i_dat_s.IN1
s3_dat_i[24] => i_dat_s.IN1
s3_dat_i[25] => i_dat_s.IN1
s3_dat_i[26] => i_dat_s.IN1
s3_dat_i[27] => i_dat_s.IN1
s3_dat_i[28] => i_dat_s.IN1
s3_dat_i[29] => i_dat_s.IN1
s3_dat_i[30] => i_dat_s.IN1
s3_dat_i[31] => i_dat_s.IN1
s3_dat_o[0] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[1] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[2] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[3] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[4] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[5] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[6] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[7] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[8] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[9] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[10] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[11] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[12] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[13] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[14] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[15] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[16] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[17] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[18] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[19] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[20] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[21] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[22] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[23] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[24] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[25] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[26] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[27] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[28] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[29] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[30] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_dat_o[31] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[0] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[1] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[2] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[3] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[4] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[5] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[6] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[7] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[8] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[9] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[10] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[11] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[12] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[13] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[14] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[15] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[16] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[17] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[18] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[19] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[20] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[21] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[22] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[23] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[24] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[25] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[26] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[27] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[28] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[29] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[30] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_adr_o[31] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_cti_o[0] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_cti_o[1] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_cti_o[2] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_sel_o[0] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_sel_o[1] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_sel_o[2] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_sel_o[3] <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_we_o <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_cyc_o <= concat.DB_MAX_OUTPUT_PORT_TYPE
s3_stb_o <= i_bus_m.DB_MAX_OUTPUT_PORT_TYPE
s3_ack_i => i_bus_ack.IN1


|pframe|conbus5x6:wbswitch|conbus_arb5:arb
sys_clk => state.CLK
sys_rst => state.OUTPUTSELECT
req[0] => next_state.OUTPUTSELECT
req[0] => next_state.OUTPUTSELECT
req[1] => next_state.OUTPUTSELECT
req[1] => next_state.OUTPUTSELECT
gnt <= state.DB_MAX_OUTPUT_PORT_TYPE


|pframe|csrbrg:csrbrg
sys_clk => csr_do[0]~reg0.CLK
sys_clk => csr_do[1]~reg0.CLK
sys_clk => csr_do[2]~reg0.CLK
sys_clk => csr_do[3]~reg0.CLK
sys_clk => csr_do[4]~reg0.CLK
sys_clk => csr_do[5]~reg0.CLK
sys_clk => csr_do[6]~reg0.CLK
sys_clk => csr_do[7]~reg0.CLK
sys_clk => csr_do[8]~reg0.CLK
sys_clk => csr_do[9]~reg0.CLK
sys_clk => csr_do[10]~reg0.CLK
sys_clk => csr_do[11]~reg0.CLK
sys_clk => csr_do[12]~reg0.CLK
sys_clk => csr_do[13]~reg0.CLK
sys_clk => csr_do[14]~reg0.CLK
sys_clk => csr_do[15]~reg0.CLK
sys_clk => csr_do[16]~reg0.CLK
sys_clk => csr_do[17]~reg0.CLK
sys_clk => csr_do[18]~reg0.CLK
sys_clk => csr_do[19]~reg0.CLK
sys_clk => csr_do[20]~reg0.CLK
sys_clk => csr_do[21]~reg0.CLK
sys_clk => csr_do[22]~reg0.CLK
sys_clk => csr_do[23]~reg0.CLK
sys_clk => csr_do[24]~reg0.CLK
sys_clk => csr_do[25]~reg0.CLK
sys_clk => csr_do[26]~reg0.CLK
sys_clk => csr_do[27]~reg0.CLK
sys_clk => csr_do[28]~reg0.CLK
sys_clk => csr_do[29]~reg0.CLK
sys_clk => csr_do[30]~reg0.CLK
sys_clk => csr_do[31]~reg0.CLK
sys_clk => csr_we~reg0.CLK
sys_clk => csr_a[0]~reg0.CLK
sys_clk => csr_a[1]~reg0.CLK
sys_clk => csr_a[2]~reg0.CLK
sys_clk => csr_a[3]~reg0.CLK
sys_clk => csr_a[4]~reg0.CLK
sys_clk => csr_a[5]~reg0.CLK
sys_clk => csr_a[6]~reg0.CLK
sys_clk => csr_a[7]~reg0.CLK
sys_clk => csr_a[8]~reg0.CLK
sys_clk => csr_a[9]~reg0.CLK
sys_clk => csr_a[10]~reg0.CLK
sys_clk => csr_a[11]~reg0.CLK
sys_clk => csr_a[12]~reg0.CLK
sys_clk => csr_a[13]~reg0.CLK
sys_clk => wb_dat_o[0]~reg0.CLK
sys_clk => wb_dat_o[1]~reg0.CLK
sys_clk => wb_dat_o[2]~reg0.CLK
sys_clk => wb_dat_o[3]~reg0.CLK
sys_clk => wb_dat_o[4]~reg0.CLK
sys_clk => wb_dat_o[5]~reg0.CLK
sys_clk => wb_dat_o[6]~reg0.CLK
sys_clk => wb_dat_o[7]~reg0.CLK
sys_clk => wb_dat_o[8]~reg0.CLK
sys_clk => wb_dat_o[9]~reg0.CLK
sys_clk => wb_dat_o[10]~reg0.CLK
sys_clk => wb_dat_o[11]~reg0.CLK
sys_clk => wb_dat_o[12]~reg0.CLK
sys_clk => wb_dat_o[13]~reg0.CLK
sys_clk => wb_dat_o[14]~reg0.CLK
sys_clk => wb_dat_o[15]~reg0.CLK
sys_clk => wb_dat_o[16]~reg0.CLK
sys_clk => wb_dat_o[17]~reg0.CLK
sys_clk => wb_dat_o[18]~reg0.CLK
sys_clk => wb_dat_o[19]~reg0.CLK
sys_clk => wb_dat_o[20]~reg0.CLK
sys_clk => wb_dat_o[21]~reg0.CLK
sys_clk => wb_dat_o[22]~reg0.CLK
sys_clk => wb_dat_o[23]~reg0.CLK
sys_clk => wb_dat_o[24]~reg0.CLK
sys_clk => wb_dat_o[25]~reg0.CLK
sys_clk => wb_dat_o[26]~reg0.CLK
sys_clk => wb_dat_o[27]~reg0.CLK
sys_clk => wb_dat_o[28]~reg0.CLK
sys_clk => wb_dat_o[29]~reg0.CLK
sys_clk => wb_dat_o[30]~reg0.CLK
sys_clk => wb_dat_o[31]~reg0.CLK
sys_clk => state~1.DATAIN
sys_rst => state.OUTPUTSELECT
sys_rst => state.OUTPUTSELECT
sys_rst => state.OUTPUTSELECT
sys_rst => state.OUTPUTSELECT
wb_adr_i[0] => ~NO_FANOUT~
wb_adr_i[1] => ~NO_FANOUT~
wb_adr_i[2] => csr_a[0]~reg0.DATAIN
wb_adr_i[3] => csr_a[1]~reg0.DATAIN
wb_adr_i[4] => csr_a[2]~reg0.DATAIN
wb_adr_i[5] => csr_a[3]~reg0.DATAIN
wb_adr_i[6] => csr_a[4]~reg0.DATAIN
wb_adr_i[7] => csr_a[5]~reg0.DATAIN
wb_adr_i[8] => csr_a[6]~reg0.DATAIN
wb_adr_i[9] => csr_a[7]~reg0.DATAIN
wb_adr_i[10] => csr_a[8]~reg0.DATAIN
wb_adr_i[11] => csr_a[9]~reg0.DATAIN
wb_adr_i[12] => csr_a[10]~reg0.DATAIN
wb_adr_i[13] => csr_a[11]~reg0.DATAIN
wb_adr_i[14] => csr_a[12]~reg0.DATAIN
wb_adr_i[15] => csr_a[13]~reg0.DATAIN
wb_adr_i[16] => ~NO_FANOUT~
wb_adr_i[17] => ~NO_FANOUT~
wb_adr_i[18] => ~NO_FANOUT~
wb_adr_i[19] => ~NO_FANOUT~
wb_adr_i[20] => ~NO_FANOUT~
wb_adr_i[21] => ~NO_FANOUT~
wb_adr_i[22] => ~NO_FANOUT~
wb_adr_i[23] => ~NO_FANOUT~
wb_adr_i[24] => ~NO_FANOUT~
wb_adr_i[25] => ~NO_FANOUT~
wb_adr_i[26] => ~NO_FANOUT~
wb_adr_i[27] => ~NO_FANOUT~
wb_adr_i[28] => ~NO_FANOUT~
wb_adr_i[29] => ~NO_FANOUT~
wb_adr_i[30] => ~NO_FANOUT~
wb_adr_i[31] => ~NO_FANOUT~
wb_dat_i[0] => csr_do[0]~reg0.DATAIN
wb_dat_i[1] => csr_do[1]~reg0.DATAIN
wb_dat_i[2] => csr_do[2]~reg0.DATAIN
wb_dat_i[3] => csr_do[3]~reg0.DATAIN
wb_dat_i[4] => csr_do[4]~reg0.DATAIN
wb_dat_i[5] => csr_do[5]~reg0.DATAIN
wb_dat_i[6] => csr_do[6]~reg0.DATAIN
wb_dat_i[7] => csr_do[7]~reg0.DATAIN
wb_dat_i[8] => csr_do[8]~reg0.DATAIN
wb_dat_i[9] => csr_do[9]~reg0.DATAIN
wb_dat_i[10] => csr_do[10]~reg0.DATAIN
wb_dat_i[11] => csr_do[11]~reg0.DATAIN
wb_dat_i[12] => csr_do[12]~reg0.DATAIN
wb_dat_i[13] => csr_do[13]~reg0.DATAIN
wb_dat_i[14] => csr_do[14]~reg0.DATAIN
wb_dat_i[15] => csr_do[15]~reg0.DATAIN
wb_dat_i[16] => csr_do[16]~reg0.DATAIN
wb_dat_i[17] => csr_do[17]~reg0.DATAIN
wb_dat_i[18] => csr_do[18]~reg0.DATAIN
wb_dat_i[19] => csr_do[19]~reg0.DATAIN
wb_dat_i[20] => csr_do[20]~reg0.DATAIN
wb_dat_i[21] => csr_do[21]~reg0.DATAIN
wb_dat_i[22] => csr_do[22]~reg0.DATAIN
wb_dat_i[23] => csr_do[23]~reg0.DATAIN
wb_dat_i[24] => csr_do[24]~reg0.DATAIN
wb_dat_i[25] => csr_do[25]~reg0.DATAIN
wb_dat_i[26] => csr_do[26]~reg0.DATAIN
wb_dat_i[27] => csr_do[27]~reg0.DATAIN
wb_dat_i[28] => csr_do[28]~reg0.DATAIN
wb_dat_i[29] => csr_do[29]~reg0.DATAIN
wb_dat_i[30] => csr_do[30]~reg0.DATAIN
wb_dat_i[31] => csr_do[31]~reg0.DATAIN
wb_dat_o[0] <= wb_dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[1] <= wb_dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[2] <= wb_dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[3] <= wb_dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[4] <= wb_dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[5] <= wb_dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[6] <= wb_dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[7] <= wb_dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[8] <= wb_dat_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[9] <= wb_dat_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[10] <= wb_dat_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[11] <= wb_dat_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[12] <= wb_dat_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[13] <= wb_dat_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[14] <= wb_dat_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[15] <= wb_dat_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[16] <= wb_dat_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[17] <= wb_dat_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[18] <= wb_dat_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[19] <= wb_dat_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[20] <= wb_dat_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[21] <= wb_dat_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[22] <= wb_dat_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[23] <= wb_dat_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[24] <= wb_dat_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[25] <= wb_dat_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[26] <= wb_dat_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[27] <= wb_dat_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[28] <= wb_dat_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[29] <= wb_dat_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[30] <= wb_dat_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[31] <= wb_dat_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_cyc_i => always3.IN0
wb_stb_i => always3.IN1
wb_we_i => next_csr_we.DATAB
wb_we_i => next_state.DATAB
wb_we_i => next_state.DATAB
wb_ack_o <= wb_ack_o.DB_MAX_OUTPUT_PORT_TYPE
csr_a[0] <= csr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_a[1] <= csr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_a[2] <= csr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_a[3] <= csr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_a[4] <= csr_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_a[5] <= csr_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_a[6] <= csr_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_a[7] <= csr_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_a[8] <= csr_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_a[9] <= csr_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_a[10] <= csr_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_a[11] <= csr_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_a[12] <= csr_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_a[13] <= csr_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_we <= csr_we~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[0] <= csr_do[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[1] <= csr_do[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[2] <= csr_do[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[3] <= csr_do[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[4] <= csr_do[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[5] <= csr_do[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[6] <= csr_do[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[7] <= csr_do[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[8] <= csr_do[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[9] <= csr_do[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[10] <= csr_do[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[11] <= csr_do[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[12] <= csr_do[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[13] <= csr_do[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[14] <= csr_do[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[15] <= csr_do[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[16] <= csr_do[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[17] <= csr_do[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[18] <= csr_do[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[19] <= csr_do[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[20] <= csr_do[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[21] <= csr_do[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[22] <= csr_do[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[23] <= csr_do[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[24] <= csr_do[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[25] <= csr_do[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[26] <= csr_do[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[27] <= csr_do[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[28] <= csr_do[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[29] <= csr_do[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[30] <= csr_do[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[31] <= csr_do[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_di[0] => wb_dat_o[0]~reg0.DATAIN
csr_di[1] => wb_dat_o[1]~reg0.DATAIN
csr_di[2] => wb_dat_o[2]~reg0.DATAIN
csr_di[3] => wb_dat_o[3]~reg0.DATAIN
csr_di[4] => wb_dat_o[4]~reg0.DATAIN
csr_di[5] => wb_dat_o[5]~reg0.DATAIN
csr_di[6] => wb_dat_o[6]~reg0.DATAIN
csr_di[7] => wb_dat_o[7]~reg0.DATAIN
csr_di[8] => wb_dat_o[8]~reg0.DATAIN
csr_di[9] => wb_dat_o[9]~reg0.DATAIN
csr_di[10] => wb_dat_o[10]~reg0.DATAIN
csr_di[11] => wb_dat_o[11]~reg0.DATAIN
csr_di[12] => wb_dat_o[12]~reg0.DATAIN
csr_di[13] => wb_dat_o[13]~reg0.DATAIN
csr_di[14] => wb_dat_o[14]~reg0.DATAIN
csr_di[15] => wb_dat_o[15]~reg0.DATAIN
csr_di[16] => wb_dat_o[16]~reg0.DATAIN
csr_di[17] => wb_dat_o[17]~reg0.DATAIN
csr_di[18] => wb_dat_o[18]~reg0.DATAIN
csr_di[19] => wb_dat_o[19]~reg0.DATAIN
csr_di[20] => wb_dat_o[20]~reg0.DATAIN
csr_di[21] => wb_dat_o[21]~reg0.DATAIN
csr_di[22] => wb_dat_o[22]~reg0.DATAIN
csr_di[23] => wb_dat_o[23]~reg0.DATAIN
csr_di[24] => wb_dat_o[24]~reg0.DATAIN
csr_di[25] => wb_dat_o[25]~reg0.DATAIN
csr_di[26] => wb_dat_o[26]~reg0.DATAIN
csr_di[27] => wb_dat_o[27]~reg0.DATAIN
csr_di[28] => wb_dat_o[28]~reg0.DATAIN
csr_di[29] => wb_dat_o[29]~reg0.DATAIN
csr_di[30] => wb_dat_o[30]~reg0.DATAIN
csr_di[31] => wb_dat_o[31]~reg0.DATAIN


|pframe|fpd_link:FPD_Link
sys_clk => sys_clk.IN1
sys_rst => sys_rst.IN2
pixel_clk => pixel_clk.IN2
serial_clk => serial_clk.IN1
csr_a[0] => csr_a[0].IN1
csr_a[1] => csr_a[1].IN1
csr_a[2] => csr_a[2].IN1
csr_a[3] => csr_a[3].IN1
csr_a[4] => csr_a[4].IN1
csr_a[5] => csr_a[5].IN1
csr_a[6] => csr_a[6].IN1
csr_a[7] => csr_a[7].IN1
csr_a[8] => csr_a[8].IN1
csr_a[9] => csr_a[9].IN1
csr_a[10] => csr_a[10].IN1
csr_a[11] => csr_a[11].IN1
csr_a[12] => csr_a[12].IN1
csr_a[13] => csr_a[13].IN1
csr_di[0] => csr_di[0].IN1
csr_di[1] => csr_di[1].IN1
csr_di[2] => csr_di[2].IN1
csr_di[3] => csr_di[3].IN1
csr_di[4] => csr_di[4].IN1
csr_di[5] => csr_di[5].IN1
csr_di[6] => csr_di[6].IN1
csr_di[7] => csr_di[7].IN1
csr_di[8] => csr_di[8].IN1
csr_di[9] => csr_di[9].IN1
csr_di[10] => csr_di[10].IN1
csr_di[11] => csr_di[11].IN1
csr_di[12] => csr_di[12].IN1
csr_di[13] => csr_di[13].IN1
csr_di[14] => csr_di[14].IN1
csr_di[15] => csr_di[15].IN1
csr_di[16] => csr_di[16].IN1
csr_di[17] => csr_di[17].IN1
csr_di[18] => csr_di[18].IN1
csr_di[19] => csr_di[19].IN1
csr_di[20] => csr_di[20].IN1
csr_di[21] => csr_di[21].IN1
csr_di[22] => csr_di[22].IN1
csr_di[23] => csr_di[23].IN1
csr_di[24] => csr_di[24].IN1
csr_di[25] => csr_di[25].IN1
csr_di[26] => csr_di[26].IN1
csr_di[27] => csr_di[27].IN1
csr_di[28] => csr_di[28].IN1
csr_di[29] => csr_di[29].IN1
csr_di[30] => csr_di[30].IN1
csr_di[31] => csr_di[31].IN1
csr_do[0] <= vgafb:vgafb.csr_do
csr_do[1] <= vgafb:vgafb.csr_do
csr_do[2] <= vgafb:vgafb.csr_do
csr_do[3] <= vgafb:vgafb.csr_do
csr_do[4] <= vgafb:vgafb.csr_do
csr_do[5] <= vgafb:vgafb.csr_do
csr_do[6] <= vgafb:vgafb.csr_do
csr_do[7] <= vgafb:vgafb.csr_do
csr_do[8] <= vgafb:vgafb.csr_do
csr_do[9] <= vgafb:vgafb.csr_do
csr_do[10] <= vgafb:vgafb.csr_do
csr_do[11] <= vgafb:vgafb.csr_do
csr_do[12] <= vgafb:vgafb.csr_do
csr_do[13] <= vgafb:vgafb.csr_do
csr_do[14] <= vgafb:vgafb.csr_do
csr_do[15] <= vgafb:vgafb.csr_do
csr_do[16] <= vgafb:vgafb.csr_do
csr_do[17] <= vgafb:vgafb.csr_do
csr_do[18] <= vgafb:vgafb.csr_do
csr_do[19] <= vgafb:vgafb.csr_do
csr_do[20] <= vgafb:vgafb.csr_do
csr_do[21] <= vgafb:vgafb.csr_do
csr_do[22] <= vgafb:vgafb.csr_do
csr_do[23] <= vgafb:vgafb.csr_do
csr_do[24] <= vgafb:vgafb.csr_do
csr_do[25] <= vgafb:vgafb.csr_do
csr_do[26] <= vgafb:vgafb.csr_do
csr_do[27] <= vgafb:vgafb.csr_do
csr_do[28] <= vgafb:vgafb.csr_do
csr_do[29] <= vgafb:vgafb.csr_do
csr_do[30] <= vgafb:vgafb.csr_do
csr_do[31] <= vgafb:vgafb.csr_do
csr_we => csr_we.IN1
clk <= video_lvds:lvds.clk
rx0 <= video_lvds:lvds.rx0
rx1 <= video_lvds:lvds.rx1
rx2 <= video_lvds:lvds.rx2
rx3 <= video_lvds:lvds.rx3
wb_adr_o[0] <= vgafb:vgafb.fml_adr
wb_adr_o[1] <= vgafb:vgafb.fml_adr
wb_adr_o[2] <= vgafb:vgafb.fml_adr
wb_adr_o[3] <= vgafb:vgafb.fml_adr
wb_adr_o[4] <= vgafb:vgafb.fml_adr
wb_adr_o[5] <= vgafb:vgafb.fml_adr
wb_adr_o[6] <= vgafb:vgafb.fml_adr
wb_adr_o[7] <= vgafb:vgafb.fml_adr
wb_adr_o[8] <= vgafb:vgafb.fml_adr
wb_adr_o[9] <= vgafb:vgafb.fml_adr
wb_adr_o[10] <= vgafb:vgafb.fml_adr
wb_adr_o[11] <= vgafb:vgafb.fml_adr
wb_adr_o[12] <= vgafb:vgafb.fml_adr
wb_adr_o[13] <= vgafb:vgafb.fml_adr
wb_adr_o[14] <= vgafb:vgafb.fml_adr
wb_adr_o[15] <= vgafb:vgafb.fml_adr
wb_adr_o[16] <= vgafb:vgafb.fml_adr
wb_adr_o[17] <= vgafb:vgafb.fml_adr
wb_adr_o[18] <= vgafb:vgafb.fml_adr
wb_adr_o[19] <= vgafb:vgafb.fml_adr
wb_adr_o[20] <= vgafb:vgafb.fml_adr
wb_adr_o[21] <= vgafb:vgafb.fml_adr
wb_adr_o[22] <= vgafb:vgafb.fml_adr
wb_adr_o[23] <= vgafb:vgafb.fml_adr
wb_adr_o[24] <= vgafb:vgafb.fml_adr
wb_adr_o[25] <= vgafb:vgafb.fml_adr
wb_adr_o[26] <= vgafb:vgafb.fml_adr
wb_adr_o[27] <= vgafb:vgafb.fml_adr
wb_adr_o[28] <= vgafb:vgafb.fml_adr
wb_adr_o[29] <= vgafb:vgafb.fml_adr
wb_adr_o[30] <= vgafb:vgafb.fml_adr
wb_adr_o[31] <= vgafb:vgafb.fml_adr
wb_dat_i[0] => fml_di[0].IN1
wb_dat_i[1] => fml_di[1].IN1
wb_dat_i[2] => fml_di[2].IN1
wb_dat_i[3] => fml_di[3].IN1
wb_dat_i[4] => fml_di[4].IN1
wb_dat_i[5] => fml_di[5].IN1
wb_dat_i[6] => fml_di[6].IN1
wb_dat_i[7] => fml_di[7].IN1
wb_dat_i[8] => fml_di[8].IN1
wb_dat_i[9] => fml_di[9].IN1
wb_dat_i[10] => fml_di[10].IN1
wb_dat_i[11] => fml_di[11].IN1
wb_dat_i[12] => fml_di[12].IN1
wb_dat_i[13] => fml_di[13].IN1
wb_dat_i[14] => fml_di[14].IN1
wb_dat_i[15] => fml_di[15].IN1
wb_dat_i[16] => fml_di[16].IN1
wb_dat_i[17] => fml_di[17].IN1
wb_dat_i[18] => fml_di[18].IN1
wb_dat_i[19] => fml_di[19].IN1
wb_dat_i[20] => fml_di[20].IN1
wb_dat_i[21] => fml_di[21].IN1
wb_dat_i[22] => fml_di[22].IN1
wb_dat_i[23] => fml_di[23].IN1
wb_dat_i[24] => fml_di[24].IN1
wb_dat_i[25] => fml_di[25].IN1
wb_dat_i[26] => fml_di[26].IN1
wb_dat_i[27] => fml_di[27].IN1
wb_dat_i[28] => fml_di[28].IN1
wb_dat_i[29] => fml_di[29].IN1
wb_dat_i[30] => fml_di[30].IN1
wb_dat_i[31] => fml_di[31].IN1
wb_dat_o[0] <= <GND>
wb_dat_o[1] <= <GND>
wb_dat_o[2] <= <GND>
wb_dat_o[3] <= <GND>
wb_dat_o[4] <= <GND>
wb_dat_o[5] <= <GND>
wb_dat_o[6] <= <GND>
wb_dat_o[7] <= <GND>
wb_dat_o[8] <= <GND>
wb_dat_o[9] <= <GND>
wb_dat_o[10] <= <GND>
wb_dat_o[11] <= <GND>
wb_dat_o[12] <= <GND>
wb_dat_o[13] <= <GND>
wb_dat_o[14] <= <GND>
wb_dat_o[15] <= <GND>
wb_dat_o[16] <= <GND>
wb_dat_o[17] <= <GND>
wb_dat_o[18] <= <GND>
wb_dat_o[19] <= <GND>
wb_dat_o[20] <= <GND>
wb_dat_o[21] <= <GND>
wb_dat_o[22] <= <GND>
wb_dat_o[23] <= <GND>
wb_dat_o[24] <= <GND>
wb_dat_o[25] <= <GND>
wb_dat_o[26] <= <GND>
wb_dat_o[27] <= <GND>
wb_dat_o[28] <= <GND>
wb_dat_o[29] <= <GND>
wb_dat_o[30] <= <GND>
wb_dat_o[31] <= <GND>
wb_sel_o[0] <= <VCC>
wb_sel_o[1] <= <VCC>
wb_sel_o[2] <= <VCC>
wb_sel_o[3] <= <VCC>
wb_cti_o[0] <= <GND>
wb_cti_o[1] <= <VCC>
wb_cti_o[2] <= <GND>
wb_bte_o[0] <= <GND>
wb_bte_o[1] <= <GND>
wb_cyc_o <= vgafb:vgafb.fml_stb
wb_stb_o <= vgafb:vgafb.fml_stb
wb_we_o <= <GND>
wb_ack_i => fml_ack.IN1


|pframe|fpd_link:FPD_Link|vgafb:vgafb
sys_clk => sys_clk.IN3
sys_rst => sys_rst.IN2
csr_a[0] => csr_a[0].IN1
csr_a[1] => csr_a[1].IN1
csr_a[2] => csr_a[2].IN1
csr_a[3] => csr_a[3].IN1
csr_a[4] => csr_a[4].IN1
csr_a[5] => csr_a[5].IN1
csr_a[6] => csr_a[6].IN1
csr_a[7] => csr_a[7].IN1
csr_a[8] => csr_a[8].IN1
csr_a[9] => csr_a[9].IN1
csr_a[10] => csr_a[10].IN1
csr_a[11] => csr_a[11].IN1
csr_a[12] => csr_a[12].IN1
csr_a[13] => csr_a[13].IN1
csr_we => csr_we.IN1
csr_di[0] => csr_di[0].IN1
csr_di[1] => csr_di[1].IN1
csr_di[2] => csr_di[2].IN1
csr_di[3] => csr_di[3].IN1
csr_di[4] => csr_di[4].IN1
csr_di[5] => csr_di[5].IN1
csr_di[6] => csr_di[6].IN1
csr_di[7] => csr_di[7].IN1
csr_di[8] => csr_di[8].IN1
csr_di[9] => csr_di[9].IN1
csr_di[10] => csr_di[10].IN1
csr_di[11] => csr_di[11].IN1
csr_di[12] => csr_di[12].IN1
csr_di[13] => csr_di[13].IN1
csr_di[14] => csr_di[14].IN1
csr_di[15] => csr_di[15].IN1
csr_di[16] => csr_di[16].IN1
csr_di[17] => csr_di[17].IN1
csr_di[18] => csr_di[18].IN1
csr_di[19] => csr_di[19].IN1
csr_di[20] => csr_di[20].IN1
csr_di[21] => csr_di[21].IN1
csr_di[22] => csr_di[22].IN1
csr_di[23] => csr_di[23].IN1
csr_di[24] => csr_di[24].IN1
csr_di[25] => csr_di[25].IN1
csr_di[26] => csr_di[26].IN1
csr_di[27] => csr_di[27].IN1
csr_di[28] => csr_di[28].IN1
csr_di[29] => csr_di[29].IN1
csr_di[30] => csr_di[30].IN1
csr_di[31] => csr_di[31].IN1
csr_do[0] <= vgafb_ctlif:ctlif.csr_do
csr_do[1] <= vgafb_ctlif:ctlif.csr_do
csr_do[2] <= vgafb_ctlif:ctlif.csr_do
csr_do[3] <= vgafb_ctlif:ctlif.csr_do
csr_do[4] <= vgafb_ctlif:ctlif.csr_do
csr_do[5] <= vgafb_ctlif:ctlif.csr_do
csr_do[6] <= vgafb_ctlif:ctlif.csr_do
csr_do[7] <= vgafb_ctlif:ctlif.csr_do
csr_do[8] <= vgafb_ctlif:ctlif.csr_do
csr_do[9] <= vgafb_ctlif:ctlif.csr_do
csr_do[10] <= vgafb_ctlif:ctlif.csr_do
csr_do[11] <= vgafb_ctlif:ctlif.csr_do
csr_do[12] <= vgafb_ctlif:ctlif.csr_do
csr_do[13] <= vgafb_ctlif:ctlif.csr_do
csr_do[14] <= vgafb_ctlif:ctlif.csr_do
csr_do[15] <= vgafb_ctlif:ctlif.csr_do
csr_do[16] <= vgafb_ctlif:ctlif.csr_do
csr_do[17] <= vgafb_ctlif:ctlif.csr_do
csr_do[18] <= vgafb_ctlif:ctlif.csr_do
csr_do[19] <= vgafb_ctlif:ctlif.csr_do
csr_do[20] <= vgafb_ctlif:ctlif.csr_do
csr_do[21] <= vgafb_ctlif:ctlif.csr_do
csr_do[22] <= vgafb_ctlif:ctlif.csr_do
csr_do[23] <= vgafb_ctlif:ctlif.csr_do
csr_do[24] <= vgafb_ctlif:ctlif.csr_do
csr_do[25] <= vgafb_ctlif:ctlif.csr_do
csr_do[26] <= vgafb_ctlif:ctlif.csr_do
csr_do[27] <= vgafb_ctlif:ctlif.csr_do
csr_do[28] <= vgafb_ctlif:ctlif.csr_do
csr_do[29] <= vgafb_ctlif:ctlif.csr_do
csr_do[30] <= vgafb_ctlif:ctlif.csr_do
csr_do[31] <= vgafb_ctlif:ctlif.csr_do
fml_adr[0] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[1] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[2] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[3] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[4] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[5] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[6] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[7] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[8] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[9] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[10] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[11] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[12] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[13] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[14] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[15] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[16] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[17] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[18] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[19] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[20] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[21] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[22] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[23] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[24] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[25] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[26] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[27] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[28] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[29] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[30] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_adr[31] <= vgafb_pixelfeed:pixelfeed.fml_adr
fml_stb <= vgafb_pixelfeed:pixelfeed.fml_stb
fml_ack => fml_ack.IN1
fml_di[0] => fml_di[0].IN1
fml_di[1] => fml_di[1].IN1
fml_di[2] => fml_di[2].IN1
fml_di[3] => fml_di[3].IN1
fml_di[4] => fml_di[4].IN1
fml_di[5] => fml_di[5].IN1
fml_di[6] => fml_di[6].IN1
fml_di[7] => fml_di[7].IN1
fml_di[8] => fml_di[8].IN1
fml_di[9] => fml_di[9].IN1
fml_di[10] => fml_di[10].IN1
fml_di[11] => fml_di[11].IN1
fml_di[12] => fml_di[12].IN1
fml_di[13] => fml_di[13].IN1
fml_di[14] => fml_di[14].IN1
fml_di[15] => fml_di[15].IN1
fml_di[16] => fml_di[16].IN1
fml_di[17] => fml_di[17].IN1
fml_di[18] => fml_di[18].IN1
fml_di[19] => fml_di[19].IN1
fml_di[20] => fml_di[20].IN1
fml_di[21] => fml_di[21].IN1
fml_di[22] => fml_di[22].IN1
fml_di[23] => fml_di[23].IN1
fml_di[24] => fml_di[24].IN1
fml_di[25] => fml_di[25].IN1
fml_di[26] => fml_di[26].IN1
fml_di[27] => fml_di[27].IN1
fml_di[28] => fml_di[28].IN1
fml_di[29] => fml_di[29].IN1
fml_di[30] => fml_di[30].IN1
fml_di[31] => fml_di[31].IN1
vga_clk => vga_clk.IN1
vga_hsync_n <= vga_hsync_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_vsync_n <= vga_vsync_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[0] <= vga_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= vga_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= vga_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= vga_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= vga_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= vga_g[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= vga_g[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= vga_g[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= vga_g[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= vga_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= vga_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= vga_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= vga_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pframe|fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif
sys_clk => clksel[0]~reg0.CLK
sys_clk => clksel[1]~reg0.CLK
sys_clk => vga_sdc~reg0.CLK
sys_clk => sda_o.CLK
sys_clk => sda_oe.CLK
sys_clk => nbursts[0]~reg0.CLK
sys_clk => nbursts[1]~reg0.CLK
sys_clk => nbursts[2]~reg0.CLK
sys_clk => nbursts[3]~reg0.CLK
sys_clk => nbursts[4]~reg0.CLK
sys_clk => nbursts[5]~reg0.CLK
sys_clk => nbursts[6]~reg0.CLK
sys_clk => nbursts[7]~reg0.CLK
sys_clk => nbursts[8]~reg0.CLK
sys_clk => nbursts[9]~reg0.CLK
sys_clk => nbursts[10]~reg0.CLK
sys_clk => nbursts[11]~reg0.CLK
sys_clk => nbursts[12]~reg0.CLK
sys_clk => nbursts[13]~reg0.CLK
sys_clk => nbursts[14]~reg0.CLK
sys_clk => nbursts[15]~reg0.CLK
sys_clk => nbursts[16]~reg0.CLK
sys_clk => nbursts[17]~reg0.CLK
sys_clk => nbursts[18]~reg0.CLK
sys_clk => baseaddress[0]~reg0.CLK
sys_clk => baseaddress[1]~reg0.CLK
sys_clk => baseaddress[2]~reg0.CLK
sys_clk => baseaddress[3]~reg0.CLK
sys_clk => baseaddress[4]~reg0.CLK
sys_clk => baseaddress[5]~reg0.CLK
sys_clk => baseaddress[6]~reg0.CLK
sys_clk => baseaddress[7]~reg0.CLK
sys_clk => baseaddress[8]~reg0.CLK
sys_clk => baseaddress[9]~reg0.CLK
sys_clk => baseaddress[10]~reg0.CLK
sys_clk => baseaddress[11]~reg0.CLK
sys_clk => baseaddress[12]~reg0.CLK
sys_clk => baseaddress[13]~reg0.CLK
sys_clk => baseaddress[14]~reg0.CLK
sys_clk => baseaddress[15]~reg0.CLK
sys_clk => baseaddress[16]~reg0.CLK
sys_clk => baseaddress[17]~reg0.CLK
sys_clk => baseaddress[18]~reg0.CLK
sys_clk => baseaddress[19]~reg0.CLK
sys_clk => baseaddress[20]~reg0.CLK
sys_clk => baseaddress[21]~reg0.CLK
sys_clk => baseaddress[22]~reg0.CLK
sys_clk => baseaddress[23]~reg0.CLK
sys_clk => baseaddress[24]~reg0.CLK
sys_clk => baseaddress[25]~reg0.CLK
sys_clk => baseaddress[26]~reg0.CLK
sys_clk => baseaddress[27]~reg0.CLK
sys_clk => baseaddress[28]~reg0.CLK
sys_clk => baseaddress[29]~reg0.CLK
sys_clk => baseaddress[30]~reg0.CLK
sys_clk => baseaddress[31]~reg0.CLK
sys_clk => vscan[0]~reg0.CLK
sys_clk => vscan[1]~reg0.CLK
sys_clk => vscan[2]~reg0.CLK
sys_clk => vscan[3]~reg0.CLK
sys_clk => vscan[4]~reg0.CLK
sys_clk => vscan[5]~reg0.CLK
sys_clk => vscan[6]~reg0.CLK
sys_clk => vscan[7]~reg0.CLK
sys_clk => vscan[8]~reg0.CLK
sys_clk => vscan[9]~reg0.CLK
sys_clk => vscan[10]~reg0.CLK
sys_clk => vsync_end[0]~reg0.CLK
sys_clk => vsync_end[1]~reg0.CLK
sys_clk => vsync_end[2]~reg0.CLK
sys_clk => vsync_end[3]~reg0.CLK
sys_clk => vsync_end[4]~reg0.CLK
sys_clk => vsync_end[5]~reg0.CLK
sys_clk => vsync_end[6]~reg0.CLK
sys_clk => vsync_end[7]~reg0.CLK
sys_clk => vsync_end[8]~reg0.CLK
sys_clk => vsync_end[9]~reg0.CLK
sys_clk => vsync_end[10]~reg0.CLK
sys_clk => vsync_start[0]~reg0.CLK
sys_clk => vsync_start[1]~reg0.CLK
sys_clk => vsync_start[2]~reg0.CLK
sys_clk => vsync_start[3]~reg0.CLK
sys_clk => vsync_start[4]~reg0.CLK
sys_clk => vsync_start[5]~reg0.CLK
sys_clk => vsync_start[6]~reg0.CLK
sys_clk => vsync_start[7]~reg0.CLK
sys_clk => vsync_start[8]~reg0.CLK
sys_clk => vsync_start[9]~reg0.CLK
sys_clk => vsync_start[10]~reg0.CLK
sys_clk => vres[0]~reg0.CLK
sys_clk => vres[1]~reg0.CLK
sys_clk => vres[2]~reg0.CLK
sys_clk => vres[3]~reg0.CLK
sys_clk => vres[4]~reg0.CLK
sys_clk => vres[5]~reg0.CLK
sys_clk => vres[6]~reg0.CLK
sys_clk => vres[7]~reg0.CLK
sys_clk => vres[8]~reg0.CLK
sys_clk => vres[9]~reg0.CLK
sys_clk => vres[10]~reg0.CLK
sys_clk => hscan[0]~reg0.CLK
sys_clk => hscan[1]~reg0.CLK
sys_clk => hscan[2]~reg0.CLK
sys_clk => hscan[3]~reg0.CLK
sys_clk => hscan[4]~reg0.CLK
sys_clk => hscan[5]~reg0.CLK
sys_clk => hscan[6]~reg0.CLK
sys_clk => hscan[7]~reg0.CLK
sys_clk => hscan[8]~reg0.CLK
sys_clk => hscan[9]~reg0.CLK
sys_clk => hscan[10]~reg0.CLK
sys_clk => hscan[11]~reg0.CLK
sys_clk => hsync_end[0]~reg0.CLK
sys_clk => hsync_end[1]~reg0.CLK
sys_clk => hsync_end[2]~reg0.CLK
sys_clk => hsync_end[3]~reg0.CLK
sys_clk => hsync_end[4]~reg0.CLK
sys_clk => hsync_end[5]~reg0.CLK
sys_clk => hsync_end[6]~reg0.CLK
sys_clk => hsync_end[7]~reg0.CLK
sys_clk => hsync_end[8]~reg0.CLK
sys_clk => hsync_end[9]~reg0.CLK
sys_clk => hsync_end[10]~reg0.CLK
sys_clk => hsync_end[11]~reg0.CLK
sys_clk => hsync_start[0]~reg0.CLK
sys_clk => hsync_start[1]~reg0.CLK
sys_clk => hsync_start[2]~reg0.CLK
sys_clk => hsync_start[3]~reg0.CLK
sys_clk => hsync_start[4]~reg0.CLK
sys_clk => hsync_start[5]~reg0.CLK
sys_clk => hsync_start[6]~reg0.CLK
sys_clk => hsync_start[7]~reg0.CLK
sys_clk => hsync_start[8]~reg0.CLK
sys_clk => hsync_start[9]~reg0.CLK
sys_clk => hsync_start[10]~reg0.CLK
sys_clk => hsync_start[11]~reg0.CLK
sys_clk => hres[0]~reg0.CLK
sys_clk => hres[1]~reg0.CLK
sys_clk => hres[2]~reg0.CLK
sys_clk => hres[3]~reg0.CLK
sys_clk => hres[4]~reg0.CLK
sys_clk => hres[5]~reg0.CLK
sys_clk => hres[6]~reg0.CLK
sys_clk => hres[7]~reg0.CLK
sys_clk => hres[8]~reg0.CLK
sys_clk => hres[9]~reg0.CLK
sys_clk => hres[10]~reg0.CLK
sys_clk => hres[11]~reg0.CLK
sys_clk => vga_rst~reg0.CLK
sys_clk => csr_do[0]~reg0.CLK
sys_clk => csr_do[1]~reg0.CLK
sys_clk => csr_do[2]~reg0.CLK
sys_clk => csr_do[3]~reg0.CLK
sys_clk => csr_do[4]~reg0.CLK
sys_clk => csr_do[5]~reg0.CLK
sys_clk => csr_do[6]~reg0.CLK
sys_clk => csr_do[7]~reg0.CLK
sys_clk => csr_do[8]~reg0.CLK
sys_clk => csr_do[9]~reg0.CLK
sys_clk => csr_do[10]~reg0.CLK
sys_clk => csr_do[11]~reg0.CLK
sys_clk => csr_do[12]~reg0.CLK
sys_clk => csr_do[13]~reg0.CLK
sys_clk => csr_do[14]~reg0.CLK
sys_clk => csr_do[15]~reg0.CLK
sys_clk => csr_do[16]~reg0.CLK
sys_clk => csr_do[17]~reg0.CLK
sys_clk => csr_do[18]~reg0.CLK
sys_clk => csr_do[19]~reg0.CLK
sys_clk => csr_do[20]~reg0.CLK
sys_clk => csr_do[21]~reg0.CLK
sys_clk => csr_do[22]~reg0.CLK
sys_clk => csr_do[23]~reg0.CLK
sys_clk => csr_do[24]~reg0.CLK
sys_clk => csr_do[25]~reg0.CLK
sys_clk => csr_do[26]~reg0.CLK
sys_clk => csr_do[27]~reg0.CLK
sys_clk => csr_do[28]~reg0.CLK
sys_clk => csr_do[29]~reg0.CLK
sys_clk => csr_do[30]~reg0.CLK
sys_clk => csr_do[31]~reg0.CLK
sys_clk => baseaddress_act[0].CLK
sys_clk => baseaddress_act[1].CLK
sys_clk => baseaddress_act[2].CLK
sys_clk => baseaddress_act[3].CLK
sys_clk => baseaddress_act[4].CLK
sys_clk => baseaddress_act[5].CLK
sys_clk => baseaddress_act[6].CLK
sys_clk => baseaddress_act[7].CLK
sys_clk => baseaddress_act[8].CLK
sys_clk => baseaddress_act[9].CLK
sys_clk => baseaddress_act[10].CLK
sys_clk => baseaddress_act[11].CLK
sys_clk => baseaddress_act[12].CLK
sys_clk => baseaddress_act[13].CLK
sys_clk => baseaddress_act[14].CLK
sys_clk => baseaddress_act[15].CLK
sys_clk => baseaddress_act[16].CLK
sys_clk => baseaddress_act[17].CLK
sys_clk => baseaddress_act[18].CLK
sys_clk => baseaddress_act[19].CLK
sys_clk => baseaddress_act[20].CLK
sys_clk => baseaddress_act[21].CLK
sys_clk => baseaddress_act[22].CLK
sys_clk => baseaddress_act[23].CLK
sys_clk => baseaddress_act[24].CLK
sys_clk => baseaddress_act[25].CLK
sys_clk => baseaddress_act[26].CLK
sys_clk => baseaddress_act[27].CLK
sys_clk => baseaddress_act[28].CLK
sys_clk => baseaddress_act[29].CLK
sys_clk => baseaddress_act[30].CLK
sys_clk => baseaddress_act[31].CLK
sys_clk => sda_2.CLK
sys_clk => sda_1.CLK
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => baseaddress_act.OUTPUTSELECT
sys_rst => clksel[0]~reg0.ACLR
sys_rst => clksel[1]~reg0.ACLR
sys_rst => vga_sdc~reg0.ACLR
sys_rst => sda_o.ACLR
sys_rst => sda_oe.ACLR
sys_rst => nbursts[0]~reg0.ACLR
sys_rst => nbursts[1]~reg0.ACLR
sys_rst => nbursts[2]~reg0.ACLR
sys_rst => nbursts[3]~reg0.ACLR
sys_rst => nbursts[4]~reg0.ACLR
sys_rst => nbursts[5]~reg0.ACLR
sys_rst => nbursts[6]~reg0.ACLR
sys_rst => nbursts[7]~reg0.ACLR
sys_rst => nbursts[8]~reg0.ACLR
sys_rst => nbursts[9]~reg0.ACLR
sys_rst => nbursts[10]~reg0.ACLR
sys_rst => nbursts[11]~reg0.ACLR
sys_rst => nbursts[12]~reg0.PRESET
sys_rst => nbursts[13]~reg0.ACLR
sys_rst => nbursts[14]~reg0.PRESET
sys_rst => nbursts[15]~reg0.PRESET
sys_rst => nbursts[16]~reg0.PRESET
sys_rst => nbursts[17]~reg0.PRESET
sys_rst => nbursts[18]~reg0.PRESET
sys_rst => baseaddress[0]~reg0.ACLR
sys_rst => baseaddress[1]~reg0.ACLR
sys_rst => baseaddress[2]~reg0.ACLR
sys_rst => baseaddress[3]~reg0.ACLR
sys_rst => baseaddress[4]~reg0.ACLR
sys_rst => baseaddress[5]~reg0.ACLR
sys_rst => baseaddress[6]~reg0.ACLR
sys_rst => baseaddress[7]~reg0.ACLR
sys_rst => baseaddress[8]~reg0.ACLR
sys_rst => baseaddress[9]~reg0.ACLR
sys_rst => baseaddress[10]~reg0.ACLR
sys_rst => baseaddress[11]~reg0.ACLR
sys_rst => baseaddress[12]~reg0.ACLR
sys_rst => baseaddress[13]~reg0.ACLR
sys_rst => baseaddress[14]~reg0.ACLR
sys_rst => baseaddress[15]~reg0.ACLR
sys_rst => baseaddress[16]~reg0.ACLR
sys_rst => baseaddress[17]~reg0.ACLR
sys_rst => baseaddress[18]~reg0.ACLR
sys_rst => baseaddress[19]~reg0.ACLR
sys_rst => baseaddress[20]~reg0.ACLR
sys_rst => baseaddress[21]~reg0.ACLR
sys_rst => baseaddress[22]~reg0.ACLR
sys_rst => baseaddress[23]~reg0.ACLR
sys_rst => baseaddress[24]~reg0.ACLR
sys_rst => baseaddress[25]~reg0.ACLR
sys_rst => baseaddress[26]~reg0.ACLR
sys_rst => baseaddress[27]~reg0.ACLR
sys_rst => baseaddress[28]~reg0.ACLR
sys_rst => baseaddress[29]~reg0.ACLR
sys_rst => baseaddress[30]~reg0.ACLR
sys_rst => baseaddress[31]~reg0.ACLR
sys_rst => vscan[0]~reg0.PRESET
sys_rst => vscan[1]~reg0.PRESET
sys_rst => vscan[2]~reg0.PRESET
sys_rst => vscan[3]~reg0.ACLR
sys_rst => vscan[4]~reg0.PRESET
sys_rst => vscan[5]~reg0.PRESET
sys_rst => vscan[6]~reg0.ACLR
sys_rst => vscan[7]~reg0.ACLR
sys_rst => vscan[8]~reg0.PRESET
sys_rst => vscan[9]~reg0.PRESET
sys_rst => vscan[10]~reg0.ACLR
sys_rst => vsync_end[0]~reg0.PRESET
sys_rst => vsync_end[1]~reg0.PRESET
sys_rst => vsync_end[2]~reg0.PRESET
sys_rst => vsync_end[3]~reg0.ACLR
sys_rst => vsync_end[4]~reg0.PRESET
sys_rst => vsync_end[5]~reg0.PRESET
sys_rst => vsync_end[6]~reg0.ACLR
sys_rst => vsync_end[7]~reg0.ACLR
sys_rst => vsync_end[8]~reg0.PRESET
sys_rst => vsync_end[9]~reg0.PRESET
sys_rst => vsync_end[10]~reg0.ACLR
sys_rst => vsync_start[0]~reg0.ACLR
sys_rst => vsync_start[1]~reg0.PRESET
sys_rst => vsync_start[2]~reg0.ACLR
sys_rst => vsync_start[3]~reg0.ACLR
sys_rst => vsync_start[4]~reg0.ACLR
sys_rst => vsync_start[5]~reg0.PRESET
sys_rst => vsync_start[6]~reg0.ACLR
sys_rst => vsync_start[7]~reg0.ACLR
sys_rst => vsync_start[8]~reg0.PRESET
sys_rst => vsync_start[9]~reg0.PRESET
sys_rst => vsync_start[10]~reg0.ACLR
sys_rst => vres[0]~reg0.ACLR
sys_rst => vres[1]~reg0.ACLR
sys_rst => vres[2]~reg0.ACLR
sys_rst => vres[3]~reg0.ACLR
sys_rst => vres[4]~reg0.ACLR
sys_rst => vres[5]~reg0.PRESET
sys_rst => vres[6]~reg0.ACLR
sys_rst => vres[7]~reg0.ACLR
sys_rst => vres[8]~reg0.PRESET
sys_rst => vres[9]~reg0.PRESET
sys_rst => vres[10]~reg0.ACLR
sys_rst => hscan[0]~reg0.ACLR
sys_rst => hscan[1]~reg0.ACLR
sys_rst => hscan[2]~reg0.ACLR
sys_rst => hscan[3]~reg0.ACLR
sys_rst => hscan[4]~reg0.ACLR
sys_rst => hscan[5]~reg0.PRESET
sys_rst => hscan[6]~reg0.ACLR
sys_rst => hscan[7]~reg0.PRESET
sys_rst => hscan[8]~reg0.PRESET
sys_rst => hscan[9]~reg0.ACLR
sys_rst => hscan[10]~reg0.PRESET
sys_rst => hscan[11]~reg0.ACLR
sys_rst => hsync_end[0]~reg0.ACLR
sys_rst => hsync_end[1]~reg0.ACLR
sys_rst => hsync_end[2]~reg0.ACLR
sys_rst => hsync_end[3]~reg0.ACLR
sys_rst => hsync_end[4]~reg0.ACLR
sys_rst => hsync_end[5]~reg0.PRESET
sys_rst => hsync_end[6]~reg0.ACLR
sys_rst => hsync_end[7]~reg0.PRESET
sys_rst => hsync_end[8]~reg0.PRESET
sys_rst => hsync_end[9]~reg0.ACLR
sys_rst => hsync_end[10]~reg0.PRESET
sys_rst => hsync_end[11]~reg0.ACLR
sys_rst => hsync_start[0]~reg0.ACLR
sys_rst => hsync_start[1]~reg0.PRESET
sys_rst => hsync_start[2]~reg0.ACLR
sys_rst => hsync_start[3]~reg0.PRESET
sys_rst => hsync_start[4]~reg0.ACLR
sys_rst => hsync_start[5]~reg0.ACLR
sys_rst => hsync_start[6]~reg0.ACLR
sys_rst => hsync_start[7]~reg0.ACLR
sys_rst => hsync_start[8]~reg0.PRESET
sys_rst => hsync_start[9]~reg0.ACLR
sys_rst => hsync_start[10]~reg0.PRESET
sys_rst => hsync_start[11]~reg0.ACLR
sys_rst => hres[0]~reg0.ACLR
sys_rst => hres[1]~reg0.ACLR
sys_rst => hres[2]~reg0.ACLR
sys_rst => hres[3]~reg0.ACLR
sys_rst => hres[4]~reg0.ACLR
sys_rst => hres[5]~reg0.ACLR
sys_rst => hres[6]~reg0.ACLR
sys_rst => hres[7]~reg0.ACLR
sys_rst => hres[8]~reg0.PRESET
sys_rst => hres[9]~reg0.ACLR
sys_rst => hres[10]~reg0.PRESET
sys_rst => hres[11]~reg0.ACLR
sys_rst => vga_rst~reg0.PRESET
sys_rst => csr_do[0]~reg0.ACLR
sys_rst => csr_do[1]~reg0.ACLR
sys_rst => csr_do[2]~reg0.ACLR
sys_rst => csr_do[3]~reg0.ACLR
sys_rst => csr_do[4]~reg0.ACLR
sys_rst => csr_do[5]~reg0.ACLR
sys_rst => csr_do[6]~reg0.ACLR
sys_rst => csr_do[7]~reg0.ACLR
sys_rst => csr_do[8]~reg0.ACLR
sys_rst => csr_do[9]~reg0.ACLR
sys_rst => csr_do[10]~reg0.ACLR
sys_rst => csr_do[11]~reg0.ACLR
sys_rst => csr_do[12]~reg0.ACLR
sys_rst => csr_do[13]~reg0.ACLR
sys_rst => csr_do[14]~reg0.ACLR
sys_rst => csr_do[15]~reg0.ACLR
sys_rst => csr_do[16]~reg0.ACLR
sys_rst => csr_do[17]~reg0.ACLR
sys_rst => csr_do[18]~reg0.ACLR
sys_rst => csr_do[19]~reg0.ACLR
sys_rst => csr_do[20]~reg0.ACLR
sys_rst => csr_do[21]~reg0.ACLR
sys_rst => csr_do[22]~reg0.ACLR
sys_rst => csr_do[23]~reg0.ACLR
sys_rst => csr_do[24]~reg0.ACLR
sys_rst => csr_do[25]~reg0.ACLR
sys_rst => csr_do[26]~reg0.ACLR
sys_rst => csr_do[27]~reg0.ACLR
sys_rst => csr_do[28]~reg0.ACLR
sys_rst => csr_do[29]~reg0.ACLR
sys_rst => csr_do[30]~reg0.ACLR
sys_rst => csr_do[31]~reg0.ACLR
csr_a[0] => Decoder0.IN3
csr_a[0] => Mux0.IN17
csr_a[0] => Mux1.IN17
csr_a[0] => Mux2.IN17
csr_a[0] => Mux3.IN17
csr_a[0] => Mux4.IN17
csr_a[0] => Mux5.IN17
csr_a[0] => Mux6.IN17
csr_a[0] => Mux7.IN17
csr_a[0] => Mux8.IN17
csr_a[0] => Mux9.IN17
csr_a[0] => Mux10.IN17
csr_a[0] => Mux11.IN17
csr_a[0] => Mux12.IN17
csr_a[0] => Mux13.IN16
csr_a[0] => Mux14.IN16
csr_a[0] => Mux15.IN16
csr_a[0] => Mux16.IN16
csr_a[0] => Mux17.IN16
csr_a[0] => Mux18.IN16
csr_a[0] => Mux19.IN16
csr_a[0] => Mux20.IN12
csr_a[0] => Mux21.IN8
csr_a[0] => Mux22.IN8
csr_a[0] => Mux23.IN8
csr_a[0] => Mux24.IN8
csr_a[0] => Mux25.IN8
csr_a[0] => Mux26.IN8
csr_a[0] => Mux27.IN8
csr_a[0] => Mux28.IN7
csr_a[0] => Mux29.IN7
csr_a[0] => Mux30.IN6
csr_a[0] => Mux31.IN5
csr_a[1] => Decoder0.IN2
csr_a[1] => Mux0.IN16
csr_a[1] => Mux1.IN16
csr_a[1] => Mux2.IN16
csr_a[1] => Mux3.IN16
csr_a[1] => Mux4.IN16
csr_a[1] => Mux5.IN16
csr_a[1] => Mux6.IN16
csr_a[1] => Mux7.IN16
csr_a[1] => Mux8.IN16
csr_a[1] => Mux9.IN16
csr_a[1] => Mux10.IN16
csr_a[1] => Mux11.IN16
csr_a[1] => Mux12.IN16
csr_a[1] => Mux13.IN15
csr_a[1] => Mux14.IN15
csr_a[1] => Mux15.IN15
csr_a[1] => Mux16.IN15
csr_a[1] => Mux17.IN15
csr_a[1] => Mux18.IN15
csr_a[1] => Mux19.IN15
csr_a[1] => Mux20.IN11
csr_a[1] => Mux21.IN7
csr_a[1] => Mux22.IN7
csr_a[1] => Mux23.IN7
csr_a[1] => Mux24.IN7
csr_a[1] => Mux25.IN7
csr_a[1] => Mux26.IN7
csr_a[1] => Mux27.IN7
csr_a[1] => Mux28.IN6
csr_a[1] => Mux29.IN6
csr_a[1] => Mux30.IN5
csr_a[1] => Mux31.IN4
csr_a[2] => Decoder0.IN1
csr_a[2] => Mux0.IN15
csr_a[2] => Mux1.IN15
csr_a[2] => Mux2.IN15
csr_a[2] => Mux3.IN15
csr_a[2] => Mux4.IN15
csr_a[2] => Mux5.IN15
csr_a[2] => Mux6.IN15
csr_a[2] => Mux7.IN15
csr_a[2] => Mux8.IN15
csr_a[2] => Mux9.IN15
csr_a[2] => Mux10.IN15
csr_a[2] => Mux11.IN15
csr_a[2] => Mux12.IN15
csr_a[2] => Mux13.IN14
csr_a[2] => Mux14.IN14
csr_a[2] => Mux15.IN14
csr_a[2] => Mux16.IN14
csr_a[2] => Mux17.IN14
csr_a[2] => Mux18.IN14
csr_a[2] => Mux19.IN14
csr_a[2] => Mux20.IN10
csr_a[2] => Mux21.IN6
csr_a[2] => Mux22.IN6
csr_a[2] => Mux23.IN6
csr_a[2] => Mux24.IN6
csr_a[2] => Mux25.IN6
csr_a[2] => Mux26.IN6
csr_a[2] => Mux27.IN6
csr_a[2] => Mux28.IN5
csr_a[2] => Mux29.IN5
csr_a[2] => Mux30.IN4
csr_a[2] => Mux31.IN3
csr_a[3] => Decoder0.IN0
csr_a[3] => Mux0.IN14
csr_a[3] => Mux1.IN14
csr_a[3] => Mux2.IN14
csr_a[3] => Mux3.IN14
csr_a[3] => Mux4.IN14
csr_a[3] => Mux5.IN14
csr_a[3] => Mux6.IN14
csr_a[3] => Mux7.IN14
csr_a[3] => Mux8.IN14
csr_a[3] => Mux9.IN14
csr_a[3] => Mux10.IN14
csr_a[3] => Mux11.IN14
csr_a[3] => Mux12.IN14
csr_a[3] => Mux13.IN13
csr_a[3] => Mux14.IN13
csr_a[3] => Mux15.IN13
csr_a[3] => Mux16.IN13
csr_a[3] => Mux17.IN13
csr_a[3] => Mux18.IN13
csr_a[3] => Mux19.IN13
csr_a[3] => Mux20.IN9
csr_a[3] => Mux21.IN5
csr_a[3] => Mux22.IN5
csr_a[3] => Mux23.IN5
csr_a[3] => Mux24.IN5
csr_a[3] => Mux25.IN5
csr_a[3] => Mux26.IN5
csr_a[3] => Mux27.IN5
csr_a[3] => Mux28.IN4
csr_a[3] => Mux29.IN4
csr_a[3] => Mux30.IN3
csr_a[3] => Mux31.IN2
csr_a[4] => ~NO_FANOUT~
csr_a[5] => ~NO_FANOUT~
csr_a[6] => ~NO_FANOUT~
csr_a[7] => ~NO_FANOUT~
csr_a[8] => ~NO_FANOUT~
csr_a[9] => ~NO_FANOUT~
csr_a[10] => Equal0.IN3
csr_a[11] => Equal0.IN0
csr_a[12] => Equal0.IN2
csr_a[13] => Equal0.IN1
csr_we => clksel.OUTPUTSELECT
csr_we => clksel.OUTPUTSELECT
csr_we => sda_o.OUTPUTSELECT
csr_we => sda_oe.OUTPUTSELECT
csr_we => vga_sdc.OUTPUTSELECT
csr_we => nbursts.OUTPUTSELECT
csr_we => nbursts.OUTPUTSELECT
csr_we => nbursts.OUTPUTSELECT
csr_we => nbursts.OUTPUTSELECT
csr_we => nbursts.OUTPUTSELECT
csr_we => nbursts.OUTPUTSELECT
csr_we => nbursts.OUTPUTSELECT
csr_we => nbursts.OUTPUTSELECT
csr_we => nbursts.OUTPUTSELECT
csr_we => nbursts.OUTPUTSELECT
csr_we => nbursts.OUTPUTSELECT
csr_we => nbursts.OUTPUTSELECT
csr_we => nbursts.OUTPUTSELECT
csr_we => nbursts.OUTPUTSELECT
csr_we => nbursts.OUTPUTSELECT
csr_we => nbursts.OUTPUTSELECT
csr_we => nbursts.OUTPUTSELECT
csr_we => nbursts.OUTPUTSELECT
csr_we => nbursts.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => baseaddress.OUTPUTSELECT
csr_we => vscan.OUTPUTSELECT
csr_we => vscan.OUTPUTSELECT
csr_we => vscan.OUTPUTSELECT
csr_we => vscan.OUTPUTSELECT
csr_we => vscan.OUTPUTSELECT
csr_we => vscan.OUTPUTSELECT
csr_we => vscan.OUTPUTSELECT
csr_we => vscan.OUTPUTSELECT
csr_we => vscan.OUTPUTSELECT
csr_we => vscan.OUTPUTSELECT
csr_we => vscan.OUTPUTSELECT
csr_we => vsync_end.OUTPUTSELECT
csr_we => vsync_end.OUTPUTSELECT
csr_we => vsync_end.OUTPUTSELECT
csr_we => vsync_end.OUTPUTSELECT
csr_we => vsync_end.OUTPUTSELECT
csr_we => vsync_end.OUTPUTSELECT
csr_we => vsync_end.OUTPUTSELECT
csr_we => vsync_end.OUTPUTSELECT
csr_we => vsync_end.OUTPUTSELECT
csr_we => vsync_end.OUTPUTSELECT
csr_we => vsync_end.OUTPUTSELECT
csr_we => vsync_start.OUTPUTSELECT
csr_we => vsync_start.OUTPUTSELECT
csr_we => vsync_start.OUTPUTSELECT
csr_we => vsync_start.OUTPUTSELECT
csr_we => vsync_start.OUTPUTSELECT
csr_we => vsync_start.OUTPUTSELECT
csr_we => vsync_start.OUTPUTSELECT
csr_we => vsync_start.OUTPUTSELECT
csr_we => vsync_start.OUTPUTSELECT
csr_we => vsync_start.OUTPUTSELECT
csr_we => vsync_start.OUTPUTSELECT
csr_we => vres.OUTPUTSELECT
csr_we => vres.OUTPUTSELECT
csr_we => vres.OUTPUTSELECT
csr_we => vres.OUTPUTSELECT
csr_we => vres.OUTPUTSELECT
csr_we => vres.OUTPUTSELECT
csr_we => vres.OUTPUTSELECT
csr_we => vres.OUTPUTSELECT
csr_we => vres.OUTPUTSELECT
csr_we => vres.OUTPUTSELECT
csr_we => vres.OUTPUTSELECT
csr_we => hscan.OUTPUTSELECT
csr_we => hscan.OUTPUTSELECT
csr_we => hscan.OUTPUTSELECT
csr_we => hscan.OUTPUTSELECT
csr_we => hscan.OUTPUTSELECT
csr_we => hscan.OUTPUTSELECT
csr_we => hscan.OUTPUTSELECT
csr_we => hscan.OUTPUTSELECT
csr_we => hscan.OUTPUTSELECT
csr_we => hscan.OUTPUTSELECT
csr_we => hscan.OUTPUTSELECT
csr_we => hscan.OUTPUTSELECT
csr_we => hsync_end.OUTPUTSELECT
csr_we => hsync_end.OUTPUTSELECT
csr_we => hsync_end.OUTPUTSELECT
csr_we => hsync_end.OUTPUTSELECT
csr_we => hsync_end.OUTPUTSELECT
csr_we => hsync_end.OUTPUTSELECT
csr_we => hsync_end.OUTPUTSELECT
csr_we => hsync_end.OUTPUTSELECT
csr_we => hsync_end.OUTPUTSELECT
csr_we => hsync_end.OUTPUTSELECT
csr_we => hsync_end.OUTPUTSELECT
csr_we => hsync_end.OUTPUTSELECT
csr_we => hsync_start.OUTPUTSELECT
csr_we => hsync_start.OUTPUTSELECT
csr_we => hsync_start.OUTPUTSELECT
csr_we => hsync_start.OUTPUTSELECT
csr_we => hsync_start.OUTPUTSELECT
csr_we => hsync_start.OUTPUTSELECT
csr_we => hsync_start.OUTPUTSELECT
csr_we => hsync_start.OUTPUTSELECT
csr_we => hsync_start.OUTPUTSELECT
csr_we => hsync_start.OUTPUTSELECT
csr_we => hsync_start.OUTPUTSELECT
csr_we => hsync_start.OUTPUTSELECT
csr_we => hres.OUTPUTSELECT
csr_we => hres.OUTPUTSELECT
csr_we => hres.OUTPUTSELECT
csr_we => hres.OUTPUTSELECT
csr_we => hres.OUTPUTSELECT
csr_we => hres.OUTPUTSELECT
csr_we => hres.OUTPUTSELECT
csr_we => hres.OUTPUTSELECT
csr_we => hres.OUTPUTSELECT
csr_we => hres.OUTPUTSELECT
csr_we => hres.OUTPUTSELECT
csr_we => hres.OUTPUTSELECT
csr_we => vga_rst.OUTPUTSELECT
csr_di[0] => clksel.DATAB
csr_di[0] => nbursts.DATAB
csr_di[0] => baseaddress.DATAB
csr_di[0] => vscan.DATAB
csr_di[0] => vsync_end.DATAB
csr_di[0] => vsync_start.DATAB
csr_di[0] => vres.DATAB
csr_di[0] => hscan.DATAB
csr_di[0] => hsync_end.DATAB
csr_di[0] => hsync_start.DATAB
csr_di[0] => hres.DATAB
csr_di[0] => vga_rst.DATAB
csr_di[1] => clksel.DATAB
csr_di[1] => sda_o.DATAB
csr_di[1] => nbursts.DATAB
csr_di[1] => baseaddress.DATAB
csr_di[1] => vscan.DATAB
csr_di[1] => vsync_end.DATAB
csr_di[1] => vsync_start.DATAB
csr_di[1] => vres.DATAB
csr_di[1] => hscan.DATAB
csr_di[1] => hsync_end.DATAB
csr_di[1] => hsync_start.DATAB
csr_di[1] => hres.DATAB
csr_di[2] => sda_oe.DATAB
csr_di[2] => nbursts.DATAB
csr_di[2] => baseaddress.DATAB
csr_di[2] => vscan.DATAB
csr_di[2] => vsync_end.DATAB
csr_di[2] => vsync_start.DATAB
csr_di[2] => vres.DATAB
csr_di[2] => hscan.DATAB
csr_di[2] => hsync_end.DATAB
csr_di[2] => hsync_start.DATAB
csr_di[2] => hres.DATAB
csr_di[3] => vga_sdc.DATAB
csr_di[3] => nbursts.DATAB
csr_di[3] => baseaddress.DATAB
csr_di[3] => vscan.DATAB
csr_di[3] => vsync_end.DATAB
csr_di[3] => vsync_start.DATAB
csr_di[3] => vres.DATAB
csr_di[3] => hscan.DATAB
csr_di[3] => hsync_end.DATAB
csr_di[3] => hsync_start.DATAB
csr_di[3] => hres.DATAB
csr_di[4] => nbursts.DATAB
csr_di[4] => baseaddress.DATAB
csr_di[4] => vscan.DATAB
csr_di[4] => vsync_end.DATAB
csr_di[4] => vsync_start.DATAB
csr_di[4] => vres.DATAB
csr_di[4] => hscan.DATAB
csr_di[4] => hsync_end.DATAB
csr_di[4] => hsync_start.DATAB
csr_di[4] => hres.DATAB
csr_di[5] => nbursts.DATAB
csr_di[5] => baseaddress.DATAB
csr_di[5] => vscan.DATAB
csr_di[5] => vsync_end.DATAB
csr_di[5] => vsync_start.DATAB
csr_di[5] => vres.DATAB
csr_di[5] => hscan.DATAB
csr_di[5] => hsync_end.DATAB
csr_di[5] => hsync_start.DATAB
csr_di[5] => hres.DATAB
csr_di[6] => nbursts.DATAB
csr_di[6] => baseaddress.DATAB
csr_di[6] => vscan.DATAB
csr_di[6] => vsync_end.DATAB
csr_di[6] => vsync_start.DATAB
csr_di[6] => vres.DATAB
csr_di[6] => hscan.DATAB
csr_di[6] => hsync_end.DATAB
csr_di[6] => hsync_start.DATAB
csr_di[6] => hres.DATAB
csr_di[7] => nbursts.DATAB
csr_di[7] => baseaddress.DATAB
csr_di[7] => vscan.DATAB
csr_di[7] => vsync_end.DATAB
csr_di[7] => vsync_start.DATAB
csr_di[7] => vres.DATAB
csr_di[7] => hscan.DATAB
csr_di[7] => hsync_end.DATAB
csr_di[7] => hsync_start.DATAB
csr_di[7] => hres.DATAB
csr_di[8] => nbursts.DATAB
csr_di[8] => baseaddress.DATAB
csr_di[8] => vscan.DATAB
csr_di[8] => vsync_end.DATAB
csr_di[8] => vsync_start.DATAB
csr_di[8] => vres.DATAB
csr_di[8] => hscan.DATAB
csr_di[8] => hsync_end.DATAB
csr_di[8] => hsync_start.DATAB
csr_di[8] => hres.DATAB
csr_di[9] => nbursts.DATAB
csr_di[9] => baseaddress.DATAB
csr_di[9] => vscan.DATAB
csr_di[9] => vsync_end.DATAB
csr_di[9] => vsync_start.DATAB
csr_di[9] => vres.DATAB
csr_di[9] => hscan.DATAB
csr_di[9] => hsync_end.DATAB
csr_di[9] => hsync_start.DATAB
csr_di[9] => hres.DATAB
csr_di[10] => nbursts.DATAB
csr_di[10] => baseaddress.DATAB
csr_di[10] => vscan.DATAB
csr_di[10] => vsync_end.DATAB
csr_di[10] => vsync_start.DATAB
csr_di[10] => vres.DATAB
csr_di[10] => hscan.DATAB
csr_di[10] => hsync_end.DATAB
csr_di[10] => hsync_start.DATAB
csr_di[10] => hres.DATAB
csr_di[11] => nbursts.DATAB
csr_di[11] => baseaddress.DATAB
csr_di[11] => hscan.DATAB
csr_di[11] => hsync_end.DATAB
csr_di[11] => hsync_start.DATAB
csr_di[11] => hres.DATAB
csr_di[12] => nbursts.DATAB
csr_di[12] => baseaddress.DATAB
csr_di[13] => nbursts.DATAB
csr_di[13] => baseaddress.DATAB
csr_di[14] => nbursts.DATAB
csr_di[14] => baseaddress.DATAB
csr_di[15] => nbursts.DATAB
csr_di[15] => baseaddress.DATAB
csr_di[16] => nbursts.DATAB
csr_di[16] => baseaddress.DATAB
csr_di[17] => nbursts.DATAB
csr_di[17] => baseaddress.DATAB
csr_di[18] => nbursts.DATAB
csr_di[18] => baseaddress.DATAB
csr_di[19] => baseaddress.DATAB
csr_di[20] => baseaddress.DATAB
csr_di[21] => baseaddress.DATAB
csr_di[22] => baseaddress.DATAB
csr_di[23] => baseaddress.DATAB
csr_di[24] => baseaddress.DATAB
csr_di[25] => baseaddress.DATAB
csr_di[26] => baseaddress.DATAB
csr_di[27] => baseaddress.DATAB
csr_di[28] => baseaddress.DATAB
csr_di[29] => baseaddress.DATAB
csr_di[30] => baseaddress.DATAB
csr_di[31] => baseaddress.DATAB
csr_do[0] <= csr_do[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[1] <= csr_do[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[2] <= csr_do[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[3] <= csr_do[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[4] <= csr_do[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[5] <= csr_do[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[6] <= csr_do[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[7] <= csr_do[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[8] <= csr_do[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[9] <= csr_do[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[10] <= csr_do[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[11] <= csr_do[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[12] <= csr_do[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[13] <= csr_do[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[14] <= csr_do[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[15] <= csr_do[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[16] <= csr_do[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[17] <= csr_do[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[18] <= csr_do[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[19] <= csr_do[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[20] <= csr_do[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[21] <= csr_do[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[22] <= csr_do[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[23] <= csr_do[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[24] <= csr_do[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[25] <= csr_do[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[26] <= csr_do[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[27] <= csr_do[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[28] <= csr_do[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[29] <= csr_do[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[30] <= csr_do[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[31] <= csr_do[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rst <= vga_rst~reg0.DB_MAX_OUTPUT_PORT_TYPE
hres[0] <= hres[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hres[1] <= hres[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hres[2] <= hres[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hres[3] <= hres[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hres[4] <= hres[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hres[5] <= hres[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hres[6] <= hres[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hres[7] <= hres[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hres[8] <= hres[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hres[9] <= hres[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hres[10] <= hres[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hres[11] <= hres[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_start[0] <= hsync_start[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_start[1] <= hsync_start[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_start[2] <= hsync_start[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_start[3] <= hsync_start[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_start[4] <= hsync_start[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_start[5] <= hsync_start[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_start[6] <= hsync_start[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_start[7] <= hsync_start[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_start[8] <= hsync_start[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_start[9] <= hsync_start[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_start[10] <= hsync_start[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_start[11] <= hsync_start[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_end[0] <= hsync_end[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_end[1] <= hsync_end[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_end[2] <= hsync_end[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_end[3] <= hsync_end[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_end[4] <= hsync_end[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_end[5] <= hsync_end[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_end[6] <= hsync_end[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_end[7] <= hsync_end[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_end[8] <= hsync_end[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_end[9] <= hsync_end[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_end[10] <= hsync_end[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_end[11] <= hsync_end[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hscan[0] <= hscan[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hscan[1] <= hscan[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hscan[2] <= hscan[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hscan[3] <= hscan[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hscan[4] <= hscan[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hscan[5] <= hscan[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hscan[6] <= hscan[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hscan[7] <= hscan[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hscan[8] <= hscan[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hscan[9] <= hscan[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hscan[10] <= hscan[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hscan[11] <= hscan[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vres[0] <= vres[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vres[1] <= vres[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vres[2] <= vres[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vres[3] <= vres[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vres[4] <= vres[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vres[5] <= vres[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vres[6] <= vres[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vres[7] <= vres[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vres[8] <= vres[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vres[9] <= vres[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vres[10] <= vres[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_start[0] <= vsync_start[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_start[1] <= vsync_start[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_start[2] <= vsync_start[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_start[3] <= vsync_start[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_start[4] <= vsync_start[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_start[5] <= vsync_start[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_start[6] <= vsync_start[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_start[7] <= vsync_start[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_start[8] <= vsync_start[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_start[9] <= vsync_start[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_start[10] <= vsync_start[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_end[0] <= vsync_end[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_end[1] <= vsync_end[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_end[2] <= vsync_end[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_end[3] <= vsync_end[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_end[4] <= vsync_end[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_end[5] <= vsync_end[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_end[6] <= vsync_end[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_end[7] <= vsync_end[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_end[8] <= vsync_end[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_end[9] <= vsync_end[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_end[10] <= vsync_end[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vscan[0] <= vscan[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vscan[1] <= vscan[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vscan[2] <= vscan[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vscan[3] <= vscan[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vscan[4] <= vscan[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vscan[5] <= vscan[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vscan[6] <= vscan[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vscan[7] <= vscan[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vscan[8] <= vscan[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vscan[9] <= vscan[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vscan[10] <= vscan[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[0] <= baseaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[1] <= baseaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[2] <= baseaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[3] <= baseaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[4] <= baseaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[5] <= baseaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[6] <= baseaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[7] <= baseaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[8] <= baseaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[9] <= baseaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[10] <= baseaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[11] <= baseaddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[12] <= baseaddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[13] <= baseaddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[14] <= baseaddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[15] <= baseaddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[16] <= baseaddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[17] <= baseaddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[18] <= baseaddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[19] <= baseaddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[20] <= baseaddress[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[21] <= baseaddress[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[22] <= baseaddress[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[23] <= baseaddress[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[24] <= baseaddress[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[25] <= baseaddress[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[26] <= baseaddress[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[27] <= baseaddress[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[28] <= baseaddress[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[29] <= baseaddress[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[30] <= baseaddress[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress[31] <= baseaddress[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
baseaddress_ack => baseaddress_act.OUTPUTSELECT
nbursts[0] <= nbursts[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nbursts[1] <= nbursts[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nbursts[2] <= nbursts[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nbursts[3] <= nbursts[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nbursts[4] <= nbursts[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nbursts[5] <= nbursts[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nbursts[6] <= nbursts[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nbursts[7] <= nbursts[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nbursts[8] <= nbursts[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nbursts[9] <= nbursts[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nbursts[10] <= nbursts[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nbursts[11] <= nbursts[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nbursts[12] <= nbursts[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nbursts[13] <= nbursts[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nbursts[14] <= nbursts[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nbursts[15] <= nbursts[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nbursts[16] <= nbursts[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nbursts[17] <= nbursts[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nbursts[18] <= nbursts[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_sda <> vga_sda
vga_sdc <= vga_sdc~reg0.DB_MAX_OUTPUT_PORT_TYPE
clksel[0] <= clksel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clksel[1] <= clksel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pframe|fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed
sys_clk => sys_clk.IN1
sys_rst => fml_stb~reg0.ACLR
vga_rst => vga_rst.IN1
nbursts[0] => Equal0.IN18
nbursts[1] => Equal0.IN17
nbursts[2] => Equal0.IN16
nbursts[3] => Equal0.IN15
nbursts[4] => Equal0.IN14
nbursts[5] => Equal0.IN13
nbursts[6] => Equal0.IN12
nbursts[7] => Equal0.IN11
nbursts[8] => Equal0.IN10
nbursts[9] => Equal0.IN9
nbursts[10] => Equal0.IN8
nbursts[11] => Equal0.IN7
nbursts[12] => Equal0.IN6
nbursts[13] => Equal0.IN5
nbursts[14] => Equal0.IN4
nbursts[15] => Equal0.IN3
nbursts[16] => Equal0.IN2
nbursts[17] => Equal0.IN1
nbursts[18] => Equal0.IN0
baseaddress[0] => fml_adr.DATAB
baseaddress[1] => fml_adr.DATAB
baseaddress[2] => fml_adr.DATAB
baseaddress[3] => fml_adr.DATAB
baseaddress[4] => fml_adr.DATAB
baseaddress[5] => fml_adr.DATAB
baseaddress[6] => fml_adr.DATAB
baseaddress[7] => fml_adr.DATAB
baseaddress[8] => fml_adr.DATAB
baseaddress[9] => fml_adr.DATAB
baseaddress[10] => fml_adr.DATAB
baseaddress[11] => fml_adr.DATAB
baseaddress[12] => fml_adr.DATAB
baseaddress[13] => fml_adr.DATAB
baseaddress[14] => fml_adr.DATAB
baseaddress[15] => fml_adr.DATAB
baseaddress[16] => fml_adr.DATAB
baseaddress[17] => fml_adr.DATAB
baseaddress[18] => fml_adr.DATAB
baseaddress[19] => fml_adr.DATAB
baseaddress[20] => fml_adr.DATAB
baseaddress[21] => fml_adr.DATAB
baseaddress[22] => fml_adr.DATAB
baseaddress[23] => fml_adr.DATAB
baseaddress[24] => fml_adr.DATAB
baseaddress[25] => fml_adr.DATAB
baseaddress[26] => fml_adr.DATAB
baseaddress[27] => fml_adr.DATAB
baseaddress[28] => fml_adr.DATAB
baseaddress[29] => fml_adr.DATAB
baseaddress[30] => fml_adr.DATAB
baseaddress[31] => fml_adr.DATAB
baseaddress_ack <= sof.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[0] <= fml_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[1] <= fml_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[2] <= fml_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[3] <= fml_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[4] <= fml_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[5] <= fml_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[6] <= fml_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[7] <= fml_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[8] <= fml_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[9] <= fml_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[10] <= fml_adr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[11] <= fml_adr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[12] <= fml_adr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[13] <= fml_adr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[14] <= fml_adr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[15] <= fml_adr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[16] <= fml_adr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[17] <= fml_adr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[18] <= fml_adr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[19] <= fml_adr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[20] <= fml_adr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[21] <= fml_adr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[22] <= fml_adr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[23] <= fml_adr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[24] <= fml_adr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[25] <= fml_adr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[26] <= fml_adr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[27] <= fml_adr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[28] <= fml_adr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[29] <= fml_adr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[30] <= fml_adr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_adr[31] <= fml_adr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_stb <= fml_stb~reg0.DB_MAX_OUTPUT_PORT_TYPE
fml_ack => fifo_stb.DATAIN
fml_ack => fml_adr[0]~reg0.ENA
fml_ack => bcounter[18].ENA
fml_ack => bcounter[17].ENA
fml_ack => bcounter[16].ENA
fml_ack => bcounter[15].ENA
fml_ack => bcounter[14].ENA
fml_ack => bcounter[13].ENA
fml_ack => bcounter[12].ENA
fml_ack => bcounter[11].ENA
fml_ack => bcounter[10].ENA
fml_ack => bcounter[9].ENA
fml_ack => bcounter[8].ENA
fml_ack => bcounter[7].ENA
fml_ack => bcounter[6].ENA
fml_ack => bcounter[5].ENA
fml_ack => bcounter[4].ENA
fml_ack => bcounter[3].ENA
fml_ack => bcounter[2].ENA
fml_ack => bcounter[1].ENA
fml_ack => bcounter[0].ENA
fml_ack => sof.ENA
fml_ack => fml_adr[31]~reg0.ENA
fml_ack => fml_adr[30]~reg0.ENA
fml_ack => fml_adr[29]~reg0.ENA
fml_ack => fml_adr[28]~reg0.ENA
fml_ack => fml_adr[27]~reg0.ENA
fml_ack => fml_adr[26]~reg0.ENA
fml_ack => fml_adr[25]~reg0.ENA
fml_ack => fml_adr[24]~reg0.ENA
fml_ack => fml_adr[23]~reg0.ENA
fml_ack => fml_adr[22]~reg0.ENA
fml_ack => fml_adr[21]~reg0.ENA
fml_ack => fml_adr[20]~reg0.ENA
fml_ack => fml_adr[19]~reg0.ENA
fml_ack => fml_adr[18]~reg0.ENA
fml_ack => fml_adr[17]~reg0.ENA
fml_ack => fml_adr[16]~reg0.ENA
fml_ack => fml_adr[15]~reg0.ENA
fml_ack => fml_adr[14]~reg0.ENA
fml_ack => fml_adr[13]~reg0.ENA
fml_ack => fml_adr[12]~reg0.ENA
fml_ack => fml_adr[11]~reg0.ENA
fml_ack => fml_adr[10]~reg0.ENA
fml_ack => fml_adr[9]~reg0.ENA
fml_ack => fml_adr[8]~reg0.ENA
fml_ack => fml_adr[7]~reg0.ENA
fml_ack => fml_adr[6]~reg0.ENA
fml_ack => fml_adr[5]~reg0.ENA
fml_ack => fml_adr[4]~reg0.ENA
fml_ack => fml_adr[3]~reg0.ENA
fml_ack => fml_adr[2]~reg0.ENA
fml_ack => fml_adr[1]~reg0.ENA
fml_di[0] => fifo_di[0].DATAIN
fml_di[1] => fifo_di[1].DATAIN
fml_di[2] => fifo_di[2].DATAIN
fml_di[3] => fifo_di[3].DATAIN
fml_di[4] => fifo_di[4].DATAIN
fml_di[5] => fifo_di[5].DATAIN
fml_di[6] => fifo_di[6].DATAIN
fml_di[7] => fifo_di[7].DATAIN
fml_di[8] => fifo_di[8].DATAIN
fml_di[9] => fifo_di[9].DATAIN
fml_di[10] => fifo_di[10].DATAIN
fml_di[11] => fifo_di[11].DATAIN
fml_di[12] => fifo_di[12].DATAIN
fml_di[13] => fifo_di[13].DATAIN
fml_di[14] => fifo_di[14].DATAIN
fml_di[15] => fifo_di[15].DATAIN
fml_di[16] => fifo_di[16].DATAIN
fml_di[17] => fifo_di[17].DATAIN
fml_di[18] => fifo_di[18].DATAIN
fml_di[19] => fifo_di[19].DATAIN
fml_di[20] => fifo_di[20].DATAIN
fml_di[21] => fifo_di[21].DATAIN
fml_di[22] => fifo_di[22].DATAIN
fml_di[23] => fifo_di[23].DATAIN
fml_di[24] => fifo_di[24].DATAIN
fml_di[25] => fifo_di[25].DATAIN
fml_di[26] => fifo_di[26].DATAIN
fml_di[27] => fifo_di[27].DATAIN
fml_di[28] => fifo_di[28].DATAIN
fml_di[29] => fifo_di[29].DATAIN
fml_di[30] => fifo_di[30].DATAIN
fml_di[31] => fifo_di[31].DATAIN
pixel_valid <= vgafb_fifo32to16:fifo32to16.do_valid
pixel[0] <= vgafb_fifo32to16:fifo32to16.do
pixel[1] <= vgafb_fifo32to16:fifo32to16.do
pixel[2] <= vgafb_fifo32to16:fifo32to16.do
pixel[3] <= vgafb_fifo32to16:fifo32to16.do
pixel[4] <= vgafb_fifo32to16:fifo32to16.do
pixel[5] <= vgafb_fifo32to16:fifo32to16.do
pixel[6] <= vgafb_fifo32to16:fifo32to16.do
pixel[7] <= vgafb_fifo32to16:fifo32to16.do
pixel[8] <= vgafb_fifo32to16:fifo32to16.do
pixel[9] <= vgafb_fifo32to16:fifo32to16.do
pixel[10] <= vgafb_fifo32to16:fifo32to16.do
pixel[11] <= vgafb_fifo32to16:fifo32to16.do
pixel[12] <= vgafb_fifo32to16:fifo32to16.do
pixel[13] <= vgafb_fifo32to16:fifo32to16.do
pixel[14] <= vgafb_fifo32to16:fifo32to16.do
pixel[15] <= vgafb_fifo32to16:fifo32to16.do
pixel_ack => pixel_ack.IN1


|pframe|fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|vgafb_fifo32to16:fifo32to16
sys_clk => storage.we_a.CLK
sys_clk => storage.waddr_a[3].CLK
sys_clk => storage.waddr_a[2].CLK
sys_clk => storage.waddr_a[1].CLK
sys_clk => storage.waddr_a[0].CLK
sys_clk => storage.data_a[31].CLK
sys_clk => storage.data_a[30].CLK
sys_clk => storage.data_a[29].CLK
sys_clk => storage.data_a[28].CLK
sys_clk => storage.data_a[27].CLK
sys_clk => storage.data_a[26].CLK
sys_clk => storage.data_a[25].CLK
sys_clk => storage.data_a[24].CLK
sys_clk => storage.data_a[23].CLK
sys_clk => storage.data_a[22].CLK
sys_clk => storage.data_a[21].CLK
sys_clk => storage.data_a[20].CLK
sys_clk => storage.data_a[19].CLK
sys_clk => storage.data_a[18].CLK
sys_clk => storage.data_a[17].CLK
sys_clk => storage.data_a[16].CLK
sys_clk => storage.data_a[15].CLK
sys_clk => storage.data_a[14].CLK
sys_clk => storage.data_a[13].CLK
sys_clk => storage.data_a[12].CLK
sys_clk => storage.data_a[11].CLK
sys_clk => storage.data_a[10].CLK
sys_clk => storage.data_a[9].CLK
sys_clk => storage.data_a[8].CLK
sys_clk => storage.data_a[7].CLK
sys_clk => storage.data_a[6].CLK
sys_clk => storage.data_a[5].CLK
sys_clk => storage.data_a[4].CLK
sys_clk => storage.data_a[3].CLK
sys_clk => storage.data_a[2].CLK
sys_clk => storage.data_a[1].CLK
sys_clk => storage.data_a[0].CLK
sys_clk => level[0].CLK
sys_clk => level[1].CLK
sys_clk => level[2].CLK
sys_clk => level[3].CLK
sys_clk => level[4].CLK
sys_clk => level[5].CLK
sys_clk => level[6].CLK
sys_clk => consume[0].CLK
sys_clk => consume[1].CLK
sys_clk => consume[2].CLK
sys_clk => consume[3].CLK
sys_clk => consume[4].CLK
sys_clk => produce[0].CLK
sys_clk => produce[1].CLK
sys_clk => produce[2].CLK
sys_clk => produce[3].CLK
sys_clk => storage.CLK0
vga_rst => produce.OUTPUTSELECT
vga_rst => produce.OUTPUTSELECT
vga_rst => produce.OUTPUTSELECT
vga_rst => produce.OUTPUTSELECT
vga_rst => consume.OUTPUTSELECT
vga_rst => consume.OUTPUTSELECT
vga_rst => consume.OUTPUTSELECT
vga_rst => consume.OUTPUTSELECT
vga_rst => consume.OUTPUTSELECT
vga_rst => level.OUTPUTSELECT
vga_rst => level.OUTPUTSELECT
vga_rst => level.OUTPUTSELECT
vga_rst => level.OUTPUTSELECT
vga_rst => level.OUTPUTSELECT
vga_rst => level.OUTPUTSELECT
vga_rst => level.OUTPUTSELECT
vga_rst => storage.OUTPUTSELECT
stb => produce.OUTPUTSELECT
stb => produce.OUTPUTSELECT
stb => produce.OUTPUTSELECT
stb => produce.OUTPUTSELECT
stb => level.OUTPUTSELECT
stb => level.OUTPUTSELECT
stb => level.OUTPUTSELECT
stb => level.OUTPUTSELECT
stb => level.OUTPUTSELECT
stb => level.OUTPUTSELECT
stb => storage.DATAA
di[0] => storage.data_a[0].DATAIN
di[0] => storage.DATAIN
di[1] => storage.data_a[1].DATAIN
di[1] => storage.DATAIN1
di[2] => storage.data_a[2].DATAIN
di[2] => storage.DATAIN2
di[3] => storage.data_a[3].DATAIN
di[3] => storage.DATAIN3
di[4] => storage.data_a[4].DATAIN
di[4] => storage.DATAIN4
di[5] => storage.data_a[5].DATAIN
di[5] => storage.DATAIN5
di[6] => storage.data_a[6].DATAIN
di[6] => storage.DATAIN6
di[7] => storage.data_a[7].DATAIN
di[7] => storage.DATAIN7
di[8] => storage.data_a[8].DATAIN
di[8] => storage.DATAIN8
di[9] => storage.data_a[9].DATAIN
di[9] => storage.DATAIN9
di[10] => storage.data_a[10].DATAIN
di[10] => storage.DATAIN10
di[11] => storage.data_a[11].DATAIN
di[11] => storage.DATAIN11
di[12] => storage.data_a[12].DATAIN
di[12] => storage.DATAIN12
di[13] => storage.data_a[13].DATAIN
di[13] => storage.DATAIN13
di[14] => storage.data_a[14].DATAIN
di[14] => storage.DATAIN14
di[15] => storage.data_a[15].DATAIN
di[15] => storage.DATAIN15
di[16] => storage.data_a[16].DATAIN
di[16] => storage.DATAIN16
di[17] => storage.data_a[17].DATAIN
di[17] => storage.DATAIN17
di[18] => storage.data_a[18].DATAIN
di[18] => storage.DATAIN18
di[19] => storage.data_a[19].DATAIN
di[19] => storage.DATAIN19
di[20] => storage.data_a[20].DATAIN
di[20] => storage.DATAIN20
di[21] => storage.data_a[21].DATAIN
di[21] => storage.DATAIN21
di[22] => storage.data_a[22].DATAIN
di[22] => storage.DATAIN22
di[23] => storage.data_a[23].DATAIN
di[23] => storage.DATAIN23
di[24] => storage.data_a[24].DATAIN
di[24] => storage.DATAIN24
di[25] => storage.data_a[25].DATAIN
di[25] => storage.DATAIN25
di[26] => storage.data_a[26].DATAIN
di[26] => storage.DATAIN26
di[27] => storage.data_a[27].DATAIN
di[27] => storage.DATAIN27
di[28] => storage.data_a[28].DATAIN
di[28] => storage.DATAIN28
di[29] => storage.data_a[29].DATAIN
di[29] => storage.DATAIN29
di[30] => storage.data_a[30].DATAIN
di[30] => storage.DATAIN30
di[31] => storage.data_a[31].DATAIN
di[31] => storage.DATAIN31
can_burst <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
do_valid <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
do[0] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[8] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[9] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[10] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[11] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[12] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[13] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[14] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[15] <= do.DB_MAX_OUTPUT_PORT_TYPE
next => consume.OUTPUTSELECT
next => consume.OUTPUTSELECT
next => consume.OUTPUTSELECT
next => consume.OUTPUTSELECT
next => consume.OUTPUTSELECT
next => level.OUTPUTSELECT
next => level.OUTPUTSELECT
next => level.OUTPUTSELECT
next => level.OUTPUTSELECT
next => level.OUTPUTSELECT
next => level.OUTPUTSELECT
next => level.OUTPUTSELECT


|pframe|fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo
data_out[0] <= mem.DATAOUT
data_out[1] <= mem.DATAOUT1
data_out[2] <= mem.DATAOUT2
data_out[3] <= mem.DATAOUT3
data_out[4] <= mem.DATAOUT4
data_out[5] <= mem.DATAOUT5
data_out[6] <= mem.DATAOUT6
data_out[7] <= mem.DATAOUT7
data_out[8] <= mem.DATAOUT8
data_out[9] <= mem.DATAOUT9
data_out[10] <= mem.DATAOUT10
data_out[11] <= mem.DATAOUT11
data_out[12] <= mem.DATAOUT12
data_out[13] <= mem.DATAOUT13
data_out[14] <= mem.DATAOUT14
data_out[15] <= mem.DATAOUT15
data_out[16] <= mem.DATAOUT16
data_out[17] <= mem.DATAOUT17
empty <= empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_en => read_en_safe.IN1
clk_read => clk_read.IN1
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
data_in[8] => mem.data_a[8].DATAIN
data_in[8] => mem.DATAIN8
data_in[9] => mem.data_a[9].DATAIN
data_in[9] => mem.DATAIN9
data_in[10] => mem.data_a[10].DATAIN
data_in[10] => mem.DATAIN10
data_in[11] => mem.data_a[11].DATAIN
data_in[11] => mem.DATAIN11
data_in[12] => mem.data_a[12].DATAIN
data_in[12] => mem.DATAIN12
data_in[13] => mem.data_a[13].DATAIN
data_in[13] => mem.DATAIN13
data_in[14] => mem.data_a[14].DATAIN
data_in[14] => mem.DATAIN14
data_in[15] => mem.data_a[15].DATAIN
data_in[15] => mem.DATAIN15
data_in[16] => mem.data_a[16].DATAIN
data_in[16] => mem.DATAIN16
data_in[17] => mem.data_a[17].DATAIN
data_in[17] => mem.DATAIN17
full <= full~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_en => always0.IN1
write_en => write_en_safe.IN1
clk_write => clk_write.IN1
rst => rst.IN2


|pframe|fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_write
gray_count[0] <= gray_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_count[1] <= gray_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_count[2] <= gray_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_count[3] <= gray_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_count[4] <= gray_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_count[5] <= gray_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_count[6] <= gray_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_count[7] <= gray_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_count[8] <= gray_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_count[9] <= gray_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ce => binary_count[9].ENA
ce => binary_count[8].ENA
ce => binary_count[7].ENA
ce => binary_count[6].ENA
ce => binary_count[5].ENA
ce => binary_count[4].ENA
ce => binary_count[3].ENA
ce => binary_count[2].ENA
ce => binary_count[1].ENA
ce => binary_count[0].ENA
ce => gray_count[9]~reg0.ENA
ce => gray_count[8]~reg0.ENA
ce => gray_count[7]~reg0.ENA
ce => gray_count[6]~reg0.ENA
ce => gray_count[5]~reg0.ENA
ce => gray_count[4]~reg0.ENA
ce => gray_count[3]~reg0.ENA
ce => gray_count[2]~reg0.ENA
ce => gray_count[1]~reg0.ENA
ce => gray_count[0]~reg0.ENA
rst => gray_count[0]~reg0.ACLR
rst => gray_count[1]~reg0.ACLR
rst => gray_count[2]~reg0.ACLR
rst => gray_count[3]~reg0.ACLR
rst => gray_count[4]~reg0.ACLR
rst => gray_count[5]~reg0.ACLR
rst => gray_count[6]~reg0.ACLR
rst => gray_count[7]~reg0.ACLR
rst => gray_count[8]~reg0.ACLR
rst => gray_count[9]~reg0.ACLR
rst => binary_count[0].PRESET
rst => binary_count[1].ACLR
rst => binary_count[2].ACLR
rst => binary_count[3].ACLR
rst => binary_count[4].ACLR
rst => binary_count[5].ACLR
rst => binary_count[6].ACLR
rst => binary_count[7].ACLR
rst => binary_count[8].ACLR
rst => binary_count[9].ACLR
clk => gray_count[0]~reg0.CLK
clk => gray_count[1]~reg0.CLK
clk => gray_count[2]~reg0.CLK
clk => gray_count[3]~reg0.CLK
clk => gray_count[4]~reg0.CLK
clk => gray_count[5]~reg0.CLK
clk => gray_count[6]~reg0.CLK
clk => gray_count[7]~reg0.CLK
clk => gray_count[8]~reg0.CLK
clk => gray_count[9]~reg0.CLK
clk => binary_count[0].CLK
clk => binary_count[1].CLK
clk => binary_count[2].CLK
clk => binary_count[3].CLK
clk => binary_count[4].CLK
clk => binary_count[5].CLK
clk => binary_count[6].CLK
clk => binary_count[7].CLK
clk => binary_count[8].CLK
clk => binary_count[9].CLK


|pframe|fpd_link:FPD_Link|vgafb:vgafb|asfifo:fifo|asfifo_graycounter:counter_read
gray_count[0] <= gray_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_count[1] <= gray_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_count[2] <= gray_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_count[3] <= gray_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_count[4] <= gray_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_count[5] <= gray_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_count[6] <= gray_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_count[7] <= gray_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_count[8] <= gray_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gray_count[9] <= gray_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ce => binary_count[9].ENA
ce => binary_count[8].ENA
ce => binary_count[7].ENA
ce => binary_count[6].ENA
ce => binary_count[5].ENA
ce => binary_count[4].ENA
ce => binary_count[3].ENA
ce => binary_count[2].ENA
ce => binary_count[1].ENA
ce => binary_count[0].ENA
ce => gray_count[9]~reg0.ENA
ce => gray_count[8]~reg0.ENA
ce => gray_count[7]~reg0.ENA
ce => gray_count[6]~reg0.ENA
ce => gray_count[5]~reg0.ENA
ce => gray_count[4]~reg0.ENA
ce => gray_count[3]~reg0.ENA
ce => gray_count[2]~reg0.ENA
ce => gray_count[1]~reg0.ENA
ce => gray_count[0]~reg0.ENA
rst => gray_count[0]~reg0.ACLR
rst => gray_count[1]~reg0.ACLR
rst => gray_count[2]~reg0.ACLR
rst => gray_count[3]~reg0.ACLR
rst => gray_count[4]~reg0.ACLR
rst => gray_count[5]~reg0.ACLR
rst => gray_count[6]~reg0.ACLR
rst => gray_count[7]~reg0.ACLR
rst => gray_count[8]~reg0.ACLR
rst => gray_count[9]~reg0.ACLR
rst => binary_count[0].PRESET
rst => binary_count[1].ACLR
rst => binary_count[2].ACLR
rst => binary_count[3].ACLR
rst => binary_count[4].ACLR
rst => binary_count[5].ACLR
rst => binary_count[6].ACLR
rst => binary_count[7].ACLR
rst => binary_count[8].ACLR
rst => binary_count[9].ACLR
clk => gray_count[0]~reg0.CLK
clk => gray_count[1]~reg0.CLK
clk => gray_count[2]~reg0.CLK
clk => gray_count[3]~reg0.CLK
clk => gray_count[4]~reg0.CLK
clk => gray_count[5]~reg0.CLK
clk => gray_count[6]~reg0.CLK
clk => gray_count[7]~reg0.CLK
clk => gray_count[8]~reg0.CLK
clk => gray_count[9]~reg0.CLK
clk => binary_count[0].CLK
clk => binary_count[1].CLK
clk => binary_count[2].CLK
clk => binary_count[3].CLK
clk => binary_count[4].CLK
clk => binary_count[5].CLK
clk => binary_count[6].CLK
clk => binary_count[7].CLK
clk => binary_count[8].CLK
clk => binary_count[9].CLK


|pframe|fpd_link:FPD_Link|video_lvds:lvds
sys_rst => sys_rst.IN1
clk_x1 => pixel_clk.IN1
clk_3x5 => ~NO_FANOUT~
DE => rx2_w[6].IN1
R[0] => rx0_w[0].IN1
R[1] => rx0_w[1].IN1
R[2] => rx0_w[2].IN1
R[3] => rx0_w[3].IN1
R[4] => rx0_w[4].IN1
R[5] => rx0_w[5].IN1
R[6] => rx3_w[0].IN1
R[7] => rx3_w[1].IN1
G[0] => rx0_w[6].IN1
G[1] => rx1_w[0].IN1
G[2] => rx1_w[1].IN1
G[3] => rx1_w[2].IN1
G[4] => rx1_w[3].IN1
G[5] => rx1_w[4].IN1
G[6] => rx3_w[2].IN1
G[7] => rx3_w[3].IN1
B[0] => rx1_w[5].IN1
B[1] => rx1_w[6].IN1
B[2] => rx2_w[0].IN1
B[3] => rx2_w[1].IN1
B[4] => rx2_w[2].IN1
B[5] => rx2_w[3].IN1
B[6] => rx3_w[4].IN1
B[7] => rx3_w[5].IN1
rx0 <= altlvds_tx:lvds_tx.tx_out
rx1 <= altlvds_tx:lvds_tx.tx_out
rx2 <= altlvds_tx:lvds_tx.tx_out
rx3 <= altlvds_tx:lvds_tx.tx_out
clk <= altlvds_tx:lvds_tx.tx_out


|pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx
tx_in[0] => lvds_tx_1iq1:auto_generated.tx_in[0]
tx_in[1] => lvds_tx_1iq1:auto_generated.tx_in[1]
tx_in[2] => lvds_tx_1iq1:auto_generated.tx_in[2]
tx_in[3] => lvds_tx_1iq1:auto_generated.tx_in[3]
tx_in[4] => lvds_tx_1iq1:auto_generated.tx_in[4]
tx_in[5] => lvds_tx_1iq1:auto_generated.tx_in[5]
tx_in[6] => lvds_tx_1iq1:auto_generated.tx_in[6]
tx_in[7] => lvds_tx_1iq1:auto_generated.tx_in[7]
tx_in[8] => lvds_tx_1iq1:auto_generated.tx_in[8]
tx_in[9] => lvds_tx_1iq1:auto_generated.tx_in[9]
tx_in[10] => lvds_tx_1iq1:auto_generated.tx_in[10]
tx_in[11] => lvds_tx_1iq1:auto_generated.tx_in[11]
tx_in[12] => lvds_tx_1iq1:auto_generated.tx_in[12]
tx_in[13] => lvds_tx_1iq1:auto_generated.tx_in[13]
tx_in[14] => lvds_tx_1iq1:auto_generated.tx_in[14]
tx_in[15] => lvds_tx_1iq1:auto_generated.tx_in[15]
tx_in[16] => lvds_tx_1iq1:auto_generated.tx_in[16]
tx_in[17] => lvds_tx_1iq1:auto_generated.tx_in[17]
tx_in[18] => lvds_tx_1iq1:auto_generated.tx_in[18]
tx_in[19] => lvds_tx_1iq1:auto_generated.tx_in[19]
tx_in[20] => lvds_tx_1iq1:auto_generated.tx_in[20]
tx_in[21] => lvds_tx_1iq1:auto_generated.tx_in[21]
tx_in[22] => lvds_tx_1iq1:auto_generated.tx_in[22]
tx_in[23] => lvds_tx_1iq1:auto_generated.tx_in[23]
tx_in[24] => lvds_tx_1iq1:auto_generated.tx_in[24]
tx_in[25] => lvds_tx_1iq1:auto_generated.tx_in[25]
tx_in[26] => lvds_tx_1iq1:auto_generated.tx_in[26]
tx_in[27] => lvds_tx_1iq1:auto_generated.tx_in[27]
tx_in[28] => lvds_tx_1iq1:auto_generated.tx_in[28]
tx_in[29] => lvds_tx_1iq1:auto_generated.tx_in[29]
tx_in[30] => lvds_tx_1iq1:auto_generated.tx_in[30]
tx_in[31] => lvds_tx_1iq1:auto_generated.tx_in[31]
tx_in[32] => lvds_tx_1iq1:auto_generated.tx_in[32]
tx_in[33] => lvds_tx_1iq1:auto_generated.tx_in[33]
tx_in[34] => lvds_tx_1iq1:auto_generated.tx_in[34]
tx_inclock => lvds_tx_1iq1:auto_generated.tx_inclock
tx_syncclock => ~NO_FANOUT~
tx_enable => ~NO_FANOUT~
sync_inclock => ~NO_FANOUT~
tx_pll_enable => ~NO_FANOUT~
pll_areset => lvds_tx_1iq1:auto_generated.pll_areset
tx_data_reset => ~NO_FANOUT~
tx_out[0] <= lvds_tx_1iq1:auto_generated.tx_out[0]
tx_out[1] <= lvds_tx_1iq1:auto_generated.tx_out[1]
tx_out[2] <= lvds_tx_1iq1:auto_generated.tx_out[2]
tx_out[3] <= lvds_tx_1iq1:auto_generated.tx_out[3]
tx_out[4] <= lvds_tx_1iq1:auto_generated.tx_out[4]
tx_outclock <= <GND>
tx_coreclock <= <GND>
tx_locked <= <GND>


|pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated
pll_areset => lvds_tx_pll.ARESET
pll_areset => ddio_out_2qb:ddio_out.aclr
pll_areset => h_sync_a[34].IN0
pll_areset => h_sync_b[34].IN0
pll_areset => l_sync_a[34].IN0
pll_areset => sync_dffe1a.IN0
pll_areset => tx_reg[69].IN0
pll_areset => cntr_djb:cntr2.aclr
pll_areset => shift_reg_4hb:shift_reg12.aclr
pll_areset => shift_reg_4hb:shift_reg13.aclr
pll_areset => shift_reg_4hb:shift_reg14.aclr
pll_areset => shift_reg_4hb:shift_reg15.aclr
pll_areset => shift_reg_4hb:shift_reg16.aclr
pll_areset => shift_reg_4hb:shift_reg17.aclr
pll_areset => shift_reg_4hb:shift_reg18.aclr
pll_areset => shift_reg_4hb:shift_reg19.aclr
pll_areset => shift_reg_4hb:shift_reg20.aclr
pll_areset => shift_reg_4hb:shift_reg21.aclr
tx_in[0] => h_sync_a[0].DATAIN
tx_in[0] => l_sync_a[0].DATAIN
tx_in[1] => h_sync_a[1].DATAIN
tx_in[1] => l_sync_a[1].DATAIN
tx_in[2] => h_sync_a[2].DATAIN
tx_in[2] => l_sync_a[2].DATAIN
tx_in[3] => h_sync_a[3].DATAIN
tx_in[3] => l_sync_a[3].DATAIN
tx_in[4] => h_sync_a[4].DATAIN
tx_in[4] => l_sync_a[4].DATAIN
tx_in[5] => h_sync_a[5].DATAIN
tx_in[5] => l_sync_a[5].DATAIN
tx_in[6] => h_sync_a[6].DATAIN
tx_in[6] => l_sync_a[6].DATAIN
tx_in[7] => h_sync_a[7].DATAIN
tx_in[7] => l_sync_a[7].DATAIN
tx_in[8] => h_sync_a[8].DATAIN
tx_in[8] => l_sync_a[8].DATAIN
tx_in[9] => h_sync_a[9].DATAIN
tx_in[9] => l_sync_a[9].DATAIN
tx_in[10] => h_sync_a[10].DATAIN
tx_in[10] => l_sync_a[10].DATAIN
tx_in[11] => h_sync_a[11].DATAIN
tx_in[11] => l_sync_a[11].DATAIN
tx_in[12] => h_sync_a[12].DATAIN
tx_in[12] => l_sync_a[12].DATAIN
tx_in[13] => h_sync_a[13].DATAIN
tx_in[13] => l_sync_a[13].DATAIN
tx_in[14] => h_sync_a[14].DATAIN
tx_in[14] => l_sync_a[14].DATAIN
tx_in[15] => h_sync_a[15].DATAIN
tx_in[15] => l_sync_a[15].DATAIN
tx_in[16] => h_sync_a[16].DATAIN
tx_in[16] => l_sync_a[16].DATAIN
tx_in[17] => h_sync_a[17].DATAIN
tx_in[17] => l_sync_a[17].DATAIN
tx_in[18] => h_sync_a[18].DATAIN
tx_in[18] => l_sync_a[18].DATAIN
tx_in[19] => h_sync_a[19].DATAIN
tx_in[19] => l_sync_a[19].DATAIN
tx_in[20] => h_sync_a[20].DATAIN
tx_in[20] => l_sync_a[20].DATAIN
tx_in[21] => h_sync_a[21].DATAIN
tx_in[21] => l_sync_a[21].DATAIN
tx_in[22] => h_sync_a[22].DATAIN
tx_in[22] => l_sync_a[22].DATAIN
tx_in[23] => h_sync_a[23].DATAIN
tx_in[23] => l_sync_a[23].DATAIN
tx_in[24] => h_sync_a[24].DATAIN
tx_in[24] => l_sync_a[24].DATAIN
tx_in[25] => h_sync_a[25].DATAIN
tx_in[25] => l_sync_a[25].DATAIN
tx_in[26] => h_sync_a[26].DATAIN
tx_in[26] => l_sync_a[26].DATAIN
tx_in[27] => h_sync_a[27].DATAIN
tx_in[27] => l_sync_a[27].DATAIN
tx_in[28] => h_sync_a[28].DATAIN
tx_in[28] => l_sync_a[28].DATAIN
tx_in[29] => h_sync_a[29].DATAIN
tx_in[29] => l_sync_a[29].DATAIN
tx_in[30] => h_sync_a[30].DATAIN
tx_in[30] => l_sync_a[30].DATAIN
tx_in[31] => h_sync_a[31].DATAIN
tx_in[31] => l_sync_a[31].DATAIN
tx_in[32] => h_sync_a[32].DATAIN
tx_in[32] => l_sync_a[32].DATAIN
tx_in[33] => h_sync_a[33].DATAIN
tx_in[33] => l_sync_a[33].DATAIN
tx_in[34] => h_sync_a[34].DATAIN
tx_in[34] => l_sync_a[34].DATAIN
tx_inclock => lvds_tx_pll.CLK
tx_out[0] <= ddio_out_2qb:ddio_out.dataout[0]
tx_out[1] <= ddio_out_2qb:ddio_out.dataout[1]
tx_out[2] <= ddio_out_2qb:ddio_out.dataout[2]
tx_out[3] <= ddio_out_2qb:ddio_out.dataout[3]
tx_out[4] <= ddio_out_2qb:ddio_out.dataout[4]


|pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|ddio_out_2qb:ddio_out
aclr => ddio_outa[4].ARESET
aclr => ddio_outa[3].ARESET
aclr => ddio_outa[2].ARESET
aclr => ddio_outa[1].ARESET
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_h[4] => ddio_outa[4].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
datain_l[4] => ddio_outa[4].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
dataout[1] <= ddio_outa[1].DATAOUT
dataout[2] <= ddio_outa[2].DATAOUT
dataout[3] <= ddio_outa[3].DATAOUT
dataout[4] <= ddio_outa[4].DATAOUT
outclock => ddio_outa[4].CLKHI
outclock => ddio_outa[4].CLKLO
outclock => ddio_outa[4].MUXSEL
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|cmpr_iq9:cmpr10
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|cmpr_iq9:cmpr9
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|cntr_djb:cntr2
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
updown => _.IN0
updown => cout_actual.IN1
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|cntr_djb:cntr2|cmpr_pgc:cmpr22
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg12
aclr => shift_reg[6].IN0
clock => shift_reg[6].CLK
clock => shift_reg[5].CLK
clock => shift_reg[4].CLK
clock => shift_reg[3].CLK
clock => shift_reg[2].CLK
clock => shift_reg[1].CLK
clock => shift_reg[0].CLK
data[0] => shift_reg[0].ADATA
data[1] => shift_reg[1].ADATA
data[2] => shift_reg[2].ADATA
data[3] => shift_reg[3].ADATA
data[4] => shift_reg[4].ADATA
data[5] => shift_reg[5].ADATA
data[6] => shift_reg[6].ADATA
load => shift_reg[6].SLOAD
load => shift_reg[5].SLOAD
load => shift_reg[4].SLOAD
load => shift_reg[3].SLOAD
load => shift_reg[2].SLOAD
load => shift_reg[1].SLOAD
load => shift_reg[0].SLOAD
shiftin => shift_reg[6].DATAIN
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg13
aclr => shift_reg[6].IN0
clock => shift_reg[6].CLK
clock => shift_reg[5].CLK
clock => shift_reg[4].CLK
clock => shift_reg[3].CLK
clock => shift_reg[2].CLK
clock => shift_reg[1].CLK
clock => shift_reg[0].CLK
data[0] => shift_reg[0].ADATA
data[1] => shift_reg[1].ADATA
data[2] => shift_reg[2].ADATA
data[3] => shift_reg[3].ADATA
data[4] => shift_reg[4].ADATA
data[5] => shift_reg[5].ADATA
data[6] => shift_reg[6].ADATA
load => shift_reg[6].SLOAD
load => shift_reg[5].SLOAD
load => shift_reg[4].SLOAD
load => shift_reg[3].SLOAD
load => shift_reg[2].SLOAD
load => shift_reg[1].SLOAD
load => shift_reg[0].SLOAD
shiftin => shift_reg[6].DATAIN
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg14
aclr => shift_reg[6].IN0
clock => shift_reg[6].CLK
clock => shift_reg[5].CLK
clock => shift_reg[4].CLK
clock => shift_reg[3].CLK
clock => shift_reg[2].CLK
clock => shift_reg[1].CLK
clock => shift_reg[0].CLK
data[0] => shift_reg[0].ADATA
data[1] => shift_reg[1].ADATA
data[2] => shift_reg[2].ADATA
data[3] => shift_reg[3].ADATA
data[4] => shift_reg[4].ADATA
data[5] => shift_reg[5].ADATA
data[6] => shift_reg[6].ADATA
load => shift_reg[6].SLOAD
load => shift_reg[5].SLOAD
load => shift_reg[4].SLOAD
load => shift_reg[3].SLOAD
load => shift_reg[2].SLOAD
load => shift_reg[1].SLOAD
load => shift_reg[0].SLOAD
shiftin => shift_reg[6].DATAIN
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg15
aclr => shift_reg[6].IN0
clock => shift_reg[6].CLK
clock => shift_reg[5].CLK
clock => shift_reg[4].CLK
clock => shift_reg[3].CLK
clock => shift_reg[2].CLK
clock => shift_reg[1].CLK
clock => shift_reg[0].CLK
data[0] => shift_reg[0].ADATA
data[1] => shift_reg[1].ADATA
data[2] => shift_reg[2].ADATA
data[3] => shift_reg[3].ADATA
data[4] => shift_reg[4].ADATA
data[5] => shift_reg[5].ADATA
data[6] => shift_reg[6].ADATA
load => shift_reg[6].SLOAD
load => shift_reg[5].SLOAD
load => shift_reg[4].SLOAD
load => shift_reg[3].SLOAD
load => shift_reg[2].SLOAD
load => shift_reg[1].SLOAD
load => shift_reg[0].SLOAD
shiftin => shift_reg[6].DATAIN
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg16
aclr => shift_reg[6].IN0
clock => shift_reg[6].CLK
clock => shift_reg[5].CLK
clock => shift_reg[4].CLK
clock => shift_reg[3].CLK
clock => shift_reg[2].CLK
clock => shift_reg[1].CLK
clock => shift_reg[0].CLK
data[0] => shift_reg[0].ADATA
data[1] => shift_reg[1].ADATA
data[2] => shift_reg[2].ADATA
data[3] => shift_reg[3].ADATA
data[4] => shift_reg[4].ADATA
data[5] => shift_reg[5].ADATA
data[6] => shift_reg[6].ADATA
load => shift_reg[6].SLOAD
load => shift_reg[5].SLOAD
load => shift_reg[4].SLOAD
load => shift_reg[3].SLOAD
load => shift_reg[2].SLOAD
load => shift_reg[1].SLOAD
load => shift_reg[0].SLOAD
shiftin => shift_reg[6].DATAIN
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg17
aclr => shift_reg[6].IN0
clock => shift_reg[6].CLK
clock => shift_reg[5].CLK
clock => shift_reg[4].CLK
clock => shift_reg[3].CLK
clock => shift_reg[2].CLK
clock => shift_reg[1].CLK
clock => shift_reg[0].CLK
data[0] => shift_reg[0].ADATA
data[1] => shift_reg[1].ADATA
data[2] => shift_reg[2].ADATA
data[3] => shift_reg[3].ADATA
data[4] => shift_reg[4].ADATA
data[5] => shift_reg[5].ADATA
data[6] => shift_reg[6].ADATA
load => shift_reg[6].SLOAD
load => shift_reg[5].SLOAD
load => shift_reg[4].SLOAD
load => shift_reg[3].SLOAD
load => shift_reg[2].SLOAD
load => shift_reg[1].SLOAD
load => shift_reg[0].SLOAD
shiftin => shift_reg[6].DATAIN
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg18
aclr => shift_reg[6].IN0
clock => shift_reg[6].CLK
clock => shift_reg[5].CLK
clock => shift_reg[4].CLK
clock => shift_reg[3].CLK
clock => shift_reg[2].CLK
clock => shift_reg[1].CLK
clock => shift_reg[0].CLK
data[0] => shift_reg[0].ADATA
data[1] => shift_reg[1].ADATA
data[2] => shift_reg[2].ADATA
data[3] => shift_reg[3].ADATA
data[4] => shift_reg[4].ADATA
data[5] => shift_reg[5].ADATA
data[6] => shift_reg[6].ADATA
load => shift_reg[6].SLOAD
load => shift_reg[5].SLOAD
load => shift_reg[4].SLOAD
load => shift_reg[3].SLOAD
load => shift_reg[2].SLOAD
load => shift_reg[1].SLOAD
load => shift_reg[0].SLOAD
shiftin => shift_reg[6].DATAIN
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg19
aclr => shift_reg[6].IN0
clock => shift_reg[6].CLK
clock => shift_reg[5].CLK
clock => shift_reg[4].CLK
clock => shift_reg[3].CLK
clock => shift_reg[2].CLK
clock => shift_reg[1].CLK
clock => shift_reg[0].CLK
data[0] => shift_reg[0].ADATA
data[1] => shift_reg[1].ADATA
data[2] => shift_reg[2].ADATA
data[3] => shift_reg[3].ADATA
data[4] => shift_reg[4].ADATA
data[5] => shift_reg[5].ADATA
data[6] => shift_reg[6].ADATA
load => shift_reg[6].SLOAD
load => shift_reg[5].SLOAD
load => shift_reg[4].SLOAD
load => shift_reg[3].SLOAD
load => shift_reg[2].SLOAD
load => shift_reg[1].SLOAD
load => shift_reg[0].SLOAD
shiftin => shift_reg[6].DATAIN
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg20
aclr => shift_reg[6].IN0
clock => shift_reg[6].CLK
clock => shift_reg[5].CLK
clock => shift_reg[4].CLK
clock => shift_reg[3].CLK
clock => shift_reg[2].CLK
clock => shift_reg[1].CLK
clock => shift_reg[0].CLK
data[0] => shift_reg[0].ADATA
data[1] => shift_reg[1].ADATA
data[2] => shift_reg[2].ADATA
data[3] => shift_reg[3].ADATA
data[4] => shift_reg[4].ADATA
data[5] => shift_reg[5].ADATA
data[6] => shift_reg[6].ADATA
load => shift_reg[6].SLOAD
load => shift_reg[5].SLOAD
load => shift_reg[4].SLOAD
load => shift_reg[3].SLOAD
load => shift_reg[2].SLOAD
load => shift_reg[1].SLOAD
load => shift_reg[0].SLOAD
shiftin => shift_reg[6].DATAIN
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|pframe|fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg21
aclr => shift_reg[6].IN0
clock => shift_reg[6].CLK
clock => shift_reg[5].CLK
clock => shift_reg[4].CLK
clock => shift_reg[3].CLK
clock => shift_reg[2].CLK
clock => shift_reg[1].CLK
clock => shift_reg[0].CLK
data[0] => shift_reg[0].ADATA
data[1] => shift_reg[1].ADATA
data[2] => shift_reg[2].ADATA
data[3] => shift_reg[3].ADATA
data[4] => shift_reg[4].ADATA
data[5] => shift_reg[5].ADATA
data[6] => shift_reg[6].ADATA
load => shift_reg[6].SLOAD
load => shift_reg[5].SLOAD
load => shift_reg[4].SLOAD
load => shift_reg[3].SLOAD
load => shift_reg[2].SLOAD
load => shift_reg[1].SLOAD
load => shift_reg[0].SLOAD
shiftin => shift_reg[6].DATAIN
shiftout <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|pframe|lm32_top:cpu
clk_i => clk_i.IN1
rst_i => rst_i.IN1
interrupt[0] => interrupt[0].IN1
interrupt[1] => interrupt[1].IN1
interrupt[2] => interrupt[2].IN1
interrupt[3] => interrupt[3].IN1
interrupt[4] => interrupt[4].IN1
interrupt[5] => interrupt[5].IN1
interrupt[6] => interrupt[6].IN1
interrupt[7] => interrupt[7].IN1
interrupt[8] => interrupt[8].IN1
interrupt[9] => interrupt[9].IN1
interrupt[10] => interrupt[10].IN1
interrupt[11] => interrupt[11].IN1
interrupt[12] => interrupt[12].IN1
interrupt[13] => interrupt[13].IN1
interrupt[14] => interrupt[14].IN1
interrupt[15] => interrupt[15].IN1
interrupt[16] => interrupt[16].IN1
interrupt[17] => interrupt[17].IN1
interrupt[18] => interrupt[18].IN1
interrupt[19] => interrupt[19].IN1
interrupt[20] => interrupt[20].IN1
interrupt[21] => interrupt[21].IN1
interrupt[22] => interrupt[22].IN1
interrupt[23] => interrupt[23].IN1
interrupt[24] => interrupt[24].IN1
interrupt[25] => interrupt[25].IN1
interrupt[26] => interrupt[26].IN1
interrupt[27] => interrupt[27].IN1
interrupt[28] => interrupt[28].IN1
interrupt[29] => interrupt[29].IN1
interrupt[30] => interrupt[30].IN1
interrupt[31] => interrupt[31].IN1
I_DAT_I[0] => I_DAT_I[0].IN1
I_DAT_I[1] => I_DAT_I[1].IN1
I_DAT_I[2] => I_DAT_I[2].IN1
I_DAT_I[3] => I_DAT_I[3].IN1
I_DAT_I[4] => I_DAT_I[4].IN1
I_DAT_I[5] => I_DAT_I[5].IN1
I_DAT_I[6] => I_DAT_I[6].IN1
I_DAT_I[7] => I_DAT_I[7].IN1
I_DAT_I[8] => I_DAT_I[8].IN1
I_DAT_I[9] => I_DAT_I[9].IN1
I_DAT_I[10] => I_DAT_I[10].IN1
I_DAT_I[11] => I_DAT_I[11].IN1
I_DAT_I[12] => I_DAT_I[12].IN1
I_DAT_I[13] => I_DAT_I[13].IN1
I_DAT_I[14] => I_DAT_I[14].IN1
I_DAT_I[15] => I_DAT_I[15].IN1
I_DAT_I[16] => I_DAT_I[16].IN1
I_DAT_I[17] => I_DAT_I[17].IN1
I_DAT_I[18] => I_DAT_I[18].IN1
I_DAT_I[19] => I_DAT_I[19].IN1
I_DAT_I[20] => I_DAT_I[20].IN1
I_DAT_I[21] => I_DAT_I[21].IN1
I_DAT_I[22] => I_DAT_I[22].IN1
I_DAT_I[23] => I_DAT_I[23].IN1
I_DAT_I[24] => I_DAT_I[24].IN1
I_DAT_I[25] => I_DAT_I[25].IN1
I_DAT_I[26] => I_DAT_I[26].IN1
I_DAT_I[27] => I_DAT_I[27].IN1
I_DAT_I[28] => I_DAT_I[28].IN1
I_DAT_I[29] => I_DAT_I[29].IN1
I_DAT_I[30] => I_DAT_I[30].IN1
I_DAT_I[31] => I_DAT_I[31].IN1
I_ACK_I => I_ACK_I.IN1
I_ERR_I => I_ERR_I.IN1
I_RTY_I => I_RTY_I.IN1
D_DAT_I[0] => D_DAT_I[0].IN1
D_DAT_I[1] => D_DAT_I[1].IN1
D_DAT_I[2] => D_DAT_I[2].IN1
D_DAT_I[3] => D_DAT_I[3].IN1
D_DAT_I[4] => D_DAT_I[4].IN1
D_DAT_I[5] => D_DAT_I[5].IN1
D_DAT_I[6] => D_DAT_I[6].IN1
D_DAT_I[7] => D_DAT_I[7].IN1
D_DAT_I[8] => D_DAT_I[8].IN1
D_DAT_I[9] => D_DAT_I[9].IN1
D_DAT_I[10] => D_DAT_I[10].IN1
D_DAT_I[11] => D_DAT_I[11].IN1
D_DAT_I[12] => D_DAT_I[12].IN1
D_DAT_I[13] => D_DAT_I[13].IN1
D_DAT_I[14] => D_DAT_I[14].IN1
D_DAT_I[15] => D_DAT_I[15].IN1
D_DAT_I[16] => D_DAT_I[16].IN1
D_DAT_I[17] => D_DAT_I[17].IN1
D_DAT_I[18] => D_DAT_I[18].IN1
D_DAT_I[19] => D_DAT_I[19].IN1
D_DAT_I[20] => D_DAT_I[20].IN1
D_DAT_I[21] => D_DAT_I[21].IN1
D_DAT_I[22] => D_DAT_I[22].IN1
D_DAT_I[23] => D_DAT_I[23].IN1
D_DAT_I[24] => D_DAT_I[24].IN1
D_DAT_I[25] => D_DAT_I[25].IN1
D_DAT_I[26] => D_DAT_I[26].IN1
D_DAT_I[27] => D_DAT_I[27].IN1
D_DAT_I[28] => D_DAT_I[28].IN1
D_DAT_I[29] => D_DAT_I[29].IN1
D_DAT_I[30] => D_DAT_I[30].IN1
D_DAT_I[31] => D_DAT_I[31].IN1
D_ACK_I => D_ACK_I.IN1
D_ERR_I => D_ERR_I.IN1
D_RTY_I => D_RTY_I.IN1
I_DAT_O[0] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[1] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[2] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[3] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[4] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[5] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[6] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[7] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[8] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[9] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[10] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[11] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[12] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[13] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[14] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[15] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[16] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[17] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[18] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[19] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[20] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[21] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[22] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[23] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[24] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[25] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[26] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[27] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[28] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[29] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[30] <= lm32_cpu:cpu.I_DAT_O
I_DAT_O[31] <= lm32_cpu:cpu.I_DAT_O
I_ADR_O[0] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[1] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[2] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[3] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[4] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[5] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[6] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[7] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[8] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[9] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[10] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[11] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[12] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[13] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[14] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[15] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[16] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[17] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[18] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[19] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[20] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[21] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[22] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[23] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[24] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[25] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[26] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[27] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[28] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[29] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[30] <= lm32_cpu:cpu.I_ADR_O
I_ADR_O[31] <= lm32_cpu:cpu.I_ADR_O
I_CYC_O <= lm32_cpu:cpu.I_CYC_O
I_SEL_O[0] <= lm32_cpu:cpu.I_SEL_O
I_SEL_O[1] <= lm32_cpu:cpu.I_SEL_O
I_SEL_O[2] <= lm32_cpu:cpu.I_SEL_O
I_SEL_O[3] <= lm32_cpu:cpu.I_SEL_O
I_STB_O <= lm32_cpu:cpu.I_STB_O
I_WE_O <= lm32_cpu:cpu.I_WE_O
I_CTI_O[0] <= lm32_cpu:cpu.I_CTI_O
I_CTI_O[1] <= lm32_cpu:cpu.I_CTI_O
I_CTI_O[2] <= lm32_cpu:cpu.I_CTI_O
I_LOCK_O <= lm32_cpu:cpu.I_LOCK_O
I_BTE_O[0] <= lm32_cpu:cpu.I_BTE_O
I_BTE_O[1] <= lm32_cpu:cpu.I_BTE_O
D_DAT_O[0] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[1] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[2] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[3] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[4] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[5] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[6] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[7] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[8] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[9] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[10] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[11] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[12] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[13] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[14] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[15] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[16] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[17] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[18] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[19] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[20] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[21] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[22] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[23] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[24] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[25] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[26] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[27] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[28] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[29] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[30] <= lm32_cpu:cpu.D_DAT_O
D_DAT_O[31] <= lm32_cpu:cpu.D_DAT_O
D_ADR_O[0] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[1] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[2] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[3] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[4] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[5] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[6] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[7] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[8] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[9] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[10] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[11] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[12] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[13] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[14] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[15] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[16] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[17] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[18] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[19] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[20] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[21] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[22] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[23] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[24] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[25] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[26] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[27] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[28] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[29] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[30] <= lm32_cpu:cpu.D_ADR_O
D_ADR_O[31] <= lm32_cpu:cpu.D_ADR_O
D_CYC_O <= lm32_cpu:cpu.D_CYC_O
D_SEL_O[0] <= lm32_cpu:cpu.D_SEL_O
D_SEL_O[1] <= lm32_cpu:cpu.D_SEL_O
D_SEL_O[2] <= lm32_cpu:cpu.D_SEL_O
D_SEL_O[3] <= lm32_cpu:cpu.D_SEL_O
D_STB_O <= lm32_cpu:cpu.D_STB_O
D_WE_O <= lm32_cpu:cpu.D_WE_O
D_CTI_O[0] <= lm32_cpu:cpu.D_CTI_O
D_CTI_O[1] <= lm32_cpu:cpu.D_CTI_O
D_CTI_O[2] <= lm32_cpu:cpu.D_CTI_O
D_LOCK_O <= lm32_cpu:cpu.D_LOCK_O
D_BTE_O[0] <= lm32_cpu:cpu.D_BTE_O
D_BTE_O[1] <= lm32_cpu:cpu.D_BTE_O


|pframe|lm32_top:cpu|lm32_cpu:cpu
clk_i => clk_i.IN10
rst_i => rst_i.IN8
interrupt[0] => interrupt[0].IN1
interrupt[1] => interrupt[1].IN1
interrupt[2] => interrupt[2].IN1
interrupt[3] => interrupt[3].IN1
interrupt[4] => interrupt[4].IN1
interrupt[5] => interrupt[5].IN1
interrupt[6] => interrupt[6].IN1
interrupt[7] => interrupt[7].IN1
interrupt[8] => interrupt[8].IN1
interrupt[9] => interrupt[9].IN1
interrupt[10] => interrupt[10].IN1
interrupt[11] => interrupt[11].IN1
interrupt[12] => interrupt[12].IN1
interrupt[13] => interrupt[13].IN1
interrupt[14] => interrupt[14].IN1
interrupt[15] => interrupt[15].IN1
interrupt[16] => interrupt[16].IN1
interrupt[17] => interrupt[17].IN1
interrupt[18] => interrupt[18].IN1
interrupt[19] => interrupt[19].IN1
interrupt[20] => interrupt[20].IN1
interrupt[21] => interrupt[21].IN1
interrupt[22] => interrupt[22].IN1
interrupt[23] => interrupt[23].IN1
interrupt[24] => interrupt[24].IN1
interrupt[25] => interrupt[25].IN1
interrupt[26] => interrupt[26].IN1
interrupt[27] => interrupt[27].IN1
interrupt[28] => interrupt[28].IN1
interrupt[29] => interrupt[29].IN1
interrupt[30] => interrupt[30].IN1
interrupt[31] => interrupt[31].IN1
I_DAT_I[0] => I_DAT_I[0].IN1
I_DAT_I[1] => I_DAT_I[1].IN1
I_DAT_I[2] => I_DAT_I[2].IN1
I_DAT_I[3] => I_DAT_I[3].IN1
I_DAT_I[4] => I_DAT_I[4].IN1
I_DAT_I[5] => I_DAT_I[5].IN1
I_DAT_I[6] => I_DAT_I[6].IN1
I_DAT_I[7] => I_DAT_I[7].IN1
I_DAT_I[8] => I_DAT_I[8].IN1
I_DAT_I[9] => I_DAT_I[9].IN1
I_DAT_I[10] => I_DAT_I[10].IN1
I_DAT_I[11] => I_DAT_I[11].IN1
I_DAT_I[12] => I_DAT_I[12].IN1
I_DAT_I[13] => I_DAT_I[13].IN1
I_DAT_I[14] => I_DAT_I[14].IN1
I_DAT_I[15] => I_DAT_I[15].IN1
I_DAT_I[16] => I_DAT_I[16].IN1
I_DAT_I[17] => I_DAT_I[17].IN1
I_DAT_I[18] => I_DAT_I[18].IN1
I_DAT_I[19] => I_DAT_I[19].IN1
I_DAT_I[20] => I_DAT_I[20].IN1
I_DAT_I[21] => I_DAT_I[21].IN1
I_DAT_I[22] => I_DAT_I[22].IN1
I_DAT_I[23] => I_DAT_I[23].IN1
I_DAT_I[24] => I_DAT_I[24].IN1
I_DAT_I[25] => I_DAT_I[25].IN1
I_DAT_I[26] => I_DAT_I[26].IN1
I_DAT_I[27] => I_DAT_I[27].IN1
I_DAT_I[28] => I_DAT_I[28].IN1
I_DAT_I[29] => I_DAT_I[29].IN1
I_DAT_I[30] => I_DAT_I[30].IN1
I_DAT_I[31] => I_DAT_I[31].IN1
I_ACK_I => I_ACK_I.IN1
I_ERR_I => I_ERR_I.IN1
I_RTY_I => ~NO_FANOUT~
D_DAT_I[0] => D_DAT_I[0].IN1
D_DAT_I[1] => D_DAT_I[1].IN1
D_DAT_I[2] => D_DAT_I[2].IN1
D_DAT_I[3] => D_DAT_I[3].IN1
D_DAT_I[4] => D_DAT_I[4].IN1
D_DAT_I[5] => D_DAT_I[5].IN1
D_DAT_I[6] => D_DAT_I[6].IN1
D_DAT_I[7] => D_DAT_I[7].IN1
D_DAT_I[8] => D_DAT_I[8].IN1
D_DAT_I[9] => D_DAT_I[9].IN1
D_DAT_I[10] => D_DAT_I[10].IN1
D_DAT_I[11] => D_DAT_I[11].IN1
D_DAT_I[12] => D_DAT_I[12].IN1
D_DAT_I[13] => D_DAT_I[13].IN1
D_DAT_I[14] => D_DAT_I[14].IN1
D_DAT_I[15] => D_DAT_I[15].IN1
D_DAT_I[16] => D_DAT_I[16].IN1
D_DAT_I[17] => D_DAT_I[17].IN1
D_DAT_I[18] => D_DAT_I[18].IN1
D_DAT_I[19] => D_DAT_I[19].IN1
D_DAT_I[20] => D_DAT_I[20].IN1
D_DAT_I[21] => D_DAT_I[21].IN1
D_DAT_I[22] => D_DAT_I[22].IN1
D_DAT_I[23] => D_DAT_I[23].IN1
D_DAT_I[24] => D_DAT_I[24].IN1
D_DAT_I[25] => D_DAT_I[25].IN1
D_DAT_I[26] => D_DAT_I[26].IN1
D_DAT_I[27] => D_DAT_I[27].IN1
D_DAT_I[28] => D_DAT_I[28].IN1
D_DAT_I[29] => D_DAT_I[29].IN1
D_DAT_I[30] => D_DAT_I[30].IN1
D_DAT_I[31] => D_DAT_I[31].IN1
D_ACK_I => D_ACK_I.IN1
D_ERR_I => D_ERR_I.IN1
D_RTY_I => D_RTY_I.IN1
I_DAT_O[0] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[1] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[2] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[3] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[4] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[5] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[6] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[7] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[8] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[9] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[10] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[11] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[12] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[13] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[14] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[15] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[16] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[17] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[18] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[19] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[20] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[21] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[22] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[23] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[24] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[25] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[26] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[27] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[28] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[29] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[30] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_DAT_O[31] <= lm32_instruction_unit:instruction_unit.i_dat_o
I_ADR_O[0] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[1] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[2] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[3] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[4] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[5] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[6] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[7] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[8] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[9] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[10] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[11] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[12] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[13] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[14] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[15] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[16] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[17] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[18] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[19] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[20] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[21] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[22] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[23] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[24] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[25] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[26] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[27] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[28] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[29] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[30] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_ADR_O[31] <= lm32_instruction_unit:instruction_unit.i_adr_o
I_CYC_O <= lm32_instruction_unit:instruction_unit.i_cyc_o
I_SEL_O[0] <= lm32_instruction_unit:instruction_unit.i_sel_o
I_SEL_O[1] <= lm32_instruction_unit:instruction_unit.i_sel_o
I_SEL_O[2] <= lm32_instruction_unit:instruction_unit.i_sel_o
I_SEL_O[3] <= lm32_instruction_unit:instruction_unit.i_sel_o
I_STB_O <= lm32_instruction_unit:instruction_unit.i_stb_o
I_WE_O <= lm32_instruction_unit:instruction_unit.i_we_o
I_CTI_O[0] <= lm32_instruction_unit:instruction_unit.i_cti_o
I_CTI_O[1] <= lm32_instruction_unit:instruction_unit.i_cti_o
I_CTI_O[2] <= lm32_instruction_unit:instruction_unit.i_cti_o
I_LOCK_O <= lm32_instruction_unit:instruction_unit.i_lock_o
I_BTE_O[0] <= lm32_instruction_unit:instruction_unit.i_bte_o
I_BTE_O[1] <= lm32_instruction_unit:instruction_unit.i_bte_o
D_DAT_O[0] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[1] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[2] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[3] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[4] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[5] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[6] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[7] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[8] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[9] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[10] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[11] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[12] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[13] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[14] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[15] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[16] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[17] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[18] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[19] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[20] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[21] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[22] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[23] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[24] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[25] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[26] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[27] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[28] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[29] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[30] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_DAT_O[31] <= lm32_load_store_unit:load_store_unit.d_dat_o
D_ADR_O[0] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[1] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[2] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[3] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[4] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[5] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[6] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[7] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[8] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[9] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[10] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[11] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[12] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[13] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[14] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[15] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[16] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[17] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[18] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[19] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[20] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[21] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[22] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[23] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[24] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[25] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[26] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[27] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[28] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[29] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[30] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_ADR_O[31] <= lm32_load_store_unit:load_store_unit.d_adr_o
D_CYC_O <= lm32_load_store_unit:load_store_unit.d_cyc_o
D_SEL_O[0] <= lm32_load_store_unit:load_store_unit.d_sel_o
D_SEL_O[1] <= lm32_load_store_unit:load_store_unit.d_sel_o
D_SEL_O[2] <= lm32_load_store_unit:load_store_unit.d_sel_o
D_SEL_O[3] <= lm32_load_store_unit:load_store_unit.d_sel_o
D_STB_O <= lm32_load_store_unit:load_store_unit.d_stb_o
D_WE_O <= lm32_load_store_unit:load_store_unit.d_we_o
D_CTI_O[0] <= lm32_load_store_unit:load_store_unit.d_cti_o
D_CTI_O[1] <= lm32_load_store_unit:load_store_unit.d_cti_o
D_CTI_O[2] <= lm32_load_store_unit:load_store_unit.d_cti_o
D_LOCK_O <= lm32_load_store_unit:load_store_unit.d_lock_o
D_BTE_O[0] <= lm32_load_store_unit:load_store_unit.d_bte_o
D_BTE_O[1] <= lm32_load_store_unit:load_store_unit.d_bte_o


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit
clk_i => clk_i.IN1
rst_i => rst_i.IN1
stall_a => stall_a.IN1
stall_f => stall_f.IN1
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => instruction_d.OUTPUTSELECT
stall_d => bus_error_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_d => pc_d.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_x => pc_x.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
stall_m => pc_m.OUTPUTSELECT
valid_f => icache_read_enable_f.IN0
valid_d => valid_d.IN1
kill_f => icache_read_enable_f.IN1
branch_predict_taken_d => branch_predict_taken_d.IN1
branch_predict_address_d[2] => pc_a.DATAB
branch_predict_address_d[3] => pc_a.DATAB
branch_predict_address_d[4] => pc_a.DATAB
branch_predict_address_d[5] => pc_a.DATAB
branch_predict_address_d[6] => pc_a.DATAB
branch_predict_address_d[7] => pc_a.DATAB
branch_predict_address_d[8] => pc_a.DATAB
branch_predict_address_d[9] => pc_a.DATAB
branch_predict_address_d[10] => pc_a.DATAB
branch_predict_address_d[11] => pc_a.DATAB
branch_predict_address_d[12] => pc_a.DATAB
branch_predict_address_d[13] => pc_a.DATAB
branch_predict_address_d[14] => pc_a.DATAB
branch_predict_address_d[15] => pc_a.DATAB
branch_predict_address_d[16] => pc_a.DATAB
branch_predict_address_d[17] => pc_a.DATAB
branch_predict_address_d[18] => pc_a.DATAB
branch_predict_address_d[19] => pc_a.DATAB
branch_predict_address_d[20] => pc_a.DATAB
branch_predict_address_d[21] => pc_a.DATAB
branch_predict_address_d[22] => pc_a.DATAB
branch_predict_address_d[23] => pc_a.DATAB
branch_predict_address_d[24] => pc_a.DATAB
branch_predict_address_d[25] => pc_a.DATAB
branch_predict_address_d[26] => pc_a.DATAB
branch_predict_address_d[27] => pc_a.DATAB
branch_predict_address_d[28] => pc_a.DATAB
branch_predict_address_d[29] => pc_a.DATAB
branch_predict_address_d[30] => pc_a.DATAB
branch_predict_address_d[31] => pc_a.DATAB
exception_m => always0.IN0
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => pc_a.OUTPUTSELECT
branch_taken_m => bus_error_f.OUTPUTSELECT
branch_mispredict_taken_m => always0.IN1
branch_target_m[2] => pc_a.DATAA
branch_target_m[3] => pc_a.DATAA
branch_target_m[4] => pc_a.DATAA
branch_target_m[5] => pc_a.DATAA
branch_target_m[6] => pc_a.DATAA
branch_target_m[7] => pc_a.DATAA
branch_target_m[8] => pc_a.DATAA
branch_target_m[9] => pc_a.DATAA
branch_target_m[10] => pc_a.DATAA
branch_target_m[11] => pc_a.DATAA
branch_target_m[12] => pc_a.DATAA
branch_target_m[13] => pc_a.DATAA
branch_target_m[14] => pc_a.DATAA
branch_target_m[15] => pc_a.DATAA
branch_target_m[16] => pc_a.DATAA
branch_target_m[17] => pc_a.DATAA
branch_target_m[18] => pc_a.DATAA
branch_target_m[19] => pc_a.DATAA
branch_target_m[20] => pc_a.DATAA
branch_target_m[21] => pc_a.DATAA
branch_target_m[22] => pc_a.DATAA
branch_target_m[23] => pc_a.DATAA
branch_target_m[24] => pc_a.DATAA
branch_target_m[25] => pc_a.DATAA
branch_target_m[26] => pc_a.DATAA
branch_target_m[27] => pc_a.DATAA
branch_target_m[28] => pc_a.DATAA
branch_target_m[29] => pc_a.DATAA
branch_target_m[30] => pc_a.DATAA
branch_target_m[31] => pc_a.DATAA
iflush => iflush.IN1
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => pc_a.OUTPUTSELECT
dcache_restart_request => icache_read_enable_f.IN1
dcache_restart_request => always2.IN1
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refill_request => restart_address.OUTPUTSELECT
dcache_refilling => always2.IN1
i_dat_i[0] => icache_refill_data.DATAB
i_dat_i[1] => icache_refill_data.DATAB
i_dat_i[2] => icache_refill_data.DATAB
i_dat_i[3] => icache_refill_data.DATAB
i_dat_i[4] => icache_refill_data.DATAB
i_dat_i[5] => icache_refill_data.DATAB
i_dat_i[6] => icache_refill_data.DATAB
i_dat_i[7] => icache_refill_data.DATAB
i_dat_i[8] => icache_refill_data.DATAB
i_dat_i[9] => icache_refill_data.DATAB
i_dat_i[10] => icache_refill_data.DATAB
i_dat_i[11] => icache_refill_data.DATAB
i_dat_i[12] => icache_refill_data.DATAB
i_dat_i[13] => icache_refill_data.DATAB
i_dat_i[14] => icache_refill_data.DATAB
i_dat_i[15] => icache_refill_data.DATAB
i_dat_i[16] => icache_refill_data.DATAB
i_dat_i[17] => icache_refill_data.DATAB
i_dat_i[18] => icache_refill_data.DATAB
i_dat_i[19] => icache_refill_data.DATAB
i_dat_i[20] => icache_refill_data.DATAB
i_dat_i[21] => icache_refill_data.DATAB
i_dat_i[22] => icache_refill_data.DATAB
i_dat_i[23] => icache_refill_data.DATAB
i_dat_i[24] => icache_refill_data.DATAB
i_dat_i[25] => icache_refill_data.DATAB
i_dat_i[26] => icache_refill_data.DATAB
i_dat_i[27] => icache_refill_data.DATAB
i_dat_i[28] => icache_refill_data.DATAB
i_dat_i[29] => icache_refill_data.DATAB
i_dat_i[30] => icache_refill_data.DATAB
i_dat_i[31] => icache_refill_data.DATAB
i_ack_i => always3.IN0
i_err_i => always3.IN1
i_err_i => bus_error_f.OUTPUTSELECT
pc_f[2] <= pc_f[2].DB_MAX_OUTPUT_PORT_TYPE
pc_f[3] <= pc_f[3].DB_MAX_OUTPUT_PORT_TYPE
pc_f[4] <= pc_f[4].DB_MAX_OUTPUT_PORT_TYPE
pc_f[5] <= pc_f[5].DB_MAX_OUTPUT_PORT_TYPE
pc_f[6] <= pc_f[6].DB_MAX_OUTPUT_PORT_TYPE
pc_f[7] <= pc_f[7].DB_MAX_OUTPUT_PORT_TYPE
pc_f[8] <= pc_f[8].DB_MAX_OUTPUT_PORT_TYPE
pc_f[9] <= pc_f[9].DB_MAX_OUTPUT_PORT_TYPE
pc_f[10] <= pc_f[10].DB_MAX_OUTPUT_PORT_TYPE
pc_f[11] <= pc_f[11].DB_MAX_OUTPUT_PORT_TYPE
pc_f[12] <= pc_f[12].DB_MAX_OUTPUT_PORT_TYPE
pc_f[13] <= pc_f[13].DB_MAX_OUTPUT_PORT_TYPE
pc_f[14] <= pc_f[14].DB_MAX_OUTPUT_PORT_TYPE
pc_f[15] <= pc_f[15].DB_MAX_OUTPUT_PORT_TYPE
pc_f[16] <= pc_f[16].DB_MAX_OUTPUT_PORT_TYPE
pc_f[17] <= pc_f[17].DB_MAX_OUTPUT_PORT_TYPE
pc_f[18] <= pc_f[18].DB_MAX_OUTPUT_PORT_TYPE
pc_f[19] <= pc_f[19].DB_MAX_OUTPUT_PORT_TYPE
pc_f[20] <= pc_f[20].DB_MAX_OUTPUT_PORT_TYPE
pc_f[21] <= pc_f[21].DB_MAX_OUTPUT_PORT_TYPE
pc_f[22] <= pc_f[22].DB_MAX_OUTPUT_PORT_TYPE
pc_f[23] <= pc_f[23].DB_MAX_OUTPUT_PORT_TYPE
pc_f[24] <= pc_f[24].DB_MAX_OUTPUT_PORT_TYPE
pc_f[25] <= pc_f[25].DB_MAX_OUTPUT_PORT_TYPE
pc_f[26] <= pc_f[26].DB_MAX_OUTPUT_PORT_TYPE
pc_f[27] <= pc_f[27].DB_MAX_OUTPUT_PORT_TYPE
pc_f[28] <= pc_f[28].DB_MAX_OUTPUT_PORT_TYPE
pc_f[29] <= pc_f[29].DB_MAX_OUTPUT_PORT_TYPE
pc_f[30] <= pc_f[30].DB_MAX_OUTPUT_PORT_TYPE
pc_f[31] <= pc_f[31].DB_MAX_OUTPUT_PORT_TYPE
pc_d[2] <= pc_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[3] <= pc_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[4] <= pc_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[5] <= pc_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[6] <= pc_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[7] <= pc_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[8] <= pc_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[9] <= pc_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[10] <= pc_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[11] <= pc_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[12] <= pc_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[13] <= pc_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[14] <= pc_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[15] <= pc_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[16] <= pc_d[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[17] <= pc_d[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[18] <= pc_d[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[19] <= pc_d[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[20] <= pc_d[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[21] <= pc_d[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[22] <= pc_d[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[23] <= pc_d[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[24] <= pc_d[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[25] <= pc_d[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[26] <= pc_d[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[27] <= pc_d[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[28] <= pc_d[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[29] <= pc_d[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[30] <= pc_d[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_d[31] <= pc_d[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[2] <= pc_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[3] <= pc_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[4] <= pc_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[5] <= pc_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[6] <= pc_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[7] <= pc_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[8] <= pc_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[9] <= pc_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[10] <= pc_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[11] <= pc_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[12] <= pc_x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[13] <= pc_x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[14] <= pc_x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[15] <= pc_x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[16] <= pc_x[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[17] <= pc_x[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[18] <= pc_x[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[19] <= pc_x[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[20] <= pc_x[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[21] <= pc_x[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[22] <= pc_x[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[23] <= pc_x[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[24] <= pc_x[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[25] <= pc_x[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[26] <= pc_x[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[27] <= pc_x[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[28] <= pc_x[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[29] <= pc_x[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[30] <= pc_x[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_x[31] <= pc_x[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[2] <= pc_m[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[3] <= pc_m[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[4] <= pc_m[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[5] <= pc_m[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[6] <= pc_m[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[7] <= pc_m[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[8] <= pc_m[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[9] <= pc_m[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[10] <= pc_m[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[11] <= pc_m[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[12] <= pc_m[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[13] <= pc_m[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[14] <= pc_m[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[15] <= pc_m[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[16] <= pc_m[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[17] <= pc_m[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[18] <= pc_m[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[19] <= pc_m[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[20] <= pc_m[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[21] <= pc_m[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[22] <= pc_m[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[23] <= pc_m[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[24] <= pc_m[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[25] <= pc_m[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[26] <= pc_m[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[27] <= pc_m[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[28] <= pc_m[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[29] <= pc_m[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[30] <= pc_m[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_m[31] <= pc_m[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[2] <= pc_w[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[3] <= pc_w[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[4] <= pc_w[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[5] <= pc_w[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[6] <= pc_w[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[7] <= pc_w[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[8] <= pc_w[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[9] <= pc_w[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[10] <= pc_w[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[11] <= pc_w[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[12] <= pc_w[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[13] <= pc_w[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[14] <= pc_w[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[15] <= pc_w[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[16] <= pc_w[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[17] <= pc_w[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[18] <= pc_w[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[19] <= pc_w[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[20] <= pc_w[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[21] <= pc_w[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[22] <= pc_w[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[23] <= pc_w[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[24] <= pc_w[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[25] <= pc_w[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[26] <= pc_w[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[27] <= pc_w[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[28] <= pc_w[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[29] <= pc_w[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[30] <= pc_w[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_w[31] <= pc_w[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icache_stall_request <= lm32_icache:icache.stall_request
icache_restart_request <= lm32_icache:icache.restart_request
icache_refill_request <= lm32_icache:icache.refill_request
icache_refilling <= lm32_icache:icache.refilling
i_dat_o[0] <= <GND>
i_dat_o[1] <= <GND>
i_dat_o[2] <= <GND>
i_dat_o[3] <= <GND>
i_dat_o[4] <= <GND>
i_dat_o[5] <= <GND>
i_dat_o[6] <= <GND>
i_dat_o[7] <= <GND>
i_dat_o[8] <= <GND>
i_dat_o[9] <= <GND>
i_dat_o[10] <= <GND>
i_dat_o[11] <= <GND>
i_dat_o[12] <= <GND>
i_dat_o[13] <= <GND>
i_dat_o[14] <= <GND>
i_dat_o[15] <= <GND>
i_dat_o[16] <= <GND>
i_dat_o[17] <= <GND>
i_dat_o[18] <= <GND>
i_dat_o[19] <= <GND>
i_dat_o[20] <= <GND>
i_dat_o[21] <= <GND>
i_dat_o[22] <= <GND>
i_dat_o[23] <= <GND>
i_dat_o[24] <= <GND>
i_dat_o[25] <= <GND>
i_dat_o[26] <= <GND>
i_dat_o[27] <= <GND>
i_dat_o[28] <= <GND>
i_dat_o[29] <= <GND>
i_dat_o[30] <= <GND>
i_dat_o[31] <= <GND>
i_adr_o[0] <= i_adr_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[1] <= i_adr_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[2] <= i_adr_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[3] <= i_adr_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[4] <= i_adr_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[5] <= i_adr_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[6] <= i_adr_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[7] <= i_adr_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[8] <= i_adr_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[9] <= i_adr_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[10] <= i_adr_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[11] <= i_adr_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[12] <= i_adr_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[13] <= i_adr_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[14] <= i_adr_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[15] <= i_adr_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[16] <= i_adr_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[17] <= i_adr_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[18] <= i_adr_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[19] <= i_adr_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[20] <= i_adr_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[21] <= i_adr_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[22] <= i_adr_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[23] <= i_adr_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[24] <= i_adr_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[25] <= i_adr_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[26] <= i_adr_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[27] <= i_adr_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[28] <= i_adr_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[29] <= i_adr_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[30] <= i_adr_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_adr_o[31] <= i_adr_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_cyc_o <= i_cyc_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_sel_o[0] <= <VCC>
i_sel_o[1] <= <VCC>
i_sel_o[2] <= <VCC>
i_sel_o[3] <= <VCC>
i_stb_o <= i_stb_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_we_o <= <GND>
i_cti_o[0] <= i_cti_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_cti_o[1] <= i_cti_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_cti_o[2] <= i_cti_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_lock_o <= i_lock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_bte_o[0] <= <GND>
i_bte_o[1] <= <GND>
bus_error_d <= bus_error_d~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_f[0] <= lm32_icache:icache.inst
instruction_f[1] <= lm32_icache:icache.inst
instruction_f[2] <= lm32_icache:icache.inst
instruction_f[3] <= lm32_icache:icache.inst
instruction_f[4] <= lm32_icache:icache.inst
instruction_f[5] <= lm32_icache:icache.inst
instruction_f[6] <= lm32_icache:icache.inst
instruction_f[7] <= lm32_icache:icache.inst
instruction_f[8] <= lm32_icache:icache.inst
instruction_f[9] <= lm32_icache:icache.inst
instruction_f[10] <= lm32_icache:icache.inst
instruction_f[11] <= lm32_icache:icache.inst
instruction_f[12] <= lm32_icache:icache.inst
instruction_f[13] <= lm32_icache:icache.inst
instruction_f[14] <= lm32_icache:icache.inst
instruction_f[15] <= lm32_icache:icache.inst
instruction_f[16] <= lm32_icache:icache.inst
instruction_f[17] <= lm32_icache:icache.inst
instruction_f[18] <= lm32_icache:icache.inst
instruction_f[19] <= lm32_icache:icache.inst
instruction_f[20] <= lm32_icache:icache.inst
instruction_f[21] <= lm32_icache:icache.inst
instruction_f[22] <= lm32_icache:icache.inst
instruction_f[23] <= lm32_icache:icache.inst
instruction_f[24] <= lm32_icache:icache.inst
instruction_f[25] <= lm32_icache:icache.inst
instruction_f[26] <= lm32_icache:icache.inst
instruction_f[27] <= lm32_icache:icache.inst
instruction_f[28] <= lm32_icache:icache.inst
instruction_f[29] <= lm32_icache:icache.inst
instruction_f[30] <= lm32_icache:icache.inst
instruction_f[31] <= lm32_icache:icache.inst
instruction_d[0] <= instruction_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[1] <= instruction_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[2] <= instruction_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[3] <= instruction_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[4] <= instruction_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[5] <= instruction_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[6] <= instruction_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[7] <= instruction_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[8] <= instruction_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[9] <= instruction_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[10] <= instruction_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[11] <= instruction_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[12] <= instruction_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[13] <= instruction_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[14] <= instruction_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[15] <= instruction_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[16] <= instruction_d[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[17] <= instruction_d[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[18] <= instruction_d[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[19] <= instruction_d[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[20] <= instruction_d[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[21] <= instruction_d[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[22] <= instruction_d[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[23] <= instruction_d[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[24] <= instruction_d[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[25] <= instruction_d[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[26] <= instruction_d[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[27] <= instruction_d[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[28] <= instruction_d[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[29] <= instruction_d[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[30] <= instruction_d[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_d[31] <= instruction_d[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache
clk_i => clk_i.IN8
rst_i => rst_i.IN4
stall_a => restart_request.OUTPUTSELECT
stall_a => enable.IN4
stall_f => miss.IN1
address_a[2] => dmem_read_address[0].IN2
address_a[3] => dmem_read_address[1].IN2
address_a[4] => dmem_read_address[2].IN2
address_a[5] => tmem_read_address[0].IN4
address_a[6] => tmem_read_address[1].IN4
address_a[7] => tmem_read_address[2].IN4
address_a[8] => tmem_read_address[3].IN4
address_a[9] => tmem_read_address[4].IN4
address_a[10] => tmem_read_address[5].IN4
address_a[11] => tmem_read_address[6].IN4
address_a[12] => tmem_read_address[7].IN4
address_a[13] => ~NO_FANOUT~
address_a[14] => ~NO_FANOUT~
address_a[15] => ~NO_FANOUT~
address_a[16] => ~NO_FANOUT~
address_a[17] => ~NO_FANOUT~
address_a[18] => ~NO_FANOUT~
address_a[19] => ~NO_FANOUT~
address_a[20] => ~NO_FANOUT~
address_a[21] => ~NO_FANOUT~
address_a[22] => ~NO_FANOUT~
address_a[23] => ~NO_FANOUT~
address_a[24] => ~NO_FANOUT~
address_a[25] => ~NO_FANOUT~
address_a[26] => ~NO_FANOUT~
address_a[27] => ~NO_FANOUT~
address_a[28] => ~NO_FANOUT~
address_a[29] => ~NO_FANOUT~
address_a[30] => ~NO_FANOUT~
address_a[31] => ~NO_FANOUT~
address_f[2] => refill_address.DATAB
address_f[2] => refill_address.DATAB
address_f[3] => refill_address.DATAB
address_f[3] => refill_address.DATAB
address_f[4] => refill_address.DATAB
address_f[4] => refill_address.DATAB
address_f[5] => refill_address.DATAB
address_f[5] => refill_address.DATAB
address_f[6] => refill_address.DATAB
address_f[6] => refill_address.DATAB
address_f[7] => refill_address.DATAB
address_f[7] => refill_address.DATAB
address_f[8] => refill_address.DATAB
address_f[8] => refill_address.DATAB
address_f[9] => refill_address.DATAB
address_f[9] => refill_address.DATAB
address_f[10] => refill_address.DATAB
address_f[10] => refill_address.DATAB
address_f[11] => refill_address.DATAB
address_f[11] => refill_address.DATAB
address_f[12] => refill_address.DATAB
address_f[12] => refill_address.DATAB
address_f[13] => Equal0.IN18
address_f[13] => Equal1.IN18
address_f[13] => refill_address.DATAB
address_f[13] => refill_address.DATAB
address_f[14] => Equal0.IN17
address_f[14] => Equal1.IN17
address_f[14] => refill_address.DATAB
address_f[14] => refill_address.DATAB
address_f[15] => Equal0.IN16
address_f[15] => Equal1.IN16
address_f[15] => refill_address.DATAB
address_f[15] => refill_address.DATAB
address_f[16] => Equal0.IN15
address_f[16] => Equal1.IN15
address_f[16] => refill_address.DATAB
address_f[16] => refill_address.DATAB
address_f[17] => Equal0.IN14
address_f[17] => Equal1.IN14
address_f[17] => refill_address.DATAB
address_f[17] => refill_address.DATAB
address_f[18] => Equal0.IN13
address_f[18] => Equal1.IN13
address_f[18] => refill_address.DATAB
address_f[18] => refill_address.DATAB
address_f[19] => Equal0.IN12
address_f[19] => Equal1.IN12
address_f[19] => refill_address.DATAB
address_f[19] => refill_address.DATAB
address_f[20] => Equal0.IN11
address_f[20] => Equal1.IN11
address_f[20] => refill_address.DATAB
address_f[20] => refill_address.DATAB
address_f[21] => Equal0.IN10
address_f[21] => Equal1.IN10
address_f[21] => refill_address.DATAB
address_f[21] => refill_address.DATAB
address_f[22] => Equal0.IN9
address_f[22] => Equal1.IN9
address_f[22] => refill_address.DATAB
address_f[22] => refill_address.DATAB
address_f[23] => Equal0.IN8
address_f[23] => Equal1.IN8
address_f[23] => refill_address.DATAB
address_f[23] => refill_address.DATAB
address_f[24] => Equal0.IN7
address_f[24] => Equal1.IN7
address_f[24] => refill_address.DATAB
address_f[24] => refill_address.DATAB
address_f[25] => Equal0.IN6
address_f[25] => Equal1.IN6
address_f[25] => refill_address.DATAB
address_f[25] => refill_address.DATAB
address_f[26] => Equal0.IN5
address_f[26] => Equal1.IN5
address_f[26] => refill_address.DATAB
address_f[26] => refill_address.DATAB
address_f[27] => Equal0.IN4
address_f[27] => Equal1.IN4
address_f[27] => refill_address.DATAB
address_f[27] => refill_address.DATAB
address_f[28] => Equal0.IN3
address_f[28] => Equal1.IN3
address_f[28] => refill_address.DATAB
address_f[28] => refill_address.DATAB
address_f[29] => Equal0.IN2
address_f[29] => Equal1.IN2
address_f[29] => refill_address.DATAB
address_f[29] => refill_address.DATAB
address_f[30] => Equal0.IN1
address_f[30] => Equal1.IN1
address_f[30] => refill_address.DATAB
address_f[30] => refill_address.DATAB
address_f[31] => refill_address.DATAB
address_f[31] => refill_address.DATAB
read_enable_f => miss.IN1
refill_ready => way_mem_we.IN1
refill_ready => way_mem_we.IN1
refill_ready => restart_request.OUTPUTSELECT
refill_ready => state.OUTPUTSELECT
refill_ready => state.OUTPUTSELECT
refill_ready => state.OUTPUTSELECT
refill_ready => state.OUTPUTSELECT
refill_ready => refill_offset.OUTPUTSELECT
refill_ready => refill_offset.OUTPUTSELECT
refill_ready => refill_offset.OUTPUTSELECT
refill_data[0] => refill_data[0].IN2
refill_data[1] => refill_data[1].IN2
refill_data[2] => refill_data[2].IN2
refill_data[3] => refill_data[3].IN2
refill_data[4] => refill_data[4].IN2
refill_data[5] => refill_data[5].IN2
refill_data[6] => refill_data[6].IN2
refill_data[7] => refill_data[7].IN2
refill_data[8] => refill_data[8].IN2
refill_data[9] => refill_data[9].IN2
refill_data[10] => refill_data[10].IN2
refill_data[11] => refill_data[11].IN2
refill_data[12] => refill_data[12].IN2
refill_data[13] => refill_data[13].IN2
refill_data[14] => refill_data[14].IN2
refill_data[15] => refill_data[15].IN2
refill_data[16] => refill_data[16].IN2
refill_data[17] => refill_data[17].IN2
refill_data[18] => refill_data[18].IN2
refill_data[19] => refill_data[19].IN2
refill_data[20] => refill_data[20].IN2
refill_data[21] => refill_data[21].IN2
refill_data[22] => refill_data[22].IN2
refill_data[23] => refill_data[23].IN2
refill_data[24] => refill_data[24].IN2
refill_data[25] => refill_data[25].IN2
refill_data[26] => refill_data[26].IN2
refill_data[27] => refill_data[27].IN2
refill_data[28] => refill_data[28].IN2
refill_data[29] => refill_data[29].IN2
refill_data[30] => refill_data[30].IN2
refill_data[31] => refill_data[31].IN2
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => refill_address.OUTPUTSELECT
iflush => state.OUTPUTSELECT
iflush => state.OUTPUTSELECT
iflush => state.OUTPUTSELECT
iflush => state.OUTPUTSELECT
iflush => refill_offset.OUTPUTSELECT
iflush => refill_offset.OUTPUTSELECT
iflush => refill_offset.OUTPUTSELECT
valid_d => miss.IN0
branch_predict_taken_d => miss.IN1
stall_request <= state[2].DB_MAX_OUTPUT_PORT_TYPE
restart_request <= restart_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_request <= state[3].DB_MAX_OUTPUT_PORT_TYPE
refill_address[2] <= refill_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_address[3] <= refill_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_address[4] <= refill_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_address[5] <= dmem_write_address[3].DB_MAX_OUTPUT_PORT_TYPE
refill_address[6] <= dmem_write_address[4].DB_MAX_OUTPUT_PORT_TYPE
refill_address[7] <= dmem_write_address[5].DB_MAX_OUTPUT_PORT_TYPE
refill_address[8] <= dmem_write_address[6].DB_MAX_OUTPUT_PORT_TYPE
refill_address[9] <= dmem_write_address[7].DB_MAX_OUTPUT_PORT_TYPE
refill_address[10] <= dmem_write_address[8].DB_MAX_OUTPUT_PORT_TYPE
refill_address[11] <= dmem_write_address[9].DB_MAX_OUTPUT_PORT_TYPE
refill_address[12] <= dmem_write_address[10].DB_MAX_OUTPUT_PORT_TYPE
refill_address[13] <= tmem_write_data[1].DB_MAX_OUTPUT_PORT_TYPE
refill_address[14] <= tmem_write_data[2].DB_MAX_OUTPUT_PORT_TYPE
refill_address[15] <= tmem_write_data[3].DB_MAX_OUTPUT_PORT_TYPE
refill_address[16] <= tmem_write_data[4].DB_MAX_OUTPUT_PORT_TYPE
refill_address[17] <= tmem_write_data[5].DB_MAX_OUTPUT_PORT_TYPE
refill_address[18] <= tmem_write_data[6].DB_MAX_OUTPUT_PORT_TYPE
refill_address[19] <= tmem_write_data[7].DB_MAX_OUTPUT_PORT_TYPE
refill_address[20] <= tmem_write_data[8].DB_MAX_OUTPUT_PORT_TYPE
refill_address[21] <= tmem_write_data[9].DB_MAX_OUTPUT_PORT_TYPE
refill_address[22] <= tmem_write_data[10].DB_MAX_OUTPUT_PORT_TYPE
refill_address[23] <= tmem_write_data[11].DB_MAX_OUTPUT_PORT_TYPE
refill_address[24] <= tmem_write_data[12].DB_MAX_OUTPUT_PORT_TYPE
refill_address[25] <= tmem_write_data[13].DB_MAX_OUTPUT_PORT_TYPE
refill_address[26] <= tmem_write_data[14].DB_MAX_OUTPUT_PORT_TYPE
refill_address[27] <= tmem_write_data[15].DB_MAX_OUTPUT_PORT_TYPE
refill_address[28] <= tmem_write_data[16].DB_MAX_OUTPUT_PORT_TYPE
refill_address[29] <= tmem_write_data[17].DB_MAX_OUTPUT_PORT_TYPE
refill_address[30] <= tmem_write_data[18].DB_MAX_OUTPUT_PORT_TYPE
refill_address[31] <= refill_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
refilling <= refilling~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[1] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[2] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[4] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[5] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[8] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[9] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[10] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[11] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[12] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[13] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[14] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[15] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[16] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[17] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[18] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[19] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[20] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[21] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[22] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[23] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[24] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[25] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[26] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[27] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[28] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[29] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[30] <= inst.DB_MAX_OUTPUT_PORT_TYPE
inst[31] <= inst.DB_MAX_OUTPUT_PORT_TYPE


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram
read_clk => ra[0].CLK
read_clk => ra[1].CLK
read_clk => ra[2].CLK
read_clk => ra[3].CLK
read_clk => ra[4].CLK
read_clk => ra[5].CLK
read_clk => ra[6].CLK
read_clk => ra[7].CLK
read_clk => ra[8].CLK
read_clk => ra[9].CLK
read_clk => ra[10].CLK
write_clk => mem.we_a.CLK
write_clk => mem.waddr_a[10].CLK
write_clk => mem.waddr_a[9].CLK
write_clk => mem.waddr_a[8].CLK
write_clk => mem.waddr_a[7].CLK
write_clk => mem.waddr_a[6].CLK
write_clk => mem.waddr_a[5].CLK
write_clk => mem.waddr_a[4].CLK
write_clk => mem.waddr_a[3].CLK
write_clk => mem.waddr_a[2].CLK
write_clk => mem.waddr_a[1].CLK
write_clk => mem.waddr_a[0].CLK
write_clk => mem.data_a[31].CLK
write_clk => mem.data_a[30].CLK
write_clk => mem.data_a[29].CLK
write_clk => mem.data_a[28].CLK
write_clk => mem.data_a[27].CLK
write_clk => mem.data_a[26].CLK
write_clk => mem.data_a[25].CLK
write_clk => mem.data_a[24].CLK
write_clk => mem.data_a[23].CLK
write_clk => mem.data_a[22].CLK
write_clk => mem.data_a[21].CLK
write_clk => mem.data_a[20].CLK
write_clk => mem.data_a[19].CLK
write_clk => mem.data_a[18].CLK
write_clk => mem.data_a[17].CLK
write_clk => mem.data_a[16].CLK
write_clk => mem.data_a[15].CLK
write_clk => mem.data_a[14].CLK
write_clk => mem.data_a[13].CLK
write_clk => mem.data_a[12].CLK
write_clk => mem.data_a[11].CLK
write_clk => mem.data_a[10].CLK
write_clk => mem.data_a[9].CLK
write_clk => mem.data_a[8].CLK
write_clk => mem.data_a[7].CLK
write_clk => mem.data_a[6].CLK
write_clk => mem.data_a[5].CLK
write_clk => mem.data_a[4].CLK
write_clk => mem.data_a[3].CLK
write_clk => mem.data_a[2].CLK
write_clk => mem.data_a[1].CLK
write_clk => mem.data_a[0].CLK
write_clk => mem.CLK0
reset => ~NO_FANOUT~
enable_read => ra[0].ENA
enable_read => ra[1].ENA
enable_read => ra[2].ENA
enable_read => ra[3].ENA
enable_read => ra[4].ENA
enable_read => ra[5].ENA
enable_read => ra[6].ENA
enable_read => ra[7].ENA
enable_read => ra[8].ENA
enable_read => ra[9].ENA
enable_read => ra[10].ENA
read_address[0] => ra[0].DATAIN
read_address[1] => ra[1].DATAIN
read_address[2] => ra[2].DATAIN
read_address[3] => ra[3].DATAIN
read_address[4] => ra[4].DATAIN
read_address[5] => ra[5].DATAIN
read_address[6] => ra[6].DATAIN
read_address[7] => ra[7].DATAIN
read_address[8] => ra[8].DATAIN
read_address[9] => ra[9].DATAIN
read_address[10] => ra[10].DATAIN
enable_write => always0.IN0
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_data[0] => mem.data_a[0].DATAIN
write_data[0] => mem.DATAIN
write_data[1] => mem.data_a[1].DATAIN
write_data[1] => mem.DATAIN1
write_data[2] => mem.data_a[2].DATAIN
write_data[2] => mem.DATAIN2
write_data[3] => mem.data_a[3].DATAIN
write_data[3] => mem.DATAIN3
write_data[4] => mem.data_a[4].DATAIN
write_data[4] => mem.DATAIN4
write_data[5] => mem.data_a[5].DATAIN
write_data[5] => mem.DATAIN5
write_data[6] => mem.data_a[6].DATAIN
write_data[6] => mem.DATAIN6
write_data[7] => mem.data_a[7].DATAIN
write_data[7] => mem.DATAIN7
write_data[8] => mem.data_a[8].DATAIN
write_data[8] => mem.DATAIN8
write_data[9] => mem.data_a[9].DATAIN
write_data[9] => mem.DATAIN9
write_data[10] => mem.data_a[10].DATAIN
write_data[10] => mem.DATAIN10
write_data[11] => mem.data_a[11].DATAIN
write_data[11] => mem.DATAIN11
write_data[12] => mem.data_a[12].DATAIN
write_data[12] => mem.DATAIN12
write_data[13] => mem.data_a[13].DATAIN
write_data[13] => mem.DATAIN13
write_data[14] => mem.data_a[14].DATAIN
write_data[14] => mem.DATAIN14
write_data[15] => mem.data_a[15].DATAIN
write_data[15] => mem.DATAIN15
write_data[16] => mem.data_a[16].DATAIN
write_data[16] => mem.DATAIN16
write_data[17] => mem.data_a[17].DATAIN
write_data[17] => mem.DATAIN17
write_data[18] => mem.data_a[18].DATAIN
write_data[18] => mem.DATAIN18
write_data[19] => mem.data_a[19].DATAIN
write_data[19] => mem.DATAIN19
write_data[20] => mem.data_a[20].DATAIN
write_data[20] => mem.DATAIN20
write_data[21] => mem.data_a[21].DATAIN
write_data[21] => mem.DATAIN21
write_data[22] => mem.data_a[22].DATAIN
write_data[22] => mem.DATAIN22
write_data[23] => mem.data_a[23].DATAIN
write_data[23] => mem.DATAIN23
write_data[24] => mem.data_a[24].DATAIN
write_data[24] => mem.DATAIN24
write_data[25] => mem.data_a[25].DATAIN
write_data[25] => mem.DATAIN25
write_data[26] => mem.data_a[26].DATAIN
write_data[26] => mem.DATAIN26
write_data[27] => mem.data_a[27].DATAIN
write_data[27] => mem.DATAIN27
write_data[28] => mem.data_a[28].DATAIN
write_data[28] => mem.DATAIN28
write_data[29] => mem.data_a[29].DATAIN
write_data[29] => mem.DATAIN29
write_data[30] => mem.data_a[30].DATAIN
write_data[30] => mem.DATAIN30
write_data[31] => mem.data_a[31].DATAIN
write_data[31] => mem.DATAIN31
write_enable => always0.IN1
read_data[0] <= mem.DATAOUT
read_data[1] <= mem.DATAOUT1
read_data[2] <= mem.DATAOUT2
read_data[3] <= mem.DATAOUT3
read_data[4] <= mem.DATAOUT4
read_data[5] <= mem.DATAOUT5
read_data[6] <= mem.DATAOUT6
read_data[7] <= mem.DATAOUT7
read_data[8] <= mem.DATAOUT8
read_data[9] <= mem.DATAOUT9
read_data[10] <= mem.DATAOUT10
read_data[11] <= mem.DATAOUT11
read_data[12] <= mem.DATAOUT12
read_data[13] <= mem.DATAOUT13
read_data[14] <= mem.DATAOUT14
read_data[15] <= mem.DATAOUT15
read_data[16] <= mem.DATAOUT16
read_data[17] <= mem.DATAOUT17
read_data[18] <= mem.DATAOUT18
read_data[19] <= mem.DATAOUT19
read_data[20] <= mem.DATAOUT20
read_data[21] <= mem.DATAOUT21
read_data[22] <= mem.DATAOUT22
read_data[23] <= mem.DATAOUT23
read_data[24] <= mem.DATAOUT24
read_data[25] <= mem.DATAOUT25
read_data[26] <= mem.DATAOUT26
read_data[27] <= mem.DATAOUT27
read_data[28] <= mem.DATAOUT28
read_data[29] <= mem.DATAOUT29
read_data[30] <= mem.DATAOUT30
read_data[31] <= mem.DATAOUT31


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram
read_clk => ra[0].CLK
read_clk => ra[1].CLK
read_clk => ra[2].CLK
read_clk => ra[3].CLK
read_clk => ra[4].CLK
read_clk => ra[5].CLK
read_clk => ra[6].CLK
read_clk => ra[7].CLK
write_clk => mem.we_a.CLK
write_clk => mem.waddr_a[7].CLK
write_clk => mem.waddr_a[6].CLK
write_clk => mem.waddr_a[5].CLK
write_clk => mem.waddr_a[4].CLK
write_clk => mem.waddr_a[3].CLK
write_clk => mem.waddr_a[2].CLK
write_clk => mem.waddr_a[1].CLK
write_clk => mem.waddr_a[0].CLK
write_clk => mem.data_a[18].CLK
write_clk => mem.data_a[17].CLK
write_clk => mem.data_a[16].CLK
write_clk => mem.data_a[15].CLK
write_clk => mem.data_a[14].CLK
write_clk => mem.data_a[13].CLK
write_clk => mem.data_a[12].CLK
write_clk => mem.data_a[11].CLK
write_clk => mem.data_a[10].CLK
write_clk => mem.data_a[9].CLK
write_clk => mem.data_a[8].CLK
write_clk => mem.data_a[7].CLK
write_clk => mem.data_a[6].CLK
write_clk => mem.data_a[5].CLK
write_clk => mem.data_a[4].CLK
write_clk => mem.data_a[3].CLK
write_clk => mem.data_a[2].CLK
write_clk => mem.data_a[1].CLK
write_clk => mem.data_a[0].CLK
write_clk => mem.CLK0
reset => ~NO_FANOUT~
enable_read => ra[0].ENA
enable_read => ra[1].ENA
enable_read => ra[2].ENA
enable_read => ra[3].ENA
enable_read => ra[4].ENA
enable_read => ra[5].ENA
enable_read => ra[6].ENA
enable_read => ra[7].ENA
read_address[0] => ra[0].DATAIN
read_address[1] => ra[1].DATAIN
read_address[2] => ra[2].DATAIN
read_address[3] => ra[3].DATAIN
read_address[4] => ra[4].DATAIN
read_address[5] => ra[5].DATAIN
read_address[6] => ra[6].DATAIN
read_address[7] => ra[7].DATAIN
enable_write => always0.IN0
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_data[0] => mem.data_a[0].DATAIN
write_data[0] => mem.DATAIN
write_data[1] => mem.data_a[1].DATAIN
write_data[1] => mem.DATAIN1
write_data[2] => mem.data_a[2].DATAIN
write_data[2] => mem.DATAIN2
write_data[3] => mem.data_a[3].DATAIN
write_data[3] => mem.DATAIN3
write_data[4] => mem.data_a[4].DATAIN
write_data[4] => mem.DATAIN4
write_data[5] => mem.data_a[5].DATAIN
write_data[5] => mem.DATAIN5
write_data[6] => mem.data_a[6].DATAIN
write_data[6] => mem.DATAIN6
write_data[7] => mem.data_a[7].DATAIN
write_data[7] => mem.DATAIN7
write_data[8] => mem.data_a[8].DATAIN
write_data[8] => mem.DATAIN8
write_data[9] => mem.data_a[9].DATAIN
write_data[9] => mem.DATAIN9
write_data[10] => mem.data_a[10].DATAIN
write_data[10] => mem.DATAIN10
write_data[11] => mem.data_a[11].DATAIN
write_data[11] => mem.DATAIN11
write_data[12] => mem.data_a[12].DATAIN
write_data[12] => mem.DATAIN12
write_data[13] => mem.data_a[13].DATAIN
write_data[13] => mem.DATAIN13
write_data[14] => mem.data_a[14].DATAIN
write_data[14] => mem.DATAIN14
write_data[15] => mem.data_a[15].DATAIN
write_data[15] => mem.DATAIN15
write_data[16] => mem.data_a[16].DATAIN
write_data[16] => mem.DATAIN16
write_data[17] => mem.data_a[17].DATAIN
write_data[17] => mem.DATAIN17
write_data[18] => mem.data_a[18].DATAIN
write_data[18] => mem.DATAIN18
write_enable => always0.IN1
read_data[0] <= mem.DATAOUT
read_data[1] <= mem.DATAOUT1
read_data[2] <= mem.DATAOUT2
read_data[3] <= mem.DATAOUT3
read_data[4] <= mem.DATAOUT4
read_data[5] <= mem.DATAOUT5
read_data[6] <= mem.DATAOUT6
read_data[7] <= mem.DATAOUT7
read_data[8] <= mem.DATAOUT8
read_data[9] <= mem.DATAOUT9
read_data[10] <= mem.DATAOUT10
read_data[11] <= mem.DATAOUT11
read_data[12] <= mem.DATAOUT12
read_data[13] <= mem.DATAOUT13
read_data[14] <= mem.DATAOUT14
read_data[15] <= mem.DATAOUT15
read_data[16] <= mem.DATAOUT16
read_data[17] <= mem.DATAOUT17
read_data[18] <= mem.DATAOUT18


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_data_ram
read_clk => ra[0].CLK
read_clk => ra[1].CLK
read_clk => ra[2].CLK
read_clk => ra[3].CLK
read_clk => ra[4].CLK
read_clk => ra[5].CLK
read_clk => ra[6].CLK
read_clk => ra[7].CLK
read_clk => ra[8].CLK
read_clk => ra[9].CLK
read_clk => ra[10].CLK
write_clk => mem.we_a.CLK
write_clk => mem.waddr_a[10].CLK
write_clk => mem.waddr_a[9].CLK
write_clk => mem.waddr_a[8].CLK
write_clk => mem.waddr_a[7].CLK
write_clk => mem.waddr_a[6].CLK
write_clk => mem.waddr_a[5].CLK
write_clk => mem.waddr_a[4].CLK
write_clk => mem.waddr_a[3].CLK
write_clk => mem.waddr_a[2].CLK
write_clk => mem.waddr_a[1].CLK
write_clk => mem.waddr_a[0].CLK
write_clk => mem.data_a[31].CLK
write_clk => mem.data_a[30].CLK
write_clk => mem.data_a[29].CLK
write_clk => mem.data_a[28].CLK
write_clk => mem.data_a[27].CLK
write_clk => mem.data_a[26].CLK
write_clk => mem.data_a[25].CLK
write_clk => mem.data_a[24].CLK
write_clk => mem.data_a[23].CLK
write_clk => mem.data_a[22].CLK
write_clk => mem.data_a[21].CLK
write_clk => mem.data_a[20].CLK
write_clk => mem.data_a[19].CLK
write_clk => mem.data_a[18].CLK
write_clk => mem.data_a[17].CLK
write_clk => mem.data_a[16].CLK
write_clk => mem.data_a[15].CLK
write_clk => mem.data_a[14].CLK
write_clk => mem.data_a[13].CLK
write_clk => mem.data_a[12].CLK
write_clk => mem.data_a[11].CLK
write_clk => mem.data_a[10].CLK
write_clk => mem.data_a[9].CLK
write_clk => mem.data_a[8].CLK
write_clk => mem.data_a[7].CLK
write_clk => mem.data_a[6].CLK
write_clk => mem.data_a[5].CLK
write_clk => mem.data_a[4].CLK
write_clk => mem.data_a[3].CLK
write_clk => mem.data_a[2].CLK
write_clk => mem.data_a[1].CLK
write_clk => mem.data_a[0].CLK
write_clk => mem.CLK0
reset => ~NO_FANOUT~
enable_read => ra[0].ENA
enable_read => ra[1].ENA
enable_read => ra[2].ENA
enable_read => ra[3].ENA
enable_read => ra[4].ENA
enable_read => ra[5].ENA
enable_read => ra[6].ENA
enable_read => ra[7].ENA
enable_read => ra[8].ENA
enable_read => ra[9].ENA
enable_read => ra[10].ENA
read_address[0] => ra[0].DATAIN
read_address[1] => ra[1].DATAIN
read_address[2] => ra[2].DATAIN
read_address[3] => ra[3].DATAIN
read_address[4] => ra[4].DATAIN
read_address[5] => ra[5].DATAIN
read_address[6] => ra[6].DATAIN
read_address[7] => ra[7].DATAIN
read_address[8] => ra[8].DATAIN
read_address[9] => ra[9].DATAIN
read_address[10] => ra[10].DATAIN
enable_write => always0.IN0
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_data[0] => mem.data_a[0].DATAIN
write_data[0] => mem.DATAIN
write_data[1] => mem.data_a[1].DATAIN
write_data[1] => mem.DATAIN1
write_data[2] => mem.data_a[2].DATAIN
write_data[2] => mem.DATAIN2
write_data[3] => mem.data_a[3].DATAIN
write_data[3] => mem.DATAIN3
write_data[4] => mem.data_a[4].DATAIN
write_data[4] => mem.DATAIN4
write_data[5] => mem.data_a[5].DATAIN
write_data[5] => mem.DATAIN5
write_data[6] => mem.data_a[6].DATAIN
write_data[6] => mem.DATAIN6
write_data[7] => mem.data_a[7].DATAIN
write_data[7] => mem.DATAIN7
write_data[8] => mem.data_a[8].DATAIN
write_data[8] => mem.DATAIN8
write_data[9] => mem.data_a[9].DATAIN
write_data[9] => mem.DATAIN9
write_data[10] => mem.data_a[10].DATAIN
write_data[10] => mem.DATAIN10
write_data[11] => mem.data_a[11].DATAIN
write_data[11] => mem.DATAIN11
write_data[12] => mem.data_a[12].DATAIN
write_data[12] => mem.DATAIN12
write_data[13] => mem.data_a[13].DATAIN
write_data[13] => mem.DATAIN13
write_data[14] => mem.data_a[14].DATAIN
write_data[14] => mem.DATAIN14
write_data[15] => mem.data_a[15].DATAIN
write_data[15] => mem.DATAIN15
write_data[16] => mem.data_a[16].DATAIN
write_data[16] => mem.DATAIN16
write_data[17] => mem.data_a[17].DATAIN
write_data[17] => mem.DATAIN17
write_data[18] => mem.data_a[18].DATAIN
write_data[18] => mem.DATAIN18
write_data[19] => mem.data_a[19].DATAIN
write_data[19] => mem.DATAIN19
write_data[20] => mem.data_a[20].DATAIN
write_data[20] => mem.DATAIN20
write_data[21] => mem.data_a[21].DATAIN
write_data[21] => mem.DATAIN21
write_data[22] => mem.data_a[22].DATAIN
write_data[22] => mem.DATAIN22
write_data[23] => mem.data_a[23].DATAIN
write_data[23] => mem.DATAIN23
write_data[24] => mem.data_a[24].DATAIN
write_data[24] => mem.DATAIN24
write_data[25] => mem.data_a[25].DATAIN
write_data[25] => mem.DATAIN25
write_data[26] => mem.data_a[26].DATAIN
write_data[26] => mem.DATAIN26
write_data[27] => mem.data_a[27].DATAIN
write_data[27] => mem.DATAIN27
write_data[28] => mem.data_a[28].DATAIN
write_data[28] => mem.DATAIN28
write_data[29] => mem.data_a[29].DATAIN
write_data[29] => mem.DATAIN29
write_data[30] => mem.data_a[30].DATAIN
write_data[30] => mem.DATAIN30
write_data[31] => mem.data_a[31].DATAIN
write_data[31] => mem.DATAIN31
write_enable => always0.IN1
read_data[0] <= mem.DATAOUT
read_data[1] <= mem.DATAOUT1
read_data[2] <= mem.DATAOUT2
read_data[3] <= mem.DATAOUT3
read_data[4] <= mem.DATAOUT4
read_data[5] <= mem.DATAOUT5
read_data[6] <= mem.DATAOUT6
read_data[7] <= mem.DATAOUT7
read_data[8] <= mem.DATAOUT8
read_data[9] <= mem.DATAOUT9
read_data[10] <= mem.DATAOUT10
read_data[11] <= mem.DATAOUT11
read_data[12] <= mem.DATAOUT12
read_data[13] <= mem.DATAOUT13
read_data[14] <= mem.DATAOUT14
read_data[15] <= mem.DATAOUT15
read_data[16] <= mem.DATAOUT16
read_data[17] <= mem.DATAOUT17
read_data[18] <= mem.DATAOUT18
read_data[19] <= mem.DATAOUT19
read_data[20] <= mem.DATAOUT20
read_data[21] <= mem.DATAOUT21
read_data[22] <= mem.DATAOUT22
read_data[23] <= mem.DATAOUT23
read_data[24] <= mem.DATAOUT24
read_data[25] <= mem.DATAOUT25
read_data[26] <= mem.DATAOUT26
read_data[27] <= mem.DATAOUT27
read_data[28] <= mem.DATAOUT28
read_data[29] <= mem.DATAOUT29
read_data[30] <= mem.DATAOUT30
read_data[31] <= mem.DATAOUT31


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[1].way_0_tag_ram
read_clk => ra[0].CLK
read_clk => ra[1].CLK
read_clk => ra[2].CLK
read_clk => ra[3].CLK
read_clk => ra[4].CLK
read_clk => ra[5].CLK
read_clk => ra[6].CLK
read_clk => ra[7].CLK
write_clk => mem.we_a.CLK
write_clk => mem.waddr_a[7].CLK
write_clk => mem.waddr_a[6].CLK
write_clk => mem.waddr_a[5].CLK
write_clk => mem.waddr_a[4].CLK
write_clk => mem.waddr_a[3].CLK
write_clk => mem.waddr_a[2].CLK
write_clk => mem.waddr_a[1].CLK
write_clk => mem.waddr_a[0].CLK
write_clk => mem.data_a[18].CLK
write_clk => mem.data_a[17].CLK
write_clk => mem.data_a[16].CLK
write_clk => mem.data_a[15].CLK
write_clk => mem.data_a[14].CLK
write_clk => mem.data_a[13].CLK
write_clk => mem.data_a[12].CLK
write_clk => mem.data_a[11].CLK
write_clk => mem.data_a[10].CLK
write_clk => mem.data_a[9].CLK
write_clk => mem.data_a[8].CLK
write_clk => mem.data_a[7].CLK
write_clk => mem.data_a[6].CLK
write_clk => mem.data_a[5].CLK
write_clk => mem.data_a[4].CLK
write_clk => mem.data_a[3].CLK
write_clk => mem.data_a[2].CLK
write_clk => mem.data_a[1].CLK
write_clk => mem.data_a[0].CLK
write_clk => mem.CLK0
reset => ~NO_FANOUT~
enable_read => ra[0].ENA
enable_read => ra[1].ENA
enable_read => ra[2].ENA
enable_read => ra[3].ENA
enable_read => ra[4].ENA
enable_read => ra[5].ENA
enable_read => ra[6].ENA
enable_read => ra[7].ENA
read_address[0] => ra[0].DATAIN
read_address[1] => ra[1].DATAIN
read_address[2] => ra[2].DATAIN
read_address[3] => ra[3].DATAIN
read_address[4] => ra[4].DATAIN
read_address[5] => ra[5].DATAIN
read_address[6] => ra[6].DATAIN
read_address[7] => ra[7].DATAIN
enable_write => always0.IN0
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_data[0] => mem.data_a[0].DATAIN
write_data[0] => mem.DATAIN
write_data[1] => mem.data_a[1].DATAIN
write_data[1] => mem.DATAIN1
write_data[2] => mem.data_a[2].DATAIN
write_data[2] => mem.DATAIN2
write_data[3] => mem.data_a[3].DATAIN
write_data[3] => mem.DATAIN3
write_data[4] => mem.data_a[4].DATAIN
write_data[4] => mem.DATAIN4
write_data[5] => mem.data_a[5].DATAIN
write_data[5] => mem.DATAIN5
write_data[6] => mem.data_a[6].DATAIN
write_data[6] => mem.DATAIN6
write_data[7] => mem.data_a[7].DATAIN
write_data[7] => mem.DATAIN7
write_data[8] => mem.data_a[8].DATAIN
write_data[8] => mem.DATAIN8
write_data[9] => mem.data_a[9].DATAIN
write_data[9] => mem.DATAIN9
write_data[10] => mem.data_a[10].DATAIN
write_data[10] => mem.DATAIN10
write_data[11] => mem.data_a[11].DATAIN
write_data[11] => mem.DATAIN11
write_data[12] => mem.data_a[12].DATAIN
write_data[12] => mem.DATAIN12
write_data[13] => mem.data_a[13].DATAIN
write_data[13] => mem.DATAIN13
write_data[14] => mem.data_a[14].DATAIN
write_data[14] => mem.DATAIN14
write_data[15] => mem.data_a[15].DATAIN
write_data[15] => mem.DATAIN15
write_data[16] => mem.data_a[16].DATAIN
write_data[16] => mem.DATAIN16
write_data[17] => mem.data_a[17].DATAIN
write_data[17] => mem.DATAIN17
write_data[18] => mem.data_a[18].DATAIN
write_data[18] => mem.DATAIN18
write_enable => always0.IN1
read_data[0] <= mem.DATAOUT
read_data[1] <= mem.DATAOUT1
read_data[2] <= mem.DATAOUT2
read_data[3] <= mem.DATAOUT3
read_data[4] <= mem.DATAOUT4
read_data[5] <= mem.DATAOUT5
read_data[6] <= mem.DATAOUT6
read_data[7] <= mem.DATAOUT7
read_data[8] <= mem.DATAOUT8
read_data[9] <= mem.DATAOUT9
read_data[10] <= mem.DATAOUT10
read_data[11] <= mem.DATAOUT11
read_data[12] <= mem.DATAOUT12
read_data[13] <= mem.DATAOUT13
read_data[14] <= mem.DATAOUT14
read_data[15] <= mem.DATAOUT15
read_data[16] <= mem.DATAOUT16
read_data[17] <= mem.DATAOUT17
read_data[18] <= mem.DATAOUT18


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_decoder:decoder
instruction[0] => immediate.DATAB
instruction[0] => immediate.DATAA
instruction[0] => branch_offset[2].DATAIN
instruction[1] => immediate.DATAB
instruction[1] => immediate.DATAA
instruction[1] => branch_offset[3].DATAIN
instruction[2] => scall.IN1
instruction[2] => immediate.DATAB
instruction[2] => immediate.DATAA
instruction[2] => branch_offset[4].DATAIN
instruction[3] => immediate.DATAB
instruction[3] => immediate.DATAA
instruction[3] => branch_offset[5].DATAIN
instruction[4] => immediate.DATAB
instruction[4] => immediate.DATAA
instruction[4] => branch_offset[6].DATAIN
instruction[5] => immediate.DATAB
instruction[5] => immediate.DATAA
instruction[5] => branch_offset[7].DATAIN
instruction[6] => immediate.DATAB
instruction[6] => immediate.DATAA
instruction[6] => branch_offset[8].DATAIN
instruction[7] => immediate.DATAB
instruction[7] => immediate.DATAA
instruction[7] => branch_offset[9].DATAIN
instruction[8] => immediate.DATAB
instruction[8] => immediate.DATAA
instruction[8] => branch_offset[10].DATAIN
instruction[9] => immediate.DATAB
instruction[9] => immediate.DATAA
instruction[9] => branch_offset[11].DATAIN
instruction[10] => immediate.DATAB
instruction[10] => immediate.DATAA
instruction[10] => branch_offset[12].DATAIN
instruction[11] => write_idx.DATAA
instruction[11] => immediate.DATAB
instruction[11] => immediate.DATAA
instruction[11] => branch_offset[13].DATAIN
instruction[12] => write_idx.DATAA
instruction[12] => immediate.DATAB
instruction[12] => immediate.DATAA
instruction[12] => branch_offset[14].DATAIN
instruction[13] => write_idx.DATAA
instruction[13] => immediate.DATAB
instruction[13] => immediate.DATAA
instruction[13] => branch_offset[15].DATAIN
instruction[14] => write_idx.DATAA
instruction[14] => immediate.DATAB
instruction[14] => immediate.DATAA
instruction[14] => branch_offset[16].DATAIN
instruction[15] => write_idx.DATAA
instruction[15] => extended_immediate[16].IN1
instruction[15] => immediate.DATAB
instruction[15] => immediate.DATAA
instruction[15] => branch_offset.DATAA
instruction[15] => branch_offset.DATAA
instruction[15] => branch_offset.DATAA
instruction[15] => branch_offset.DATAA
instruction[15] => branch_offset.DATAA
instruction[15] => branch_offset.DATAA
instruction[15] => branch_offset.DATAA
instruction[15] => branch_offset.DATAA
instruction[15] => branch_offset.DATAA
instruction[15] => branch_offset.DATAA
instruction[15] => branch_offset.DATAA
instruction[15] => branch_offset.DATAA
instruction[15] => branch_offset.DATAA
instruction[15] => branch_offset.DATAA
instruction[15] => branch_offset[17].DATAIN
instruction[16] => branch_offset.DATAB
instruction[16] => write_idx.DATAB
instruction[16] => read_idx_1[0].DATAIN
instruction[17] => branch_offset.DATAB
instruction[17] => write_idx.DATAB
instruction[17] => read_idx_1[1].DATAIN
instruction[18] => branch_offset.DATAB
instruction[18] => write_idx.DATAB
instruction[18] => read_idx_1[2].DATAIN
instruction[19] => branch_offset.DATAB
instruction[19] => write_idx.DATAB
instruction[19] => read_idx_1[3].DATAIN
instruction[20] => branch_offset.DATAB
instruction[20] => write_idx.DATAB
instruction[20] => read_idx_1[4].DATAIN
instruction[21] => branch_offset.DATAB
instruction[21] => read_idx_0[0].DATAIN
instruction[21] => Equal44.IN4
instruction[22] => branch_offset.DATAB
instruction[22] => read_idx_0[1].DATAIN
instruction[22] => Equal44.IN3
instruction[23] => branch_offset.DATAB
instruction[23] => read_idx_0[2].DATAIN
instruction[23] => Equal44.IN2
instruction[24] => branch_offset.DATAB
instruction[24] => read_idx_0[3].DATAIN
instruction[24] => Equal44.IN1
instruction[25] => branch_offset.DATAB
instruction[25] => branch_offset.DATAB
instruction[25] => branch_offset.DATAB
instruction[25] => branch_offset.DATAB
instruction[25] => branch_offset.DATAB
instruction[25] => read_idx_0[4].DATAIN
instruction[25] => Equal44.IN0
instruction[26] => size[0].DATAIN
instruction[26] => logic_op[0].DATAIN
instruction[26] => condition[0].DATAIN
instruction[26] => Equal0.IN2
instruction[26] => Equal1.IN4
instruction[26] => Equal2.IN5
instruction[26] => Equal3.IN5
instruction[26] => Equal4.IN5
instruction[26] => Equal5.IN1
instruction[26] => Equal6.IN5
instruction[26] => Equal7.IN2
instruction[26] => Equal8.IN5
instruction[26] => Equal9.IN2
instruction[26] => Equal10.IN3
instruction[26] => Equal11.IN5
instruction[26] => Equal12.IN5
instruction[26] => Equal13.IN2
instruction[26] => Equal14.IN4
instruction[26] => Equal15.IN3
instruction[26] => Equal16.IN4
instruction[26] => Equal17.IN3
instruction[26] => Equal18.IN4
instruction[26] => Equal19.IN2
instruction[26] => Equal20.IN5
instruction[26] => Equal21.IN5
instruction[26] => Equal22.IN2
instruction[26] => Equal23.IN2
instruction[26] => Equal24.IN5
instruction[26] => Equal25.IN2
instruction[26] => Equal26.IN4
instruction[26] => Equal27.IN0
instruction[26] => Equal28.IN4
instruction[26] => Equal29.IN5
instruction[26] => Equal30.IN3
instruction[26] => Equal31.IN5
instruction[26] => Equal32.IN5
instruction[26] => Equal33.IN5
instruction[26] => Equal34.IN4
instruction[26] => Equal35.IN1
instruction[26] => Equal36.IN3
instruction[26] => Equal37.IN1
instruction[26] => Equal38.IN4
instruction[26] => Equal39.IN5
instruction[26] => Equal40.IN5
instruction[26] => Equal41.IN5
instruction[26] => Equal42.IN1
instruction[26] => Equal43.IN4
instruction[27] => size[1].DATAIN
instruction[27] => logic_op[1].DATAIN
instruction[27] => condition[1].DATAIN
instruction[27] => Equal0.IN4
instruction[27] => Equal1.IN3
instruction[27] => Equal2.IN4
instruction[27] => Equal3.IN4
instruction[27] => Equal4.IN4
instruction[27] => Equal5.IN5
instruction[27] => Equal6.IN1
instruction[27] => Equal7.IN1
instruction[27] => Equal8.IN4
instruction[27] => Equal9.IN5
instruction[27] => Equal10.IN2
instruction[27] => Equal11.IN3
instruction[27] => Equal12.IN4
instruction[27] => Equal13.IN4
instruction[27] => Equal14.IN2
instruction[27] => Equal15.IN2
instruction[27] => Equal16.IN3
instruction[27] => Equal17.IN4
instruction[27] => Equal18.IN3
instruction[27] => Equal19.IN1
instruction[27] => Equal20.IN4
instruction[27] => Equal21.IN4
instruction[27] => Equal22.IN1
instruction[27] => Equal23.IN1
instruction[27] => Equal24.IN1
instruction[27] => Equal25.IN5
instruction[27] => Equal26.IN0
instruction[27] => Equal27.IN4
instruction[27] => Equal28.IN2
instruction[27] => Equal29.IN3
instruction[27] => Equal30.IN2
instruction[27] => Equal31.IN4
instruction[27] => Equal32.IN4
instruction[27] => Equal33.IN4
instruction[27] => Equal34.IN3
instruction[27] => Equal35.IN0
instruction[27] => Equal36.IN2
instruction[27] => Equal37.IN4
instruction[27] => Equal38.IN3
instruction[27] => Equal39.IN2
instruction[27] => Equal40.IN2
instruction[27] => Equal41.IN4
instruction[27] => Equal42.IN4
instruction[27] => Equal43.IN1
instruction[28] => sign_extend.DATAIN
instruction[28] => logic_op[2].DATAIN
instruction[28] => condition[2].DATAIN
instruction[28] => Equal0.IN1
instruction[28] => Equal1.IN2
instruction[28] => Equal2.IN3
instruction[28] => Equal3.IN3
instruction[28] => Equal4.IN3
instruction[28] => Equal5.IN4
instruction[28] => Equal6.IN4
instruction[28] => Equal7.IN5
instruction[28] => Equal8.IN1
instruction[28] => Equal9.IN1
instruction[28] => Equal10.IN1
instruction[28] => Equal11.IN2
instruction[28] => Equal12.IN3
instruction[28] => Equal13.IN3
instruction[28] => Equal14.IN3
instruction[28] => Equal15.IN4
instruction[28] => Equal16.IN2
instruction[28] => Equal17.IN2
instruction[28] => Equal18.IN2
instruction[28] => Equal19.IN5
instruction[28] => Equal20.IN0
instruction[28] => Equal21.IN3
instruction[28] => Equal22.IN0
instruction[28] => Equal23.IN5
instruction[28] => Equal24.IN4
instruction[28] => Equal25.IN4
instruction[28] => Equal26.IN3
instruction[28] => Equal27.IN3
instruction[28] => Equal28.IN1
instruction[28] => Equal29.IN2
instruction[28] => Equal30.IN5
instruction[28] => Equal31.IN1
instruction[28] => Equal32.IN1
instruction[28] => Equal33.IN2
instruction[28] => Equal34.IN2
instruction[28] => Equal35.IN5
instruction[28] => Equal36.IN1
instruction[28] => Equal37.IN0
instruction[28] => Equal38.IN2
instruction[28] => Equal39.IN4
instruction[28] => Equal40.IN1
instruction[28] => Equal41.IN2
instruction[28] => Equal42.IN3
instruction[28] => Equal43.IN0
instruction[29] => logic_op[3].DATAIN
instruction[29] => direction.DATAIN
instruction[29] => Equal0.IN0
instruction[29] => Equal1.IN0
instruction[29] => Equal2.IN1
instruction[29] => Equal3.IN2
instruction[29] => Equal4.IN2
instruction[29] => Equal5.IN3
instruction[29] => Equal6.IN3
instruction[29] => Equal7.IN4
instruction[29] => Equal8.IN3
instruction[29] => Equal9.IN4
instruction[29] => Equal10.IN5
instruction[29] => Equal11.IN4
instruction[29] => Equal12.IN2
instruction[29] => Equal13.IN1
instruction[29] => Equal14.IN1
instruction[29] => Equal15.IN1
instruction[29] => Equal16.IN1
instruction[29] => Equal17.IN1
instruction[29] => Equal18.IN1
instruction[29] => Equal19.IN4
instruction[29] => Equal20.IN3
instruction[29] => Equal21.IN2
instruction[29] => Equal22.IN5
instruction[29] => Equal23.IN0
instruction[29] => Equal24.IN0
instruction[29] => Equal25.IN3
instruction[29] => Equal26.IN2
instruction[29] => Equal27.IN2
instruction[29] => Equal28.IN0
instruction[29] => Equal29.IN1
instruction[29] => Equal30.IN1
instruction[29] => Equal31.IN3
instruction[29] => Equal32.IN0
instruction[29] => Equal33.IN1
instruction[29] => Equal34.IN5
instruction[29] => Equal35.IN4
instruction[29] => Equal36.IN0
instruction[29] => Equal37.IN3
instruction[29] => Equal38.IN1
instruction[29] => Equal39.IN3
instruction[29] => Equal40.IN4
instruction[29] => Equal41.IN3
instruction[29] => Equal42.IN0
instruction[29] => Equal43.IN3
instruction[30] => Equal0.IN3
instruction[30] => Equal1.IN1
instruction[30] => Equal2.IN0
instruction[30] => Equal3.IN1
instruction[30] => Equal4.IN1
instruction[30] => Equal5.IN0
instruction[30] => Equal6.IN0
instruction[30] => Equal7.IN0
instruction[30] => Equal8.IN0
instruction[30] => Equal9.IN0
instruction[30] => Equal10.IN0
instruction[30] => Equal11.IN1
instruction[30] => Equal12.IN1
instruction[30] => Equal13.IN0
instruction[30] => Equal14.IN0
instruction[30] => Equal15.IN0
instruction[30] => Equal16.IN0
instruction[30] => Equal17.IN0
instruction[30] => Equal18.IN0
instruction[30] => Equal19.IN3
instruction[30] => Equal20.IN2
instruction[30] => Equal21.IN0
instruction[30] => Equal22.IN4
instruction[30] => Equal23.IN4
instruction[30] => Equal24.IN3
instruction[30] => Equal25.IN1
instruction[30] => Equal26.IN1
instruction[30] => Equal27.IN1
instruction[30] => Equal28.IN3
instruction[30] => Equal29.IN0
instruction[30] => Equal30.IN4
instruction[30] => Equal31.IN2
instruction[30] => Equal32.IN3
instruction[30] => Equal33.IN3
instruction[30] => Equal34.IN1
instruction[30] => Equal35.IN3
instruction[30] => Equal36.IN4
instruction[30] => Equal37.IN2
instruction[30] => Equal38.IN0
instruction[30] => Equal39.IN1
instruction[30] => Equal40.IN0
instruction[30] => Equal41.IN1
instruction[30] => Equal42.IN2
instruction[30] => Equal43.IN2
instruction[31] => branch_offset.OUTPUTSELECT
instruction[31] => branch_offset.OUTPUTSELECT
instruction[31] => branch_offset.OUTPUTSELECT
instruction[31] => branch_offset.OUTPUTSELECT
instruction[31] => branch_offset.OUTPUTSELECT
instruction[31] => branch_offset.OUTPUTSELECT
instruction[31] => branch_offset.OUTPUTSELECT
instruction[31] => branch_offset.OUTPUTSELECT
instruction[31] => branch_offset.OUTPUTSELECT
instruction[31] => branch_offset.OUTPUTSELECT
instruction[31] => branch_offset.OUTPUTSELECT
instruction[31] => branch_offset.OUTPUTSELECT
instruction[31] => branch_offset.OUTPUTSELECT
instruction[31] => branch_offset.OUTPUTSELECT
instruction[31] => Equal2.IN2
instruction[31] => Equal3.IN0
instruction[31] => Equal4.IN0
instruction[31] => Equal5.IN2
instruction[31] => Equal6.IN2
instruction[31] => Equal7.IN3
instruction[31] => Equal8.IN2
instruction[31] => Equal9.IN3
instruction[31] => Equal10.IN4
instruction[31] => Equal11.IN0
instruction[31] => Equal12.IN0
instruction[31] => Equal19.IN0
instruction[31] => Equal20.IN1
instruction[31] => Equal21.IN1
instruction[31] => Equal22.IN3
instruction[31] => Equal23.IN3
instruction[31] => Equal24.IN2
instruction[31] => Equal25.IN0
instruction[31] => Equal29.IN4
instruction[31] => Equal30.IN0
instruction[31] => Equal31.IN0
instruction[31] => Equal32.IN2
instruction[31] => Equal33.IN0
instruction[31] => Equal34.IN0
instruction[31] => Equal35.IN2
instruction[31] => Equal39.IN0
instruction[31] => Equal40.IN3
instruction[31] => Equal41.IN0
instruction[31] => write_idx.OUTPUTSELECT
instruction[31] => write_idx.OUTPUTSELECT
instruction[31] => write_idx.OUTPUTSELECT
instruction[31] => write_idx.OUTPUTSELECT
instruction[31] => write_idx.OUTPUTSELECT
instruction[31] => always0.IN1
d_result_sel_0[0] <= call.DB_MAX_OUTPUT_PORT_TYPE
d_result_sel_1[0] <= d_result_sel_1.DB_MAX_OUTPUT_PORT_TYPE
d_result_sel_1[1] <= d_result_sel_1.DB_MAX_OUTPUT_PORT_TYPE
x_result_sel_csr <= Equal31.DB_MAX_OUTPUT_PORT_TYPE
x_result_sel_mc_arith <= x_result_sel_mc_arith.DB_MAX_OUTPUT_PORT_TYPE
x_result_sel_sext <= x_result_sel_sext.DB_MAX_OUTPUT_PORT_TYPE
x_result_sel_logic <= x_result_sel_logic.DB_MAX_OUTPUT_PORT_TYPE
x_result_sel_add <= x_result_sel_add.DB_MAX_OUTPUT_PORT_TYPE
m_result_sel_compare <= cmp.DB_MAX_OUTPUT_PORT_TYPE
m_result_sel_shift <= shift.DB_MAX_OUTPUT_PORT_TYPE
w_result_sel_load <= load.DB_MAX_OUTPUT_PORT_TYPE
w_result_sel_mul <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
x_bypass_enable <= x_bypass_enable.DB_MAX_OUTPUT_PORT_TYPE
m_bypass_enable <= m_bypass_enable.DB_MAX_OUTPUT_PORT_TYPE
read_enable_0 <= read_enable_0.DB_MAX_OUTPUT_PORT_TYPE
read_idx_0[0] <= instruction[21].DB_MAX_OUTPUT_PORT_TYPE
read_idx_0[1] <= instruction[22].DB_MAX_OUTPUT_PORT_TYPE
read_idx_0[2] <= instruction[23].DB_MAX_OUTPUT_PORT_TYPE
read_idx_0[3] <= instruction[24].DB_MAX_OUTPUT_PORT_TYPE
read_idx_0[4] <= instruction[25].DB_MAX_OUTPUT_PORT_TYPE
read_enable_1 <= read_enable_1.DB_MAX_OUTPUT_PORT_TYPE
read_idx_1[0] <= instruction[16].DB_MAX_OUTPUT_PORT_TYPE
read_idx_1[1] <= instruction[17].DB_MAX_OUTPUT_PORT_TYPE
read_idx_1[2] <= instruction[18].DB_MAX_OUTPUT_PORT_TYPE
read_idx_1[3] <= instruction[19].DB_MAX_OUTPUT_PORT_TYPE
read_idx_1[4] <= instruction[20].DB_MAX_OUTPUT_PORT_TYPE
write_enable <= write_enable.DB_MAX_OUTPUT_PORT_TYPE
write_idx[0] <= write_idx.DB_MAX_OUTPUT_PORT_TYPE
write_idx[1] <= write_idx.DB_MAX_OUTPUT_PORT_TYPE
write_idx[2] <= write_idx.DB_MAX_OUTPUT_PORT_TYPE
write_idx[3] <= write_idx.DB_MAX_OUTPUT_PORT_TYPE
write_idx[4] <= write_idx.DB_MAX_OUTPUT_PORT_TYPE
immediate[0] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[1] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[2] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[3] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[4] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[5] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[6] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[7] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[8] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[9] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[10] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[11] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[12] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[13] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[14] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[15] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[16] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[17] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[18] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[19] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[20] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[21] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[22] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[23] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[24] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[25] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[26] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[27] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[28] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[29] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[30] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[31] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
branch_offset[2] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[3] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[4] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[5] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[6] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[7] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[8] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[9] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[10] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[11] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[12] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[13] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[14] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[15] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[16] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[17] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
branch_offset[18] <= branch_offset.DB_MAX_OUTPUT_PORT_TYPE
branch_offset[19] <= branch_offset.DB_MAX_OUTPUT_PORT_TYPE
branch_offset[20] <= branch_offset.DB_MAX_OUTPUT_PORT_TYPE
branch_offset[21] <= branch_offset.DB_MAX_OUTPUT_PORT_TYPE
branch_offset[22] <= branch_offset.DB_MAX_OUTPUT_PORT_TYPE
branch_offset[23] <= branch_offset.DB_MAX_OUTPUT_PORT_TYPE
branch_offset[24] <= branch_offset.DB_MAX_OUTPUT_PORT_TYPE
branch_offset[25] <= branch_offset.DB_MAX_OUTPUT_PORT_TYPE
branch_offset[26] <= branch_offset.DB_MAX_OUTPUT_PORT_TYPE
branch_offset[27] <= branch_offset.DB_MAX_OUTPUT_PORT_TYPE
branch_offset[28] <= branch_offset.DB_MAX_OUTPUT_PORT_TYPE
branch_offset[29] <= branch_offset.DB_MAX_OUTPUT_PORT_TYPE
branch_offset[30] <= branch_offset.DB_MAX_OUTPUT_PORT_TYPE
branch_offset[31] <= branch_offset.DB_MAX_OUTPUT_PORT_TYPE
load <= load.DB_MAX_OUTPUT_PORT_TYPE
store <= store.DB_MAX_OUTPUT_PORT_TYPE
size[0] <= instruction[26].DB_MAX_OUTPUT_PORT_TYPE
size[1] <= instruction[27].DB_MAX_OUTPUT_PORT_TYPE
sign_extend <= instruction[28].DB_MAX_OUTPUT_PORT_TYPE
adder_op <= adder_op.DB_MAX_OUTPUT_PORT_TYPE
logic_op[0] <= instruction[26].DB_MAX_OUTPUT_PORT_TYPE
logic_op[1] <= instruction[27].DB_MAX_OUTPUT_PORT_TYPE
logic_op[2] <= instruction[28].DB_MAX_OUTPUT_PORT_TYPE
logic_op[3] <= instruction[29].DB_MAX_OUTPUT_PORT_TYPE
direction <= instruction[29].DB_MAX_OUTPUT_PORT_TYPE
divide <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
modulus <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
branch <= branch.DB_MAX_OUTPUT_PORT_TYPE
branch_reg <= branch_reg.DB_MAX_OUTPUT_PORT_TYPE
condition[0] <= instruction[26].DB_MAX_OUTPUT_PORT_TYPE
condition[1] <= instruction[27].DB_MAX_OUTPUT_PORT_TYPE
condition[2] <= instruction[28].DB_MAX_OUTPUT_PORT_TYPE
bi_conditional <= bi_conditional.DB_MAX_OUTPUT_PORT_TYPE
bi_unconditional <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
scall <= scall.DB_MAX_OUTPUT_PORT_TYPE
eret <= eret.DB_MAX_OUTPUT_PORT_TYPE
csr_write_enable <= Equal41.DB_MAX_OUTPUT_PORT_TYPE


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit
clk_i => clk_i.IN1
rst_i => rst_i.IN1
stall_a => stall_a.IN1
stall_x => stall_x.IN1
stall_m => stall_m.IN1
kill_m => always3.IN0
exception_m => always3.IN1
store_operand_x[0] => Mux7.IN3
store_operand_x[0] => Mux15.IN2
store_operand_x[0] => Mux15.IN3
store_operand_x[0] => store_data_x[8].DATAA
store_operand_x[0] => store_data_m.DATAB
store_operand_x[1] => Mux6.IN3
store_operand_x[1] => Mux14.IN2
store_operand_x[1] => Mux14.IN3
store_operand_x[1] => store_data_x[9].DATAA
store_operand_x[1] => store_data_m.DATAB
store_operand_x[2] => Mux5.IN3
store_operand_x[2] => Mux13.IN2
store_operand_x[2] => Mux13.IN3
store_operand_x[2] => store_data_x[10].DATAA
store_operand_x[2] => store_data_m.DATAB
store_operand_x[3] => Mux4.IN3
store_operand_x[3] => Mux12.IN2
store_operand_x[3] => Mux12.IN3
store_operand_x[3] => store_data_x[11].DATAA
store_operand_x[3] => store_data_m.DATAB
store_operand_x[4] => Mux3.IN3
store_operand_x[4] => Mux11.IN2
store_operand_x[4] => Mux11.IN3
store_operand_x[4] => store_data_x[12].DATAA
store_operand_x[4] => store_data_m.DATAB
store_operand_x[5] => Mux2.IN3
store_operand_x[5] => Mux10.IN2
store_operand_x[5] => Mux10.IN3
store_operand_x[5] => store_data_x[13].DATAA
store_operand_x[5] => store_data_m.DATAB
store_operand_x[6] => Mux1.IN3
store_operand_x[6] => Mux9.IN2
store_operand_x[6] => Mux9.IN3
store_operand_x[6] => store_data_x[14].DATAA
store_operand_x[6] => store_data_m.DATAB
store_operand_x[7] => Mux0.IN3
store_operand_x[7] => Mux8.IN2
store_operand_x[7] => Mux8.IN3
store_operand_x[7] => store_data_x[15].DATAA
store_operand_x[7] => store_data_m.DATAB
store_operand_x[8] => Mux7.IN2
store_operand_x[8] => store_data_x[8].DATAB
store_operand_x[9] => Mux6.IN2
store_operand_x[9] => store_data_x[9].DATAB
store_operand_x[10] => Mux5.IN2
store_operand_x[10] => store_data_x[10].DATAB
store_operand_x[11] => Mux4.IN2
store_operand_x[11] => store_data_x[11].DATAB
store_operand_x[12] => Mux3.IN2
store_operand_x[12] => store_data_x[12].DATAB
store_operand_x[13] => Mux2.IN2
store_operand_x[13] => store_data_x[13].DATAB
store_operand_x[14] => Mux1.IN2
store_operand_x[14] => store_data_x[14].DATAB
store_operand_x[15] => Mux0.IN2
store_operand_x[15] => store_data_x[15].DATAB
store_operand_x[16] => Mux15.IN1
store_operand_x[17] => Mux14.IN1
store_operand_x[18] => Mux13.IN1
store_operand_x[19] => Mux12.IN1
store_operand_x[20] => Mux11.IN1
store_operand_x[21] => Mux10.IN1
store_operand_x[22] => Mux9.IN1
store_operand_x[23] => Mux8.IN1
store_operand_x[24] => Mux7.IN1
store_operand_x[25] => Mux6.IN1
store_operand_x[26] => Mux5.IN1
store_operand_x[27] => Mux4.IN1
store_operand_x[28] => Mux3.IN1
store_operand_x[29] => Mux2.IN1
store_operand_x[30] => Mux1.IN1
store_operand_x[31] => Mux0.IN1
load_store_address_x[0] => load_store_address_x[0].IN1
load_store_address_x[1] => load_store_address_x[1].IN1
load_store_address_x[2] => load_store_address_x[2].IN1
load_store_address_x[3] => load_store_address_x[3].IN1
load_store_address_x[4] => load_store_address_x[4].IN1
load_store_address_x[5] => load_store_address_x[5].IN1
load_store_address_x[6] => load_store_address_x[6].IN1
load_store_address_x[7] => load_store_address_x[7].IN1
load_store_address_x[8] => load_store_address_x[8].IN1
load_store_address_x[9] => load_store_address_x[9].IN1
load_store_address_x[10] => load_store_address_x[10].IN1
load_store_address_x[11] => load_store_address_x[11].IN1
load_store_address_x[12] => load_store_address_x[12].IN1
load_store_address_x[13] => load_store_address_x[13].IN1
load_store_address_x[14] => load_store_address_x[14].IN1
load_store_address_x[15] => load_store_address_x[15].IN1
load_store_address_x[16] => load_store_address_x[16].IN1
load_store_address_x[17] => load_store_address_x[17].IN1
load_store_address_x[18] => load_store_address_x[18].IN1
load_store_address_x[19] => load_store_address_x[19].IN1
load_store_address_x[20] => load_store_address_x[20].IN1
load_store_address_x[21] => load_store_address_x[21].IN1
load_store_address_x[22] => load_store_address_x[22].IN1
load_store_address_x[23] => load_store_address_x[23].IN1
load_store_address_x[24] => load_store_address_x[24].IN1
load_store_address_x[25] => load_store_address_x[25].IN1
load_store_address_x[26] => load_store_address_x[26].IN1
load_store_address_x[27] => load_store_address_x[27].IN1
load_store_address_x[28] => load_store_address_x[28].IN1
load_store_address_x[29] => load_store_address_x[29].IN1
load_store_address_x[30] => load_store_address_x[30].IN1
load_store_address_x[31] => load_store_address_x[31].IN1
load_store_address_m[0] => load_store_address_m[0].IN1
load_store_address_m[1] => load_store_address_m[1].IN1
load_store_address_m[2] => load_store_address_m[2].IN1
load_store_address_m[3] => load_store_address_m[3].IN1
load_store_address_m[4] => load_store_address_m[4].IN1
load_store_address_m[5] => load_store_address_m[5].IN1
load_store_address_m[6] => load_store_address_m[6].IN1
load_store_address_m[7] => load_store_address_m[7].IN1
load_store_address_m[8] => load_store_address_m[8].IN1
load_store_address_m[9] => load_store_address_m[9].IN1
load_store_address_m[10] => load_store_address_m[10].IN1
load_store_address_m[11] => load_store_address_m[11].IN1
load_store_address_m[12] => load_store_address_m[12].IN1
load_store_address_m[13] => load_store_address_m[13].IN1
load_store_address_m[14] => load_store_address_m[14].IN1
load_store_address_m[15] => load_store_address_m[15].IN1
load_store_address_m[16] => load_store_address_m[16].IN1
load_store_address_m[17] => load_store_address_m[17].IN1
load_store_address_m[18] => load_store_address_m[18].IN1
load_store_address_m[19] => load_store_address_m[19].IN1
load_store_address_m[20] => load_store_address_m[20].IN1
load_store_address_m[21] => load_store_address_m[21].IN1
load_store_address_m[22] => load_store_address_m[22].IN1
load_store_address_m[23] => load_store_address_m[23].IN1
load_store_address_m[24] => load_store_address_m[24].IN1
load_store_address_m[25] => load_store_address_m[25].IN1
load_store_address_m[26] => load_store_address_m[26].IN1
load_store_address_m[27] => load_store_address_m[27].IN1
load_store_address_m[28] => load_store_address_m[28].IN1
load_store_address_m[29] => load_store_address_m[29].IN1
load_store_address_m[30] => load_store_address_m[30].IN1
load_store_address_m[31] => load_store_address_m[31].IN1
load_store_address_w[0] => Mux20.IN13
load_store_address_w[0] => Mux21.IN13
load_store_address_w[0] => Mux22.IN13
load_store_address_w[0] => Mux23.IN13
load_store_address_w[0] => Mux24.IN13
load_store_address_w[0] => Mux25.IN13
load_store_address_w[0] => Mux26.IN13
load_store_address_w[0] => Mux27.IN13
load_store_address_w[0] => Mux28.IN13
load_store_address_w[0] => Mux29.IN13
load_store_address_w[0] => Mux30.IN13
load_store_address_w[0] => Mux31.IN13
load_store_address_w[0] => Mux32.IN13
load_store_address_w[0] => Mux33.IN13
load_store_address_w[0] => Mux34.IN13
load_store_address_w[0] => Mux35.IN13
load_store_address_w[0] => Mux36.IN9
load_store_address_w[0] => Mux37.IN9
load_store_address_w[0] => Mux38.IN9
load_store_address_w[0] => Mux39.IN9
load_store_address_w[0] => Mux40.IN9
load_store_address_w[0] => Mux41.IN9
load_store_address_w[0] => Mux42.IN9
load_store_address_w[0] => Mux43.IN9
load_store_address_w[0] => Mux44.IN5
load_store_address_w[0] => Mux45.IN5
load_store_address_w[0] => Mux46.IN5
load_store_address_w[0] => Mux47.IN5
load_store_address_w[0] => Mux48.IN5
load_store_address_w[0] => Mux49.IN5
load_store_address_w[0] => Mux50.IN5
load_store_address_w[0] => Mux51.IN5
load_store_address_w[1] => Mux20.IN12
load_store_address_w[1] => Mux21.IN12
load_store_address_w[1] => Mux22.IN12
load_store_address_w[1] => Mux23.IN12
load_store_address_w[1] => Mux24.IN12
load_store_address_w[1] => Mux25.IN12
load_store_address_w[1] => Mux26.IN12
load_store_address_w[1] => Mux27.IN12
load_store_address_w[1] => Mux28.IN12
load_store_address_w[1] => Mux29.IN12
load_store_address_w[1] => Mux30.IN12
load_store_address_w[1] => Mux31.IN12
load_store_address_w[1] => Mux32.IN12
load_store_address_w[1] => Mux33.IN12
load_store_address_w[1] => Mux34.IN12
load_store_address_w[1] => Mux35.IN12
load_store_address_w[1] => Mux36.IN8
load_store_address_w[1] => Mux37.IN8
load_store_address_w[1] => Mux38.IN8
load_store_address_w[1] => Mux39.IN8
load_store_address_w[1] => Mux40.IN8
load_store_address_w[1] => Mux41.IN8
load_store_address_w[1] => Mux42.IN8
load_store_address_w[1] => Mux43.IN8
load_store_address_w[1] => Mux44.IN4
load_store_address_w[1] => Mux45.IN4
load_store_address_w[1] => Mux46.IN4
load_store_address_w[1] => Mux47.IN4
load_store_address_w[1] => Mux48.IN4
load_store_address_w[1] => Mux49.IN4
load_store_address_w[1] => Mux50.IN4
load_store_address_w[1] => Mux51.IN4
load_x => ~NO_FANOUT~
store_x => ~NO_FANOUT~
load_q_x => always3.IN1
store_q_x => ~NO_FANOUT~
load_q_m => comb.IN1
load_q_m => always3.IN1
store_q_m => comb.IN1
store_q_m => always3.IN0
sign_extend_x => sign_extend_m.DATAB
size_x[0] => Mux0.IN5
size_x[0] => Mux1.IN5
size_x[0] => Mux2.IN5
size_x[0] => Mux3.IN5
size_x[0] => Mux4.IN5
size_x[0] => Mux5.IN5
size_x[0] => Mux6.IN5
size_x[0] => Mux7.IN5
size_x[0] => Mux8.IN5
size_x[0] => Mux9.IN5
size_x[0] => Mux10.IN5
size_x[0] => Mux11.IN5
size_x[0] => Mux12.IN5
size_x[0] => Mux13.IN5
size_x[0] => Mux14.IN5
size_x[0] => Mux15.IN5
size_x[0] => Mux16.IN19
size_x[0] => Mux17.IN19
size_x[0] => Mux18.IN19
size_x[0] => Mux19.IN19
size_x[0] => size_m.DATAB
size_x[1] => Mux0.IN4
size_x[1] => Mux1.IN4
size_x[1] => Mux2.IN4
size_x[1] => Mux3.IN4
size_x[1] => Mux4.IN4
size_x[1] => Mux5.IN4
size_x[1] => Mux6.IN4
size_x[1] => Mux7.IN4
size_x[1] => Mux8.IN4
size_x[1] => Mux9.IN4
size_x[1] => Mux10.IN4
size_x[1] => Mux11.IN4
size_x[1] => Mux12.IN4
size_x[1] => Mux13.IN4
size_x[1] => Mux14.IN4
size_x[1] => Mux15.IN4
size_x[1] => store_data_x[15].OUTPUTSELECT
size_x[1] => store_data_x[14].OUTPUTSELECT
size_x[1] => store_data_x[13].OUTPUTSELECT
size_x[1] => store_data_x[12].OUTPUTSELECT
size_x[1] => store_data_x[11].OUTPUTSELECT
size_x[1] => store_data_x[10].OUTPUTSELECT
size_x[1] => store_data_x[9].OUTPUTSELECT
size_x[1] => store_data_x[8].OUTPUTSELECT
size_x[1] => Mux16.IN18
size_x[1] => Mux17.IN18
size_x[1] => Mux18.IN18
size_x[1] => Mux19.IN18
size_x[1] => size_m.DATAB
dflush => dflush.IN1
d_dat_i[0] => wb_data_m.DATAB
d_dat_i[1] => wb_data_m.DATAB
d_dat_i[2] => wb_data_m.DATAB
d_dat_i[3] => wb_data_m.DATAB
d_dat_i[4] => wb_data_m.DATAB
d_dat_i[5] => wb_data_m.DATAB
d_dat_i[6] => wb_data_m.DATAB
d_dat_i[7] => wb_data_m.DATAB
d_dat_i[8] => wb_data_m.DATAB
d_dat_i[9] => wb_data_m.DATAB
d_dat_i[10] => wb_data_m.DATAB
d_dat_i[11] => wb_data_m.DATAB
d_dat_i[12] => wb_data_m.DATAB
d_dat_i[13] => wb_data_m.DATAB
d_dat_i[14] => wb_data_m.DATAB
d_dat_i[15] => wb_data_m.DATAB
d_dat_i[16] => wb_data_m.DATAB
d_dat_i[17] => wb_data_m.DATAB
d_dat_i[18] => wb_data_m.DATAB
d_dat_i[19] => wb_data_m.DATAB
d_dat_i[20] => wb_data_m.DATAB
d_dat_i[21] => wb_data_m.DATAB
d_dat_i[22] => wb_data_m.DATAB
d_dat_i[23] => wb_data_m.DATAB
d_dat_i[24] => wb_data_m.DATAB
d_dat_i[25] => wb_data_m.DATAB
d_dat_i[26] => wb_data_m.DATAB
d_dat_i[27] => wb_data_m.DATAB
d_dat_i[28] => wb_data_m.DATAB
d_dat_i[29] => wb_data_m.DATAB
d_dat_i[30] => wb_data_m.DATAB
d_dat_i[31] => wb_data_m.DATAB
d_ack_i => always3.IN0
d_err_i => always3.IN1
d_rty_i => ~NO_FANOUT~
dcache_refill_request <= lm32_dcache:dcache.refill_request
dcache_restart_request <= lm32_dcache:dcache.restart_request
dcache_stall_request <= lm32_dcache:dcache.stall_request
dcache_refilling <= lm32_dcache:dcache.refilling
load_data_w[0] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[1] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[2] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[3] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[4] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[5] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[6] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[7] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[8] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[9] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[10] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[11] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[12] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[13] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[14] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[15] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[16] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[17] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[18] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[19] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[20] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[21] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[22] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[23] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[24] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[25] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[26] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[27] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[28] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[29] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[30] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
load_data_w[31] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
stall_wb_load <= stall_wb_load~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[0] <= d_dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[1] <= d_dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[2] <= d_dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[3] <= d_dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[4] <= d_dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[5] <= d_dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[6] <= d_dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[7] <= d_dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[8] <= d_dat_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[9] <= d_dat_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[10] <= d_dat_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[11] <= d_dat_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[12] <= d_dat_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[13] <= d_dat_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[14] <= d_dat_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[15] <= d_dat_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[16] <= d_dat_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[17] <= d_dat_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[18] <= d_dat_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[19] <= d_dat_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[20] <= d_dat_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[21] <= d_dat_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[22] <= d_dat_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[23] <= d_dat_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[24] <= d_dat_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[25] <= d_dat_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[26] <= d_dat_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[27] <= d_dat_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[28] <= d_dat_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[29] <= d_dat_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[30] <= d_dat_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_dat_o[31] <= d_dat_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[0] <= d_adr_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[1] <= d_adr_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[2] <= d_adr_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[3] <= d_adr_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[4] <= d_adr_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[5] <= d_adr_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[6] <= d_adr_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[7] <= d_adr_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[8] <= d_adr_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[9] <= d_adr_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[10] <= d_adr_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[11] <= d_adr_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[12] <= d_adr_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[13] <= d_adr_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[14] <= d_adr_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[15] <= d_adr_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[16] <= d_adr_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[17] <= d_adr_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[18] <= d_adr_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[19] <= d_adr_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[20] <= d_adr_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[21] <= d_adr_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[22] <= d_adr_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[23] <= d_adr_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[24] <= d_adr_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[25] <= d_adr_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[26] <= d_adr_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[27] <= d_adr_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[28] <= d_adr_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[29] <= d_adr_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[30] <= d_adr_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_adr_o[31] <= d_adr_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_cyc_o <= d_cyc_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_sel_o[0] <= d_sel_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_sel_o[1] <= d_sel_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_sel_o[2] <= d_sel_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_sel_o[3] <= d_sel_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_stb_o <= d_stb_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_we_o <= d_we_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_cti_o[0] <= d_cti_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_cti_o[1] <= d_cti_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_cti_o[2] <= d_cti_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_lock_o <= d_lock_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_bte_o[0] <= <GND>
d_bte_o[1] <= <GND>


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache
clk_i => clk_i.IN20
rst_i => rst_i.IN10
stall_a => restart_request.OUTPUTSELECT
stall_x => read_port_enable.IN10
stall_m => write_port_enable.IN0
stall_m => miss.IN1
address_x[0] => ~NO_FANOUT~
address_x[1] => ~NO_FANOUT~
address_x[2] => dmem_read_address[0].IN8
address_x[3] => dmem_read_address[1].IN8
address_x[4] => dmem_read_address[2].IN10
address_x[5] => dmem_read_address[3].IN10
address_x[6] => dmem_read_address[4].IN10
address_x[7] => dmem_read_address[5].IN10
address_x[8] => dmem_read_address[6].IN10
address_x[9] => dmem_read_address[7].IN10
address_x[10] => dmem_read_address[8].IN10
address_x[11] => dmem_read_address[9].IN10
address_x[12] => dmem_read_address[10].IN10
address_x[13] => ~NO_FANOUT~
address_x[14] => ~NO_FANOUT~
address_x[15] => ~NO_FANOUT~
address_x[16] => ~NO_FANOUT~
address_x[17] => ~NO_FANOUT~
address_x[18] => ~NO_FANOUT~
address_x[19] => ~NO_FANOUT~
address_x[20] => ~NO_FANOUT~
address_x[21] => ~NO_FANOUT~
address_x[22] => ~NO_FANOUT~
address_x[23] => ~NO_FANOUT~
address_x[24] => ~NO_FANOUT~
address_x[25] => ~NO_FANOUT~
address_x[26] => ~NO_FANOUT~
address_x[27] => ~NO_FANOUT~
address_x[28] => ~NO_FANOUT~
address_x[29] => ~NO_FANOUT~
address_x[30] => ~NO_FANOUT~
address_x[31] => ~NO_FANOUT~
address_m[0] => refill_address.DATAB
address_m[1] => refill_address.DATAB
address_m[2] => dmem_write_address.DATAA
address_m[2] => refill_address.DATAB
address_m[3] => dmem_write_address.DATAA
address_m[3] => refill_address.DATAB
address_m[4] => dmem_write_address.DATAA
address_m[4] => refill_address.DATAB
address_m[5] => dmem_write_address.DATAA
address_m[5] => refill_address.DATAB
address_m[6] => dmem_write_address.DATAA
address_m[6] => refill_address.DATAB
address_m[7] => dmem_write_address.DATAA
address_m[7] => refill_address.DATAB
address_m[8] => dmem_write_address.DATAA
address_m[8] => refill_address.DATAB
address_m[9] => dmem_write_address.DATAA
address_m[9] => refill_address.DATAB
address_m[10] => dmem_write_address.DATAA
address_m[10] => refill_address.DATAB
address_m[11] => dmem_write_address.DATAA
address_m[11] => refill_address.DATAB
address_m[12] => dmem_write_address.DATAA
address_m[12] => refill_address.DATAB
address_m[13] => Equal0.IN16
address_m[13] => Equal1.IN16
address_m[13] => refill_address.DATAB
address_m[14] => Equal0.IN15
address_m[14] => Equal1.IN15
address_m[14] => refill_address.DATAB
address_m[15] => Equal0.IN14
address_m[15] => Equal1.IN14
address_m[15] => refill_address.DATAB
address_m[16] => Equal0.IN13
address_m[16] => Equal1.IN13
address_m[16] => refill_address.DATAB
address_m[17] => Equal0.IN12
address_m[17] => Equal1.IN12
address_m[17] => refill_address.DATAB
address_m[18] => Equal0.IN11
address_m[18] => Equal1.IN11
address_m[18] => refill_address.DATAB
address_m[19] => Equal0.IN10
address_m[19] => Equal1.IN10
address_m[19] => refill_address.DATAB
address_m[20] => Equal0.IN9
address_m[20] => Equal1.IN9
address_m[20] => refill_address.DATAB
address_m[21] => Equal0.IN8
address_m[21] => Equal1.IN8
address_m[21] => refill_address.DATAB
address_m[22] => Equal0.IN7
address_m[22] => Equal1.IN7
address_m[22] => refill_address.DATAB
address_m[23] => Equal0.IN6
address_m[23] => Equal1.IN6
address_m[23] => refill_address.DATAB
address_m[24] => Equal0.IN5
address_m[24] => Equal1.IN5
address_m[24] => refill_address.DATAB
address_m[25] => Equal0.IN4
address_m[25] => Equal1.IN4
address_m[25] => refill_address.DATAB
address_m[26] => Equal0.IN3
address_m[26] => Equal1.IN3
address_m[26] => refill_address.DATAB
address_m[27] => Equal0.IN2
address_m[27] => Equal1.IN2
address_m[27] => refill_address.DATAB
address_m[28] => Equal0.IN1
address_m[28] => Equal1.IN1
address_m[28] => refill_address.DATAB
address_m[29] => refill_address.DATAB
address_m[30] => refill_address.DATAB
address_m[31] => refill_address.DATAB
load_q_m => miss.IN1
store_q_m => valid_store.IN1
store_data[0] => dmem_write_data.DATAA
store_data[1] => dmem_write_data.DATAA
store_data[2] => dmem_write_data.DATAA
store_data[3] => dmem_write_data.DATAA
store_data[4] => dmem_write_data.DATAA
store_data[5] => dmem_write_data.DATAA
store_data[6] => dmem_write_data.DATAA
store_data[7] => dmem_write_data.DATAA
store_data[8] => dmem_write_data.DATAA
store_data[9] => dmem_write_data.DATAA
store_data[10] => dmem_write_data.DATAA
store_data[11] => dmem_write_data.DATAA
store_data[12] => dmem_write_data.DATAA
store_data[13] => dmem_write_data.DATAA
store_data[14] => dmem_write_data.DATAA
store_data[15] => dmem_write_data.DATAA
store_data[16] => dmem_write_data.DATAA
store_data[17] => dmem_write_data.DATAA
store_data[18] => dmem_write_data.DATAA
store_data[19] => dmem_write_data.DATAA
store_data[20] => dmem_write_data.DATAA
store_data[21] => dmem_write_data.DATAA
store_data[22] => dmem_write_data.DATAA
store_data[23] => dmem_write_data.DATAA
store_data[24] => dmem_write_data.DATAA
store_data[25] => dmem_write_data.DATAA
store_data[26] => dmem_write_data.DATAA
store_data[27] => dmem_write_data.DATAA
store_data[28] => dmem_write_data.DATAA
store_data[29] => dmem_write_data.DATAA
store_data[30] => dmem_write_data.DATAA
store_data[31] => dmem_write_data.DATAA
store_byte_select[0] => comb.IN1
store_byte_select[0] => comb.IN1
store_byte_select[1] => comb.IN1
store_byte_select[1] => comb.IN1
store_byte_select[2] => comb.IN1
store_byte_select[2] => comb.IN1
store_byte_select[3] => comb.IN1
store_byte_select[3] => comb.IN1
refill_ready => write_port_enable.IN1
refill_ready => way_dmem_we.IN1
refill_ready => way_dmem_we.IN1
refill_ready => way_tmem_we.IN1
refill_ready => way_tmem_we.IN1
refill_ready => restart_request.OUTPUTSELECT
refill_ready => state.OUTPUTSELECT
refill_ready => state.OUTPUTSELECT
refill_ready => state.OUTPUTSELECT
refill_ready => refill_offset.OUTPUTSELECT
refill_ready => refill_offset.OUTPUTSELECT
refill_data[0] => dmem_write_data.DATAB
refill_data[1] => dmem_write_data.DATAB
refill_data[2] => dmem_write_data.DATAB
refill_data[3] => dmem_write_data.DATAB
refill_data[4] => dmem_write_data.DATAB
refill_data[5] => dmem_write_data.DATAB
refill_data[6] => dmem_write_data.DATAB
refill_data[7] => dmem_write_data.DATAB
refill_data[8] => dmem_write_data.DATAB
refill_data[9] => dmem_write_data.DATAB
refill_data[10] => dmem_write_data.DATAB
refill_data[11] => dmem_write_data.DATAB
refill_data[12] => dmem_write_data.DATAB
refill_data[13] => dmem_write_data.DATAB
refill_data[14] => dmem_write_data.DATAB
refill_data[15] => dmem_write_data.DATAB
refill_data[16] => dmem_write_data.DATAB
refill_data[17] => dmem_write_data.DATAB
refill_data[18] => dmem_write_data.DATAB
refill_data[19] => dmem_write_data.DATAB
refill_data[20] => dmem_write_data.DATAB
refill_data[21] => dmem_write_data.DATAB
refill_data[22] => dmem_write_data.DATAB
refill_data[23] => dmem_write_data.DATAB
refill_data[24] => dmem_write_data.DATAB
refill_data[25] => dmem_write_data.DATAB
refill_data[26] => dmem_write_data.DATAB
refill_data[27] => dmem_write_data.DATAB
refill_data[28] => dmem_write_data.DATAB
refill_data[29] => dmem_write_data.DATAB
refill_data[30] => dmem_write_data.DATAB
refill_data[31] => dmem_write_data.DATAB
dflush => state.OUTPUTSELECT
dflush => state.OUTPUTSELECT
dflush => state.OUTPUTSELECT
stall_request <= state[1].DB_MAX_OUTPUT_PORT_TYPE
restart_request <= restart_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_request <= refill_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_address[0] <= refill_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_address[1] <= refill_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_address[2] <= refill_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_address[3] <= refill_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_address[4] <= refill_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_address[5] <= refill_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_address[6] <= refill_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_address[7] <= refill_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_address[8] <= refill_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_address[9] <= refill_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_address[10] <= refill_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_address[11] <= refill_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_address[12] <= refill_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_address[13] <= tmem_write_data[1].DB_MAX_OUTPUT_PORT_TYPE
refill_address[14] <= tmem_write_data[2].DB_MAX_OUTPUT_PORT_TYPE
refill_address[15] <= tmem_write_data[3].DB_MAX_OUTPUT_PORT_TYPE
refill_address[16] <= tmem_write_data[4].DB_MAX_OUTPUT_PORT_TYPE
refill_address[17] <= tmem_write_data[5].DB_MAX_OUTPUT_PORT_TYPE
refill_address[18] <= tmem_write_data[6].DB_MAX_OUTPUT_PORT_TYPE
refill_address[19] <= tmem_write_data[7].DB_MAX_OUTPUT_PORT_TYPE
refill_address[20] <= tmem_write_data[8].DB_MAX_OUTPUT_PORT_TYPE
refill_address[21] <= tmem_write_data[9].DB_MAX_OUTPUT_PORT_TYPE
refill_address[22] <= tmem_write_data[10].DB_MAX_OUTPUT_PORT_TYPE
refill_address[23] <= tmem_write_data[11].DB_MAX_OUTPUT_PORT_TYPE
refill_address[24] <= tmem_write_data[12].DB_MAX_OUTPUT_PORT_TYPE
refill_address[25] <= tmem_write_data[13].DB_MAX_OUTPUT_PORT_TYPE
refill_address[26] <= tmem_write_data[14].DB_MAX_OUTPUT_PORT_TYPE
refill_address[27] <= tmem_write_data[15].DB_MAX_OUTPUT_PORT_TYPE
refill_address[28] <= tmem_write_data[16].DB_MAX_OUTPUT_PORT_TYPE
refill_address[29] <= refill_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_address[30] <= refill_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
refill_address[31] <= refill_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
refilling <= refilling~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_data[0] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[1] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[2] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[3] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[4] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[5] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[6] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[7] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[8] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[9] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[10] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[11] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[12] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[13] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[14] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[15] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[16] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[17] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[18] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[19] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[20] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[21] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[22] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[23] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[24] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[25] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[26] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[27] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[28] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[29] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[30] <= load_data.DB_MAX_OUTPUT_PORT_TYPE
load_data[31] <= load_data.DB_MAX_OUTPUT_PORT_TYPE


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[0].way_0_data_ram
read_clk => ra[0].CLK
read_clk => ra[1].CLK
read_clk => ra[2].CLK
read_clk => ra[3].CLK
read_clk => ra[4].CLK
read_clk => ra[5].CLK
read_clk => ra[6].CLK
read_clk => ra[7].CLK
read_clk => ra[8].CLK
read_clk => ra[9].CLK
read_clk => ra[10].CLK
write_clk => mem.we_a.CLK
write_clk => mem.waddr_a[10].CLK
write_clk => mem.waddr_a[9].CLK
write_clk => mem.waddr_a[8].CLK
write_clk => mem.waddr_a[7].CLK
write_clk => mem.waddr_a[6].CLK
write_clk => mem.waddr_a[5].CLK
write_clk => mem.waddr_a[4].CLK
write_clk => mem.waddr_a[3].CLK
write_clk => mem.waddr_a[2].CLK
write_clk => mem.waddr_a[1].CLK
write_clk => mem.waddr_a[0].CLK
write_clk => mem.data_a[7].CLK
write_clk => mem.data_a[6].CLK
write_clk => mem.data_a[5].CLK
write_clk => mem.data_a[4].CLK
write_clk => mem.data_a[3].CLK
write_clk => mem.data_a[2].CLK
write_clk => mem.data_a[1].CLK
write_clk => mem.data_a[0].CLK
write_clk => mem.CLK0
reset => ~NO_FANOUT~
enable_read => ra[0].ENA
enable_read => ra[1].ENA
enable_read => ra[2].ENA
enable_read => ra[3].ENA
enable_read => ra[4].ENA
enable_read => ra[5].ENA
enable_read => ra[6].ENA
enable_read => ra[7].ENA
enable_read => ra[8].ENA
enable_read => ra[9].ENA
enable_read => ra[10].ENA
read_address[0] => ra[0].DATAIN
read_address[1] => ra[1].DATAIN
read_address[2] => ra[2].DATAIN
read_address[3] => ra[3].DATAIN
read_address[4] => ra[4].DATAIN
read_address[5] => ra[5].DATAIN
read_address[6] => ra[6].DATAIN
read_address[7] => ra[7].DATAIN
read_address[8] => ra[8].DATAIN
read_address[9] => ra[9].DATAIN
read_address[10] => ra[10].DATAIN
enable_write => always0.IN0
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_data[0] => mem.data_a[0].DATAIN
write_data[0] => mem.DATAIN
write_data[1] => mem.data_a[1].DATAIN
write_data[1] => mem.DATAIN1
write_data[2] => mem.data_a[2].DATAIN
write_data[2] => mem.DATAIN2
write_data[3] => mem.data_a[3].DATAIN
write_data[3] => mem.DATAIN3
write_data[4] => mem.data_a[4].DATAIN
write_data[4] => mem.DATAIN4
write_data[5] => mem.data_a[5].DATAIN
write_data[5] => mem.DATAIN5
write_data[6] => mem.data_a[6].DATAIN
write_data[6] => mem.DATAIN6
write_data[7] => mem.data_a[7].DATAIN
write_data[7] => mem.DATAIN7
write_enable => always0.IN1
read_data[0] <= mem.DATAOUT
read_data[1] <= mem.DATAOUT1
read_data[2] <= mem.DATAOUT2
read_data[3] <= mem.DATAOUT3
read_data[4] <= mem.DATAOUT4
read_data[5] <= mem.DATAOUT5
read_data[6] <= mem.DATAOUT6
read_data[7] <= mem.DATAOUT7


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[1].way_0_data_ram
read_clk => ra[0].CLK
read_clk => ra[1].CLK
read_clk => ra[2].CLK
read_clk => ra[3].CLK
read_clk => ra[4].CLK
read_clk => ra[5].CLK
read_clk => ra[6].CLK
read_clk => ra[7].CLK
read_clk => ra[8].CLK
read_clk => ra[9].CLK
read_clk => ra[10].CLK
write_clk => mem.we_a.CLK
write_clk => mem.waddr_a[10].CLK
write_clk => mem.waddr_a[9].CLK
write_clk => mem.waddr_a[8].CLK
write_clk => mem.waddr_a[7].CLK
write_clk => mem.waddr_a[6].CLK
write_clk => mem.waddr_a[5].CLK
write_clk => mem.waddr_a[4].CLK
write_clk => mem.waddr_a[3].CLK
write_clk => mem.waddr_a[2].CLK
write_clk => mem.waddr_a[1].CLK
write_clk => mem.waddr_a[0].CLK
write_clk => mem.data_a[7].CLK
write_clk => mem.data_a[6].CLK
write_clk => mem.data_a[5].CLK
write_clk => mem.data_a[4].CLK
write_clk => mem.data_a[3].CLK
write_clk => mem.data_a[2].CLK
write_clk => mem.data_a[1].CLK
write_clk => mem.data_a[0].CLK
write_clk => mem.CLK0
reset => ~NO_FANOUT~
enable_read => ra[0].ENA
enable_read => ra[1].ENA
enable_read => ra[2].ENA
enable_read => ra[3].ENA
enable_read => ra[4].ENA
enable_read => ra[5].ENA
enable_read => ra[6].ENA
enable_read => ra[7].ENA
enable_read => ra[8].ENA
enable_read => ra[9].ENA
enable_read => ra[10].ENA
read_address[0] => ra[0].DATAIN
read_address[1] => ra[1].DATAIN
read_address[2] => ra[2].DATAIN
read_address[3] => ra[3].DATAIN
read_address[4] => ra[4].DATAIN
read_address[5] => ra[5].DATAIN
read_address[6] => ra[6].DATAIN
read_address[7] => ra[7].DATAIN
read_address[8] => ra[8].DATAIN
read_address[9] => ra[9].DATAIN
read_address[10] => ra[10].DATAIN
enable_write => always0.IN0
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_data[0] => mem.data_a[0].DATAIN
write_data[0] => mem.DATAIN
write_data[1] => mem.data_a[1].DATAIN
write_data[1] => mem.DATAIN1
write_data[2] => mem.data_a[2].DATAIN
write_data[2] => mem.DATAIN2
write_data[3] => mem.data_a[3].DATAIN
write_data[3] => mem.DATAIN3
write_data[4] => mem.data_a[4].DATAIN
write_data[4] => mem.DATAIN4
write_data[5] => mem.data_a[5].DATAIN
write_data[5] => mem.DATAIN5
write_data[6] => mem.data_a[6].DATAIN
write_data[6] => mem.DATAIN6
write_data[7] => mem.data_a[7].DATAIN
write_data[7] => mem.DATAIN7
write_enable => always0.IN1
read_data[0] <= mem.DATAOUT
read_data[1] <= mem.DATAOUT1
read_data[2] <= mem.DATAOUT2
read_data[3] <= mem.DATAOUT3
read_data[4] <= mem.DATAOUT4
read_data[5] <= mem.DATAOUT5
read_data[6] <= mem.DATAOUT6
read_data[7] <= mem.DATAOUT7


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[2].way_0_data_ram
read_clk => ra[0].CLK
read_clk => ra[1].CLK
read_clk => ra[2].CLK
read_clk => ra[3].CLK
read_clk => ra[4].CLK
read_clk => ra[5].CLK
read_clk => ra[6].CLK
read_clk => ra[7].CLK
read_clk => ra[8].CLK
read_clk => ra[9].CLK
read_clk => ra[10].CLK
write_clk => mem.we_a.CLK
write_clk => mem.waddr_a[10].CLK
write_clk => mem.waddr_a[9].CLK
write_clk => mem.waddr_a[8].CLK
write_clk => mem.waddr_a[7].CLK
write_clk => mem.waddr_a[6].CLK
write_clk => mem.waddr_a[5].CLK
write_clk => mem.waddr_a[4].CLK
write_clk => mem.waddr_a[3].CLK
write_clk => mem.waddr_a[2].CLK
write_clk => mem.waddr_a[1].CLK
write_clk => mem.waddr_a[0].CLK
write_clk => mem.data_a[7].CLK
write_clk => mem.data_a[6].CLK
write_clk => mem.data_a[5].CLK
write_clk => mem.data_a[4].CLK
write_clk => mem.data_a[3].CLK
write_clk => mem.data_a[2].CLK
write_clk => mem.data_a[1].CLK
write_clk => mem.data_a[0].CLK
write_clk => mem.CLK0
reset => ~NO_FANOUT~
enable_read => ra[0].ENA
enable_read => ra[1].ENA
enable_read => ra[2].ENA
enable_read => ra[3].ENA
enable_read => ra[4].ENA
enable_read => ra[5].ENA
enable_read => ra[6].ENA
enable_read => ra[7].ENA
enable_read => ra[8].ENA
enable_read => ra[9].ENA
enable_read => ra[10].ENA
read_address[0] => ra[0].DATAIN
read_address[1] => ra[1].DATAIN
read_address[2] => ra[2].DATAIN
read_address[3] => ra[3].DATAIN
read_address[4] => ra[4].DATAIN
read_address[5] => ra[5].DATAIN
read_address[6] => ra[6].DATAIN
read_address[7] => ra[7].DATAIN
read_address[8] => ra[8].DATAIN
read_address[9] => ra[9].DATAIN
read_address[10] => ra[10].DATAIN
enable_write => always0.IN0
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_data[0] => mem.data_a[0].DATAIN
write_data[0] => mem.DATAIN
write_data[1] => mem.data_a[1].DATAIN
write_data[1] => mem.DATAIN1
write_data[2] => mem.data_a[2].DATAIN
write_data[2] => mem.DATAIN2
write_data[3] => mem.data_a[3].DATAIN
write_data[3] => mem.DATAIN3
write_data[4] => mem.data_a[4].DATAIN
write_data[4] => mem.DATAIN4
write_data[5] => mem.data_a[5].DATAIN
write_data[5] => mem.DATAIN5
write_data[6] => mem.data_a[6].DATAIN
write_data[6] => mem.DATAIN6
write_data[7] => mem.data_a[7].DATAIN
write_data[7] => mem.DATAIN7
write_enable => always0.IN1
read_data[0] <= mem.DATAOUT
read_data[1] <= mem.DATAOUT1
read_data[2] <= mem.DATAOUT2
read_data[3] <= mem.DATAOUT3
read_data[4] <= mem.DATAOUT4
read_data[5] <= mem.DATAOUT5
read_data[6] <= mem.DATAOUT6
read_data[7] <= mem.DATAOUT7


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].byte_memories[3].way_0_data_ram
read_clk => ra[0].CLK
read_clk => ra[1].CLK
read_clk => ra[2].CLK
read_clk => ra[3].CLK
read_clk => ra[4].CLK
read_clk => ra[5].CLK
read_clk => ra[6].CLK
read_clk => ra[7].CLK
read_clk => ra[8].CLK
read_clk => ra[9].CLK
read_clk => ra[10].CLK
write_clk => mem.we_a.CLK
write_clk => mem.waddr_a[10].CLK
write_clk => mem.waddr_a[9].CLK
write_clk => mem.waddr_a[8].CLK
write_clk => mem.waddr_a[7].CLK
write_clk => mem.waddr_a[6].CLK
write_clk => mem.waddr_a[5].CLK
write_clk => mem.waddr_a[4].CLK
write_clk => mem.waddr_a[3].CLK
write_clk => mem.waddr_a[2].CLK
write_clk => mem.waddr_a[1].CLK
write_clk => mem.waddr_a[0].CLK
write_clk => mem.data_a[7].CLK
write_clk => mem.data_a[6].CLK
write_clk => mem.data_a[5].CLK
write_clk => mem.data_a[4].CLK
write_clk => mem.data_a[3].CLK
write_clk => mem.data_a[2].CLK
write_clk => mem.data_a[1].CLK
write_clk => mem.data_a[0].CLK
write_clk => mem.CLK0
reset => ~NO_FANOUT~
enable_read => ra[0].ENA
enable_read => ra[1].ENA
enable_read => ra[2].ENA
enable_read => ra[3].ENA
enable_read => ra[4].ENA
enable_read => ra[5].ENA
enable_read => ra[6].ENA
enable_read => ra[7].ENA
enable_read => ra[8].ENA
enable_read => ra[9].ENA
enable_read => ra[10].ENA
read_address[0] => ra[0].DATAIN
read_address[1] => ra[1].DATAIN
read_address[2] => ra[2].DATAIN
read_address[3] => ra[3].DATAIN
read_address[4] => ra[4].DATAIN
read_address[5] => ra[5].DATAIN
read_address[6] => ra[6].DATAIN
read_address[7] => ra[7].DATAIN
read_address[8] => ra[8].DATAIN
read_address[9] => ra[9].DATAIN
read_address[10] => ra[10].DATAIN
enable_write => always0.IN0
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_data[0] => mem.data_a[0].DATAIN
write_data[0] => mem.DATAIN
write_data[1] => mem.data_a[1].DATAIN
write_data[1] => mem.DATAIN1
write_data[2] => mem.data_a[2].DATAIN
write_data[2] => mem.DATAIN2
write_data[3] => mem.data_a[3].DATAIN
write_data[3] => mem.DATAIN3
write_data[4] => mem.data_a[4].DATAIN
write_data[4] => mem.DATAIN4
write_data[5] => mem.data_a[5].DATAIN
write_data[5] => mem.DATAIN5
write_data[6] => mem.data_a[6].DATAIN
write_data[6] => mem.DATAIN6
write_data[7] => mem.data_a[7].DATAIN
write_data[7] => mem.DATAIN7
write_enable => always0.IN1
read_data[0] <= mem.DATAOUT
read_data[1] <= mem.DATAOUT1
read_data[2] <= mem.DATAOUT2
read_data[3] <= mem.DATAOUT3
read_data[4] <= mem.DATAOUT4
read_data[5] <= mem.DATAOUT5
read_data[6] <= mem.DATAOUT6
read_data[7] <= mem.DATAOUT7


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[0].way_0_tag_ram
read_clk => ra[0].CLK
read_clk => ra[1].CLK
read_clk => ra[2].CLK
read_clk => ra[3].CLK
read_clk => ra[4].CLK
read_clk => ra[5].CLK
read_clk => ra[6].CLK
read_clk => ra[7].CLK
read_clk => ra[8].CLK
write_clk => mem.we_a.CLK
write_clk => mem.waddr_a[8].CLK
write_clk => mem.waddr_a[7].CLK
write_clk => mem.waddr_a[6].CLK
write_clk => mem.waddr_a[5].CLK
write_clk => mem.waddr_a[4].CLK
write_clk => mem.waddr_a[3].CLK
write_clk => mem.waddr_a[2].CLK
write_clk => mem.waddr_a[1].CLK
write_clk => mem.waddr_a[0].CLK
write_clk => mem.data_a[16].CLK
write_clk => mem.data_a[15].CLK
write_clk => mem.data_a[14].CLK
write_clk => mem.data_a[13].CLK
write_clk => mem.data_a[12].CLK
write_clk => mem.data_a[11].CLK
write_clk => mem.data_a[10].CLK
write_clk => mem.data_a[9].CLK
write_clk => mem.data_a[8].CLK
write_clk => mem.data_a[7].CLK
write_clk => mem.data_a[6].CLK
write_clk => mem.data_a[5].CLK
write_clk => mem.data_a[4].CLK
write_clk => mem.data_a[3].CLK
write_clk => mem.data_a[2].CLK
write_clk => mem.data_a[1].CLK
write_clk => mem.data_a[0].CLK
write_clk => mem.CLK0
reset => ~NO_FANOUT~
enable_read => ra[0].ENA
enable_read => ra[1].ENA
enable_read => ra[2].ENA
enable_read => ra[3].ENA
enable_read => ra[4].ENA
enable_read => ra[5].ENA
enable_read => ra[6].ENA
enable_read => ra[7].ENA
enable_read => ra[8].ENA
read_address[0] => ra[0].DATAIN
read_address[1] => ra[1].DATAIN
read_address[2] => ra[2].DATAIN
read_address[3] => ra[3].DATAIN
read_address[4] => ra[4].DATAIN
read_address[5] => ra[5].DATAIN
read_address[6] => ra[6].DATAIN
read_address[7] => ra[7].DATAIN
read_address[8] => ra[8].DATAIN
enable_write => always0.IN0
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_data[0] => mem.data_a[0].DATAIN
write_data[0] => mem.DATAIN
write_data[1] => mem.data_a[1].DATAIN
write_data[1] => mem.DATAIN1
write_data[2] => mem.data_a[2].DATAIN
write_data[2] => mem.DATAIN2
write_data[3] => mem.data_a[3].DATAIN
write_data[3] => mem.DATAIN3
write_data[4] => mem.data_a[4].DATAIN
write_data[4] => mem.DATAIN4
write_data[5] => mem.data_a[5].DATAIN
write_data[5] => mem.DATAIN5
write_data[6] => mem.data_a[6].DATAIN
write_data[6] => mem.DATAIN6
write_data[7] => mem.data_a[7].DATAIN
write_data[7] => mem.DATAIN7
write_data[8] => mem.data_a[8].DATAIN
write_data[8] => mem.DATAIN8
write_data[9] => mem.data_a[9].DATAIN
write_data[9] => mem.DATAIN9
write_data[10] => mem.data_a[10].DATAIN
write_data[10] => mem.DATAIN10
write_data[11] => mem.data_a[11].DATAIN
write_data[11] => mem.DATAIN11
write_data[12] => mem.data_a[12].DATAIN
write_data[12] => mem.DATAIN12
write_data[13] => mem.data_a[13].DATAIN
write_data[13] => mem.DATAIN13
write_data[14] => mem.data_a[14].DATAIN
write_data[14] => mem.DATAIN14
write_data[15] => mem.data_a[15].DATAIN
write_data[15] => mem.DATAIN15
write_data[16] => mem.data_a[16].DATAIN
write_data[16] => mem.DATAIN16
write_enable => always0.IN1
read_data[0] <= mem.DATAOUT
read_data[1] <= mem.DATAOUT1
read_data[2] <= mem.DATAOUT2
read_data[3] <= mem.DATAOUT3
read_data[4] <= mem.DATAOUT4
read_data[5] <= mem.DATAOUT5
read_data[6] <= mem.DATAOUT6
read_data[7] <= mem.DATAOUT7
read_data[8] <= mem.DATAOUT8
read_data[9] <= mem.DATAOUT9
read_data[10] <= mem.DATAOUT10
read_data[11] <= mem.DATAOUT11
read_data[12] <= mem.DATAOUT12
read_data[13] <= mem.DATAOUT13
read_data[14] <= mem.DATAOUT14
read_data[15] <= mem.DATAOUT15
read_data[16] <= mem.DATAOUT16


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[0].way_0_data_ram
read_clk => ra[0].CLK
read_clk => ra[1].CLK
read_clk => ra[2].CLK
read_clk => ra[3].CLK
read_clk => ra[4].CLK
read_clk => ra[5].CLK
read_clk => ra[6].CLK
read_clk => ra[7].CLK
read_clk => ra[8].CLK
read_clk => ra[9].CLK
read_clk => ra[10].CLK
write_clk => mem.we_a.CLK
write_clk => mem.waddr_a[10].CLK
write_clk => mem.waddr_a[9].CLK
write_clk => mem.waddr_a[8].CLK
write_clk => mem.waddr_a[7].CLK
write_clk => mem.waddr_a[6].CLK
write_clk => mem.waddr_a[5].CLK
write_clk => mem.waddr_a[4].CLK
write_clk => mem.waddr_a[3].CLK
write_clk => mem.waddr_a[2].CLK
write_clk => mem.waddr_a[1].CLK
write_clk => mem.waddr_a[0].CLK
write_clk => mem.data_a[7].CLK
write_clk => mem.data_a[6].CLK
write_clk => mem.data_a[5].CLK
write_clk => mem.data_a[4].CLK
write_clk => mem.data_a[3].CLK
write_clk => mem.data_a[2].CLK
write_clk => mem.data_a[1].CLK
write_clk => mem.data_a[0].CLK
write_clk => mem.CLK0
reset => ~NO_FANOUT~
enable_read => ra[0].ENA
enable_read => ra[1].ENA
enable_read => ra[2].ENA
enable_read => ra[3].ENA
enable_read => ra[4].ENA
enable_read => ra[5].ENA
enable_read => ra[6].ENA
enable_read => ra[7].ENA
enable_read => ra[8].ENA
enable_read => ra[9].ENA
enable_read => ra[10].ENA
read_address[0] => ra[0].DATAIN
read_address[1] => ra[1].DATAIN
read_address[2] => ra[2].DATAIN
read_address[3] => ra[3].DATAIN
read_address[4] => ra[4].DATAIN
read_address[5] => ra[5].DATAIN
read_address[6] => ra[6].DATAIN
read_address[7] => ra[7].DATAIN
read_address[8] => ra[8].DATAIN
read_address[9] => ra[9].DATAIN
read_address[10] => ra[10].DATAIN
enable_write => always0.IN0
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_data[0] => mem.data_a[0].DATAIN
write_data[0] => mem.DATAIN
write_data[1] => mem.data_a[1].DATAIN
write_data[1] => mem.DATAIN1
write_data[2] => mem.data_a[2].DATAIN
write_data[2] => mem.DATAIN2
write_data[3] => mem.data_a[3].DATAIN
write_data[3] => mem.DATAIN3
write_data[4] => mem.data_a[4].DATAIN
write_data[4] => mem.DATAIN4
write_data[5] => mem.data_a[5].DATAIN
write_data[5] => mem.DATAIN5
write_data[6] => mem.data_a[6].DATAIN
write_data[6] => mem.DATAIN6
write_data[7] => mem.data_a[7].DATAIN
write_data[7] => mem.DATAIN7
write_enable => always0.IN1
read_data[0] <= mem.DATAOUT
read_data[1] <= mem.DATAOUT1
read_data[2] <= mem.DATAOUT2
read_data[3] <= mem.DATAOUT3
read_data[4] <= mem.DATAOUT4
read_data[5] <= mem.DATAOUT5
read_data[6] <= mem.DATAOUT6
read_data[7] <= mem.DATAOUT7


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[1].way_0_data_ram
read_clk => ra[0].CLK
read_clk => ra[1].CLK
read_clk => ra[2].CLK
read_clk => ra[3].CLK
read_clk => ra[4].CLK
read_clk => ra[5].CLK
read_clk => ra[6].CLK
read_clk => ra[7].CLK
read_clk => ra[8].CLK
read_clk => ra[9].CLK
read_clk => ra[10].CLK
write_clk => mem.we_a.CLK
write_clk => mem.waddr_a[10].CLK
write_clk => mem.waddr_a[9].CLK
write_clk => mem.waddr_a[8].CLK
write_clk => mem.waddr_a[7].CLK
write_clk => mem.waddr_a[6].CLK
write_clk => mem.waddr_a[5].CLK
write_clk => mem.waddr_a[4].CLK
write_clk => mem.waddr_a[3].CLK
write_clk => mem.waddr_a[2].CLK
write_clk => mem.waddr_a[1].CLK
write_clk => mem.waddr_a[0].CLK
write_clk => mem.data_a[7].CLK
write_clk => mem.data_a[6].CLK
write_clk => mem.data_a[5].CLK
write_clk => mem.data_a[4].CLK
write_clk => mem.data_a[3].CLK
write_clk => mem.data_a[2].CLK
write_clk => mem.data_a[1].CLK
write_clk => mem.data_a[0].CLK
write_clk => mem.CLK0
reset => ~NO_FANOUT~
enable_read => ra[0].ENA
enable_read => ra[1].ENA
enable_read => ra[2].ENA
enable_read => ra[3].ENA
enable_read => ra[4].ENA
enable_read => ra[5].ENA
enable_read => ra[6].ENA
enable_read => ra[7].ENA
enable_read => ra[8].ENA
enable_read => ra[9].ENA
enable_read => ra[10].ENA
read_address[0] => ra[0].DATAIN
read_address[1] => ra[1].DATAIN
read_address[2] => ra[2].DATAIN
read_address[3] => ra[3].DATAIN
read_address[4] => ra[4].DATAIN
read_address[5] => ra[5].DATAIN
read_address[6] => ra[6].DATAIN
read_address[7] => ra[7].DATAIN
read_address[8] => ra[8].DATAIN
read_address[9] => ra[9].DATAIN
read_address[10] => ra[10].DATAIN
enable_write => always0.IN0
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_data[0] => mem.data_a[0].DATAIN
write_data[0] => mem.DATAIN
write_data[1] => mem.data_a[1].DATAIN
write_data[1] => mem.DATAIN1
write_data[2] => mem.data_a[2].DATAIN
write_data[2] => mem.DATAIN2
write_data[3] => mem.data_a[3].DATAIN
write_data[3] => mem.DATAIN3
write_data[4] => mem.data_a[4].DATAIN
write_data[4] => mem.DATAIN4
write_data[5] => mem.data_a[5].DATAIN
write_data[5] => mem.DATAIN5
write_data[6] => mem.data_a[6].DATAIN
write_data[6] => mem.DATAIN6
write_data[7] => mem.data_a[7].DATAIN
write_data[7] => mem.DATAIN7
write_enable => always0.IN1
read_data[0] <= mem.DATAOUT
read_data[1] <= mem.DATAOUT1
read_data[2] <= mem.DATAOUT2
read_data[3] <= mem.DATAOUT3
read_data[4] <= mem.DATAOUT4
read_data[5] <= mem.DATAOUT5
read_data[6] <= mem.DATAOUT6
read_data[7] <= mem.DATAOUT7


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[2].way_0_data_ram
read_clk => ra[0].CLK
read_clk => ra[1].CLK
read_clk => ra[2].CLK
read_clk => ra[3].CLK
read_clk => ra[4].CLK
read_clk => ra[5].CLK
read_clk => ra[6].CLK
read_clk => ra[7].CLK
read_clk => ra[8].CLK
read_clk => ra[9].CLK
read_clk => ra[10].CLK
write_clk => mem.we_a.CLK
write_clk => mem.waddr_a[10].CLK
write_clk => mem.waddr_a[9].CLK
write_clk => mem.waddr_a[8].CLK
write_clk => mem.waddr_a[7].CLK
write_clk => mem.waddr_a[6].CLK
write_clk => mem.waddr_a[5].CLK
write_clk => mem.waddr_a[4].CLK
write_clk => mem.waddr_a[3].CLK
write_clk => mem.waddr_a[2].CLK
write_clk => mem.waddr_a[1].CLK
write_clk => mem.waddr_a[0].CLK
write_clk => mem.data_a[7].CLK
write_clk => mem.data_a[6].CLK
write_clk => mem.data_a[5].CLK
write_clk => mem.data_a[4].CLK
write_clk => mem.data_a[3].CLK
write_clk => mem.data_a[2].CLK
write_clk => mem.data_a[1].CLK
write_clk => mem.data_a[0].CLK
write_clk => mem.CLK0
reset => ~NO_FANOUT~
enable_read => ra[0].ENA
enable_read => ra[1].ENA
enable_read => ra[2].ENA
enable_read => ra[3].ENA
enable_read => ra[4].ENA
enable_read => ra[5].ENA
enable_read => ra[6].ENA
enable_read => ra[7].ENA
enable_read => ra[8].ENA
enable_read => ra[9].ENA
enable_read => ra[10].ENA
read_address[0] => ra[0].DATAIN
read_address[1] => ra[1].DATAIN
read_address[2] => ra[2].DATAIN
read_address[3] => ra[3].DATAIN
read_address[4] => ra[4].DATAIN
read_address[5] => ra[5].DATAIN
read_address[6] => ra[6].DATAIN
read_address[7] => ra[7].DATAIN
read_address[8] => ra[8].DATAIN
read_address[9] => ra[9].DATAIN
read_address[10] => ra[10].DATAIN
enable_write => always0.IN0
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_data[0] => mem.data_a[0].DATAIN
write_data[0] => mem.DATAIN
write_data[1] => mem.data_a[1].DATAIN
write_data[1] => mem.DATAIN1
write_data[2] => mem.data_a[2].DATAIN
write_data[2] => mem.DATAIN2
write_data[3] => mem.data_a[3].DATAIN
write_data[3] => mem.DATAIN3
write_data[4] => mem.data_a[4].DATAIN
write_data[4] => mem.DATAIN4
write_data[5] => mem.data_a[5].DATAIN
write_data[5] => mem.DATAIN5
write_data[6] => mem.data_a[6].DATAIN
write_data[6] => mem.DATAIN6
write_data[7] => mem.data_a[7].DATAIN
write_data[7] => mem.DATAIN7
write_enable => always0.IN1
read_data[0] <= mem.DATAOUT
read_data[1] <= mem.DATAOUT1
read_data[2] <= mem.DATAOUT2
read_data[3] <= mem.DATAOUT3
read_data[4] <= mem.DATAOUT4
read_data[5] <= mem.DATAOUT5
read_data[6] <= mem.DATAOUT6
read_data[7] <= mem.DATAOUT7


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].byte_memories[3].way_0_data_ram
read_clk => ra[0].CLK
read_clk => ra[1].CLK
read_clk => ra[2].CLK
read_clk => ra[3].CLK
read_clk => ra[4].CLK
read_clk => ra[5].CLK
read_clk => ra[6].CLK
read_clk => ra[7].CLK
read_clk => ra[8].CLK
read_clk => ra[9].CLK
read_clk => ra[10].CLK
write_clk => mem.we_a.CLK
write_clk => mem.waddr_a[10].CLK
write_clk => mem.waddr_a[9].CLK
write_clk => mem.waddr_a[8].CLK
write_clk => mem.waddr_a[7].CLK
write_clk => mem.waddr_a[6].CLK
write_clk => mem.waddr_a[5].CLK
write_clk => mem.waddr_a[4].CLK
write_clk => mem.waddr_a[3].CLK
write_clk => mem.waddr_a[2].CLK
write_clk => mem.waddr_a[1].CLK
write_clk => mem.waddr_a[0].CLK
write_clk => mem.data_a[7].CLK
write_clk => mem.data_a[6].CLK
write_clk => mem.data_a[5].CLK
write_clk => mem.data_a[4].CLK
write_clk => mem.data_a[3].CLK
write_clk => mem.data_a[2].CLK
write_clk => mem.data_a[1].CLK
write_clk => mem.data_a[0].CLK
write_clk => mem.CLK0
reset => ~NO_FANOUT~
enable_read => ra[0].ENA
enable_read => ra[1].ENA
enable_read => ra[2].ENA
enable_read => ra[3].ENA
enable_read => ra[4].ENA
enable_read => ra[5].ENA
enable_read => ra[6].ENA
enable_read => ra[7].ENA
enable_read => ra[8].ENA
enable_read => ra[9].ENA
enable_read => ra[10].ENA
read_address[0] => ra[0].DATAIN
read_address[1] => ra[1].DATAIN
read_address[2] => ra[2].DATAIN
read_address[3] => ra[3].DATAIN
read_address[4] => ra[4].DATAIN
read_address[5] => ra[5].DATAIN
read_address[6] => ra[6].DATAIN
read_address[7] => ra[7].DATAIN
read_address[8] => ra[8].DATAIN
read_address[9] => ra[9].DATAIN
read_address[10] => ra[10].DATAIN
enable_write => always0.IN0
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_address[9] => mem.waddr_a[9].DATAIN
write_address[9] => mem.WADDR9
write_address[10] => mem.waddr_a[10].DATAIN
write_address[10] => mem.WADDR10
write_data[0] => mem.data_a[0].DATAIN
write_data[0] => mem.DATAIN
write_data[1] => mem.data_a[1].DATAIN
write_data[1] => mem.DATAIN1
write_data[2] => mem.data_a[2].DATAIN
write_data[2] => mem.DATAIN2
write_data[3] => mem.data_a[3].DATAIN
write_data[3] => mem.DATAIN3
write_data[4] => mem.data_a[4].DATAIN
write_data[4] => mem.DATAIN4
write_data[5] => mem.data_a[5].DATAIN
write_data[5] => mem.DATAIN5
write_data[6] => mem.data_a[6].DATAIN
write_data[6] => mem.DATAIN6
write_data[7] => mem.data_a[7].DATAIN
write_data[7] => mem.DATAIN7
write_enable => always0.IN1
read_data[0] <= mem.DATAOUT
read_data[1] <= mem.DATAOUT1
read_data[2] <= mem.DATAOUT2
read_data[3] <= mem.DATAOUT3
read_data[4] <= mem.DATAOUT4
read_data[5] <= mem.DATAOUT5
read_data[6] <= mem.DATAOUT6
read_data[7] <= mem.DATAOUT7


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_load_store_unit:load_store_unit|lm32_dcache:dcache|lm32_ram:memories[1].way_0_tag_ram
read_clk => ra[0].CLK
read_clk => ra[1].CLK
read_clk => ra[2].CLK
read_clk => ra[3].CLK
read_clk => ra[4].CLK
read_clk => ra[5].CLK
read_clk => ra[6].CLK
read_clk => ra[7].CLK
read_clk => ra[8].CLK
write_clk => mem.we_a.CLK
write_clk => mem.waddr_a[8].CLK
write_clk => mem.waddr_a[7].CLK
write_clk => mem.waddr_a[6].CLK
write_clk => mem.waddr_a[5].CLK
write_clk => mem.waddr_a[4].CLK
write_clk => mem.waddr_a[3].CLK
write_clk => mem.waddr_a[2].CLK
write_clk => mem.waddr_a[1].CLK
write_clk => mem.waddr_a[0].CLK
write_clk => mem.data_a[16].CLK
write_clk => mem.data_a[15].CLK
write_clk => mem.data_a[14].CLK
write_clk => mem.data_a[13].CLK
write_clk => mem.data_a[12].CLK
write_clk => mem.data_a[11].CLK
write_clk => mem.data_a[10].CLK
write_clk => mem.data_a[9].CLK
write_clk => mem.data_a[8].CLK
write_clk => mem.data_a[7].CLK
write_clk => mem.data_a[6].CLK
write_clk => mem.data_a[5].CLK
write_clk => mem.data_a[4].CLK
write_clk => mem.data_a[3].CLK
write_clk => mem.data_a[2].CLK
write_clk => mem.data_a[1].CLK
write_clk => mem.data_a[0].CLK
write_clk => mem.CLK0
reset => ~NO_FANOUT~
enable_read => ra[0].ENA
enable_read => ra[1].ENA
enable_read => ra[2].ENA
enable_read => ra[3].ENA
enable_read => ra[4].ENA
enable_read => ra[5].ENA
enable_read => ra[6].ENA
enable_read => ra[7].ENA
enable_read => ra[8].ENA
read_address[0] => ra[0].DATAIN
read_address[1] => ra[1].DATAIN
read_address[2] => ra[2].DATAIN
read_address[3] => ra[3].DATAIN
read_address[4] => ra[4].DATAIN
read_address[5] => ra[5].DATAIN
read_address[6] => ra[6].DATAIN
read_address[7] => ra[7].DATAIN
read_address[8] => ra[8].DATAIN
enable_write => always0.IN0
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_address[5] => mem.waddr_a[5].DATAIN
write_address[5] => mem.WADDR5
write_address[6] => mem.waddr_a[6].DATAIN
write_address[6] => mem.WADDR6
write_address[7] => mem.waddr_a[7].DATAIN
write_address[7] => mem.WADDR7
write_address[8] => mem.waddr_a[8].DATAIN
write_address[8] => mem.WADDR8
write_data[0] => mem.data_a[0].DATAIN
write_data[0] => mem.DATAIN
write_data[1] => mem.data_a[1].DATAIN
write_data[1] => mem.DATAIN1
write_data[2] => mem.data_a[2].DATAIN
write_data[2] => mem.DATAIN2
write_data[3] => mem.data_a[3].DATAIN
write_data[3] => mem.DATAIN3
write_data[4] => mem.data_a[4].DATAIN
write_data[4] => mem.DATAIN4
write_data[5] => mem.data_a[5].DATAIN
write_data[5] => mem.DATAIN5
write_data[6] => mem.data_a[6].DATAIN
write_data[6] => mem.DATAIN6
write_data[7] => mem.data_a[7].DATAIN
write_data[7] => mem.DATAIN7
write_data[8] => mem.data_a[8].DATAIN
write_data[8] => mem.DATAIN8
write_data[9] => mem.data_a[9].DATAIN
write_data[9] => mem.DATAIN9
write_data[10] => mem.data_a[10].DATAIN
write_data[10] => mem.DATAIN10
write_data[11] => mem.data_a[11].DATAIN
write_data[11] => mem.DATAIN11
write_data[12] => mem.data_a[12].DATAIN
write_data[12] => mem.DATAIN12
write_data[13] => mem.data_a[13].DATAIN
write_data[13] => mem.DATAIN13
write_data[14] => mem.data_a[14].DATAIN
write_data[14] => mem.DATAIN14
write_data[15] => mem.data_a[15].DATAIN
write_data[15] => mem.DATAIN15
write_data[16] => mem.data_a[16].DATAIN
write_data[16] => mem.DATAIN16
write_enable => always0.IN1
read_data[0] <= mem.DATAOUT
read_data[1] <= mem.DATAOUT1
read_data[2] <= mem.DATAOUT2
read_data[3] <= mem.DATAOUT3
read_data[4] <= mem.DATAOUT4
read_data[5] <= mem.DATAOUT5
read_data[6] <= mem.DATAOUT6
read_data[7] <= mem.DATAOUT7
read_data[8] <= mem.DATAOUT8
read_data[9] <= mem.DATAOUT9
read_data[10] <= mem.DATAOUT10
read_data[11] <= mem.DATAOUT11
read_data[12] <= mem.DATAOUT12
read_data[13] <= mem.DATAOUT13
read_data[14] <= mem.DATAOUT14
read_data[15] <= mem.DATAOUT15
read_data[16] <= mem.DATAOUT16


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_adder:adder
adder_op_x => adder_op_x.IN1
adder_op_x_n => adder_op_x_n.IN1
operand_0_x[0] => operand_0_x[0].IN1
operand_0_x[1] => operand_0_x[1].IN1
operand_0_x[2] => operand_0_x[2].IN1
operand_0_x[3] => operand_0_x[3].IN1
operand_0_x[4] => operand_0_x[4].IN1
operand_0_x[5] => operand_0_x[5].IN1
operand_0_x[6] => operand_0_x[6].IN1
operand_0_x[7] => operand_0_x[7].IN1
operand_0_x[8] => operand_0_x[8].IN1
operand_0_x[9] => operand_0_x[9].IN1
operand_0_x[10] => operand_0_x[10].IN1
operand_0_x[11] => operand_0_x[11].IN1
operand_0_x[12] => operand_0_x[12].IN1
operand_0_x[13] => operand_0_x[13].IN1
operand_0_x[14] => operand_0_x[14].IN1
operand_0_x[15] => operand_0_x[15].IN1
operand_0_x[16] => operand_0_x[16].IN1
operand_0_x[17] => operand_0_x[17].IN1
operand_0_x[18] => operand_0_x[18].IN1
operand_0_x[19] => operand_0_x[19].IN1
operand_0_x[20] => operand_0_x[20].IN1
operand_0_x[21] => operand_0_x[21].IN1
operand_0_x[22] => operand_0_x[22].IN1
operand_0_x[23] => operand_0_x[23].IN1
operand_0_x[24] => operand_0_x[24].IN1
operand_0_x[25] => operand_0_x[25].IN1
operand_0_x[26] => operand_0_x[26].IN1
operand_0_x[27] => operand_0_x[27].IN1
operand_0_x[28] => operand_0_x[28].IN1
operand_0_x[29] => operand_0_x[29].IN1
operand_0_x[30] => operand_0_x[30].IN1
operand_0_x[31] => operand_0_x[31].IN1
operand_1_x[0] => operand_1_x[0].IN1
operand_1_x[1] => operand_1_x[1].IN1
operand_1_x[2] => operand_1_x[2].IN1
operand_1_x[3] => operand_1_x[3].IN1
operand_1_x[4] => operand_1_x[4].IN1
operand_1_x[5] => operand_1_x[5].IN1
operand_1_x[6] => operand_1_x[6].IN1
operand_1_x[7] => operand_1_x[7].IN1
operand_1_x[8] => operand_1_x[8].IN1
operand_1_x[9] => operand_1_x[9].IN1
operand_1_x[10] => operand_1_x[10].IN1
operand_1_x[11] => operand_1_x[11].IN1
operand_1_x[12] => operand_1_x[12].IN1
operand_1_x[13] => operand_1_x[13].IN1
operand_1_x[14] => operand_1_x[14].IN1
operand_1_x[15] => operand_1_x[15].IN1
operand_1_x[16] => operand_1_x[16].IN1
operand_1_x[17] => operand_1_x[17].IN1
operand_1_x[18] => operand_1_x[18].IN1
operand_1_x[19] => operand_1_x[19].IN1
operand_1_x[20] => operand_1_x[20].IN1
operand_1_x[21] => operand_1_x[21].IN1
operand_1_x[22] => operand_1_x[22].IN1
operand_1_x[23] => operand_1_x[23].IN1
operand_1_x[24] => operand_1_x[24].IN1
operand_1_x[25] => operand_1_x[25].IN1
operand_1_x[26] => operand_1_x[26].IN1
operand_1_x[27] => operand_1_x[27].IN1
operand_1_x[28] => operand_1_x[28].IN1
operand_1_x[29] => operand_1_x[29].IN1
operand_1_x[30] => operand_1_x[30].IN1
operand_1_x[31] => operand_1_x[31].IN1
adder_result_x[0] <= lm32_addsub:addsub.Result
adder_result_x[1] <= lm32_addsub:addsub.Result
adder_result_x[2] <= lm32_addsub:addsub.Result
adder_result_x[3] <= lm32_addsub:addsub.Result
adder_result_x[4] <= lm32_addsub:addsub.Result
adder_result_x[5] <= lm32_addsub:addsub.Result
adder_result_x[6] <= lm32_addsub:addsub.Result
adder_result_x[7] <= lm32_addsub:addsub.Result
adder_result_x[8] <= lm32_addsub:addsub.Result
adder_result_x[9] <= lm32_addsub:addsub.Result
adder_result_x[10] <= lm32_addsub:addsub.Result
adder_result_x[11] <= lm32_addsub:addsub.Result
adder_result_x[12] <= lm32_addsub:addsub.Result
adder_result_x[13] <= lm32_addsub:addsub.Result
adder_result_x[14] <= lm32_addsub:addsub.Result
adder_result_x[15] <= lm32_addsub:addsub.Result
adder_result_x[16] <= lm32_addsub:addsub.Result
adder_result_x[17] <= lm32_addsub:addsub.Result
adder_result_x[18] <= lm32_addsub:addsub.Result
adder_result_x[19] <= lm32_addsub:addsub.Result
adder_result_x[20] <= lm32_addsub:addsub.Result
adder_result_x[21] <= lm32_addsub:addsub.Result
adder_result_x[22] <= lm32_addsub:addsub.Result
adder_result_x[23] <= lm32_addsub:addsub.Result
adder_result_x[24] <= lm32_addsub:addsub.Result
adder_result_x[25] <= lm32_addsub:addsub.Result
adder_result_x[26] <= lm32_addsub:addsub.Result
adder_result_x[27] <= lm32_addsub:addsub.Result
adder_result_x[28] <= lm32_addsub:addsub.Result
adder_result_x[29] <= lm32_addsub:addsub.Result
adder_result_x[30] <= lm32_addsub:addsub.Result
adder_result_x[31] <= lm32_addsub:addsub.Result
adder_carry_n_x <= lm32_addsub:addsub.Cout
adder_overflow_x <= always0.DB_MAX_OUTPUT_PORT_TYPE


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_adder:adder|lm32_addsub:addsub
DataA[0] => Add0.IN32
DataA[0] => Add2.IN64
DataA[1] => Add0.IN31
DataA[1] => Add2.IN63
DataA[2] => Add0.IN30
DataA[2] => Add2.IN62
DataA[3] => Add0.IN29
DataA[3] => Add2.IN61
DataA[4] => Add0.IN28
DataA[4] => Add2.IN60
DataA[5] => Add0.IN27
DataA[5] => Add2.IN59
DataA[6] => Add0.IN26
DataA[6] => Add2.IN58
DataA[7] => Add0.IN25
DataA[7] => Add2.IN57
DataA[8] => Add0.IN24
DataA[8] => Add2.IN56
DataA[9] => Add0.IN23
DataA[9] => Add2.IN55
DataA[10] => Add0.IN22
DataA[10] => Add2.IN54
DataA[11] => Add0.IN21
DataA[11] => Add2.IN53
DataA[12] => Add0.IN20
DataA[12] => Add2.IN52
DataA[13] => Add0.IN19
DataA[13] => Add2.IN51
DataA[14] => Add0.IN18
DataA[14] => Add2.IN50
DataA[15] => Add0.IN17
DataA[15] => Add2.IN49
DataA[16] => Add0.IN16
DataA[16] => Add2.IN48
DataA[17] => Add0.IN15
DataA[17] => Add2.IN47
DataA[18] => Add0.IN14
DataA[18] => Add2.IN46
DataA[19] => Add0.IN13
DataA[19] => Add2.IN45
DataA[20] => Add0.IN12
DataA[20] => Add2.IN44
DataA[21] => Add0.IN11
DataA[21] => Add2.IN43
DataA[22] => Add0.IN10
DataA[22] => Add2.IN42
DataA[23] => Add0.IN9
DataA[23] => Add2.IN41
DataA[24] => Add0.IN8
DataA[24] => Add2.IN40
DataA[25] => Add0.IN7
DataA[25] => Add2.IN39
DataA[26] => Add0.IN6
DataA[26] => Add2.IN38
DataA[27] => Add0.IN5
DataA[27] => Add2.IN37
DataA[28] => Add0.IN4
DataA[28] => Add2.IN36
DataA[29] => Add0.IN3
DataA[29] => Add2.IN35
DataA[30] => Add0.IN2
DataA[30] => Add2.IN34
DataA[31] => Add0.IN1
DataA[31] => Add2.IN33
DataB[0] => Add0.IN64
DataB[0] => Add2.IN32
DataB[1] => Add0.IN63
DataB[1] => Add2.IN31
DataB[2] => Add0.IN62
DataB[2] => Add2.IN30
DataB[3] => Add0.IN61
DataB[3] => Add2.IN29
DataB[4] => Add0.IN60
DataB[4] => Add2.IN28
DataB[5] => Add0.IN59
DataB[5] => Add2.IN27
DataB[6] => Add0.IN58
DataB[6] => Add2.IN26
DataB[7] => Add0.IN57
DataB[7] => Add2.IN25
DataB[8] => Add0.IN56
DataB[8] => Add2.IN24
DataB[9] => Add0.IN55
DataB[9] => Add2.IN23
DataB[10] => Add0.IN54
DataB[10] => Add2.IN22
DataB[11] => Add0.IN53
DataB[11] => Add2.IN21
DataB[12] => Add0.IN52
DataB[12] => Add2.IN20
DataB[13] => Add0.IN51
DataB[13] => Add2.IN19
DataB[14] => Add0.IN50
DataB[14] => Add2.IN18
DataB[15] => Add0.IN49
DataB[15] => Add2.IN17
DataB[16] => Add0.IN48
DataB[16] => Add2.IN16
DataB[17] => Add0.IN47
DataB[17] => Add2.IN15
DataB[18] => Add0.IN46
DataB[18] => Add2.IN14
DataB[19] => Add0.IN45
DataB[19] => Add2.IN13
DataB[20] => Add0.IN44
DataB[20] => Add2.IN12
DataB[21] => Add0.IN43
DataB[21] => Add2.IN11
DataB[22] => Add0.IN42
DataB[22] => Add2.IN10
DataB[23] => Add0.IN41
DataB[23] => Add2.IN9
DataB[24] => Add0.IN40
DataB[24] => Add2.IN8
DataB[25] => Add0.IN39
DataB[25] => Add2.IN7
DataB[26] => Add0.IN38
DataB[26] => Add2.IN6
DataB[27] => Add0.IN37
DataB[27] => Add2.IN5
DataB[28] => Add0.IN36
DataB[28] => Add2.IN4
DataB[29] => Add0.IN35
DataB[29] => Add2.IN3
DataB[30] => Add0.IN34
DataB[30] => Add2.IN2
DataB[31] => Add0.IN33
DataB[31] => Add2.IN1
Cin => Add1.IN66
Cin => Add3.IN66
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Result.OUTPUTSELECT
Add_Sub => Cout.OUTPUTSELECT
Result[0] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_logic_op:logic_op
logic_op_x[0] => Mux0.IN3
logic_op_x[0] => Mux1.IN3
logic_op_x[0] => Mux2.IN3
logic_op_x[0] => Mux3.IN3
logic_op_x[0] => Mux4.IN3
logic_op_x[0] => Mux5.IN3
logic_op_x[0] => Mux6.IN3
logic_op_x[0] => Mux7.IN3
logic_op_x[0] => Mux8.IN3
logic_op_x[0] => Mux9.IN3
logic_op_x[0] => Mux10.IN3
logic_op_x[0] => Mux11.IN3
logic_op_x[0] => Mux12.IN3
logic_op_x[0] => Mux13.IN3
logic_op_x[0] => Mux14.IN3
logic_op_x[0] => Mux15.IN3
logic_op_x[0] => Mux16.IN3
logic_op_x[0] => Mux17.IN3
logic_op_x[0] => Mux18.IN3
logic_op_x[0] => Mux19.IN3
logic_op_x[0] => Mux20.IN3
logic_op_x[0] => Mux21.IN3
logic_op_x[0] => Mux22.IN3
logic_op_x[0] => Mux23.IN3
logic_op_x[0] => Mux24.IN3
logic_op_x[0] => Mux25.IN3
logic_op_x[0] => Mux26.IN3
logic_op_x[0] => Mux27.IN3
logic_op_x[0] => Mux28.IN3
logic_op_x[0] => Mux29.IN3
logic_op_x[0] => Mux30.IN3
logic_op_x[0] => Mux31.IN3
logic_op_x[1] => Mux0.IN2
logic_op_x[1] => Mux1.IN2
logic_op_x[1] => Mux2.IN2
logic_op_x[1] => Mux3.IN2
logic_op_x[1] => Mux4.IN2
logic_op_x[1] => Mux5.IN2
logic_op_x[1] => Mux6.IN2
logic_op_x[1] => Mux7.IN2
logic_op_x[1] => Mux8.IN2
logic_op_x[1] => Mux9.IN2
logic_op_x[1] => Mux10.IN2
logic_op_x[1] => Mux11.IN2
logic_op_x[1] => Mux12.IN2
logic_op_x[1] => Mux13.IN2
logic_op_x[1] => Mux14.IN2
logic_op_x[1] => Mux15.IN2
logic_op_x[1] => Mux16.IN2
logic_op_x[1] => Mux17.IN2
logic_op_x[1] => Mux18.IN2
logic_op_x[1] => Mux19.IN2
logic_op_x[1] => Mux20.IN2
logic_op_x[1] => Mux21.IN2
logic_op_x[1] => Mux22.IN2
logic_op_x[1] => Mux23.IN2
logic_op_x[1] => Mux24.IN2
logic_op_x[1] => Mux25.IN2
logic_op_x[1] => Mux26.IN2
logic_op_x[1] => Mux27.IN2
logic_op_x[1] => Mux28.IN2
logic_op_x[1] => Mux29.IN2
logic_op_x[1] => Mux30.IN2
logic_op_x[1] => Mux31.IN2
logic_op_x[2] => Mux0.IN1
logic_op_x[2] => Mux1.IN1
logic_op_x[2] => Mux2.IN1
logic_op_x[2] => Mux3.IN1
logic_op_x[2] => Mux4.IN1
logic_op_x[2] => Mux5.IN1
logic_op_x[2] => Mux6.IN1
logic_op_x[2] => Mux7.IN1
logic_op_x[2] => Mux8.IN1
logic_op_x[2] => Mux9.IN1
logic_op_x[2] => Mux10.IN1
logic_op_x[2] => Mux11.IN1
logic_op_x[2] => Mux12.IN1
logic_op_x[2] => Mux13.IN1
logic_op_x[2] => Mux14.IN1
logic_op_x[2] => Mux15.IN1
logic_op_x[2] => Mux16.IN1
logic_op_x[2] => Mux17.IN1
logic_op_x[2] => Mux18.IN1
logic_op_x[2] => Mux19.IN1
logic_op_x[2] => Mux20.IN1
logic_op_x[2] => Mux21.IN1
logic_op_x[2] => Mux22.IN1
logic_op_x[2] => Mux23.IN1
logic_op_x[2] => Mux24.IN1
logic_op_x[2] => Mux25.IN1
logic_op_x[2] => Mux26.IN1
logic_op_x[2] => Mux27.IN1
logic_op_x[2] => Mux28.IN1
logic_op_x[2] => Mux29.IN1
logic_op_x[2] => Mux30.IN1
logic_op_x[2] => Mux31.IN1
logic_op_x[3] => Mux0.IN0
logic_op_x[3] => Mux1.IN0
logic_op_x[3] => Mux2.IN0
logic_op_x[3] => Mux3.IN0
logic_op_x[3] => Mux4.IN0
logic_op_x[3] => Mux5.IN0
logic_op_x[3] => Mux6.IN0
logic_op_x[3] => Mux7.IN0
logic_op_x[3] => Mux8.IN0
logic_op_x[3] => Mux9.IN0
logic_op_x[3] => Mux10.IN0
logic_op_x[3] => Mux11.IN0
logic_op_x[3] => Mux12.IN0
logic_op_x[3] => Mux13.IN0
logic_op_x[3] => Mux14.IN0
logic_op_x[3] => Mux15.IN0
logic_op_x[3] => Mux16.IN0
logic_op_x[3] => Mux17.IN0
logic_op_x[3] => Mux18.IN0
logic_op_x[3] => Mux19.IN0
logic_op_x[3] => Mux20.IN0
logic_op_x[3] => Mux21.IN0
logic_op_x[3] => Mux22.IN0
logic_op_x[3] => Mux23.IN0
logic_op_x[3] => Mux24.IN0
logic_op_x[3] => Mux25.IN0
logic_op_x[3] => Mux26.IN0
logic_op_x[3] => Mux27.IN0
logic_op_x[3] => Mux28.IN0
logic_op_x[3] => Mux29.IN0
logic_op_x[3] => Mux30.IN0
logic_op_x[3] => Mux31.IN0
operand_0_x[0] => Mux0.IN4
operand_0_x[1] => Mux1.IN4
operand_0_x[2] => Mux2.IN4
operand_0_x[3] => Mux3.IN4
operand_0_x[4] => Mux4.IN4
operand_0_x[5] => Mux5.IN4
operand_0_x[6] => Mux6.IN4
operand_0_x[7] => Mux7.IN4
operand_0_x[8] => Mux8.IN4
operand_0_x[9] => Mux9.IN4
operand_0_x[10] => Mux10.IN4
operand_0_x[11] => Mux11.IN4
operand_0_x[12] => Mux12.IN4
operand_0_x[13] => Mux13.IN4
operand_0_x[14] => Mux14.IN4
operand_0_x[15] => Mux15.IN4
operand_0_x[16] => Mux16.IN4
operand_0_x[17] => Mux17.IN4
operand_0_x[18] => Mux18.IN4
operand_0_x[19] => Mux19.IN4
operand_0_x[20] => Mux20.IN4
operand_0_x[21] => Mux21.IN4
operand_0_x[22] => Mux22.IN4
operand_0_x[23] => Mux23.IN4
operand_0_x[24] => Mux24.IN4
operand_0_x[25] => Mux25.IN4
operand_0_x[26] => Mux26.IN4
operand_0_x[27] => Mux27.IN4
operand_0_x[28] => Mux28.IN4
operand_0_x[29] => Mux29.IN4
operand_0_x[30] => Mux30.IN4
operand_0_x[31] => Mux31.IN4
operand_1_x[0] => Mux0.IN5
operand_1_x[1] => Mux1.IN5
operand_1_x[2] => Mux2.IN5
operand_1_x[3] => Mux3.IN5
operand_1_x[4] => Mux4.IN5
operand_1_x[5] => Mux5.IN5
operand_1_x[6] => Mux6.IN5
operand_1_x[7] => Mux7.IN5
operand_1_x[8] => Mux8.IN5
operand_1_x[9] => Mux9.IN5
operand_1_x[10] => Mux10.IN5
operand_1_x[11] => Mux11.IN5
operand_1_x[12] => Mux12.IN5
operand_1_x[13] => Mux13.IN5
operand_1_x[14] => Mux14.IN5
operand_1_x[15] => Mux15.IN5
operand_1_x[16] => Mux16.IN5
operand_1_x[17] => Mux17.IN5
operand_1_x[18] => Mux18.IN5
operand_1_x[19] => Mux19.IN5
operand_1_x[20] => Mux20.IN5
operand_1_x[21] => Mux21.IN5
operand_1_x[22] => Mux22.IN5
operand_1_x[23] => Mux23.IN5
operand_1_x[24] => Mux24.IN5
operand_1_x[25] => Mux25.IN5
operand_1_x[26] => Mux26.IN5
operand_1_x[27] => Mux27.IN5
operand_1_x[28] => Mux28.IN5
operand_1_x[29] => Mux29.IN5
operand_1_x[30] => Mux30.IN5
operand_1_x[31] => Mux31.IN5
logic_result_x[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[9] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[10] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[11] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[12] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[13] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[14] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[17] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[18] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[20] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[21] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[22] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[23] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[24] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[25] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[26] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[27] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[28] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[29] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[30] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
logic_result_x[31] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_shifter:shifter
clk_i => direction_m.CLK
clk_i => right_shift_result[0].CLK
clk_i => right_shift_result[1].CLK
clk_i => right_shift_result[2].CLK
clk_i => right_shift_result[3].CLK
clk_i => right_shift_result[4].CLK
clk_i => right_shift_result[5].CLK
clk_i => right_shift_result[6].CLK
clk_i => right_shift_result[7].CLK
clk_i => right_shift_result[8].CLK
clk_i => right_shift_result[9].CLK
clk_i => right_shift_result[10].CLK
clk_i => right_shift_result[11].CLK
clk_i => right_shift_result[12].CLK
clk_i => right_shift_result[13].CLK
clk_i => right_shift_result[14].CLK
clk_i => right_shift_result[15].CLK
clk_i => right_shift_result[16].CLK
clk_i => right_shift_result[17].CLK
clk_i => right_shift_result[18].CLK
clk_i => right_shift_result[19].CLK
clk_i => right_shift_result[20].CLK
clk_i => right_shift_result[21].CLK
clk_i => right_shift_result[22].CLK
clk_i => right_shift_result[23].CLK
clk_i => right_shift_result[24].CLK
clk_i => right_shift_result[25].CLK
clk_i => right_shift_result[26].CLK
clk_i => right_shift_result[27].CLK
clk_i => right_shift_result[28].CLK
clk_i => right_shift_result[29].CLK
clk_i => right_shift_result[30].CLK
clk_i => right_shift_result[31].CLK
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => right_shift_result.OUTPUTSELECT
rst_i => direction_m.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => right_shift_result.OUTPUTSELECT
stall_x => direction_m.OUTPUTSELECT
direction_x => right_shift_operand[31].OUTPUTSELECT
direction_x => right_shift_operand[30].OUTPUTSELECT
direction_x => right_shift_operand[29].OUTPUTSELECT
direction_x => right_shift_operand[28].OUTPUTSELECT
direction_x => right_shift_operand[27].OUTPUTSELECT
direction_x => right_shift_operand[26].OUTPUTSELECT
direction_x => right_shift_operand[25].OUTPUTSELECT
direction_x => right_shift_operand[24].OUTPUTSELECT
direction_x => right_shift_operand[23].OUTPUTSELECT
direction_x => right_shift_operand[22].OUTPUTSELECT
direction_x => right_shift_operand[21].OUTPUTSELECT
direction_x => right_shift_operand[20].OUTPUTSELECT
direction_x => right_shift_operand[19].OUTPUTSELECT
direction_x => right_shift_operand[18].OUTPUTSELECT
direction_x => right_shift_operand[17].OUTPUTSELECT
direction_x => right_shift_operand[16].OUTPUTSELECT
direction_x => right_shift_operand[15].OUTPUTSELECT
direction_x => right_shift_operand[14].OUTPUTSELECT
direction_x => right_shift_operand[13].OUTPUTSELECT
direction_x => right_shift_operand[12].OUTPUTSELECT
direction_x => right_shift_operand[11].OUTPUTSELECT
direction_x => right_shift_operand[10].OUTPUTSELECT
direction_x => right_shift_operand[9].OUTPUTSELECT
direction_x => right_shift_operand[8].OUTPUTSELECT
direction_x => right_shift_operand[7].OUTPUTSELECT
direction_x => right_shift_operand[6].OUTPUTSELECT
direction_x => right_shift_operand[5].OUTPUTSELECT
direction_x => right_shift_operand[4].OUTPUTSELECT
direction_x => right_shift_operand[3].OUTPUTSELECT
direction_x => right_shift_operand[2].OUTPUTSELECT
direction_x => right_shift_operand[1].OUTPUTSELECT
direction_x => right_shift_operand[0].OUTPUTSELECT
direction_x => direction_m.DATAB
direction_x => fill_value.IN0
sign_extend_x => fill_value.IN1
operand_0_x[0] => right_shift_operand[31].DATAB
operand_0_x[0] => right_shift_operand[0].DATAA
operand_0_x[1] => right_shift_operand[30].DATAB
operand_0_x[1] => right_shift_operand[1].DATAA
operand_0_x[2] => right_shift_operand[29].DATAB
operand_0_x[2] => right_shift_operand[2].DATAA
operand_0_x[3] => right_shift_operand[28].DATAB
operand_0_x[3] => right_shift_operand[3].DATAA
operand_0_x[4] => right_shift_operand[27].DATAB
operand_0_x[4] => right_shift_operand[4].DATAA
operand_0_x[5] => right_shift_operand[26].DATAB
operand_0_x[5] => right_shift_operand[5].DATAA
operand_0_x[6] => right_shift_operand[25].DATAB
operand_0_x[6] => right_shift_operand[6].DATAA
operand_0_x[7] => right_shift_operand[24].DATAB
operand_0_x[7] => right_shift_operand[7].DATAA
operand_0_x[8] => right_shift_operand[23].DATAB
operand_0_x[8] => right_shift_operand[8].DATAA
operand_0_x[9] => right_shift_operand[22].DATAB
operand_0_x[9] => right_shift_operand[9].DATAA
operand_0_x[10] => right_shift_operand[21].DATAB
operand_0_x[10] => right_shift_operand[10].DATAA
operand_0_x[11] => right_shift_operand[20].DATAB
operand_0_x[11] => right_shift_operand[11].DATAA
operand_0_x[12] => right_shift_operand[19].DATAB
operand_0_x[12] => right_shift_operand[12].DATAA
operand_0_x[13] => right_shift_operand[18].DATAB
operand_0_x[13] => right_shift_operand[13].DATAA
operand_0_x[14] => right_shift_operand[17].DATAB
operand_0_x[14] => right_shift_operand[14].DATAA
operand_0_x[15] => right_shift_operand[16].DATAB
operand_0_x[15] => right_shift_operand[15].DATAA
operand_0_x[16] => right_shift_operand[15].DATAB
operand_0_x[16] => right_shift_operand[16].DATAA
operand_0_x[17] => right_shift_operand[14].DATAB
operand_0_x[17] => right_shift_operand[17].DATAA
operand_0_x[18] => right_shift_operand[13].DATAB
operand_0_x[18] => right_shift_operand[18].DATAA
operand_0_x[19] => right_shift_operand[12].DATAB
operand_0_x[19] => right_shift_operand[19].DATAA
operand_0_x[20] => right_shift_operand[11].DATAB
operand_0_x[20] => right_shift_operand[20].DATAA
operand_0_x[21] => right_shift_operand[10].DATAB
operand_0_x[21] => right_shift_operand[21].DATAA
operand_0_x[22] => right_shift_operand[9].DATAB
operand_0_x[22] => right_shift_operand[22].DATAA
operand_0_x[23] => right_shift_operand[8].DATAB
operand_0_x[23] => right_shift_operand[23].DATAA
operand_0_x[24] => right_shift_operand[7].DATAB
operand_0_x[24] => right_shift_operand[24].DATAA
operand_0_x[25] => right_shift_operand[6].DATAB
operand_0_x[25] => right_shift_operand[25].DATAA
operand_0_x[26] => right_shift_operand[5].DATAB
operand_0_x[26] => right_shift_operand[26].DATAA
operand_0_x[27] => right_shift_operand[4].DATAB
operand_0_x[27] => right_shift_operand[27].DATAA
operand_0_x[28] => right_shift_operand[3].DATAB
operand_0_x[28] => right_shift_operand[28].DATAA
operand_0_x[29] => right_shift_operand[2].DATAB
operand_0_x[29] => right_shift_operand[29].DATAA
operand_0_x[30] => right_shift_operand[1].DATAB
operand_0_x[30] => right_shift_operand[30].DATAA
operand_0_x[31] => right_shift_operand[31].DATAA
operand_0_x[31] => right_shift_in[0].DATAB
operand_0_x[31] => right_shift_operand[0].DATAB
operand_1_x[0] => ShiftRight0.IN5
operand_1_x[1] => ShiftRight0.IN4
operand_1_x[2] => ShiftRight0.IN3
operand_1_x[3] => ShiftRight0.IN2
operand_1_x[4] => ShiftRight0.IN1
operand_1_x[5] => ~NO_FANOUT~
operand_1_x[6] => ~NO_FANOUT~
operand_1_x[7] => ~NO_FANOUT~
operand_1_x[8] => ~NO_FANOUT~
operand_1_x[9] => ~NO_FANOUT~
operand_1_x[10] => ~NO_FANOUT~
operand_1_x[11] => ~NO_FANOUT~
operand_1_x[12] => ~NO_FANOUT~
operand_1_x[13] => ~NO_FANOUT~
operand_1_x[14] => ~NO_FANOUT~
operand_1_x[15] => ~NO_FANOUT~
operand_1_x[16] => ~NO_FANOUT~
operand_1_x[17] => ~NO_FANOUT~
operand_1_x[18] => ~NO_FANOUT~
operand_1_x[19] => ~NO_FANOUT~
operand_1_x[20] => ~NO_FANOUT~
operand_1_x[21] => ~NO_FANOUT~
operand_1_x[22] => ~NO_FANOUT~
operand_1_x[23] => ~NO_FANOUT~
operand_1_x[24] => ~NO_FANOUT~
operand_1_x[25] => ~NO_FANOUT~
operand_1_x[26] => ~NO_FANOUT~
operand_1_x[27] => ~NO_FANOUT~
operand_1_x[28] => ~NO_FANOUT~
operand_1_x[29] => ~NO_FANOUT~
operand_1_x[30] => ~NO_FANOUT~
operand_1_x[31] => ~NO_FANOUT~
shifter_result_m[0] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[1] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[2] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[3] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[4] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[5] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[6] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[7] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[8] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[9] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[10] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[11] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[12] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[13] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[14] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[15] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[16] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[17] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[18] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[19] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[20] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[21] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[22] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[23] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[24] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[25] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[26] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[27] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[28] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[29] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[30] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE
shifter_result_m[31] <= shifter_result_m.DB_MAX_OUTPUT_PORT_TYPE


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier
clk_i => result[0]~reg0.CLK
clk_i => result[1]~reg0.CLK
clk_i => result[2]~reg0.CLK
clk_i => result[3]~reg0.CLK
clk_i => result[4]~reg0.CLK
clk_i => result[5]~reg0.CLK
clk_i => result[6]~reg0.CLK
clk_i => result[7]~reg0.CLK
clk_i => result[8]~reg0.CLK
clk_i => result[9]~reg0.CLK
clk_i => result[10]~reg0.CLK
clk_i => result[11]~reg0.CLK
clk_i => result[12]~reg0.CLK
clk_i => result[13]~reg0.CLK
clk_i => result[14]~reg0.CLK
clk_i => result[15]~reg0.CLK
clk_i => result[16]~reg0.CLK
clk_i => result[17]~reg0.CLK
clk_i => result[18]~reg0.CLK
clk_i => result[19]~reg0.CLK
clk_i => result[20]~reg0.CLK
clk_i => result[21]~reg0.CLK
clk_i => result[22]~reg0.CLK
clk_i => result[23]~reg0.CLK
clk_i => result[24]~reg0.CLK
clk_i => result[25]~reg0.CLK
clk_i => result[26]~reg0.CLK
clk_i => result[27]~reg0.CLK
clk_i => result[28]~reg0.CLK
clk_i => result[29]~reg0.CLK
clk_i => result[30]~reg0.CLK
clk_i => result[31]~reg0.CLK
clk_i => product[0].CLK
clk_i => product[1].CLK
clk_i => product[2].CLK
clk_i => product[3].CLK
clk_i => product[4].CLK
clk_i => product[5].CLK
clk_i => product[6].CLK
clk_i => product[7].CLK
clk_i => product[8].CLK
clk_i => product[9].CLK
clk_i => product[10].CLK
clk_i => product[11].CLK
clk_i => product[12].CLK
clk_i => product[13].CLK
clk_i => product[14].CLK
clk_i => product[15].CLK
clk_i => product[16].CLK
clk_i => product[17].CLK
clk_i => product[18].CLK
clk_i => product[19].CLK
clk_i => product[20].CLK
clk_i => product[21].CLK
clk_i => product[22].CLK
clk_i => product[23].CLK
clk_i => product[24].CLK
clk_i => product[25].CLK
clk_i => product[26].CLK
clk_i => product[27].CLK
clk_i => product[28].CLK
clk_i => product[29].CLK
clk_i => product[30].CLK
clk_i => product[31].CLK
clk_i => multiplier[0].CLK
clk_i => multiplier[1].CLK
clk_i => multiplier[2].CLK
clk_i => multiplier[3].CLK
clk_i => multiplier[4].CLK
clk_i => multiplier[5].CLK
clk_i => multiplier[6].CLK
clk_i => multiplier[7].CLK
clk_i => multiplier[8].CLK
clk_i => multiplier[9].CLK
clk_i => multiplier[10].CLK
clk_i => multiplier[11].CLK
clk_i => multiplier[12].CLK
clk_i => multiplier[13].CLK
clk_i => multiplier[14].CLK
clk_i => multiplier[15].CLK
clk_i => multiplier[16].CLK
clk_i => multiplier[17].CLK
clk_i => multiplier[18].CLK
clk_i => multiplier[19].CLK
clk_i => multiplier[20].CLK
clk_i => multiplier[21].CLK
clk_i => multiplier[22].CLK
clk_i => multiplier[23].CLK
clk_i => multiplier[24].CLK
clk_i => multiplier[25].CLK
clk_i => multiplier[26].CLK
clk_i => multiplier[27].CLK
clk_i => multiplier[28].CLK
clk_i => multiplier[29].CLK
clk_i => multiplier[30].CLK
clk_i => multiplier[31].CLK
clk_i => muliplicand[0].CLK
clk_i => muliplicand[1].CLK
clk_i => muliplicand[2].CLK
clk_i => muliplicand[3].CLK
clk_i => muliplicand[4].CLK
clk_i => muliplicand[5].CLK
clk_i => muliplicand[6].CLK
clk_i => muliplicand[7].CLK
clk_i => muliplicand[8].CLK
clk_i => muliplicand[9].CLK
clk_i => muliplicand[10].CLK
clk_i => muliplicand[11].CLK
clk_i => muliplicand[12].CLK
clk_i => muliplicand[13].CLK
clk_i => muliplicand[14].CLK
clk_i => muliplicand[15].CLK
clk_i => muliplicand[16].CLK
clk_i => muliplicand[17].CLK
clk_i => muliplicand[18].CLK
clk_i => muliplicand[19].CLK
clk_i => muliplicand[20].CLK
clk_i => muliplicand[21].CLK
clk_i => muliplicand[22].CLK
clk_i => muliplicand[23].CLK
clk_i => muliplicand[24].CLK
clk_i => muliplicand[25].CLK
clk_i => muliplicand[26].CLK
clk_i => muliplicand[27].CLK
clk_i => muliplicand[28].CLK
clk_i => muliplicand[29].CLK
clk_i => muliplicand[30].CLK
clk_i => muliplicand[31].CLK
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => muliplicand.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => multiplier.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => product.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
rst_i => result.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => muliplicand.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_x => multiplier.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
stall_m => product.OUTPUTSELECT
operand_0[0] => muliplicand.DATAB
operand_0[1] => muliplicand.DATAB
operand_0[2] => muliplicand.DATAB
operand_0[3] => muliplicand.DATAB
operand_0[4] => muliplicand.DATAB
operand_0[5] => muliplicand.DATAB
operand_0[6] => muliplicand.DATAB
operand_0[7] => muliplicand.DATAB
operand_0[8] => muliplicand.DATAB
operand_0[9] => muliplicand.DATAB
operand_0[10] => muliplicand.DATAB
operand_0[11] => muliplicand.DATAB
operand_0[12] => muliplicand.DATAB
operand_0[13] => muliplicand.DATAB
operand_0[14] => muliplicand.DATAB
operand_0[15] => muliplicand.DATAB
operand_0[16] => muliplicand.DATAB
operand_0[17] => muliplicand.DATAB
operand_0[18] => muliplicand.DATAB
operand_0[19] => muliplicand.DATAB
operand_0[20] => muliplicand.DATAB
operand_0[21] => muliplicand.DATAB
operand_0[22] => muliplicand.DATAB
operand_0[23] => muliplicand.DATAB
operand_0[24] => muliplicand.DATAB
operand_0[25] => muliplicand.DATAB
operand_0[26] => muliplicand.DATAB
operand_0[27] => muliplicand.DATAB
operand_0[28] => muliplicand.DATAB
operand_0[29] => muliplicand.DATAB
operand_0[30] => muliplicand.DATAB
operand_0[31] => muliplicand.DATAB
operand_1[0] => multiplier.DATAB
operand_1[1] => multiplier.DATAB
operand_1[2] => multiplier.DATAB
operand_1[3] => multiplier.DATAB
operand_1[4] => multiplier.DATAB
operand_1[5] => multiplier.DATAB
operand_1[6] => multiplier.DATAB
operand_1[7] => multiplier.DATAB
operand_1[8] => multiplier.DATAB
operand_1[9] => multiplier.DATAB
operand_1[10] => multiplier.DATAB
operand_1[11] => multiplier.DATAB
operand_1[12] => multiplier.DATAB
operand_1[13] => multiplier.DATAB
operand_1[14] => multiplier.DATAB
operand_1[15] => multiplier.DATAB
operand_1[16] => multiplier.DATAB
operand_1[17] => multiplier.DATAB
operand_1[18] => multiplier.DATAB
operand_1[19] => multiplier.DATAB
operand_1[20] => multiplier.DATAB
operand_1[21] => multiplier.DATAB
operand_1[22] => multiplier.DATAB
operand_1[23] => multiplier.DATAB
operand_1[24] => multiplier.DATAB
operand_1[25] => multiplier.DATAB
operand_1[26] => multiplier.DATAB
operand_1[27] => multiplier.DATAB
operand_1[28] => multiplier.DATAB
operand_1[29] => multiplier.DATAB
operand_1[30] => multiplier.DATAB
operand_1[31] => multiplier.DATAB
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_mc_arithmetic:mc_arithmetic
clk_i => result_x[0]~reg0.CLK
clk_i => result_x[1]~reg0.CLK
clk_i => result_x[2]~reg0.CLK
clk_i => result_x[3]~reg0.CLK
clk_i => result_x[4]~reg0.CLK
clk_i => result_x[5]~reg0.CLK
clk_i => result_x[6]~reg0.CLK
clk_i => result_x[7]~reg0.CLK
clk_i => result_x[8]~reg0.CLK
clk_i => result_x[9]~reg0.CLK
clk_i => result_x[10]~reg0.CLK
clk_i => result_x[11]~reg0.CLK
clk_i => result_x[12]~reg0.CLK
clk_i => result_x[13]~reg0.CLK
clk_i => result_x[14]~reg0.CLK
clk_i => result_x[15]~reg0.CLK
clk_i => result_x[16]~reg0.CLK
clk_i => result_x[17]~reg0.CLK
clk_i => result_x[18]~reg0.CLK
clk_i => result_x[19]~reg0.CLK
clk_i => result_x[20]~reg0.CLK
clk_i => result_x[21]~reg0.CLK
clk_i => result_x[22]~reg0.CLK
clk_i => result_x[23]~reg0.CLK
clk_i => result_x[24]~reg0.CLK
clk_i => result_x[25]~reg0.CLK
clk_i => result_x[26]~reg0.CLK
clk_i => result_x[27]~reg0.CLK
clk_i => result_x[28]~reg0.CLK
clk_i => result_x[29]~reg0.CLK
clk_i => result_x[30]~reg0.CLK
clk_i => result_x[31]~reg0.CLK
clk_i => divide_by_zero_x~reg0.CLK
clk_i => b[0].CLK
clk_i => b[1].CLK
clk_i => b[2].CLK
clk_i => b[3].CLK
clk_i => b[4].CLK
clk_i => b[5].CLK
clk_i => b[6].CLK
clk_i => b[7].CLK
clk_i => b[8].CLK
clk_i => b[9].CLK
clk_i => b[10].CLK
clk_i => b[11].CLK
clk_i => b[12].CLK
clk_i => b[13].CLK
clk_i => b[14].CLK
clk_i => b[15].CLK
clk_i => b[16].CLK
clk_i => b[17].CLK
clk_i => b[18].CLK
clk_i => b[19].CLK
clk_i => b[20].CLK
clk_i => b[21].CLK
clk_i => b[22].CLK
clk_i => b[23].CLK
clk_i => b[24].CLK
clk_i => b[25].CLK
clk_i => b[26].CLK
clk_i => b[27].CLK
clk_i => b[28].CLK
clk_i => b[29].CLK
clk_i => b[30].CLK
clk_i => b[31].CLK
clk_i => a[0].CLK
clk_i => a[1].CLK
clk_i => a[2].CLK
clk_i => a[3].CLK
clk_i => a[4].CLK
clk_i => a[5].CLK
clk_i => a[6].CLK
clk_i => a[7].CLK
clk_i => a[8].CLK
clk_i => a[9].CLK
clk_i => a[10].CLK
clk_i => a[11].CLK
clk_i => a[12].CLK
clk_i => a[13].CLK
clk_i => a[14].CLK
clk_i => a[15].CLK
clk_i => a[16].CLK
clk_i => a[17].CLK
clk_i => a[18].CLK
clk_i => a[19].CLK
clk_i => a[20].CLK
clk_i => a[21].CLK
clk_i => a[22].CLK
clk_i => a[23].CLK
clk_i => a[24].CLK
clk_i => a[25].CLK
clk_i => a[26].CLK
clk_i => a[27].CLK
clk_i => a[28].CLK
clk_i => a[29].CLK
clk_i => a[30].CLK
clk_i => a[31].CLK
clk_i => p[0].CLK
clk_i => p[1].CLK
clk_i => p[2].CLK
clk_i => p[3].CLK
clk_i => p[4].CLK
clk_i => p[5].CLK
clk_i => p[6].CLK
clk_i => p[7].CLK
clk_i => p[8].CLK
clk_i => p[9].CLK
clk_i => p[10].CLK
clk_i => p[11].CLK
clk_i => p[12].CLK
clk_i => p[13].CLK
clk_i => p[14].CLK
clk_i => p[15].CLK
clk_i => p[16].CLK
clk_i => p[17].CLK
clk_i => p[18].CLK
clk_i => p[19].CLK
clk_i => p[20].CLK
clk_i => p[21].CLK
clk_i => p[22].CLK
clk_i => p[23].CLK
clk_i => p[24].CLK
clk_i => p[25].CLK
clk_i => p[26].CLK
clk_i => p[27].CLK
clk_i => p[28].CLK
clk_i => p[29].CLK
clk_i => p[30].CLK
clk_i => p[31].CLK
clk_i => cycles[0].CLK
clk_i => cycles[1].CLK
clk_i => cycles[2].CLK
clk_i => cycles[3].CLK
clk_i => cycles[4].CLK
clk_i => cycles[5].CLK
clk_i => state~3.DATAIN
rst_i => cycles.OUTPUTSELECT
rst_i => cycles.OUTPUTSELECT
rst_i => cycles.OUTPUTSELECT
rst_i => cycles.OUTPUTSELECT
rst_i => cycles.OUTPUTSELECT
rst_i => cycles.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => p.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => a.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => b.OUTPUTSELECT
rst_i => divide_by_zero_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => result_x.OUTPUTSELECT
rst_i => state.OUTPUTSELECT
rst_i => state.OUTPUTSELECT
rst_i => state.OUTPUTSELECT
stall_d => cycles.OUTPUTSELECT
stall_d => cycles.OUTPUTSELECT
stall_d => cycles.OUTPUTSELECT
stall_d => cycles.OUTPUTSELECT
stall_d => cycles.OUTPUTSELECT
stall_d => cycles.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => p.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => a.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => b.OUTPUTSELECT
stall_d => state.OUTPUTSELECT
stall_d => state.OUTPUTSELECT
stall_d => state.OUTPUTSELECT
kill_x => always0.IN1
divide_d => state.OUTPUTSELECT
divide_d => state.OUTPUTSELECT
divide_d => state.OUTPUTSELECT
modulus_d => state.OUTPUTSELECT
modulus_d => state.OUTPUTSELECT
modulus_d => state.OUTPUTSELECT
operand_0_d[0] => a.DATAB
operand_0_d[1] => a.DATAB
operand_0_d[2] => a.DATAB
operand_0_d[3] => a.DATAB
operand_0_d[4] => a.DATAB
operand_0_d[5] => a.DATAB
operand_0_d[6] => a.DATAB
operand_0_d[7] => a.DATAB
operand_0_d[8] => a.DATAB
operand_0_d[9] => a.DATAB
operand_0_d[10] => a.DATAB
operand_0_d[11] => a.DATAB
operand_0_d[12] => a.DATAB
operand_0_d[13] => a.DATAB
operand_0_d[14] => a.DATAB
operand_0_d[15] => a.DATAB
operand_0_d[16] => a.DATAB
operand_0_d[17] => a.DATAB
operand_0_d[18] => a.DATAB
operand_0_d[19] => a.DATAB
operand_0_d[20] => a.DATAB
operand_0_d[21] => a.DATAB
operand_0_d[22] => a.DATAB
operand_0_d[23] => a.DATAB
operand_0_d[24] => a.DATAB
operand_0_d[25] => a.DATAB
operand_0_d[26] => a.DATAB
operand_0_d[27] => a.DATAB
operand_0_d[28] => a.DATAB
operand_0_d[29] => a.DATAB
operand_0_d[30] => a.DATAB
operand_0_d[31] => a.DATAB
operand_1_d[0] => b.DATAB
operand_1_d[1] => b.DATAB
operand_1_d[2] => b.DATAB
operand_1_d[3] => b.DATAB
operand_1_d[4] => b.DATAB
operand_1_d[5] => b.DATAB
operand_1_d[6] => b.DATAB
operand_1_d[7] => b.DATAB
operand_1_d[8] => b.DATAB
operand_1_d[9] => b.DATAB
operand_1_d[10] => b.DATAB
operand_1_d[11] => b.DATAB
operand_1_d[12] => b.DATAB
operand_1_d[13] => b.DATAB
operand_1_d[14] => b.DATAB
operand_1_d[15] => b.DATAB
operand_1_d[16] => b.DATAB
operand_1_d[17] => b.DATAB
operand_1_d[18] => b.DATAB
operand_1_d[19] => b.DATAB
operand_1_d[20] => b.DATAB
operand_1_d[21] => b.DATAB
operand_1_d[22] => b.DATAB
operand_1_d[23] => b.DATAB
operand_1_d[24] => b.DATAB
operand_1_d[25] => b.DATAB
operand_1_d[26] => b.DATAB
operand_1_d[27] => b.DATAB
operand_1_d[28] => b.DATAB
operand_1_d[29] => b.DATAB
operand_1_d[30] => b.DATAB
operand_1_d[31] => b.DATAB
result_x[0] <= result_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[1] <= result_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[2] <= result_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[3] <= result_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[4] <= result_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[5] <= result_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[6] <= result_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[7] <= result_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[8] <= result_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[9] <= result_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[10] <= result_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[11] <= result_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[12] <= result_x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[13] <= result_x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[14] <= result_x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[15] <= result_x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[16] <= result_x[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[17] <= result_x[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[18] <= result_x[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[19] <= result_x[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[20] <= result_x[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[21] <= result_x[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[22] <= result_x[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[23] <= result_x[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[24] <= result_x[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[25] <= result_x[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[26] <= result_x[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[27] <= result_x[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[28] <= result_x[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[29] <= result_x[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[30] <= result_x[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_x[31] <= result_x[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divide_by_zero_x <= divide_by_zero_x~reg0.DB_MAX_OUTPUT_PORT_TYPE
stall_request_x <= stall_request_x.DB_MAX_OUTPUT_PORT_TYPE


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_interrupt:interrupt_unit
clk_i => ip[0].CLK
clk_i => ip[1].CLK
clk_i => ip[2].CLK
clk_i => ip[3].CLK
clk_i => ip[4].CLK
clk_i => ip[5].CLK
clk_i => ip[6].CLK
clk_i => ip[7].CLK
clk_i => ip[8].CLK
clk_i => ip[9].CLK
clk_i => ip[10].CLK
clk_i => ip[11].CLK
clk_i => ip[12].CLK
clk_i => ip[13].CLK
clk_i => ip[14].CLK
clk_i => ip[15].CLK
clk_i => ip[16].CLK
clk_i => ip[17].CLK
clk_i => ip[18].CLK
clk_i => ip[19].CLK
clk_i => ip[20].CLK
clk_i => ip[21].CLK
clk_i => ip[22].CLK
clk_i => ip[23].CLK
clk_i => ip[24].CLK
clk_i => ip[25].CLK
clk_i => ip[26].CLK
clk_i => ip[27].CLK
clk_i => ip[28].CLK
clk_i => ip[29].CLK
clk_i => ip[30].CLK
clk_i => ip[31].CLK
clk_i => im[0].CLK
clk_i => im[1].CLK
clk_i => im[2].CLK
clk_i => im[3].CLK
clk_i => im[4].CLK
clk_i => im[5].CLK
clk_i => im[6].CLK
clk_i => im[7].CLK
clk_i => im[8].CLK
clk_i => im[9].CLK
clk_i => im[10].CLK
clk_i => im[11].CLK
clk_i => im[12].CLK
clk_i => im[13].CLK
clk_i => im[14].CLK
clk_i => im[15].CLK
clk_i => im[16].CLK
clk_i => im[17].CLK
clk_i => im[18].CLK
clk_i => im[19].CLK
clk_i => im[20].CLK
clk_i => im[21].CLK
clk_i => im[22].CLK
clk_i => im[23].CLK
clk_i => im[24].CLK
clk_i => im[25].CLK
clk_i => im[26].CLK
clk_i => im[27].CLK
clk_i => im[28].CLK
clk_i => im[29].CLK
clk_i => im[30].CLK
clk_i => im[31].CLK
clk_i => eie.CLK
clk_i => ie.CLK
rst_i => ie.OUTPUTSELECT
rst_i => eie.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => im.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
rst_i => ip.OUTPUTSELECT
interrupt[0] => asserted[0].IN1
interrupt[1] => asserted[1].IN1
interrupt[2] => asserted[2].IN1
interrupt[3] => asserted[3].IN1
interrupt[4] => asserted[4].IN1
interrupt[5] => asserted[5].IN1
interrupt[6] => asserted[6].IN1
interrupt[7] => asserted[7].IN1
interrupt[8] => asserted[8].IN1
interrupt[9] => asserted[9].IN1
interrupt[10] => asserted[10].IN1
interrupt[11] => asserted[11].IN1
interrupt[12] => asserted[12].IN1
interrupt[13] => asserted[13].IN1
interrupt[14] => asserted[14].IN1
interrupt[15] => asserted[15].IN1
interrupt[16] => asserted[16].IN1
interrupt[17] => asserted[17].IN1
interrupt[18] => asserted[18].IN1
interrupt[19] => asserted[19].IN1
interrupt[20] => asserted[20].IN1
interrupt[21] => asserted[21].IN1
interrupt[22] => asserted[22].IN1
interrupt[23] => asserted[23].IN1
interrupt[24] => asserted[24].IN1
interrupt[25] => asserted[25].IN1
interrupt[26] => asserted[26].IN1
interrupt[27] => asserted[27].IN1
interrupt[28] => asserted[28].IN1
interrupt[29] => asserted[29].IN1
interrupt[30] => asserted[30].IN1
interrupt[31] => asserted[31].IN1
stall_x => ie.OUTPUTSELECT
stall_x => eie.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => im.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
stall_x => ip.OUTPUTSELECT
exception => eie.OUTPUTSELECT
exception => ie.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => im.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
exception => ip.OUTPUTSELECT
eret_q_x => ie.OUTPUTSELECT
eret_q_x => eie.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => im.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
eret_q_x => ip.OUTPUTSELECT
csr[0] => Mux0.IN3
csr[0] => Mux1.IN3
csr[0] => Mux2.IN3
csr[0] => Mux3.IN3
csr[0] => Mux4.IN3
csr[0] => Mux5.IN3
csr[0] => Mux6.IN3
csr[0] => Mux7.IN3
csr[0] => Mux8.IN3
csr[0] => Mux9.IN3
csr[0] => Mux10.IN3
csr[0] => Mux11.IN3
csr[0] => Mux12.IN3
csr[0] => Mux13.IN3
csr[0] => Mux14.IN3
csr[0] => Mux15.IN3
csr[0] => Mux16.IN3
csr[0] => Mux17.IN3
csr[0] => Mux18.IN3
csr[0] => Mux19.IN3
csr[0] => Mux20.IN3
csr[0] => Mux21.IN3
csr[0] => Mux22.IN3
csr[0] => Mux23.IN3
csr[0] => Mux24.IN3
csr[0] => Mux25.IN3
csr[0] => Mux26.IN3
csr[0] => Mux27.IN3
csr[0] => Mux28.IN3
csr[0] => Mux29.IN3
csr[0] => Mux30.IN2
csr[0] => Mux31.IN2
csr[0] => Equal0.IN2
csr[0] => Equal1.IN0
csr[0] => Equal2.IN2
csr[1] => Mux0.IN2
csr[1] => Mux1.IN2
csr[1] => Mux2.IN2
csr[1] => Mux3.IN2
csr[1] => Mux4.IN2
csr[1] => Mux5.IN2
csr[1] => Mux6.IN2
csr[1] => Mux7.IN2
csr[1] => Mux8.IN2
csr[1] => Mux9.IN2
csr[1] => Mux10.IN2
csr[1] => Mux11.IN2
csr[1] => Mux12.IN2
csr[1] => Mux13.IN2
csr[1] => Mux14.IN2
csr[1] => Mux15.IN2
csr[1] => Mux16.IN2
csr[1] => Mux17.IN2
csr[1] => Mux18.IN2
csr[1] => Mux19.IN2
csr[1] => Mux20.IN2
csr[1] => Mux21.IN2
csr[1] => Mux22.IN2
csr[1] => Mux23.IN2
csr[1] => Mux24.IN2
csr[1] => Mux25.IN2
csr[1] => Mux26.IN2
csr[1] => Mux27.IN2
csr[1] => Mux28.IN2
csr[1] => Mux29.IN2
csr[1] => Mux30.IN1
csr[1] => Mux31.IN1
csr[1] => Equal0.IN1
csr[1] => Equal1.IN2
csr[1] => Equal2.IN0
csr[2] => Equal0.IN0
csr[2] => Equal1.IN1
csr[2] => Equal2.IN1
csr_write_data[0] => ie.DATAB
csr_write_data[0] => im.DATAB
csr_write_data[0] => ip.IN1
csr_write_data[1] => eie.DATAB
csr_write_data[1] => im.DATAB
csr_write_data[1] => ip.IN1
csr_write_data[2] => im.DATAB
csr_write_data[2] => ip.IN1
csr_write_data[3] => im.DATAB
csr_write_data[3] => ip.IN1
csr_write_data[4] => im.DATAB
csr_write_data[4] => ip.IN1
csr_write_data[5] => im.DATAB
csr_write_data[5] => ip.IN1
csr_write_data[6] => im.DATAB
csr_write_data[6] => ip.IN1
csr_write_data[7] => im.DATAB
csr_write_data[7] => ip.IN1
csr_write_data[8] => im.DATAB
csr_write_data[8] => ip.IN1
csr_write_data[9] => im.DATAB
csr_write_data[9] => ip.IN1
csr_write_data[10] => im.DATAB
csr_write_data[10] => ip.IN1
csr_write_data[11] => im.DATAB
csr_write_data[11] => ip.IN1
csr_write_data[12] => im.DATAB
csr_write_data[12] => ip.IN1
csr_write_data[13] => im.DATAB
csr_write_data[13] => ip.IN1
csr_write_data[14] => im.DATAB
csr_write_data[14] => ip.IN1
csr_write_data[15] => im.DATAB
csr_write_data[15] => ip.IN1
csr_write_data[16] => im.DATAB
csr_write_data[16] => ip.IN1
csr_write_data[17] => im.DATAB
csr_write_data[17] => ip.IN1
csr_write_data[18] => im.DATAB
csr_write_data[18] => ip.IN1
csr_write_data[19] => im.DATAB
csr_write_data[19] => ip.IN1
csr_write_data[20] => im.DATAB
csr_write_data[20] => ip.IN1
csr_write_data[21] => im.DATAB
csr_write_data[21] => ip.IN1
csr_write_data[22] => im.DATAB
csr_write_data[22] => ip.IN1
csr_write_data[23] => im.DATAB
csr_write_data[23] => ip.IN1
csr_write_data[24] => im.DATAB
csr_write_data[24] => ip.IN1
csr_write_data[25] => im.DATAB
csr_write_data[25] => ip.IN1
csr_write_data[26] => im.DATAB
csr_write_data[26] => ip.IN1
csr_write_data[27] => im.DATAB
csr_write_data[27] => ip.IN1
csr_write_data[28] => im.DATAB
csr_write_data[28] => ip.IN1
csr_write_data[29] => im.DATAB
csr_write_data[29] => ip.IN1
csr_write_data[30] => im.DATAB
csr_write_data[30] => ip.IN1
csr_write_data[31] => im.DATAB
csr_write_data[31] => ip.IN1
csr_write_enable => ie.OUTPUTSELECT
csr_write_enable => eie.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => im.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
csr_write_enable => ip.OUTPUTSELECT
interrupt_exception <= interrupt_exception.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
csr_read_data[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_0
read_clk => ra[0].CLK
read_clk => ra[1].CLK
read_clk => ra[2].CLK
read_clk => ra[3].CLK
read_clk => ra[4].CLK
write_clk => mem.we_a.CLK
write_clk => mem.waddr_a[4].CLK
write_clk => mem.waddr_a[3].CLK
write_clk => mem.waddr_a[2].CLK
write_clk => mem.waddr_a[1].CLK
write_clk => mem.waddr_a[0].CLK
write_clk => mem.data_a[31].CLK
write_clk => mem.data_a[30].CLK
write_clk => mem.data_a[29].CLK
write_clk => mem.data_a[28].CLK
write_clk => mem.data_a[27].CLK
write_clk => mem.data_a[26].CLK
write_clk => mem.data_a[25].CLK
write_clk => mem.data_a[24].CLK
write_clk => mem.data_a[23].CLK
write_clk => mem.data_a[22].CLK
write_clk => mem.data_a[21].CLK
write_clk => mem.data_a[20].CLK
write_clk => mem.data_a[19].CLK
write_clk => mem.data_a[18].CLK
write_clk => mem.data_a[17].CLK
write_clk => mem.data_a[16].CLK
write_clk => mem.data_a[15].CLK
write_clk => mem.data_a[14].CLK
write_clk => mem.data_a[13].CLK
write_clk => mem.data_a[12].CLK
write_clk => mem.data_a[11].CLK
write_clk => mem.data_a[10].CLK
write_clk => mem.data_a[9].CLK
write_clk => mem.data_a[8].CLK
write_clk => mem.data_a[7].CLK
write_clk => mem.data_a[6].CLK
write_clk => mem.data_a[5].CLK
write_clk => mem.data_a[4].CLK
write_clk => mem.data_a[3].CLK
write_clk => mem.data_a[2].CLK
write_clk => mem.data_a[1].CLK
write_clk => mem.data_a[0].CLK
write_clk => mem.CLK0
reset => ~NO_FANOUT~
enable_read => ra[0].ENA
enable_read => ra[1].ENA
enable_read => ra[2].ENA
enable_read => ra[3].ENA
enable_read => ra[4].ENA
read_address[0] => ra[0].DATAIN
read_address[1] => ra[1].DATAIN
read_address[2] => ra[2].DATAIN
read_address[3] => ra[3].DATAIN
read_address[4] => ra[4].DATAIN
enable_write => always0.IN0
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_data[0] => mem.data_a[0].DATAIN
write_data[0] => mem.DATAIN
write_data[1] => mem.data_a[1].DATAIN
write_data[1] => mem.DATAIN1
write_data[2] => mem.data_a[2].DATAIN
write_data[2] => mem.DATAIN2
write_data[3] => mem.data_a[3].DATAIN
write_data[3] => mem.DATAIN3
write_data[4] => mem.data_a[4].DATAIN
write_data[4] => mem.DATAIN4
write_data[5] => mem.data_a[5].DATAIN
write_data[5] => mem.DATAIN5
write_data[6] => mem.data_a[6].DATAIN
write_data[6] => mem.DATAIN6
write_data[7] => mem.data_a[7].DATAIN
write_data[7] => mem.DATAIN7
write_data[8] => mem.data_a[8].DATAIN
write_data[8] => mem.DATAIN8
write_data[9] => mem.data_a[9].DATAIN
write_data[9] => mem.DATAIN9
write_data[10] => mem.data_a[10].DATAIN
write_data[10] => mem.DATAIN10
write_data[11] => mem.data_a[11].DATAIN
write_data[11] => mem.DATAIN11
write_data[12] => mem.data_a[12].DATAIN
write_data[12] => mem.DATAIN12
write_data[13] => mem.data_a[13].DATAIN
write_data[13] => mem.DATAIN13
write_data[14] => mem.data_a[14].DATAIN
write_data[14] => mem.DATAIN14
write_data[15] => mem.data_a[15].DATAIN
write_data[15] => mem.DATAIN15
write_data[16] => mem.data_a[16].DATAIN
write_data[16] => mem.DATAIN16
write_data[17] => mem.data_a[17].DATAIN
write_data[17] => mem.DATAIN17
write_data[18] => mem.data_a[18].DATAIN
write_data[18] => mem.DATAIN18
write_data[19] => mem.data_a[19].DATAIN
write_data[19] => mem.DATAIN19
write_data[20] => mem.data_a[20].DATAIN
write_data[20] => mem.DATAIN20
write_data[21] => mem.data_a[21].DATAIN
write_data[21] => mem.DATAIN21
write_data[22] => mem.data_a[22].DATAIN
write_data[22] => mem.DATAIN22
write_data[23] => mem.data_a[23].DATAIN
write_data[23] => mem.DATAIN23
write_data[24] => mem.data_a[24].DATAIN
write_data[24] => mem.DATAIN24
write_data[25] => mem.data_a[25].DATAIN
write_data[25] => mem.DATAIN25
write_data[26] => mem.data_a[26].DATAIN
write_data[26] => mem.DATAIN26
write_data[27] => mem.data_a[27].DATAIN
write_data[27] => mem.DATAIN27
write_data[28] => mem.data_a[28].DATAIN
write_data[28] => mem.DATAIN28
write_data[29] => mem.data_a[29].DATAIN
write_data[29] => mem.DATAIN29
write_data[30] => mem.data_a[30].DATAIN
write_data[30] => mem.DATAIN30
write_data[31] => mem.data_a[31].DATAIN
write_data[31] => mem.DATAIN31
write_enable => always0.IN1
read_data[0] <= mem.DATAOUT
read_data[1] <= mem.DATAOUT1
read_data[2] <= mem.DATAOUT2
read_data[3] <= mem.DATAOUT3
read_data[4] <= mem.DATAOUT4
read_data[5] <= mem.DATAOUT5
read_data[6] <= mem.DATAOUT6
read_data[7] <= mem.DATAOUT7
read_data[8] <= mem.DATAOUT8
read_data[9] <= mem.DATAOUT9
read_data[10] <= mem.DATAOUT10
read_data[11] <= mem.DATAOUT11
read_data[12] <= mem.DATAOUT12
read_data[13] <= mem.DATAOUT13
read_data[14] <= mem.DATAOUT14
read_data[15] <= mem.DATAOUT15
read_data[16] <= mem.DATAOUT16
read_data[17] <= mem.DATAOUT17
read_data[18] <= mem.DATAOUT18
read_data[19] <= mem.DATAOUT19
read_data[20] <= mem.DATAOUT20
read_data[21] <= mem.DATAOUT21
read_data[22] <= mem.DATAOUT22
read_data[23] <= mem.DATAOUT23
read_data[24] <= mem.DATAOUT24
read_data[25] <= mem.DATAOUT25
read_data[26] <= mem.DATAOUT26
read_data[27] <= mem.DATAOUT27
read_data[28] <= mem.DATAOUT28
read_data[29] <= mem.DATAOUT29
read_data[30] <= mem.DATAOUT30
read_data[31] <= mem.DATAOUT31


|pframe|lm32_top:cpu|lm32_cpu:cpu|lm32_ram:reg_1
read_clk => ra[0].CLK
read_clk => ra[1].CLK
read_clk => ra[2].CLK
read_clk => ra[3].CLK
read_clk => ra[4].CLK
write_clk => mem.we_a.CLK
write_clk => mem.waddr_a[4].CLK
write_clk => mem.waddr_a[3].CLK
write_clk => mem.waddr_a[2].CLK
write_clk => mem.waddr_a[1].CLK
write_clk => mem.waddr_a[0].CLK
write_clk => mem.data_a[31].CLK
write_clk => mem.data_a[30].CLK
write_clk => mem.data_a[29].CLK
write_clk => mem.data_a[28].CLK
write_clk => mem.data_a[27].CLK
write_clk => mem.data_a[26].CLK
write_clk => mem.data_a[25].CLK
write_clk => mem.data_a[24].CLK
write_clk => mem.data_a[23].CLK
write_clk => mem.data_a[22].CLK
write_clk => mem.data_a[21].CLK
write_clk => mem.data_a[20].CLK
write_clk => mem.data_a[19].CLK
write_clk => mem.data_a[18].CLK
write_clk => mem.data_a[17].CLK
write_clk => mem.data_a[16].CLK
write_clk => mem.data_a[15].CLK
write_clk => mem.data_a[14].CLK
write_clk => mem.data_a[13].CLK
write_clk => mem.data_a[12].CLK
write_clk => mem.data_a[11].CLK
write_clk => mem.data_a[10].CLK
write_clk => mem.data_a[9].CLK
write_clk => mem.data_a[8].CLK
write_clk => mem.data_a[7].CLK
write_clk => mem.data_a[6].CLK
write_clk => mem.data_a[5].CLK
write_clk => mem.data_a[4].CLK
write_clk => mem.data_a[3].CLK
write_clk => mem.data_a[2].CLK
write_clk => mem.data_a[1].CLK
write_clk => mem.data_a[0].CLK
write_clk => mem.CLK0
reset => ~NO_FANOUT~
enable_read => ra[0].ENA
enable_read => ra[1].ENA
enable_read => ra[2].ENA
enable_read => ra[3].ENA
enable_read => ra[4].ENA
read_address[0] => ra[0].DATAIN
read_address[1] => ra[1].DATAIN
read_address[2] => ra[2].DATAIN
read_address[3] => ra[3].DATAIN
read_address[4] => ra[4].DATAIN
enable_write => always0.IN0
write_address[0] => mem.waddr_a[0].DATAIN
write_address[0] => mem.WADDR
write_address[1] => mem.waddr_a[1].DATAIN
write_address[1] => mem.WADDR1
write_address[2] => mem.waddr_a[2].DATAIN
write_address[2] => mem.WADDR2
write_address[3] => mem.waddr_a[3].DATAIN
write_address[3] => mem.WADDR3
write_address[4] => mem.waddr_a[4].DATAIN
write_address[4] => mem.WADDR4
write_data[0] => mem.data_a[0].DATAIN
write_data[0] => mem.DATAIN
write_data[1] => mem.data_a[1].DATAIN
write_data[1] => mem.DATAIN1
write_data[2] => mem.data_a[2].DATAIN
write_data[2] => mem.DATAIN2
write_data[3] => mem.data_a[3].DATAIN
write_data[3] => mem.DATAIN3
write_data[4] => mem.data_a[4].DATAIN
write_data[4] => mem.DATAIN4
write_data[5] => mem.data_a[5].DATAIN
write_data[5] => mem.DATAIN5
write_data[6] => mem.data_a[6].DATAIN
write_data[6] => mem.DATAIN6
write_data[7] => mem.data_a[7].DATAIN
write_data[7] => mem.DATAIN7
write_data[8] => mem.data_a[8].DATAIN
write_data[8] => mem.DATAIN8
write_data[9] => mem.data_a[9].DATAIN
write_data[9] => mem.DATAIN9
write_data[10] => mem.data_a[10].DATAIN
write_data[10] => mem.DATAIN10
write_data[11] => mem.data_a[11].DATAIN
write_data[11] => mem.DATAIN11
write_data[12] => mem.data_a[12].DATAIN
write_data[12] => mem.DATAIN12
write_data[13] => mem.data_a[13].DATAIN
write_data[13] => mem.DATAIN13
write_data[14] => mem.data_a[14].DATAIN
write_data[14] => mem.DATAIN14
write_data[15] => mem.data_a[15].DATAIN
write_data[15] => mem.DATAIN15
write_data[16] => mem.data_a[16].DATAIN
write_data[16] => mem.DATAIN16
write_data[17] => mem.data_a[17].DATAIN
write_data[17] => mem.DATAIN17
write_data[18] => mem.data_a[18].DATAIN
write_data[18] => mem.DATAIN18
write_data[19] => mem.data_a[19].DATAIN
write_data[19] => mem.DATAIN19
write_data[20] => mem.data_a[20].DATAIN
write_data[20] => mem.DATAIN20
write_data[21] => mem.data_a[21].DATAIN
write_data[21] => mem.DATAIN21
write_data[22] => mem.data_a[22].DATAIN
write_data[22] => mem.DATAIN22
write_data[23] => mem.data_a[23].DATAIN
write_data[23] => mem.DATAIN23
write_data[24] => mem.data_a[24].DATAIN
write_data[24] => mem.DATAIN24
write_data[25] => mem.data_a[25].DATAIN
write_data[25] => mem.DATAIN25
write_data[26] => mem.data_a[26].DATAIN
write_data[26] => mem.DATAIN26
write_data[27] => mem.data_a[27].DATAIN
write_data[27] => mem.DATAIN27
write_data[28] => mem.data_a[28].DATAIN
write_data[28] => mem.DATAIN28
write_data[29] => mem.data_a[29].DATAIN
write_data[29] => mem.DATAIN29
write_data[30] => mem.data_a[30].DATAIN
write_data[30] => mem.DATAIN30
write_data[31] => mem.data_a[31].DATAIN
write_data[31] => mem.DATAIN31
write_enable => always0.IN1
read_data[0] <= mem.DATAOUT
read_data[1] <= mem.DATAOUT1
read_data[2] <= mem.DATAOUT2
read_data[3] <= mem.DATAOUT3
read_data[4] <= mem.DATAOUT4
read_data[5] <= mem.DATAOUT5
read_data[6] <= mem.DATAOUT6
read_data[7] <= mem.DATAOUT7
read_data[8] <= mem.DATAOUT8
read_data[9] <= mem.DATAOUT9
read_data[10] <= mem.DATAOUT10
read_data[11] <= mem.DATAOUT11
read_data[12] <= mem.DATAOUT12
read_data[13] <= mem.DATAOUT13
read_data[14] <= mem.DATAOUT14
read_data[15] <= mem.DATAOUT15
read_data[16] <= mem.DATAOUT16
read_data[17] <= mem.DATAOUT17
read_data[18] <= mem.DATAOUT18
read_data[19] <= mem.DATAOUT19
read_data[20] <= mem.DATAOUT20
read_data[21] <= mem.DATAOUT21
read_data[22] <= mem.DATAOUT22
read_data[23] <= mem.DATAOUT23
read_data[24] <= mem.DATAOUT24
read_data[25] <= mem.DATAOUT25
read_data[26] <= mem.DATAOUT26
read_data[27] <= mem.DATAOUT27
read_data[28] <= mem.DATAOUT28
read_data[29] <= mem.DATAOUT29
read_data[30] <= mem.DATAOUT30
read_data[31] <= mem.DATAOUT31


|pframe|wb_rom:rom
wb_clk_i => wb_dat_o[0]~reg0.CLK
wb_clk_i => wb_dat_o[1]~reg0.CLK
wb_clk_i => wb_dat_o[2]~reg0.CLK
wb_clk_i => wb_dat_o[3]~reg0.CLK
wb_clk_i => wb_dat_o[4]~reg0.CLK
wb_clk_i => wb_dat_o[5]~reg0.CLK
wb_clk_i => wb_dat_o[6]~reg0.CLK
wb_clk_i => wb_dat_o[7]~reg0.CLK
wb_clk_i => wb_dat_o[8]~reg0.CLK
wb_clk_i => wb_dat_o[9]~reg0.CLK
wb_clk_i => wb_dat_o[10]~reg0.CLK
wb_clk_i => wb_dat_o[11]~reg0.CLK
wb_clk_i => wb_dat_o[12]~reg0.CLK
wb_clk_i => wb_dat_o[13]~reg0.CLK
wb_clk_i => wb_dat_o[14]~reg0.CLK
wb_clk_i => wb_dat_o[15]~reg0.CLK
wb_clk_i => wb_dat_o[16]~reg0.CLK
wb_clk_i => wb_dat_o[17]~reg0.CLK
wb_clk_i => wb_dat_o[18]~reg0.CLK
wb_clk_i => wb_dat_o[19]~reg0.CLK
wb_clk_i => wb_dat_o[20]~reg0.CLK
wb_clk_i => wb_dat_o[21]~reg0.CLK
wb_clk_i => wb_dat_o[22]~reg0.CLK
wb_clk_i => wb_dat_o[23]~reg0.CLK
wb_clk_i => wb_dat_o[24]~reg0.CLK
wb_clk_i => wb_dat_o[25]~reg0.CLK
wb_clk_i => wb_dat_o[26]~reg0.CLK
wb_clk_i => wb_dat_o[27]~reg0.CLK
wb_clk_i => wb_dat_o[28]~reg0.CLK
wb_clk_i => wb_dat_o[29]~reg0.CLK
wb_clk_i => wb_dat_o[30]~reg0.CLK
wb_clk_i => wb_dat_o[31]~reg0.CLK
wb_clk_i => wb_ack_o~reg0.CLK
wb_rst_i => wb_dat_o[0]~reg0.ACLR
wb_rst_i => wb_dat_o[1]~reg0.ACLR
wb_rst_i => wb_dat_o[2]~reg0.ACLR
wb_rst_i => wb_dat_o[3]~reg0.ACLR
wb_rst_i => wb_dat_o[4]~reg0.ACLR
wb_rst_i => wb_dat_o[5]~reg0.ACLR
wb_rst_i => wb_dat_o[6]~reg0.ACLR
wb_rst_i => wb_dat_o[7]~reg0.ACLR
wb_rst_i => wb_dat_o[8]~reg0.ACLR
wb_rst_i => wb_dat_o[9]~reg0.ACLR
wb_rst_i => wb_dat_o[10]~reg0.ACLR
wb_rst_i => wb_dat_o[11]~reg0.ACLR
wb_rst_i => wb_dat_o[12]~reg0.ACLR
wb_rst_i => wb_dat_o[13]~reg0.ACLR
wb_rst_i => wb_dat_o[14]~reg0.ACLR
wb_rst_i => wb_dat_o[15]~reg0.ACLR
wb_rst_i => wb_dat_o[16]~reg0.ACLR
wb_rst_i => wb_dat_o[17]~reg0.ACLR
wb_rst_i => wb_dat_o[18]~reg0.ACLR
wb_rst_i => wb_dat_o[19]~reg0.ACLR
wb_rst_i => wb_dat_o[20]~reg0.ACLR
wb_rst_i => wb_dat_o[21]~reg0.ACLR
wb_rst_i => wb_dat_o[22]~reg0.ACLR
wb_rst_i => wb_dat_o[23]~reg0.ACLR
wb_rst_i => wb_dat_o[24]~reg0.ACLR
wb_rst_i => wb_dat_o[25]~reg0.ACLR
wb_rst_i => wb_dat_o[26]~reg0.ACLR
wb_rst_i => wb_dat_o[27]~reg0.ACLR
wb_rst_i => wb_dat_o[28]~reg0.ACLR
wb_rst_i => wb_dat_o[29]~reg0.ACLR
wb_rst_i => wb_dat_o[30]~reg0.ACLR
wb_rst_i => wb_dat_o[31]~reg0.ACLR
wb_adr_i[0] => ~NO_FANOUT~
wb_adr_i[1] => ~NO_FANOUT~
wb_adr_i[2] => rom.RADDR
wb_adr_i[3] => rom.RADDR1
wb_adr_i[4] => rom.RADDR2
wb_adr_i[5] => rom.RADDR3
wb_adr_i[6] => rom.RADDR4
wb_adr_i[7] => rom.RADDR5
wb_adr_i[8] => rom.RADDR6
wb_adr_i[9] => rom.RADDR7
wb_adr_i[10] => rom.RADDR8
wb_adr_i[11] => rom.RADDR9
wb_adr_i[12] => rom.RADDR10
wb_adr_i[13] => rom.RADDR11
wb_adr_i[14] => ~NO_FANOUT~
wb_adr_i[15] => ~NO_FANOUT~
wb_adr_i[16] => ~NO_FANOUT~
wb_adr_i[17] => ~NO_FANOUT~
wb_adr_i[18] => ~NO_FANOUT~
wb_adr_i[19] => ~NO_FANOUT~
wb_adr_i[20] => ~NO_FANOUT~
wb_adr_i[21] => ~NO_FANOUT~
wb_adr_i[22] => ~NO_FANOUT~
wb_adr_i[23] => ~NO_FANOUT~
wb_adr_i[24] => ~NO_FANOUT~
wb_adr_i[25] => ~NO_FANOUT~
wb_adr_i[26] => ~NO_FANOUT~
wb_adr_i[27] => ~NO_FANOUT~
wb_adr_i[28] => ~NO_FANOUT~
wb_adr_i[29] => ~NO_FANOUT~
wb_adr_i[30] => ~NO_FANOUT~
wb_adr_i[31] => ~NO_FANOUT~
wb_dat_i[0] => ~NO_FANOUT~
wb_dat_i[1] => ~NO_FANOUT~
wb_dat_i[2] => ~NO_FANOUT~
wb_dat_i[3] => ~NO_FANOUT~
wb_dat_i[4] => ~NO_FANOUT~
wb_dat_i[5] => ~NO_FANOUT~
wb_dat_i[6] => ~NO_FANOUT~
wb_dat_i[7] => ~NO_FANOUT~
wb_dat_i[8] => ~NO_FANOUT~
wb_dat_i[9] => ~NO_FANOUT~
wb_dat_i[10] => ~NO_FANOUT~
wb_dat_i[11] => ~NO_FANOUT~
wb_dat_i[12] => ~NO_FANOUT~
wb_dat_i[13] => ~NO_FANOUT~
wb_dat_i[14] => ~NO_FANOUT~
wb_dat_i[15] => ~NO_FANOUT~
wb_dat_i[16] => ~NO_FANOUT~
wb_dat_i[17] => ~NO_FANOUT~
wb_dat_i[18] => ~NO_FANOUT~
wb_dat_i[19] => ~NO_FANOUT~
wb_dat_i[20] => ~NO_FANOUT~
wb_dat_i[21] => ~NO_FANOUT~
wb_dat_i[22] => ~NO_FANOUT~
wb_dat_i[23] => ~NO_FANOUT~
wb_dat_i[24] => ~NO_FANOUT~
wb_dat_i[25] => ~NO_FANOUT~
wb_dat_i[26] => ~NO_FANOUT~
wb_dat_i[27] => ~NO_FANOUT~
wb_dat_i[28] => ~NO_FANOUT~
wb_dat_i[29] => ~NO_FANOUT~
wb_dat_i[30] => ~NO_FANOUT~
wb_dat_i[31] => ~NO_FANOUT~
wb_dat_o[0] <= wb_dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[1] <= wb_dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[2] <= wb_dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[3] <= wb_dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[4] <= wb_dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[5] <= wb_dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[6] <= wb_dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[7] <= wb_dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[8] <= wb_dat_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[9] <= wb_dat_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[10] <= wb_dat_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[11] <= wb_dat_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[12] <= wb_dat_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[13] <= wb_dat_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[14] <= wb_dat_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[15] <= wb_dat_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[16] <= wb_dat_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[17] <= wb_dat_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[18] <= wb_dat_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[19] <= wb_dat_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[20] <= wb_dat_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[21] <= wb_dat_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[22] <= wb_dat_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[23] <= wb_dat_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[24] <= wb_dat_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[25] <= wb_dat_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[26] <= wb_dat_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[27] <= wb_dat_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[28] <= wb_dat_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[29] <= wb_dat_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[30] <= wb_dat_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[31] <= wb_dat_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_sel_i[0] => ~NO_FANOUT~
wb_sel_i[1] => ~NO_FANOUT~
wb_sel_i[2] => ~NO_FANOUT~
wb_sel_i[3] => ~NO_FANOUT~
wb_cti_i[0] => ~NO_FANOUT~
wb_cti_i[1] => ~NO_FANOUT~
wb_cti_i[2] => ~NO_FANOUT~
wb_bte_i[0] => ~NO_FANOUT~
wb_bte_i[1] => ~NO_FANOUT~
wb_cyc_i => wb_acc.IN0
wb_stb_i => wb_acc.IN1
wb_we_i => ~NO_FANOUT~
wb_ack_o <= wb_ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pframe|spi_flash:spi_flash
sys_clk => sys_clk.IN2
sys_rst => sys_rst.IN1
adr_i[0] => ~NO_FANOUT~
adr_i[1] => ~NO_FANOUT~
adr_i[2] => adr_i[2].IN1
adr_i[3] => adr_i[3].IN1
adr_i[4] => adr_i[4].IN1
adr_i[5] => adr_i[5].IN1
adr_i[6] => adr_i[6].IN1
adr_i[7] => adr_i[7].IN1
adr_i[8] => spi_adr.DATAB
adr_i[8] => ack_o.DATAA
adr_i[8] => state.DATAA
adr_i[9] => spi_adr.DATAB
adr_i[10] => spi_adr.DATAB
adr_i[11] => spi_adr.DATAB
adr_i[12] => spi_adr.DATAB
adr_i[13] => spi_adr.DATAB
adr_i[14] => spi_adr.DATAB
adr_i[15] => spi_adr.DATAB
adr_i[16] => spi_adr.DATAB
adr_i[17] => spi_adr.DATAB
adr_i[18] => spi_adr.DATAB
adr_i[19] => spi_adr.DATAB
adr_i[20] => spi_adr.DATAB
adr_i[21] => spi_adr.DATAB
adr_i[22] => spi_adr.DATAB
adr_i[23] => spi_adr.DATAB
adr_i[24] => ~NO_FANOUT~
adr_i[25] => ~NO_FANOUT~
adr_i[26] => ~NO_FANOUT~
adr_i[27] => ~NO_FANOUT~
adr_i[28] => ~NO_FANOUT~
adr_i[29] => ~NO_FANOUT~
adr_i[30] => ~NO_FANOUT~
adr_i[31] => ~NO_FANOUT~
dat_i[0] => dat_i[0].IN1
dat_i[1] => dat_i[1].IN1
dat_i[2] => dat_i[2].IN1
dat_i[3] => dat_i[3].IN1
dat_i[4] => dat_i[4].IN1
dat_i[5] => dat_i[5].IN1
dat_i[6] => dat_i[6].IN1
dat_i[7] => dat_i[7].IN1
dat_i[8] => dat_i[8].IN1
dat_i[9] => dat_i[9].IN1
dat_i[10] => dat_i[10].IN1
dat_i[11] => dat_i[11].IN1
dat_i[12] => dat_i[12].IN1
dat_i[13] => dat_i[13].IN1
dat_i[14] => dat_i[14].IN1
dat_i[15] => dat_i[15].IN1
dat_i[16] => dat_i[16].IN1
dat_i[17] => dat_i[17].IN1
dat_i[18] => dat_i[18].IN1
dat_i[19] => dat_i[19].IN1
dat_i[20] => dat_i[20].IN1
dat_i[21] => dat_i[21].IN1
dat_i[22] => dat_i[22].IN1
dat_i[23] => dat_i[23].IN1
dat_i[24] => dat_i[24].IN1
dat_i[25] => dat_i[25].IN1
dat_i[26] => dat_i[26].IN1
dat_i[27] => dat_i[27].IN1
dat_i[28] => dat_i[28].IN1
dat_i[29] => dat_i[29].IN1
dat_i[30] => dat_i[30].IN1
dat_i[31] => dat_i[31].IN1
dat_o[0] <= dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[8] <= dat_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[9] <= dat_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[10] <= dat_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[11] <= dat_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[12] <= dat_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[13] <= dat_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[14] <= dat_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[15] <= dat_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[16] <= dat_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[17] <= dat_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[18] <= dat_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[19] <= dat_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[20] <= dat_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[21] <= dat_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[22] <= dat_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[23] <= dat_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[24] <= dat_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[25] <= dat_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[26] <= dat_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[27] <= dat_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[28] <= dat_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[29] <= dat_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[30] <= dat_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[31] <= dat_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_i[0] => ~NO_FANOUT~
sel_i[1] => ~NO_FANOUT~
sel_i[2] => ~NO_FANOUT~
sel_i[3] => ~NO_FANOUT~
stb_i => always2.IN0
cyc_i => always2.IN1
we_i => spi_cmd.OUTPUTSELECT
we_i => spi_cmd.OUTPUTSELECT
we_i => spi_cmd.OUTPUTSELECT
we_i => spi_cmd.OUTPUTSELECT
we_i => spi_cmd.OUTPUTSELECT
we_i => spi_cmd.OUTPUTSELECT
we_i => spi_cmd.OUTPUTSELECT
we_i => spi_cmd.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => spi_adr.OUTPUTSELECT
we_i => state.OUTPUTSELECT
we_i => ack_o.OUTPUTSELECT
ack_o <= ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_cs_n <= flash_ctrl:flash_ctrl.spi_cs_n
spi_clk <= flash_ctrl:flash_ctrl.spi_clk
spi_mosi <= flash_ctrl:flash_ctrl.spi_mosi
spi_miso => spi_miso.IN1


|pframe|spi_flash:spi_flash|flash_ctrl:flash_ctrl
sys_clk => clk_cnt[0].CLK
sys_clk => clk_cnt[1].CLK
sys_clk => clk_cnt[2].CLK
sys_clk => clk_cnt[3].CLK
sys_rst => spi_op_cnt[0].ACLR
sys_rst => spi_op_cnt[1].ACLR
sys_rst => spi_op_cnt[2].ACLR
sys_rst => spi_op_cnt[3].ACLR
sys_rst => spi_op_cnt[4].ACLR
sys_rst => spi_op_cnt[5].ACLR
sys_rst => spi_op_cnt[6].ACLR
sys_rst => spi_op_cnt[7].ACLR
sys_rst => spi_op_cnt[8].ACLR
sys_rst => spi_op_cnt[9].ACLR
sys_rst => spi_op_cnt[10].ACLR
sys_rst => spi_op_cnt[11].ACLR
sys_rst => spi_cs.ACLR
sys_rst => clk_cnt[0].ACLR
sys_rst => clk_cnt[1].ACLR
sys_rst => clk_cnt[2].ACLR
sys_rst => clk_cnt[3].ACLR
fsm_cmd[0] => Equal1.IN0
fsm_cmd[1] => Equal1.IN1
spi_cmd[0] => Decoder0.IN7
spi_cmd[0] => Mux1.IN7
spi_cmd[0] => Mux2.IN7
spi_cmd[0] => Mux0.IN7
spi_cmd[1] => Decoder0.IN6
spi_cmd[1] => Mux1.IN6
spi_cmd[1] => Mux2.IN6
spi_cmd[1] => Mux0.IN6
spi_cmd[2] => Decoder0.IN5
spi_cmd[2] => Mux1.IN5
spi_cmd[2] => Mux2.IN5
spi_cmd[2] => Mux0.IN5
spi_cmd[3] => Decoder0.IN4
spi_cmd[3] => Mux1.IN4
spi_cmd[3] => Mux2.IN4
spi_cmd[3] => Mux0.IN4
spi_cmd[4] => Decoder0.IN3
spi_cmd[4] => Mux1.IN3
spi_cmd[4] => Mux2.IN3
spi_cmd[4] => Mux0.IN3
spi_cmd[5] => Decoder0.IN2
spi_cmd[5] => Mux1.IN2
spi_cmd[5] => Mux2.IN2
spi_cmd[5] => Mux0.IN2
spi_cmd[6] => Decoder0.IN1
spi_cmd[6] => Mux1.IN1
spi_cmd[6] => Mux2.IN1
spi_cmd[6] => Mux0.IN1
spi_cmd[7] => Decoder0.IN0
spi_cmd[7] => Mux1.IN0
spi_cmd[7] => Mux2.IN0
spi_cmd[7] => Mux0.IN0
spi_adr[0] => Mux2.IN36
spi_adr[0] => Mux0.IN38
spi_adr[1] => Mux2.IN35
spi_adr[1] => Mux0.IN37
spi_adr[2] => Mux2.IN34
spi_adr[2] => Mux0.IN36
spi_adr[3] => Mux2.IN33
spi_adr[3] => Mux0.IN35
spi_adr[4] => Mux2.IN32
spi_adr[4] => Mux0.IN34
spi_adr[5] => Mux2.IN31
spi_adr[5] => Mux0.IN33
spi_adr[6] => Mux2.IN30
spi_adr[6] => Mux0.IN32
spi_adr[7] => Mux2.IN29
spi_adr[7] => Mux0.IN31
spi_adr[8] => Mux2.IN28
spi_adr[8] => Mux0.IN30
spi_adr[9] => Mux2.IN27
spi_adr[9] => Mux0.IN29
spi_adr[10] => Mux2.IN26
spi_adr[10] => Mux0.IN28
spi_adr[11] => Mux2.IN25
spi_adr[11] => Mux0.IN27
spi_adr[12] => Mux2.IN24
spi_adr[12] => Mux0.IN26
spi_adr[13] => Mux2.IN23
spi_adr[13] => Mux0.IN25
spi_adr[14] => Mux2.IN22
spi_adr[14] => Mux0.IN24
spi_adr[15] => Mux2.IN21
spi_adr[15] => Mux0.IN23
spi_adr[16] => Mux2.IN20
spi_adr[16] => Mux0.IN22
spi_adr[17] => Mux2.IN19
spi_adr[17] => Mux0.IN21
spi_adr[18] => Mux2.IN18
spi_adr[18] => Mux0.IN20
spi_adr[19] => Mux2.IN17
spi_adr[19] => Mux0.IN19
spi_adr[20] => Mux2.IN16
spi_adr[20] => Mux0.IN18
spi_adr[21] => Mux2.IN15
spi_adr[21] => Mux0.IN17
spi_adr[22] => Mux2.IN14
spi_adr[22] => Mux0.IN16
spi_adr[23] => Mux2.IN13
spi_adr[23] => Mux0.IN15
spi_dat[0] <= spi_dat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[1] <= spi_dat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[2] <= spi_dat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[3] <= spi_dat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[4] <= spi_dat[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[5] <= spi_dat[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[6] <= spi_dat[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[7] <= spi_dat[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[8] <= spi_dat[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[9] <= spi_dat[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[10] <= spi_dat[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[11] <= spi_dat[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[12] <= spi_dat[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[13] <= spi_dat[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[14] <= spi_dat[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[15] <= spi_dat[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[16] <= spi_dat[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[17] <= spi_dat[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[18] <= spi_dat[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[19] <= spi_dat[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[20] <= spi_dat[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[21] <= spi_dat[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[22] <= spi_dat[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[23] <= spi_dat[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[24] <= spi_dat[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[25] <= spi_dat[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[26] <= spi_dat[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[27] <= spi_dat[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[28] <= spi_dat[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[29] <= spi_dat[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[30] <= spi_dat[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_dat[31] <= spi_dat[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgm_mem_rd_clk <= spi_op_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
pgm_mem_rd_adr[0] <= spi_op_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
pgm_mem_rd_adr[1] <= spi_op_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
pgm_mem_rd_adr[2] <= spi_op_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
pgm_mem_rd_adr[3] <= spi_op_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
pgm_mem_rd_adr[4] <= spi_op_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
pgm_mem_rd_adr[5] <= spi_op_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
pgm_mem_rd_dat[0] => Mux3.IN31
pgm_mem_rd_dat[1] => Mux3.IN30
pgm_mem_rd_dat[2] => Mux3.IN29
pgm_mem_rd_dat[3] => Mux3.IN28
pgm_mem_rd_dat[4] => Mux3.IN27
pgm_mem_rd_dat[5] => Mux3.IN26
pgm_mem_rd_dat[6] => Mux3.IN25
pgm_mem_rd_dat[7] => Mux3.IN24
pgm_mem_rd_dat[8] => Mux3.IN23
pgm_mem_rd_dat[9] => Mux3.IN22
pgm_mem_rd_dat[10] => Mux3.IN21
pgm_mem_rd_dat[11] => Mux3.IN20
pgm_mem_rd_dat[12] => Mux3.IN19
pgm_mem_rd_dat[13] => Mux3.IN18
pgm_mem_rd_dat[14] => Mux3.IN17
pgm_mem_rd_dat[15] => Mux3.IN16
pgm_mem_rd_dat[16] => Mux3.IN15
pgm_mem_rd_dat[17] => Mux3.IN14
pgm_mem_rd_dat[18] => Mux3.IN13
pgm_mem_rd_dat[19] => Mux3.IN12
pgm_mem_rd_dat[20] => Mux3.IN11
pgm_mem_rd_dat[21] => Mux3.IN10
pgm_mem_rd_dat[22] => Mux3.IN9
pgm_mem_rd_dat[23] => Mux3.IN8
pgm_mem_rd_dat[24] => Mux3.IN7
pgm_mem_rd_dat[25] => Mux3.IN6
pgm_mem_rd_dat[26] => Mux3.IN5
pgm_mem_rd_dat[27] => Mux3.IN4
pgm_mem_rd_dat[28] => Mux3.IN3
pgm_mem_rd_dat[29] => Mux3.IN2
pgm_mem_rd_dat[30] => Mux3.IN1
pgm_mem_rd_dat[31] => Mux3.IN0
spi_clk <= clk_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
spi_cs_n <= spi_cs.DB_MAX_OUTPUT_PORT_TYPE
spi_mosi <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
spi_miso => spi_dat[0]~reg0.DATAIN


|pframe|spi_flash:spi_flash|simple_dual_ram:page_pgm_mem
data[0] => ram.data_a[0].DATAIN
data[0] => ram.DATAIN
data[1] => ram.data_a[1].DATAIN
data[1] => ram.DATAIN1
data[2] => ram.data_a[2].DATAIN
data[2] => ram.DATAIN2
data[3] => ram.data_a[3].DATAIN
data[3] => ram.DATAIN3
data[4] => ram.data_a[4].DATAIN
data[4] => ram.DATAIN4
data[5] => ram.data_a[5].DATAIN
data[5] => ram.DATAIN5
data[6] => ram.data_a[6].DATAIN
data[6] => ram.DATAIN6
data[7] => ram.data_a[7].DATAIN
data[7] => ram.DATAIN7
data[8] => ram.data_a[8].DATAIN
data[8] => ram.DATAIN8
data[9] => ram.data_a[9].DATAIN
data[9] => ram.DATAIN9
data[10] => ram.data_a[10].DATAIN
data[10] => ram.DATAIN10
data[11] => ram.data_a[11].DATAIN
data[11] => ram.DATAIN11
data[12] => ram.data_a[12].DATAIN
data[12] => ram.DATAIN12
data[13] => ram.data_a[13].DATAIN
data[13] => ram.DATAIN13
data[14] => ram.data_a[14].DATAIN
data[14] => ram.DATAIN14
data[15] => ram.data_a[15].DATAIN
data[15] => ram.DATAIN15
data[16] => ram.data_a[16].DATAIN
data[16] => ram.DATAIN16
data[17] => ram.data_a[17].DATAIN
data[17] => ram.DATAIN17
data[18] => ram.data_a[18].DATAIN
data[18] => ram.DATAIN18
data[19] => ram.data_a[19].DATAIN
data[19] => ram.DATAIN19
data[20] => ram.data_a[20].DATAIN
data[20] => ram.DATAIN20
data[21] => ram.data_a[21].DATAIN
data[21] => ram.DATAIN21
data[22] => ram.data_a[22].DATAIN
data[22] => ram.DATAIN22
data[23] => ram.data_a[23].DATAIN
data[23] => ram.DATAIN23
data[24] => ram.data_a[24].DATAIN
data[24] => ram.DATAIN24
data[25] => ram.data_a[25].DATAIN
data[25] => ram.DATAIN25
data[26] => ram.data_a[26].DATAIN
data[26] => ram.DATAIN26
data[27] => ram.data_a[27].DATAIN
data[27] => ram.DATAIN27
data[28] => ram.data_a[28].DATAIN
data[28] => ram.DATAIN28
data[29] => ram.data_a[29].DATAIN
data[29] => ram.DATAIN29
data[30] => ram.data_a[30].DATAIN
data[30] => ram.DATAIN30
data[31] => ram.data_a[31].DATAIN
data[31] => ram.DATAIN31
read_addr[0] => ram.RADDR
read_addr[1] => ram.RADDR1
read_addr[2] => ram.RADDR2
read_addr[3] => ram.RADDR3
read_addr[4] => ram.RADDR4
read_addr[5] => ram.RADDR5
write_addr[0] => ram.waddr_a[0].DATAIN
write_addr[0] => ram.WADDR
write_addr[1] => ram.waddr_a[1].DATAIN
write_addr[1] => ram.WADDR1
write_addr[2] => ram.waddr_a[2].DATAIN
write_addr[2] => ram.WADDR2
write_addr[3] => ram.waddr_a[3].DATAIN
write_addr[3] => ram.WADDR3
write_addr[4] => ram.waddr_a[4].DATAIN
write_addr[4] => ram.WADDR4
write_addr[5] => ram.waddr_a[5].DATAIN
write_addr[5] => ram.WADDR5
we => ram.we_a.DATAIN
we => ram.WE
read_clock => q[0]~reg0.CLK
read_clock => q[1]~reg0.CLK
read_clock => q[2]~reg0.CLK
read_clock => q[3]~reg0.CLK
read_clock => q[4]~reg0.CLK
read_clock => q[5]~reg0.CLK
read_clock => q[6]~reg0.CLK
read_clock => q[7]~reg0.CLK
read_clock => q[8]~reg0.CLK
read_clock => q[9]~reg0.CLK
read_clock => q[10]~reg0.CLK
read_clock => q[11]~reg0.CLK
read_clock => q[12]~reg0.CLK
read_clock => q[13]~reg0.CLK
read_clock => q[14]~reg0.CLK
read_clock => q[15]~reg0.CLK
read_clock => q[16]~reg0.CLK
read_clock => q[17]~reg0.CLK
read_clock => q[18]~reg0.CLK
read_clock => q[19]~reg0.CLK
read_clock => q[20]~reg0.CLK
read_clock => q[21]~reg0.CLK
read_clock => q[22]~reg0.CLK
read_clock => q[23]~reg0.CLK
read_clock => q[24]~reg0.CLK
read_clock => q[25]~reg0.CLK
read_clock => q[26]~reg0.CLK
read_clock => q[27]~reg0.CLK
read_clock => q[28]~reg0.CLK
read_clock => q[29]~reg0.CLK
read_clock => q[30]~reg0.CLK
read_clock => q[31]~reg0.CLK
write_clock => ram.we_a.CLK
write_clock => ram.waddr_a[5].CLK
write_clock => ram.waddr_a[4].CLK
write_clock => ram.waddr_a[3].CLK
write_clock => ram.waddr_a[2].CLK
write_clock => ram.waddr_a[1].CLK
write_clock => ram.waddr_a[0].CLK
write_clock => ram.data_a[31].CLK
write_clock => ram.data_a[30].CLK
write_clock => ram.data_a[29].CLK
write_clock => ram.data_a[28].CLK
write_clock => ram.data_a[27].CLK
write_clock => ram.data_a[26].CLK
write_clock => ram.data_a[25].CLK
write_clock => ram.data_a[24].CLK
write_clock => ram.data_a[23].CLK
write_clock => ram.data_a[22].CLK
write_clock => ram.data_a[21].CLK
write_clock => ram.data_a[20].CLK
write_clock => ram.data_a[19].CLK
write_clock => ram.data_a[18].CLK
write_clock => ram.data_a[17].CLK
write_clock => ram.data_a[16].CLK
write_clock => ram.data_a[15].CLK
write_clock => ram.data_a[14].CLK
write_clock => ram.data_a[13].CLK
write_clock => ram.data_a[12].CLK
write_clock => ram.data_a[11].CLK
write_clock => ram.data_a[10].CLK
write_clock => ram.data_a[9].CLK
write_clock => ram.data_a[8].CLK
write_clock => ram.data_a[7].CLK
write_clock => ram.data_a[6].CLK
write_clock => ram.data_a[5].CLK
write_clock => ram.data_a[4].CLK
write_clock => ram.data_a[3].CLK
write_clock => ram.data_a[2].CLK
write_clock => ram.data_a[1].CLK
write_clock => ram.data_a[0].CLK
write_clock => ram.CLK0
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pframe|uart:uart
sys_clk => sys_clk.IN1
sys_rst => sys_rst.IN1
csr_a[0] => Decoder0.IN2
csr_a[0] => Mux0.IN8
csr_a[0] => Mux1.IN8
csr_a[0] => Mux2.IN8
csr_a[0] => Mux3.IN8
csr_a[0] => Mux4.IN8
csr_a[0] => Mux5.IN6
csr_a[0] => Mux6.IN6
csr_a[0] => Mux7.IN5
csr_a[0] => Equal1.IN2
csr_a[1] => Decoder0.IN1
csr_a[1] => Mux0.IN7
csr_a[1] => Mux1.IN7
csr_a[1] => Mux2.IN7
csr_a[1] => Mux3.IN7
csr_a[1] => Mux4.IN7
csr_a[1] => Mux5.IN5
csr_a[1] => Mux6.IN5
csr_a[1] => Mux7.IN4
csr_a[1] => Equal1.IN1
csr_a[2] => Decoder0.IN0
csr_a[2] => Mux0.IN6
csr_a[2] => Mux1.IN6
csr_a[2] => Mux2.IN6
csr_a[2] => Mux3.IN6
csr_a[2] => Mux4.IN6
csr_a[2] => Mux5.IN4
csr_a[2] => Mux6.IN4
csr_a[2] => Mux7.IN3
csr_a[2] => Equal1.IN0
csr_a[3] => ~NO_FANOUT~
csr_a[4] => ~NO_FANOUT~
csr_a[5] => ~NO_FANOUT~
csr_a[6] => ~NO_FANOUT~
csr_a[7] => ~NO_FANOUT~
csr_a[8] => ~NO_FANOUT~
csr_a[9] => ~NO_FANOUT~
csr_a[10] => Equal0.IN3
csr_a[11] => Equal0.IN2
csr_a[12] => Equal0.IN1
csr_a[13] => Equal0.IN0
csr_we => tx_wr.IN1
csr_we => break_en.OUTPUTSELECT
csr_we => rx_irq_en.OUTPUTSELECT
csr_we => tx_irq_en.OUTPUTSELECT
csr_we => thru_en.OUTPUTSELECT
csr_we => rx_event.OUTPUTSELECT
csr_we => tx_event.OUTPUTSELECT
csr_we => divisor.OUTPUTSELECT
csr_we => divisor.OUTPUTSELECT
csr_we => divisor.OUTPUTSELECT
csr_we => divisor.OUTPUTSELECT
csr_we => divisor.OUTPUTSELECT
csr_we => divisor.OUTPUTSELECT
csr_we => divisor.OUTPUTSELECT
csr_we => divisor.OUTPUTSELECT
csr_we => divisor.OUTPUTSELECT
csr_we => divisor.OUTPUTSELECT
csr_we => divisor.OUTPUTSELECT
csr_we => divisor.OUTPUTSELECT
csr_we => divisor.OUTPUTSELECT
csr_we => divisor.OUTPUTSELECT
csr_we => divisor.OUTPUTSELECT
csr_we => divisor.OUTPUTSELECT
csr_di[0] => tx_data[0].IN1
csr_di[1] => tx_data[1].IN1
csr_di[2] => tx_data[2].IN1
csr_di[3] => tx_data[3].IN1
csr_di[4] => tx_data[4].IN1
csr_di[5] => tx_data[5].IN1
csr_di[6] => tx_data[6].IN1
csr_di[7] => tx_data[7].IN1
csr_di[8] => divisor.DATAB
csr_di[9] => divisor.DATAB
csr_di[10] => divisor.DATAB
csr_di[11] => divisor.DATAB
csr_di[12] => divisor.DATAB
csr_di[13] => divisor.DATAB
csr_di[14] => divisor.DATAB
csr_di[15] => divisor.DATAB
csr_di[16] => ~NO_FANOUT~
csr_di[17] => ~NO_FANOUT~
csr_di[18] => ~NO_FANOUT~
csr_di[19] => ~NO_FANOUT~
csr_di[20] => ~NO_FANOUT~
csr_di[21] => ~NO_FANOUT~
csr_di[22] => ~NO_FANOUT~
csr_di[23] => ~NO_FANOUT~
csr_di[24] => ~NO_FANOUT~
csr_di[25] => ~NO_FANOUT~
csr_di[26] => ~NO_FANOUT~
csr_di[27] => ~NO_FANOUT~
csr_di[28] => ~NO_FANOUT~
csr_di[29] => ~NO_FANOUT~
csr_di[30] => ~NO_FANOUT~
csr_di[31] => ~NO_FANOUT~
csr_do[0] <= csr_do[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[1] <= csr_do[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[2] <= csr_do[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[3] <= csr_do[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[4] <= csr_do[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[5] <= csr_do[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[6] <= csr_do[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[7] <= csr_do[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[8] <= csr_do[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[9] <= csr_do[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[10] <= csr_do[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[11] <= csr_do[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[12] <= csr_do[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[13] <= csr_do[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[14] <= csr_do[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[15] <= csr_do[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[16] <= csr_do[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[17] <= csr_do[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[18] <= csr_do[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[19] <= csr_do[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[20] <= csr_do[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[21] <= csr_do[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[22] <= csr_do[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[23] <= csr_do[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[24] <= csr_do[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[25] <= csr_do[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[26] <= csr_do[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[27] <= csr_do[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[28] <= csr_do[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[29] <= csr_do[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[30] <= csr_do[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[31] <= csr_do[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
uart_rx => uart_rx.IN1
uart_tx <= uart_tx.DB_MAX_OUTPUT_PORT_TYPE
break <= break.DB_MAX_OUTPUT_PORT_TYPE


|pframe|uart:uart|uart_transceiver:transceiver
sys_rst => enable16_counter.OUTPUTSELECT
sys_rst => enable16_counter.OUTPUTSELECT
sys_rst => enable16_counter.OUTPUTSELECT
sys_rst => enable16_counter.OUTPUTSELECT
sys_rst => enable16_counter.OUTPUTSELECT
sys_rst => enable16_counter.OUTPUTSELECT
sys_rst => enable16_counter.OUTPUTSELECT
sys_rst => enable16_counter.OUTPUTSELECT
sys_rst => enable16_counter.OUTPUTSELECT
sys_rst => enable16_counter.OUTPUTSELECT
sys_rst => enable16_counter.OUTPUTSELECT
sys_rst => enable16_counter.OUTPUTSELECT
sys_rst => enable16_counter.OUTPUTSELECT
sys_rst => enable16_counter.OUTPUTSELECT
sys_rst => enable16_counter.OUTPUTSELECT
sys_rst => enable16_counter.OUTPUTSELECT
sys_rst => rx_done.OUTPUTSELECT
sys_rst => rx_busy.OUTPUTSELECT
sys_rst => rx_count16.OUTPUTSELECT
sys_rst => rx_count16.OUTPUTSELECT
sys_rst => rx_count16.OUTPUTSELECT
sys_rst => rx_count16.OUTPUTSELECT
sys_rst => rx_bitcount.OUTPUTSELECT
sys_rst => rx_bitcount.OUTPUTSELECT
sys_rst => rx_bitcount.OUTPUTSELECT
sys_rst => rx_bitcount.OUTPUTSELECT
sys_rst => break.OUTPUTSELECT
sys_rst => uart_rx_r.OUTPUTSELECT
sys_rst => tx_done.OUTPUTSELECT
sys_rst => tx_busy.OUTPUTSELECT
sys_rst => uart_tx.OUTPUTSELECT
sys_rst => tx_count16[0].ENA
sys_rst => rx_reg[0].ENA
sys_rst => tx_count16[1].ENA
sys_rst => tx_count16[2].ENA
sys_rst => tx_count16[3].ENA
sys_rst => tx_bitcount[0].ENA
sys_rst => tx_bitcount[1].ENA
sys_rst => tx_bitcount[2].ENA
sys_rst => tx_bitcount[3].ENA
sys_rst => tx_reg[0].ENA
sys_rst => tx_reg[1].ENA
sys_rst => tx_reg[2].ENA
sys_rst => tx_reg[3].ENA
sys_rst => tx_reg[4].ENA
sys_rst => tx_reg[5].ENA
sys_rst => tx_reg[6].ENA
sys_rst => tx_reg[7].ENA
sys_rst => rx_reg[1].ENA
sys_rst => rx_reg[2].ENA
sys_rst => rx_reg[3].ENA
sys_rst => rx_reg[4].ENA
sys_rst => rx_reg[5].ENA
sys_rst => rx_reg[6].ENA
sys_rst => rx_reg[7].ENA
sys_rst => rx_data[0]~reg0.ENA
sys_rst => rx_data[1]~reg0.ENA
sys_rst => rx_data[2]~reg0.ENA
sys_rst => rx_data[3]~reg0.ENA
sys_rst => rx_data[4]~reg0.ENA
sys_rst => rx_data[5]~reg0.ENA
sys_rst => rx_data[6]~reg0.ENA
sys_rst => rx_data[7]~reg0.ENA
sys_clk => tx_count16[0].CLK
sys_clk => tx_count16[1].CLK
sys_clk => tx_count16[2].CLK
sys_clk => tx_count16[3].CLK
sys_clk => tx_bitcount[0].CLK
sys_clk => tx_bitcount[1].CLK
sys_clk => tx_bitcount[2].CLK
sys_clk => tx_bitcount[3].CLK
sys_clk => tx_reg[0].CLK
sys_clk => tx_reg[1].CLK
sys_clk => tx_reg[2].CLK
sys_clk => tx_reg[3].CLK
sys_clk => tx_reg[4].CLK
sys_clk => tx_reg[5].CLK
sys_clk => tx_reg[6].CLK
sys_clk => tx_reg[7].CLK
sys_clk => uart_tx~reg0.CLK
sys_clk => tx_busy.CLK
sys_clk => tx_done~reg0.CLK
sys_clk => rx_reg[0].CLK
sys_clk => rx_reg[1].CLK
sys_clk => rx_reg[2].CLK
sys_clk => rx_reg[3].CLK
sys_clk => rx_reg[4].CLK
sys_clk => rx_reg[5].CLK
sys_clk => rx_reg[6].CLK
sys_clk => rx_reg[7].CLK
sys_clk => rx_data[0]~reg0.CLK
sys_clk => rx_data[1]~reg0.CLK
sys_clk => rx_data[2]~reg0.CLK
sys_clk => rx_data[3]~reg0.CLK
sys_clk => rx_data[4]~reg0.CLK
sys_clk => rx_data[5]~reg0.CLK
sys_clk => rx_data[6]~reg0.CLK
sys_clk => rx_data[7]~reg0.CLK
sys_clk => uart_rx_r.CLK
sys_clk => break~reg0.CLK
sys_clk => rx_bitcount[0].CLK
sys_clk => rx_bitcount[1].CLK
sys_clk => rx_bitcount[2].CLK
sys_clk => rx_bitcount[3].CLK
sys_clk => rx_count16[0].CLK
sys_clk => rx_count16[1].CLK
sys_clk => rx_count16[2].CLK
sys_clk => rx_count16[3].CLK
sys_clk => rx_busy.CLK
sys_clk => rx_done~reg0.CLK
sys_clk => uart_rx2.CLK
sys_clk => uart_rx1.CLK
sys_clk => enable16_counter[0].CLK
sys_clk => enable16_counter[1].CLK
sys_clk => enable16_counter[2].CLK
sys_clk => enable16_counter[3].CLK
sys_clk => enable16_counter[4].CLK
sys_clk => enable16_counter[5].CLK
sys_clk => enable16_counter[6].CLK
sys_clk => enable16_counter[7].CLK
sys_clk => enable16_counter[8].CLK
sys_clk => enable16_counter[9].CLK
sys_clk => enable16_counter[10].CLK
sys_clk => enable16_counter[11].CLK
sys_clk => enable16_counter[12].CLK
sys_clk => enable16_counter[13].CLK
sys_clk => enable16_counter[14].CLK
sys_clk => enable16_counter[15].CLK
uart_rx => uart_rx1.DATAIN
uart_tx <= uart_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
divisor[0] => Add1.IN32
divisor[1] => Add1.IN31
divisor[2] => Add1.IN30
divisor[3] => Add1.IN29
divisor[4] => Add1.IN28
divisor[5] => Add1.IN27
divisor[6] => Add1.IN26
divisor[7] => Add1.IN25
divisor[8] => Add1.IN24
divisor[9] => Add1.IN23
divisor[10] => Add1.IN22
divisor[11] => Add1.IN21
divisor[12] => Add1.IN20
divisor[13] => Add1.IN19
divisor[14] => Add1.IN18
divisor[15] => Add1.IN17
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_done <= rx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[0] => tx_reg.DATAB
tx_data[1] => tx_reg.DATAB
tx_data[2] => tx_reg.DATAB
tx_data[3] => tx_reg.DATAB
tx_data[4] => tx_reg.DATAB
tx_data[5] => tx_reg.DATAB
tx_data[6] => tx_reg.DATAB
tx_data[7] => tx_reg.DATAB
tx_wr => tx_reg.OUTPUTSELECT
tx_wr => tx_reg.OUTPUTSELECT
tx_wr => tx_reg.OUTPUTSELECT
tx_wr => tx_reg.OUTPUTSELECT
tx_wr => tx_reg.OUTPUTSELECT
tx_wr => tx_reg.OUTPUTSELECT
tx_wr => tx_reg.OUTPUTSELECT
tx_wr => tx_reg.OUTPUTSELECT
tx_wr => tx_bitcount.OUTPUTSELECT
tx_wr => tx_bitcount.OUTPUTSELECT
tx_wr => tx_bitcount.OUTPUTSELECT
tx_wr => tx_bitcount.OUTPUTSELECT
tx_wr => tx_count16.OUTPUTSELECT
tx_wr => tx_count16.OUTPUTSELECT
tx_wr => tx_count16.OUTPUTSELECT
tx_wr => tx_count16.OUTPUTSELECT
tx_wr => tx_busy.OUTPUTSELECT
tx_wr => uart_tx.OUTPUTSELECT
tx_wr => tx_done.OUTPUTSELECT
tx_done <= tx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
break <= break~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pframe|sysctl:sysctl
sys_clk => sysctl_reset~reg0.CLK
sys_clk => pwm1_reg[0].CLK
sys_clk => pwm1_reg[1].CLK
sys_clk => pwm1_reg[2].CLK
sys_clk => pwm1_reg[3].CLK
sys_clk => pwm1_reg[4].CLK
sys_clk => pwm1_reg[5].CLK
sys_clk => pwm1_reg[6].CLK
sys_clk => pwm1_reg[7].CLK
sys_clk => pwm1_reg[8].CLK
sys_clk => pwm1_reg[9].CLK
sys_clk => pwm1_reg[10].CLK
sys_clk => pwm1_reg[11].CLK
sys_clk => pwm1_reg[12].CLK
sys_clk => pwm1_reg[13].CLK
sys_clk => pwm1_reg[14].CLK
sys_clk => pwm1_reg[15].CLK
sys_clk => pwm1_reg[16].CLK
sys_clk => pwm1_reg[17].CLK
sys_clk => pwm1_reg[18].CLK
sys_clk => pwm1_reg[19].CLK
sys_clk => pwm1_reg[20].CLK
sys_clk => pwm1_reg[21].CLK
sys_clk => pwm1_reg[22].CLK
sys_clk => pwm1_reg[23].CLK
sys_clk => pwm1_reg[24].CLK
sys_clk => pwm1_reg[25].CLK
sys_clk => pwm1_reg[26].CLK
sys_clk => pwm1_reg[27].CLK
sys_clk => pwm1_reg[28].CLK
sys_clk => pwm1_reg[29].CLK
sys_clk => pwm1_reg[30].CLK
sys_clk => pwm1_reg[31].CLK
sys_clk => pwm0_reg[0].CLK
sys_clk => pwm0_reg[1].CLK
sys_clk => pwm0_reg[2].CLK
sys_clk => pwm0_reg[3].CLK
sys_clk => pwm0_reg[4].CLK
sys_clk => pwm0_reg[5].CLK
sys_clk => pwm0_reg[6].CLK
sys_clk => pwm0_reg[7].CLK
sys_clk => pwm0_reg[8].CLK
sys_clk => pwm0_reg[9].CLK
sys_clk => pwm0_reg[10].CLK
sys_clk => pwm0_reg[11].CLK
sys_clk => pwm0_reg[12].CLK
sys_clk => pwm0_reg[13].CLK
sys_clk => pwm0_reg[14].CLK
sys_clk => pwm0_reg[15].CLK
sys_clk => pwm0_reg[16].CLK
sys_clk => pwm0_reg[17].CLK
sys_clk => pwm0_reg[18].CLK
sys_clk => pwm0_reg[19].CLK
sys_clk => pwm0_reg[20].CLK
sys_clk => pwm0_reg[21].CLK
sys_clk => pwm0_reg[22].CLK
sys_clk => pwm0_reg[23].CLK
sys_clk => pwm0_reg[24].CLK
sys_clk => pwm0_reg[25].CLK
sys_clk => pwm0_reg[26].CLK
sys_clk => pwm0_reg[27].CLK
sys_clk => pwm0_reg[28].CLK
sys_clk => pwm0_reg[29].CLK
sys_clk => pwm0_reg[30].CLK
sys_clk => pwm0_reg[31].CLK
sys_clk => compare1[0].CLK
sys_clk => compare1[1].CLK
sys_clk => compare1[2].CLK
sys_clk => compare1[3].CLK
sys_clk => compare1[4].CLK
sys_clk => compare1[5].CLK
sys_clk => compare1[6].CLK
sys_clk => compare1[7].CLK
sys_clk => compare1[8].CLK
sys_clk => compare1[9].CLK
sys_clk => compare1[10].CLK
sys_clk => compare1[11].CLK
sys_clk => compare1[12].CLK
sys_clk => compare1[13].CLK
sys_clk => compare1[14].CLK
sys_clk => compare1[15].CLK
sys_clk => compare1[16].CLK
sys_clk => compare1[17].CLK
sys_clk => compare1[18].CLK
sys_clk => compare1[19].CLK
sys_clk => compare1[20].CLK
sys_clk => compare1[21].CLK
sys_clk => compare1[22].CLK
sys_clk => compare1[23].CLK
sys_clk => compare1[24].CLK
sys_clk => compare1[25].CLK
sys_clk => compare1[26].CLK
sys_clk => compare1[27].CLK
sys_clk => compare1[28].CLK
sys_clk => compare1[29].CLK
sys_clk => compare1[30].CLK
sys_clk => compare1[31].CLK
sys_clk => compare0[0].CLK
sys_clk => compare0[1].CLK
sys_clk => compare0[2].CLK
sys_clk => compare0[3].CLK
sys_clk => compare0[4].CLK
sys_clk => compare0[5].CLK
sys_clk => compare0[6].CLK
sys_clk => compare0[7].CLK
sys_clk => compare0[8].CLK
sys_clk => compare0[9].CLK
sys_clk => compare0[10].CLK
sys_clk => compare0[11].CLK
sys_clk => compare0[12].CLK
sys_clk => compare0[13].CLK
sys_clk => compare0[14].CLK
sys_clk => compare0[15].CLK
sys_clk => compare0[16].CLK
sys_clk => compare0[17].CLK
sys_clk => compare0[18].CLK
sys_clk => compare0[19].CLK
sys_clk => compare0[20].CLK
sys_clk => compare0[21].CLK
sys_clk => compare0[22].CLK
sys_clk => compare0[23].CLK
sys_clk => compare0[24].CLK
sys_clk => compare0[25].CLK
sys_clk => compare0[26].CLK
sys_clk => compare0[27].CLK
sys_clk => compare0[28].CLK
sys_clk => compare0[29].CLK
sys_clk => compare0[30].CLK
sys_clk => compare0[31].CLK
sys_clk => counter1[0].CLK
sys_clk => counter1[1].CLK
sys_clk => counter1[2].CLK
sys_clk => counter1[3].CLK
sys_clk => counter1[4].CLK
sys_clk => counter1[5].CLK
sys_clk => counter1[6].CLK
sys_clk => counter1[7].CLK
sys_clk => counter1[8].CLK
sys_clk => counter1[9].CLK
sys_clk => counter1[10].CLK
sys_clk => counter1[11].CLK
sys_clk => counter1[12].CLK
sys_clk => counter1[13].CLK
sys_clk => counter1[14].CLK
sys_clk => counter1[15].CLK
sys_clk => counter1[16].CLK
sys_clk => counter1[17].CLK
sys_clk => counter1[18].CLK
sys_clk => counter1[19].CLK
sys_clk => counter1[20].CLK
sys_clk => counter1[21].CLK
sys_clk => counter1[22].CLK
sys_clk => counter1[23].CLK
sys_clk => counter1[24].CLK
sys_clk => counter1[25].CLK
sys_clk => counter1[26].CLK
sys_clk => counter1[27].CLK
sys_clk => counter1[28].CLK
sys_clk => counter1[29].CLK
sys_clk => counter1[30].CLK
sys_clk => counter1[31].CLK
sys_clk => counter0[0].CLK
sys_clk => counter0[1].CLK
sys_clk => counter0[2].CLK
sys_clk => counter0[3].CLK
sys_clk => counter0[4].CLK
sys_clk => counter0[5].CLK
sys_clk => counter0[6].CLK
sys_clk => counter0[7].CLK
sys_clk => counter0[8].CLK
sys_clk => counter0[9].CLK
sys_clk => counter0[10].CLK
sys_clk => counter0[11].CLK
sys_clk => counter0[12].CLK
sys_clk => counter0[13].CLK
sys_clk => counter0[14].CLK
sys_clk => counter0[15].CLK
sys_clk => counter0[16].CLK
sys_clk => counter0[17].CLK
sys_clk => counter0[18].CLK
sys_clk => counter0[19].CLK
sys_clk => counter0[20].CLK
sys_clk => counter0[21].CLK
sys_clk => counter0[22].CLK
sys_clk => counter0[23].CLK
sys_clk => counter0[24].CLK
sys_clk => counter0[25].CLK
sys_clk => counter0[26].CLK
sys_clk => counter0[27].CLK
sys_clk => counter0[28].CLK
sys_clk => counter0[29].CLK
sys_clk => counter0[30].CLK
sys_clk => counter0[31].CLK
sys_clk => ar1.CLK
sys_clk => ar0.CLK
sys_clk => en1.CLK
sys_clk => en0.CLK
sys_clk => gpio_irqen[0].CLK
sys_clk => gpio_irqen[1].CLK
sys_clk => gpio_outputs[0]~reg0.CLK
sys_clk => gpio_outputs[1]~reg0.CLK
sys_clk => gpio_outputs[2]~reg0.CLK
sys_clk => gpio_outputs[3]~reg0.CLK
sys_clk => timer1_irq~reg0.CLK
sys_clk => timer0_irq~reg0.CLK
sys_clk => csr_do[0]~reg0.CLK
sys_clk => csr_do[1]~reg0.CLK
sys_clk => csr_do[2]~reg0.CLK
sys_clk => csr_do[3]~reg0.CLK
sys_clk => csr_do[4]~reg0.CLK
sys_clk => csr_do[5]~reg0.CLK
sys_clk => csr_do[6]~reg0.CLK
sys_clk => csr_do[7]~reg0.CLK
sys_clk => csr_do[8]~reg0.CLK
sys_clk => csr_do[9]~reg0.CLK
sys_clk => csr_do[10]~reg0.CLK
sys_clk => csr_do[11]~reg0.CLK
sys_clk => csr_do[12]~reg0.CLK
sys_clk => csr_do[13]~reg0.CLK
sys_clk => csr_do[14]~reg0.CLK
sys_clk => csr_do[15]~reg0.CLK
sys_clk => csr_do[16]~reg0.CLK
sys_clk => csr_do[17]~reg0.CLK
sys_clk => csr_do[18]~reg0.CLK
sys_clk => csr_do[19]~reg0.CLK
sys_clk => csr_do[20]~reg0.CLK
sys_clk => csr_do[21]~reg0.CLK
sys_clk => csr_do[22]~reg0.CLK
sys_clk => csr_do[23]~reg0.CLK
sys_clk => csr_do[24]~reg0.CLK
sys_clk => csr_do[25]~reg0.CLK
sys_clk => csr_do[26]~reg0.CLK
sys_clk => csr_do[27]~reg0.CLK
sys_clk => csr_do[28]~reg0.CLK
sys_clk => csr_do[29]~reg0.CLK
sys_clk => csr_do[30]~reg0.CLK
sys_clk => csr_do[31]~reg0.CLK
sys_clk => simple_counter[0].CLK
sys_clk => simple_counter[1].CLK
sys_clk => simple_counter[2].CLK
sys_clk => simple_counter[3].CLK
sys_clk => simple_counter[4].CLK
sys_clk => simple_counter[5].CLK
sys_clk => simple_counter[6].CLK
sys_clk => simple_counter[7].CLK
sys_clk => simple_counter[8].CLK
sys_clk => simple_counter[9].CLK
sys_clk => simple_counter[10].CLK
sys_clk => simple_counter[11].CLK
sys_clk => simple_counter[12].CLK
sys_clk => simple_counter[13].CLK
sys_clk => simple_counter[14].CLK
sys_clk => simple_counter[15].CLK
sys_clk => simple_counter[16].CLK
sys_clk => simple_counter[17].CLK
sys_clk => simple_counter[18].CLK
sys_clk => simple_counter[19].CLK
sys_clk => simple_counter[20].CLK
sys_clk => simple_counter[21].CLK
sys_clk => simple_counter[22].CLK
sys_clk => simple_counter[23].CLK
sys_clk => simple_counter[24].CLK
sys_clk => simple_counter[25].CLK
sys_clk => simple_counter[26].CLK
sys_clk => simple_counter[27].CLK
sys_clk => simple_counter[28].CLK
sys_clk => simple_counter[29].CLK
sys_clk => simple_counter[30].CLK
sys_clk => simple_counter[31].CLK
sys_clk => clkdiv[0].CLK
sys_clk => clkdiv[1].CLK
sys_clk => clkdiv[2].CLK
sys_clk => clkdiv[3].CLK
sys_clk => clkdiv[4].CLK
sys_clk => clkdiv[5].CLK
sys_clk => clkdiv[6].CLK
sys_clk => clkdiv[7].CLK
sys_clk => gpio_irq~reg0.CLK
sys_clk => gpio_inbefore[0].CLK
sys_clk => gpio_inbefore[1].CLK
sys_clk => gpio_in[0].CLK
sys_clk => gpio_in[1].CLK
sys_clk => gpio_in0[0].CLK
sys_clk => gpio_in0[1].CLK
sys_rst => gpio_irq.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => timer0_irq.OUTPUTSELECT
sys_rst => timer1_irq.OUTPUTSELECT
sys_rst => gpio_outputs.OUTPUTSELECT
sys_rst => gpio_outputs.OUTPUTSELECT
sys_rst => gpio_outputs.OUTPUTSELECT
sys_rst => gpio_outputs.OUTPUTSELECT
sys_rst => gpio_irqen.OUTPUTSELECT
sys_rst => gpio_irqen.OUTPUTSELECT
sys_rst => en0.OUTPUTSELECT
sys_rst => en1.OUTPUTSELECT
sys_rst => ar0.OUTPUTSELECT
sys_rst => ar1.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter0.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => counter1.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare0.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => compare1.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm0_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => pwm1_reg.OUTPUTSELECT
sys_rst => sysctl_reset.OUTPUTSELECT
sys_rst => simple_counter[0].ACLR
sys_rst => simple_counter[1].ACLR
sys_rst => simple_counter[2].ACLR
sys_rst => simple_counter[3].ACLR
sys_rst => simple_counter[4].ACLR
sys_rst => simple_counter[5].ACLR
sys_rst => simple_counter[6].ACLR
sys_rst => simple_counter[7].ACLR
sys_rst => simple_counter[8].ACLR
sys_rst => simple_counter[9].ACLR
sys_rst => simple_counter[10].ACLR
sys_rst => simple_counter[11].ACLR
sys_rst => simple_counter[12].ACLR
sys_rst => simple_counter[13].ACLR
sys_rst => simple_counter[14].ACLR
sys_rst => simple_counter[15].ACLR
sys_rst => simple_counter[16].ACLR
sys_rst => simple_counter[17].ACLR
sys_rst => simple_counter[18].ACLR
sys_rst => simple_counter[19].ACLR
sys_rst => simple_counter[20].ACLR
sys_rst => simple_counter[21].ACLR
sys_rst => simple_counter[22].ACLR
sys_rst => simple_counter[23].ACLR
sys_rst => simple_counter[24].ACLR
sys_rst => simple_counter[25].ACLR
sys_rst => simple_counter[26].ACLR
sys_rst => simple_counter[27].ACLR
sys_rst => simple_counter[28].ACLR
sys_rst => simple_counter[29].ACLR
sys_rst => simple_counter[30].ACLR
sys_rst => simple_counter[31].ACLR
sys_rst => clkdiv[0].ACLR
sys_rst => clkdiv[1].ACLR
sys_rst => clkdiv[2].ACLR
sys_rst => clkdiv[3].ACLR
sys_rst => clkdiv[4].ACLR
sys_rst => clkdiv[5].ACLR
sys_rst => clkdiv[6].ACLR
sys_rst => clkdiv[7].ACLR
gpio_irq <= gpio_irq~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer0_irq <= timer0_irq~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer1_irq <= timer1_irq~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm0 <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
pwm1 <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
csr_a[0] => Decoder0.IN4
csr_a[0] => Mux0.IN29
csr_a[0] => Mux1.IN29
csr_a[0] => Mux2.IN29
csr_a[0] => Mux3.IN29
csr_a[0] => Mux4.IN29
csr_a[0] => Mux5.IN29
csr_a[0] => Mux6.IN29
csr_a[0] => Mux7.IN29
csr_a[0] => Mux8.IN29
csr_a[0] => Mux9.IN29
csr_a[0] => Mux10.IN29
csr_a[0] => Mux11.IN29
csr_a[0] => Mux12.IN29
csr_a[0] => Mux13.IN29
csr_a[0] => Mux14.IN29
csr_a[0] => Mux15.IN29
csr_a[0] => Mux16.IN29
csr_a[0] => Mux17.IN29
csr_a[0] => Mux18.IN29
csr_a[0] => Mux19.IN29
csr_a[0] => Mux20.IN29
csr_a[0] => Mux21.IN29
csr_a[0] => Mux22.IN29
csr_a[0] => Mux23.IN29
csr_a[0] => Mux24.IN29
csr_a[0] => Mux25.IN29
csr_a[0] => Mux26.IN29
csr_a[0] => Mux27.IN29
csr_a[0] => Mux28.IN28
csr_a[0] => Mux29.IN28
csr_a[0] => Mux30.IN24
csr_a[0] => Mux31.IN24
csr_a[1] => Decoder0.IN3
csr_a[1] => Mux0.IN28
csr_a[1] => Mux1.IN28
csr_a[1] => Mux2.IN28
csr_a[1] => Mux3.IN28
csr_a[1] => Mux4.IN28
csr_a[1] => Mux5.IN28
csr_a[1] => Mux6.IN28
csr_a[1] => Mux7.IN28
csr_a[1] => Mux8.IN28
csr_a[1] => Mux9.IN28
csr_a[1] => Mux10.IN28
csr_a[1] => Mux11.IN28
csr_a[1] => Mux12.IN28
csr_a[1] => Mux13.IN28
csr_a[1] => Mux14.IN28
csr_a[1] => Mux15.IN28
csr_a[1] => Mux16.IN28
csr_a[1] => Mux17.IN28
csr_a[1] => Mux18.IN28
csr_a[1] => Mux19.IN28
csr_a[1] => Mux20.IN28
csr_a[1] => Mux21.IN28
csr_a[1] => Mux22.IN28
csr_a[1] => Mux23.IN28
csr_a[1] => Mux24.IN28
csr_a[1] => Mux25.IN28
csr_a[1] => Mux26.IN28
csr_a[1] => Mux27.IN28
csr_a[1] => Mux28.IN27
csr_a[1] => Mux29.IN27
csr_a[1] => Mux30.IN23
csr_a[1] => Mux31.IN23
csr_a[2] => Decoder0.IN2
csr_a[2] => Mux0.IN27
csr_a[2] => Mux1.IN27
csr_a[2] => Mux2.IN27
csr_a[2] => Mux3.IN27
csr_a[2] => Mux4.IN27
csr_a[2] => Mux5.IN27
csr_a[2] => Mux6.IN27
csr_a[2] => Mux7.IN27
csr_a[2] => Mux8.IN27
csr_a[2] => Mux9.IN27
csr_a[2] => Mux10.IN27
csr_a[2] => Mux11.IN27
csr_a[2] => Mux12.IN27
csr_a[2] => Mux13.IN27
csr_a[2] => Mux14.IN27
csr_a[2] => Mux15.IN27
csr_a[2] => Mux16.IN27
csr_a[2] => Mux17.IN27
csr_a[2] => Mux18.IN27
csr_a[2] => Mux19.IN27
csr_a[2] => Mux20.IN27
csr_a[2] => Mux21.IN27
csr_a[2] => Mux22.IN27
csr_a[2] => Mux23.IN27
csr_a[2] => Mux24.IN27
csr_a[2] => Mux25.IN27
csr_a[2] => Mux26.IN27
csr_a[2] => Mux27.IN27
csr_a[2] => Mux28.IN26
csr_a[2] => Mux29.IN26
csr_a[2] => Mux30.IN22
csr_a[2] => Mux31.IN22
csr_a[3] => Decoder0.IN1
csr_a[3] => Mux0.IN26
csr_a[3] => Mux1.IN26
csr_a[3] => Mux2.IN26
csr_a[3] => Mux3.IN26
csr_a[3] => Mux4.IN26
csr_a[3] => Mux5.IN26
csr_a[3] => Mux6.IN26
csr_a[3] => Mux7.IN26
csr_a[3] => Mux8.IN26
csr_a[3] => Mux9.IN26
csr_a[3] => Mux10.IN26
csr_a[3] => Mux11.IN26
csr_a[3] => Mux12.IN26
csr_a[3] => Mux13.IN26
csr_a[3] => Mux14.IN26
csr_a[3] => Mux15.IN26
csr_a[3] => Mux16.IN26
csr_a[3] => Mux17.IN26
csr_a[3] => Mux18.IN26
csr_a[3] => Mux19.IN26
csr_a[3] => Mux20.IN26
csr_a[3] => Mux21.IN26
csr_a[3] => Mux22.IN26
csr_a[3] => Mux23.IN26
csr_a[3] => Mux24.IN26
csr_a[3] => Mux25.IN26
csr_a[3] => Mux26.IN26
csr_a[3] => Mux27.IN26
csr_a[3] => Mux28.IN25
csr_a[3] => Mux29.IN25
csr_a[3] => Mux30.IN21
csr_a[3] => Mux31.IN21
csr_a[4] => Decoder0.IN0
csr_a[4] => Mux0.IN25
csr_a[4] => Mux1.IN25
csr_a[4] => Mux2.IN25
csr_a[4] => Mux3.IN25
csr_a[4] => Mux4.IN25
csr_a[4] => Mux5.IN25
csr_a[4] => Mux6.IN25
csr_a[4] => Mux7.IN25
csr_a[4] => Mux8.IN25
csr_a[4] => Mux9.IN25
csr_a[4] => Mux10.IN25
csr_a[4] => Mux11.IN25
csr_a[4] => Mux12.IN25
csr_a[4] => Mux13.IN25
csr_a[4] => Mux14.IN25
csr_a[4] => Mux15.IN25
csr_a[4] => Mux16.IN25
csr_a[4] => Mux17.IN25
csr_a[4] => Mux18.IN25
csr_a[4] => Mux19.IN25
csr_a[4] => Mux20.IN25
csr_a[4] => Mux21.IN25
csr_a[4] => Mux22.IN25
csr_a[4] => Mux23.IN25
csr_a[4] => Mux24.IN25
csr_a[4] => Mux25.IN25
csr_a[4] => Mux26.IN25
csr_a[4] => Mux27.IN25
csr_a[4] => Mux28.IN24
csr_a[4] => Mux29.IN24
csr_a[4] => Mux30.IN20
csr_a[4] => Mux31.IN20
csr_a[5] => ~NO_FANOUT~
csr_a[6] => ~NO_FANOUT~
csr_a[7] => ~NO_FANOUT~
csr_a[8] => ~NO_FANOUT~
csr_a[9] => ~NO_FANOUT~
csr_a[10] => Equal3.IN3
csr_a[11] => Equal3.IN2
csr_a[12] => Equal3.IN1
csr_a[13] => Equal3.IN0
csr_we => sysctl_reset.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => pwm1_reg.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => counter1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => compare1.OUTPUTSELECT
csr_we => en1.OUTPUTSELECT
csr_we => ar1.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => pwm0_reg.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => counter0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => compare0.OUTPUTSELECT
csr_we => en0.OUTPUTSELECT
csr_we => ar0.OUTPUTSELECT
csr_we => gpio_irqen.OUTPUTSELECT
csr_we => gpio_irqen.OUTPUTSELECT
csr_we => gpio_outputs.OUTPUTSELECT
csr_we => gpio_outputs.OUTPUTSELECT
csr_we => gpio_outputs.OUTPUTSELECT
csr_we => gpio_outputs.OUTPUTSELECT
csr_di[0] => pwm1_reg.DATAB
csr_di[0] => counter1.DATAB
csr_di[0] => compare1.DATAB
csr_di[0] => en1.DATAB
csr_di[0] => pwm0_reg.DATAB
csr_di[0] => counter0.DATAB
csr_di[0] => compare0.DATAB
csr_di[0] => en0.DATAB
csr_di[0] => gpio_irqen.DATAB
csr_di[0] => gpio_outputs.DATAB
csr_di[1] => pwm1_reg.DATAB
csr_di[1] => counter1.DATAB
csr_di[1] => compare1.DATAB
csr_di[1] => ar1.DATAB
csr_di[1] => pwm0_reg.DATAB
csr_di[1] => counter0.DATAB
csr_di[1] => compare0.DATAB
csr_di[1] => ar0.DATAB
csr_di[1] => gpio_irqen.DATAB
csr_di[1] => gpio_outputs.DATAB
csr_di[2] => pwm1_reg.DATAB
csr_di[2] => counter1.DATAB
csr_di[2] => compare1.DATAB
csr_di[2] => pwm0_reg.DATAB
csr_di[2] => counter0.DATAB
csr_di[2] => compare0.DATAB
csr_di[2] => gpio_outputs.DATAB
csr_di[3] => pwm1_reg.DATAB
csr_di[3] => counter1.DATAB
csr_di[3] => compare1.DATAB
csr_di[3] => pwm0_reg.DATAB
csr_di[3] => counter0.DATAB
csr_di[3] => compare0.DATAB
csr_di[3] => gpio_outputs.DATAB
csr_di[4] => pwm1_reg.DATAB
csr_di[4] => counter1.DATAB
csr_di[4] => compare1.DATAB
csr_di[4] => pwm0_reg.DATAB
csr_di[4] => counter0.DATAB
csr_di[4] => compare0.DATAB
csr_di[5] => pwm1_reg.DATAB
csr_di[5] => counter1.DATAB
csr_di[5] => compare1.DATAB
csr_di[5] => pwm0_reg.DATAB
csr_di[5] => counter0.DATAB
csr_di[5] => compare0.DATAB
csr_di[6] => pwm1_reg.DATAB
csr_di[6] => counter1.DATAB
csr_di[6] => compare1.DATAB
csr_di[6] => pwm0_reg.DATAB
csr_di[6] => counter0.DATAB
csr_di[6] => compare0.DATAB
csr_di[7] => pwm1_reg.DATAB
csr_di[7] => counter1.DATAB
csr_di[7] => compare1.DATAB
csr_di[7] => pwm0_reg.DATAB
csr_di[7] => counter0.DATAB
csr_di[7] => compare0.DATAB
csr_di[8] => pwm1_reg.DATAB
csr_di[8] => counter1.DATAB
csr_di[8] => compare1.DATAB
csr_di[8] => pwm0_reg.DATAB
csr_di[8] => counter0.DATAB
csr_di[8] => compare0.DATAB
csr_di[9] => pwm1_reg.DATAB
csr_di[9] => counter1.DATAB
csr_di[9] => compare1.DATAB
csr_di[9] => pwm0_reg.DATAB
csr_di[9] => counter0.DATAB
csr_di[9] => compare0.DATAB
csr_di[10] => pwm1_reg.DATAB
csr_di[10] => counter1.DATAB
csr_di[10] => compare1.DATAB
csr_di[10] => pwm0_reg.DATAB
csr_di[10] => counter0.DATAB
csr_di[10] => compare0.DATAB
csr_di[11] => pwm1_reg.DATAB
csr_di[11] => counter1.DATAB
csr_di[11] => compare1.DATAB
csr_di[11] => pwm0_reg.DATAB
csr_di[11] => counter0.DATAB
csr_di[11] => compare0.DATAB
csr_di[12] => pwm1_reg.DATAB
csr_di[12] => counter1.DATAB
csr_di[12] => compare1.DATAB
csr_di[12] => pwm0_reg.DATAB
csr_di[12] => counter0.DATAB
csr_di[12] => compare0.DATAB
csr_di[13] => pwm1_reg.DATAB
csr_di[13] => counter1.DATAB
csr_di[13] => compare1.DATAB
csr_di[13] => pwm0_reg.DATAB
csr_di[13] => counter0.DATAB
csr_di[13] => compare0.DATAB
csr_di[14] => pwm1_reg.DATAB
csr_di[14] => counter1.DATAB
csr_di[14] => compare1.DATAB
csr_di[14] => pwm0_reg.DATAB
csr_di[14] => counter0.DATAB
csr_di[14] => compare0.DATAB
csr_di[15] => pwm1_reg.DATAB
csr_di[15] => counter1.DATAB
csr_di[15] => compare1.DATAB
csr_di[15] => pwm0_reg.DATAB
csr_di[15] => counter0.DATAB
csr_di[15] => compare0.DATAB
csr_di[16] => pwm1_reg.DATAB
csr_di[16] => counter1.DATAB
csr_di[16] => compare1.DATAB
csr_di[16] => pwm0_reg.DATAB
csr_di[16] => counter0.DATAB
csr_di[16] => compare0.DATAB
csr_di[17] => pwm1_reg.DATAB
csr_di[17] => counter1.DATAB
csr_di[17] => compare1.DATAB
csr_di[17] => pwm0_reg.DATAB
csr_di[17] => counter0.DATAB
csr_di[17] => compare0.DATAB
csr_di[18] => pwm1_reg.DATAB
csr_di[18] => counter1.DATAB
csr_di[18] => compare1.DATAB
csr_di[18] => pwm0_reg.DATAB
csr_di[18] => counter0.DATAB
csr_di[18] => compare0.DATAB
csr_di[19] => pwm1_reg.DATAB
csr_di[19] => counter1.DATAB
csr_di[19] => compare1.DATAB
csr_di[19] => pwm0_reg.DATAB
csr_di[19] => counter0.DATAB
csr_di[19] => compare0.DATAB
csr_di[20] => pwm1_reg.DATAB
csr_di[20] => counter1.DATAB
csr_di[20] => compare1.DATAB
csr_di[20] => pwm0_reg.DATAB
csr_di[20] => counter0.DATAB
csr_di[20] => compare0.DATAB
csr_di[21] => pwm1_reg.DATAB
csr_di[21] => counter1.DATAB
csr_di[21] => compare1.DATAB
csr_di[21] => pwm0_reg.DATAB
csr_di[21] => counter0.DATAB
csr_di[21] => compare0.DATAB
csr_di[22] => pwm1_reg.DATAB
csr_di[22] => counter1.DATAB
csr_di[22] => compare1.DATAB
csr_di[22] => pwm0_reg.DATAB
csr_di[22] => counter0.DATAB
csr_di[22] => compare0.DATAB
csr_di[23] => pwm1_reg.DATAB
csr_di[23] => counter1.DATAB
csr_di[23] => compare1.DATAB
csr_di[23] => pwm0_reg.DATAB
csr_di[23] => counter0.DATAB
csr_di[23] => compare0.DATAB
csr_di[24] => pwm1_reg.DATAB
csr_di[24] => counter1.DATAB
csr_di[24] => compare1.DATAB
csr_di[24] => pwm0_reg.DATAB
csr_di[24] => counter0.DATAB
csr_di[24] => compare0.DATAB
csr_di[25] => pwm1_reg.DATAB
csr_di[25] => counter1.DATAB
csr_di[25] => compare1.DATAB
csr_di[25] => pwm0_reg.DATAB
csr_di[25] => counter0.DATAB
csr_di[25] => compare0.DATAB
csr_di[26] => pwm1_reg.DATAB
csr_di[26] => counter1.DATAB
csr_di[26] => compare1.DATAB
csr_di[26] => pwm0_reg.DATAB
csr_di[26] => counter0.DATAB
csr_di[26] => compare0.DATAB
csr_di[27] => pwm1_reg.DATAB
csr_di[27] => counter1.DATAB
csr_di[27] => compare1.DATAB
csr_di[27] => pwm0_reg.DATAB
csr_di[27] => counter0.DATAB
csr_di[27] => compare0.DATAB
csr_di[28] => pwm1_reg.DATAB
csr_di[28] => counter1.DATAB
csr_di[28] => compare1.DATAB
csr_di[28] => pwm0_reg.DATAB
csr_di[28] => counter0.DATAB
csr_di[28] => compare0.DATAB
csr_di[29] => pwm1_reg.DATAB
csr_di[29] => counter1.DATAB
csr_di[29] => compare1.DATAB
csr_di[29] => pwm0_reg.DATAB
csr_di[29] => counter0.DATAB
csr_di[29] => compare0.DATAB
csr_di[30] => pwm1_reg.DATAB
csr_di[30] => counter1.DATAB
csr_di[30] => compare1.DATAB
csr_di[30] => pwm0_reg.DATAB
csr_di[30] => counter0.DATAB
csr_di[30] => compare0.DATAB
csr_di[31] => pwm1_reg.DATAB
csr_di[31] => counter1.DATAB
csr_di[31] => compare1.DATAB
csr_di[31] => pwm0_reg.DATAB
csr_di[31] => counter0.DATAB
csr_di[31] => compare0.DATAB
csr_do[0] <= csr_do[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[1] <= csr_do[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[2] <= csr_do[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[3] <= csr_do[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[4] <= csr_do[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[5] <= csr_do[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[6] <= csr_do[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[7] <= csr_do[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[8] <= csr_do[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[9] <= csr_do[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[10] <= csr_do[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[11] <= csr_do[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[12] <= csr_do[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[13] <= csr_do[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[14] <= csr_do[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[15] <= csr_do[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[16] <= csr_do[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[17] <= csr_do[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[18] <= csr_do[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[19] <= csr_do[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[20] <= csr_do[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[21] <= csr_do[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[22] <= csr_do[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[23] <= csr_do[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[24] <= csr_do[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[25] <= csr_do[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[26] <= csr_do[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[27] <= csr_do[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[28] <= csr_do[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[29] <= csr_do[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[30] <= csr_do[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[31] <= csr_do[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_inputs[0] => gpio_in0[0].DATAIN
gpio_inputs[1] => gpio_in0[1].DATAIN
gpio_outputs[0] <= gpio_outputs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_outputs[1] <= gpio_outputs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_outputs[2] <= gpio_outputs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_outputs[3] <= gpio_outputs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sysctl_reset <= sysctl_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pframe|memcard:memcard
sys_clk => dat_bitcount[0].CLK
sys_clk => dat_bitcount[1].CLK
sys_clk => dat_bitcount[2].CLK
sys_clk => cmd_bitcount[0].CLK
sys_clk => cmd_bitcount[1].CLK
sys_clk => cmd_bitcount[2].CLK
sys_clk => dat_data[0].CLK
sys_clk => dat_data[1].CLK
sys_clk => dat_data[2].CLK
sys_clk => dat_data[3].CLK
sys_clk => dat_data[4].CLK
sys_clk => dat_data[5].CLK
sys_clk => dat_data[6].CLK
sys_clk => dat_data[7].CLK
sys_clk => dat_data[8].CLK
sys_clk => dat_data[9].CLK
sys_clk => dat_data[10].CLK
sys_clk => dat_data[11].CLK
sys_clk => dat_data[12].CLK
sys_clk => dat_data[13].CLK
sys_clk => dat_data[14].CLK
sys_clk => dat_data[15].CLK
sys_clk => dat_data[16].CLK
sys_clk => dat_data[17].CLK
sys_clk => dat_data[18].CLK
sys_clk => dat_data[19].CLK
sys_clk => dat_data[20].CLK
sys_clk => dat_data[21].CLK
sys_clk => dat_data[22].CLK
sys_clk => dat_data[23].CLK
sys_clk => dat_data[24].CLK
sys_clk => dat_data[25].CLK
sys_clk => dat_data[26].CLK
sys_clk => dat_data[27].CLK
sys_clk => dat_data[28].CLK
sys_clk => dat_data[29].CLK
sys_clk => dat_data[30].CLK
sys_clk => dat_data[31].CLK
sys_clk => dat_rx_started.CLK
sys_clk => dat_rx_pending.CLK
sys_clk => dat_rx_enabled.CLK
sys_clk => dat_tx_pending.CLK
sys_clk => dat_tx_enabled.CLK
sys_clk => cmd_data[0].CLK
sys_clk => cmd_data[1].CLK
sys_clk => cmd_data[2].CLK
sys_clk => cmd_data[3].CLK
sys_clk => cmd_data[4].CLK
sys_clk => cmd_data[5].CLK
sys_clk => cmd_data[6].CLK
sys_clk => cmd_data[7].CLK
sys_clk => cmd_rx_started.CLK
sys_clk => cmd_rx_pending.CLK
sys_clk => cmd_rx_enabled.CLK
sys_clk => cmd_tx_pending.CLK
sys_clk => cmd_tx_enabled.CLK
sys_clk => clkdiv2x_factor[0].CLK
sys_clk => clkdiv2x_factor[1].CLK
sys_clk => clkdiv2x_factor[2].CLK
sys_clk => clkdiv2x_factor[3].CLK
sys_clk => clkdiv2x_factor[4].CLK
sys_clk => clkdiv2x_factor[5].CLK
sys_clk => clkdiv2x_factor[6].CLK
sys_clk => clkdiv2x_factor[7].CLK
sys_clk => clkdiv2x_factor[8].CLK
sys_clk => clkdiv2x_factor[9].CLK
sys_clk => clkdiv2x_factor[10].CLK
sys_clk => csr_do[0]~reg0.CLK
sys_clk => csr_do[1]~reg0.CLK
sys_clk => csr_do[2]~reg0.CLK
sys_clk => csr_do[3]~reg0.CLK
sys_clk => csr_do[4]~reg0.CLK
sys_clk => csr_do[5]~reg0.CLK
sys_clk => csr_do[6]~reg0.CLK
sys_clk => csr_do[7]~reg0.CLK
sys_clk => csr_do[8]~reg0.CLK
sys_clk => csr_do[9]~reg0.CLK
sys_clk => csr_do[10]~reg0.CLK
sys_clk => csr_do[11]~reg0.CLK
sys_clk => csr_do[12]~reg0.CLK
sys_clk => csr_do[13]~reg0.CLK
sys_clk => csr_do[14]~reg0.CLK
sys_clk => csr_do[15]~reg0.CLK
sys_clk => csr_do[16]~reg0.CLK
sys_clk => csr_do[17]~reg0.CLK
sys_clk => csr_do[18]~reg0.CLK
sys_clk => csr_do[19]~reg0.CLK
sys_clk => csr_do[20]~reg0.CLK
sys_clk => csr_do[21]~reg0.CLK
sys_clk => csr_do[22]~reg0.CLK
sys_clk => csr_do[23]~reg0.CLK
sys_clk => csr_do[24]~reg0.CLK
sys_clk => csr_do[25]~reg0.CLK
sys_clk => csr_do[26]~reg0.CLK
sys_clk => csr_do[27]~reg0.CLK
sys_clk => csr_do[28]~reg0.CLK
sys_clk => csr_do[29]~reg0.CLK
sys_clk => csr_do[30]~reg0.CLK
sys_clk => csr_do[31]~reg0.CLK
sys_clk => mc_d_r2[0].CLK
sys_clk => mc_d_r2[1].CLK
sys_clk => mc_d_r2[2].CLK
sys_clk => mc_d_r2[3].CLK
sys_clk => mc_d_r1[0].CLK
sys_clk => mc_d_r1[1].CLK
sys_clk => mc_d_r1[2].CLK
sys_clk => mc_d_r1[3].CLK
sys_clk => mc_d_r0[0].CLK
sys_clk => mc_d_r0[1].CLK
sys_clk => mc_d_r0[2].CLK
sys_clk => mc_d_r0[3].CLK
sys_clk => mc_cmd_r2.CLK
sys_clk => mc_cmd_r1.CLK
sys_clk => mc_cmd_r0.CLK
sys_clk => clkdiv_ce.CLK
sys_clk => clkdiv_ce0.CLK
sys_clk => clkdiv.CLK
sys_clk => clkdiv2x_ce.CLK
sys_clk => clkdiv2x_counter[0].CLK
sys_clk => clkdiv2x_counter[1].CLK
sys_clk => clkdiv2x_counter[2].CLK
sys_clk => clkdiv2x_counter[3].CLK
sys_clk => clkdiv2x_counter[4].CLK
sys_clk => clkdiv2x_counter[5].CLK
sys_clk => clkdiv2x_counter[6].CLK
sys_clk => clkdiv2x_counter[7].CLK
sys_clk => clkdiv2x_counter[8].CLK
sys_clk => clkdiv2x_counter[9].CLK
sys_clk => clkdiv2x_counter[10].CLK
sys_rst => clkdiv2x_counter.OUTPUTSELECT
sys_rst => clkdiv2x_counter.OUTPUTSELECT
sys_rst => clkdiv2x_counter.OUTPUTSELECT
sys_rst => clkdiv2x_counter.OUTPUTSELECT
sys_rst => clkdiv2x_counter.OUTPUTSELECT
sys_rst => clkdiv2x_counter.OUTPUTSELECT
sys_rst => clkdiv2x_counter.OUTPUTSELECT
sys_rst => clkdiv2x_counter.OUTPUTSELECT
sys_rst => clkdiv2x_counter.OUTPUTSELECT
sys_rst => clkdiv2x_counter.OUTPUTSELECT
sys_rst => clkdiv2x_counter.OUTPUTSELECT
sys_rst => clkdiv2x_ce.OUTPUTSELECT
sys_rst => clkdiv.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => csr_do.OUTPUTSELECT
sys_rst => clkdiv2x_factor.OUTPUTSELECT
sys_rst => clkdiv2x_factor.OUTPUTSELECT
sys_rst => clkdiv2x_factor.OUTPUTSELECT
sys_rst => clkdiv2x_factor.OUTPUTSELECT
sys_rst => clkdiv2x_factor.OUTPUTSELECT
sys_rst => clkdiv2x_factor.OUTPUTSELECT
sys_rst => clkdiv2x_factor.OUTPUTSELECT
sys_rst => clkdiv2x_factor.OUTPUTSELECT
sys_rst => clkdiv2x_factor.OUTPUTSELECT
sys_rst => clkdiv2x_factor.OUTPUTSELECT
sys_rst => clkdiv2x_factor.OUTPUTSELECT
sys_rst => cmd_tx_enabled.OUTPUTSELECT
sys_rst => cmd_tx_pending.OUTPUTSELECT
sys_rst => cmd_rx_enabled.OUTPUTSELECT
sys_rst => cmd_rx_pending.OUTPUTSELECT
sys_rst => cmd_rx_started.OUTPUTSELECT
sys_rst => cmd_data.OUTPUTSELECT
sys_rst => cmd_data.OUTPUTSELECT
sys_rst => cmd_data.OUTPUTSELECT
sys_rst => cmd_data.OUTPUTSELECT
sys_rst => cmd_data.OUTPUTSELECT
sys_rst => cmd_data.OUTPUTSELECT
sys_rst => cmd_data.OUTPUTSELECT
sys_rst => cmd_data.OUTPUTSELECT
sys_rst => dat_tx_enabled.OUTPUTSELECT
sys_rst => dat_tx_pending.OUTPUTSELECT
sys_rst => dat_rx_enabled.OUTPUTSELECT
sys_rst => dat_rx_pending.OUTPUTSELECT
sys_rst => dat_rx_started.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => dat_data.OUTPUTSELECT
sys_rst => cmd_bitcount.OUTPUTSELECT
sys_rst => cmd_bitcount.OUTPUTSELECT
sys_rst => cmd_bitcount.OUTPUTSELECT
sys_rst => dat_bitcount.OUTPUTSELECT
sys_rst => dat_bitcount.OUTPUTSELECT
sys_rst => dat_bitcount.OUTPUTSELECT
csr_a[0] => Decoder0.IN2
csr_a[0] => Mux0.IN8
csr_a[0] => Mux1.IN8
csr_a[0] => Mux2.IN8
csr_a[0] => Mux3.IN7
csr_a[0] => Mux4.IN7
csr_a[0] => Mux5.IN7
csr_a[0] => Mux6.IN7
csr_a[0] => Mux7.IN5
csr_a[0] => Mux8.IN5
csr_a[0] => Mux9.IN4
csr_a[0] => Mux10.IN4
csr_a[0] => Mux11.IN4
csr_a[0] => Mux12.IN4
csr_a[0] => Mux13.IN4
csr_a[0] => Mux14.IN4
csr_a[0] => Mux15.IN4
csr_a[0] => Mux16.IN4
csr_a[1] => Decoder0.IN1
csr_a[1] => Mux0.IN7
csr_a[1] => Mux1.IN7
csr_a[1] => Mux2.IN7
csr_a[1] => Mux3.IN6
csr_a[1] => Mux4.IN6
csr_a[1] => Mux5.IN6
csr_a[1] => Mux6.IN6
csr_a[1] => Mux7.IN4
csr_a[1] => Mux8.IN4
csr_a[1] => Mux9.IN3
csr_a[1] => Mux10.IN3
csr_a[1] => Mux11.IN3
csr_a[1] => Mux12.IN3
csr_a[1] => Mux13.IN3
csr_a[1] => Mux14.IN3
csr_a[1] => Mux15.IN3
csr_a[1] => Mux16.IN3
csr_a[2] => Decoder0.IN0
csr_a[2] => Mux0.IN6
csr_a[2] => Mux1.IN6
csr_a[2] => Mux2.IN6
csr_a[2] => Mux3.IN5
csr_a[2] => Mux4.IN5
csr_a[2] => Mux5.IN5
csr_a[2] => Mux6.IN5
csr_a[2] => Mux7.IN3
csr_a[2] => Mux8.IN3
csr_a[2] => Mux9.IN2
csr_a[2] => Mux10.IN2
csr_a[2] => Mux11.IN2
csr_a[2] => Mux12.IN2
csr_a[2] => Mux13.IN2
csr_a[2] => Mux14.IN2
csr_a[2] => Mux15.IN2
csr_a[2] => Mux16.IN2
csr_a[3] => ~NO_FANOUT~
csr_a[4] => ~NO_FANOUT~
csr_a[5] => ~NO_FANOUT~
csr_a[6] => ~NO_FANOUT~
csr_a[7] => ~NO_FANOUT~
csr_a[8] => ~NO_FANOUT~
csr_a[9] => ~NO_FANOUT~
csr_a[10] => Equal1.IN1
csr_a[11] => Equal1.IN0
csr_a[12] => Equal1.IN3
csr_a[13] => Equal1.IN2
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_data.OUTPUTSELECT
csr_we => dat_tx_pending.OUTPUTSELECT
csr_we => dat_bitcount.OUTPUTSELECT
csr_we => dat_bitcount.OUTPUTSELECT
csr_we => dat_bitcount.OUTPUTSELECT
csr_we => cmd_data.OUTPUTSELECT
csr_we => cmd_data.OUTPUTSELECT
csr_we => cmd_data.OUTPUTSELECT
csr_we => cmd_data.OUTPUTSELECT
csr_we => cmd_data.OUTPUTSELECT
csr_we => cmd_data.OUTPUTSELECT
csr_we => cmd_data.OUTPUTSELECT
csr_we => cmd_data.OUTPUTSELECT
csr_we => cmd_tx_pending.OUTPUTSELECT
csr_we => cmd_bitcount.OUTPUTSELECT
csr_we => cmd_bitcount.OUTPUTSELECT
csr_we => cmd_bitcount.OUTPUTSELECT
csr_we => cmd_rx_started.OUTPUTSELECT
csr_we => dat_rx_started.OUTPUTSELECT
csr_we => cmd_rx_pending.OUTPUTSELECT
csr_we => dat_rx_pending.OUTPUTSELECT
csr_we => dat_rx_enabled.OUTPUTSELECT
csr_we => dat_tx_enabled.OUTPUTSELECT
csr_we => cmd_rx_enabled.OUTPUTSELECT
csr_we => cmd_tx_enabled.OUTPUTSELECT
csr_we => clkdiv2x_factor.OUTPUTSELECT
csr_we => clkdiv2x_factor.OUTPUTSELECT
csr_we => clkdiv2x_factor.OUTPUTSELECT
csr_we => clkdiv2x_factor.OUTPUTSELECT
csr_we => clkdiv2x_factor.OUTPUTSELECT
csr_we => clkdiv2x_factor.OUTPUTSELECT
csr_we => clkdiv2x_factor.OUTPUTSELECT
csr_we => clkdiv2x_factor.OUTPUTSELECT
csr_we => clkdiv2x_factor.OUTPUTSELECT
csr_we => clkdiv2x_factor.OUTPUTSELECT
csr_we => clkdiv2x_factor.OUTPUTSELECT
csr_di[0] => cmd_rx_started.OUTPUTSELECT
csr_di[0] => dat_data.DATAB
csr_di[0] => cmd_data.DATAB
csr_di[0] => cmd_tx_enabled.DATAB
csr_di[0] => clkdiv2x_factor.DATAB
csr_di[1] => cmd_rx_pending.OUTPUTSELECT
csr_di[1] => cmd_bitcount.OUTPUTSELECT
csr_di[1] => cmd_bitcount.OUTPUTSELECT
csr_di[1] => cmd_bitcount.OUTPUTSELECT
csr_di[1] => dat_rx_started.OUTPUTSELECT
csr_di[1] => dat_data.DATAB
csr_di[1] => cmd_data.DATAB
csr_di[1] => cmd_rx_enabled.DATAB
csr_di[1] => clkdiv2x_factor.DATAB
csr_di[2] => dat_data.DATAB
csr_di[2] => cmd_data.DATAB
csr_di[2] => dat_tx_enabled.DATAB
csr_di[2] => clkdiv2x_factor.DATAB
csr_di[3] => dat_rx_pending.OUTPUTSELECT
csr_di[3] => dat_bitcount.OUTPUTSELECT
csr_di[3] => dat_bitcount.OUTPUTSELECT
csr_di[3] => dat_bitcount.OUTPUTSELECT
csr_di[3] => dat_data.DATAB
csr_di[3] => cmd_data.DATAB
csr_di[3] => dat_rx_enabled.DATAB
csr_di[3] => clkdiv2x_factor.DATAB
csr_di[4] => dat_data.DATAB
csr_di[4] => cmd_data.DATAB
csr_di[4] => clkdiv2x_factor.DATAB
csr_di[5] => dat_data.DATAB
csr_di[5] => cmd_data.DATAB
csr_di[5] => clkdiv2x_factor.DATAB
csr_di[6] => dat_data.DATAB
csr_di[6] => cmd_data.DATAB
csr_di[6] => clkdiv2x_factor.DATAB
csr_di[7] => dat_data.DATAB
csr_di[7] => cmd_data.DATAB
csr_di[7] => clkdiv2x_factor.DATAB
csr_di[8] => dat_data.DATAB
csr_di[8] => clkdiv2x_factor.DATAB
csr_di[9] => dat_data.DATAB
csr_di[9] => clkdiv2x_factor.DATAB
csr_di[10] => dat_data.DATAB
csr_di[10] => clkdiv2x_factor.DATAB
csr_di[11] => dat_data.DATAB
csr_di[12] => dat_data.DATAB
csr_di[13] => dat_data.DATAB
csr_di[14] => dat_data.DATAB
csr_di[15] => dat_data.DATAB
csr_di[16] => dat_data.DATAB
csr_di[17] => dat_data.DATAB
csr_di[18] => dat_data.DATAB
csr_di[19] => dat_data.DATAB
csr_di[20] => dat_data.DATAB
csr_di[21] => dat_data.DATAB
csr_di[22] => dat_data.DATAB
csr_di[23] => dat_data.DATAB
csr_di[24] => dat_data.DATAB
csr_di[25] => dat_data.DATAB
csr_di[26] => dat_data.DATAB
csr_di[27] => dat_data.DATAB
csr_di[28] => dat_data.DATAB
csr_di[29] => dat_data.DATAB
csr_di[30] => dat_data.DATAB
csr_di[31] => dat_data.DATAB
csr_do[0] <= csr_do[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[1] <= csr_do[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[2] <= csr_do[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[3] <= csr_do[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[4] <= csr_do[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[5] <= csr_do[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[6] <= csr_do[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[7] <= csr_do[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[8] <= csr_do[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[9] <= csr_do[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[10] <= csr_do[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[11] <= csr_do[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[12] <= csr_do[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[13] <= csr_do[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[14] <= csr_do[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[15] <= csr_do[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[16] <= csr_do[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[17] <= csr_do[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[18] <= csr_do[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[19] <= csr_do[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[20] <= csr_do[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[21] <= csr_do[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[22] <= csr_do[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[23] <= csr_do[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[24] <= csr_do[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[25] <= csr_do[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[26] <= csr_do[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[27] <= csr_do[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[28] <= csr_do[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[29] <= csr_do[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[30] <= csr_do[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_do[31] <= csr_do[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mc_d[0] <> mc_d[0]
mc_d[1] <> mc_d[1]
mc_d[2] <> mc_d[2]
mc_d[3] <> mc_d[3]
mc_cmd <> mc_cmd
mc_clk <= clkdiv.DB_MAX_OUTPUT_PORT_TYPE


|pframe|wb_sdram_ctrl:wb_sdram_ctrl
sdram_rst => sdram_rst.IN2
sdram_clk => sdram_clk.IN2
ba_pad_o[0] <= sdram_ctrl:sdram_ctrl.ba_o
ba_pad_o[1] <= sdram_ctrl:sdram_ctrl.ba_o
a_pad_o[0] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[1] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[2] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[3] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[4] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[5] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[6] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[7] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[8] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[9] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[10] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[11] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[12] <= sdram_ctrl:sdram_ctrl.a_o
cs_n_pad_o <= sdram_ctrl:sdram_ctrl.cs_n_o
ras_pad_o <= sdram_ctrl:sdram_ctrl.ras_o
cas_pad_o <= sdram_ctrl:sdram_ctrl.cas_o
we_pad_o <= sdram_ctrl:sdram_ctrl.we_o
dq_o[0] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[1] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[2] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[3] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[4] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[5] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[6] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[7] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[8] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[9] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[10] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[11] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[12] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[13] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[14] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[15] <= sdram_ctrl:sdram_ctrl.dq_o
dqm_pad_o[0] <= sdram_ctrl:sdram_ctrl.dqm_o
dqm_pad_o[1] <= sdram_ctrl:sdram_ctrl.dqm_o
dq_i[0] => dq_i[0].IN1
dq_i[1] => dq_i[1].IN1
dq_i[2] => dq_i[2].IN1
dq_i[3] => dq_i[3].IN1
dq_i[4] => dq_i[4].IN1
dq_i[5] => dq_i[5].IN1
dq_i[6] => dq_i[6].IN1
dq_i[7] => dq_i[7].IN1
dq_i[8] => dq_i[8].IN1
dq_i[9] => dq_i[9].IN1
dq_i[10] => dq_i[10].IN1
dq_i[11] => dq_i[11].IN1
dq_i[12] => dq_i[12].IN1
dq_i[13] => dq_i[13].IN1
dq_i[14] => dq_i[14].IN1
dq_i[15] => dq_i[15].IN1
dq_oe <= sdram_ctrl:sdram_ctrl.dq_oe_o
cke_pad_o <= sdram_ctrl:sdram_ctrl.cke_o
wb_clk => wb_clk.IN1
wb_rst => wb_rst.IN1
wb_adr_i[0] => wb_adr_i[0].IN1
wb_adr_i[1] => wb_adr_i[1].IN1
wb_adr_i[2] => wb_adr_i[2].IN1
wb_adr_i[3] => wb_adr_i[3].IN1
wb_adr_i[4] => wb_adr_i[4].IN1
wb_adr_i[5] => wb_adr_i[5].IN1
wb_adr_i[6] => wb_adr_i[6].IN1
wb_adr_i[7] => wb_adr_i[7].IN1
wb_adr_i[8] => wb_adr_i[8].IN1
wb_adr_i[9] => wb_adr_i[9].IN1
wb_adr_i[10] => wb_adr_i[10].IN1
wb_adr_i[11] => wb_adr_i[11].IN1
wb_adr_i[12] => wb_adr_i[12].IN1
wb_adr_i[13] => wb_adr_i[13].IN1
wb_adr_i[14] => wb_adr_i[14].IN1
wb_adr_i[15] => wb_adr_i[15].IN1
wb_adr_i[16] => wb_adr_i[16].IN1
wb_adr_i[17] => wb_adr_i[17].IN1
wb_adr_i[18] => wb_adr_i[18].IN1
wb_adr_i[19] => wb_adr_i[19].IN1
wb_adr_i[20] => wb_adr_i[20].IN1
wb_adr_i[21] => wb_adr_i[21].IN1
wb_adr_i[22] => wb_adr_i[22].IN1
wb_adr_i[23] => wb_adr_i[23].IN1
wb_adr_i[24] => wb_adr_i[24].IN1
wb_adr_i[25] => wb_adr_i[25].IN1
wb_adr_i[26] => wb_adr_i[26].IN1
wb_adr_i[27] => wb_adr_i[27].IN1
wb_adr_i[28] => wb_adr_i[28].IN1
wb_adr_i[29] => wb_adr_i[29].IN1
wb_adr_i[30] => wb_adr_i[30].IN1
wb_adr_i[31] => wb_adr_i[31].IN1
wb_adr_i[32] => wb_adr_i[32].IN1
wb_adr_i[33] => wb_adr_i[33].IN1
wb_adr_i[34] => wb_adr_i[34].IN1
wb_adr_i[35] => wb_adr_i[35].IN1
wb_adr_i[36] => wb_adr_i[36].IN1
wb_adr_i[37] => wb_adr_i[37].IN1
wb_adr_i[38] => wb_adr_i[38].IN1
wb_adr_i[39] => wb_adr_i[39].IN1
wb_adr_i[40] => wb_adr_i[40].IN1
wb_adr_i[41] => wb_adr_i[41].IN1
wb_adr_i[42] => wb_adr_i[42].IN1
wb_adr_i[43] => wb_adr_i[43].IN1
wb_adr_i[44] => wb_adr_i[44].IN1
wb_adr_i[45] => wb_adr_i[45].IN1
wb_adr_i[46] => wb_adr_i[46].IN1
wb_adr_i[47] => wb_adr_i[47].IN1
wb_adr_i[48] => wb_adr_i[48].IN1
wb_adr_i[49] => wb_adr_i[49].IN1
wb_adr_i[50] => wb_adr_i[50].IN1
wb_adr_i[51] => wb_adr_i[51].IN1
wb_adr_i[52] => wb_adr_i[52].IN1
wb_adr_i[53] => wb_adr_i[53].IN1
wb_adr_i[54] => wb_adr_i[54].IN1
wb_adr_i[55] => wb_adr_i[55].IN1
wb_adr_i[56] => wb_adr_i[56].IN1
wb_adr_i[57] => wb_adr_i[57].IN1
wb_adr_i[58] => wb_adr_i[58].IN1
wb_adr_i[59] => wb_adr_i[59].IN1
wb_adr_i[60] => wb_adr_i[60].IN1
wb_adr_i[61] => wb_adr_i[61].IN1
wb_adr_i[62] => wb_adr_i[62].IN1
wb_adr_i[63] => wb_adr_i[63].IN1
wb_stb_i[0] => wb_stb_i[0].IN1
wb_stb_i[1] => wb_stb_i[1].IN1
wb_cyc_i[0] => wb_cyc_i[0].IN1
wb_cyc_i[1] => wb_cyc_i[1].IN1
wb_cti_i[0] => wb_cti_i[0].IN1
wb_cti_i[1] => wb_cti_i[1].IN1
wb_cti_i[2] => wb_cti_i[2].IN1
wb_cti_i[3] => wb_cti_i[3].IN1
wb_cti_i[4] => wb_cti_i[4].IN1
wb_cti_i[5] => wb_cti_i[5].IN1
wb_bte_i[0] => wb_bte_i[0].IN1
wb_bte_i[1] => wb_bte_i[1].IN1
wb_bte_i[2] => wb_bte_i[2].IN1
wb_bte_i[3] => wb_bte_i[3].IN1
wb_we_i[0] => wb_we_i[0].IN1
wb_we_i[1] => wb_we_i[1].IN1
wb_sel_i[0] => wb_sel_i[0].IN1
wb_sel_i[1] => wb_sel_i[1].IN1
wb_sel_i[2] => wb_sel_i[2].IN1
wb_sel_i[3] => wb_sel_i[3].IN1
wb_sel_i[4] => wb_sel_i[4].IN1
wb_sel_i[5] => wb_sel_i[5].IN1
wb_sel_i[6] => wb_sel_i[6].IN1
wb_sel_i[7] => wb_sel_i[7].IN1
wb_dat_i[0] => wb_dat_i[0].IN1
wb_dat_i[1] => wb_dat_i[1].IN1
wb_dat_i[2] => wb_dat_i[2].IN1
wb_dat_i[3] => wb_dat_i[3].IN1
wb_dat_i[4] => wb_dat_i[4].IN1
wb_dat_i[5] => wb_dat_i[5].IN1
wb_dat_i[6] => wb_dat_i[6].IN1
wb_dat_i[7] => wb_dat_i[7].IN1
wb_dat_i[8] => wb_dat_i[8].IN1
wb_dat_i[9] => wb_dat_i[9].IN1
wb_dat_i[10] => wb_dat_i[10].IN1
wb_dat_i[11] => wb_dat_i[11].IN1
wb_dat_i[12] => wb_dat_i[12].IN1
wb_dat_i[13] => wb_dat_i[13].IN1
wb_dat_i[14] => wb_dat_i[14].IN1
wb_dat_i[15] => wb_dat_i[15].IN1
wb_dat_i[16] => wb_dat_i[16].IN1
wb_dat_i[17] => wb_dat_i[17].IN1
wb_dat_i[18] => wb_dat_i[18].IN1
wb_dat_i[19] => wb_dat_i[19].IN1
wb_dat_i[20] => wb_dat_i[20].IN1
wb_dat_i[21] => wb_dat_i[21].IN1
wb_dat_i[22] => wb_dat_i[22].IN1
wb_dat_i[23] => wb_dat_i[23].IN1
wb_dat_i[24] => wb_dat_i[24].IN1
wb_dat_i[25] => wb_dat_i[25].IN1
wb_dat_i[26] => wb_dat_i[26].IN1
wb_dat_i[27] => wb_dat_i[27].IN1
wb_dat_i[28] => wb_dat_i[28].IN1
wb_dat_i[29] => wb_dat_i[29].IN1
wb_dat_i[30] => wb_dat_i[30].IN1
wb_dat_i[31] => wb_dat_i[31].IN1
wb_dat_i[32] => wb_dat_i[32].IN1
wb_dat_i[33] => wb_dat_i[33].IN1
wb_dat_i[34] => wb_dat_i[34].IN1
wb_dat_i[35] => wb_dat_i[35].IN1
wb_dat_i[36] => wb_dat_i[36].IN1
wb_dat_i[37] => wb_dat_i[37].IN1
wb_dat_i[38] => wb_dat_i[38].IN1
wb_dat_i[39] => wb_dat_i[39].IN1
wb_dat_i[40] => wb_dat_i[40].IN1
wb_dat_i[41] => wb_dat_i[41].IN1
wb_dat_i[42] => wb_dat_i[42].IN1
wb_dat_i[43] => wb_dat_i[43].IN1
wb_dat_i[44] => wb_dat_i[44].IN1
wb_dat_i[45] => wb_dat_i[45].IN1
wb_dat_i[46] => wb_dat_i[46].IN1
wb_dat_i[47] => wb_dat_i[47].IN1
wb_dat_i[48] => wb_dat_i[48].IN1
wb_dat_i[49] => wb_dat_i[49].IN1
wb_dat_i[50] => wb_dat_i[50].IN1
wb_dat_i[51] => wb_dat_i[51].IN1
wb_dat_i[52] => wb_dat_i[52].IN1
wb_dat_i[53] => wb_dat_i[53].IN1
wb_dat_i[54] => wb_dat_i[54].IN1
wb_dat_i[55] => wb_dat_i[55].IN1
wb_dat_i[56] => wb_dat_i[56].IN1
wb_dat_i[57] => wb_dat_i[57].IN1
wb_dat_i[58] => wb_dat_i[58].IN1
wb_dat_i[59] => wb_dat_i[59].IN1
wb_dat_i[60] => wb_dat_i[60].IN1
wb_dat_i[61] => wb_dat_i[61].IN1
wb_dat_i[62] => wb_dat_i[62].IN1
wb_dat_i[63] => wb_dat_i[63].IN1
wb_dat_o[0] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[1] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[2] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[3] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[4] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[5] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[6] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[7] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[8] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[9] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[10] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[11] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[12] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[13] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[14] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[15] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[16] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[17] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[18] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[19] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[20] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[21] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[22] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[23] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[24] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[25] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[26] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[27] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[28] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[29] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[30] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[31] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[32] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[33] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[34] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[35] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[36] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[37] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[38] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[39] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[40] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[41] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[42] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[43] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[44] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[45] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[46] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[47] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[48] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[49] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[50] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[51] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[52] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[53] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[54] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[55] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[56] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[57] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[58] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[59] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[60] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[61] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[62] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_dat_o[63] <= wb_port_arbiter:wb_port_arbiter.wb_dat_o
wb_ack_o[0] <= wb_port_arbiter:wb_port_arbiter.wb_ack_o
wb_ack_o[1] <= wb_port_arbiter:wb_port_arbiter.wb_ack_o


|pframe|wb_sdram_ctrl:wb_sdram_ctrl|sdram_ctrl:sdram_ctrl
sdram_rst => dq_oe_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dqm_o.OUTPUTSELECT
sdram_rst => dqm_o.OUTPUTSELECT
sdram_rst => cmd.OUTPUTSELECT
sdram_rst => cmd.OUTPUTSELECT
sdram_rst => cmd.OUTPUTSELECT
sdram_rst => cmd.OUTPUTSELECT
sdram_rst => cmd.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => ba.OUTPUTSELECT
sdram_rst => ba.OUTPUTSELECT
sdram_rst => ack_o.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => we_r.OUTPUTSELECT
sdram_rst => bank_active.OUTPUTSELECT
sdram_rst => bank_active.OUTPUTSELECT
sdram_rst => bank_active.OUTPUTSELECT
sdram_rst => bank_active.OUTPUTSELECT
sdram_rst => row_active.OUTPUTSELECT
sdram_rst => next_state.OUTPUTSELECT
sdram_rst => next_state.OUTPUTSELECT
sdram_rst => next_state.OUTPUTSELECT
sdram_rst => next_state.OUTPUTSELECT
sdram_rst => dat_o[9]~reg0.ENA
sdram_rst => dat_o[8]~reg0.ENA
sdram_rst => dat_o[7]~reg0.ENA
sdram_rst => dat_o[6]~reg0.ENA
sdram_rst => dat_o[5]~reg0.ENA
sdram_rst => dat_o[4]~reg0.ENA
sdram_rst => dat_o[3]~reg0.ENA
sdram_rst => dat_o[2]~reg0.ENA
sdram_rst => dat_o[1]~reg0.ENA
sdram_rst => dat_o[0]~reg0.ENA
sdram_rst => dat_o[10]~reg0.ENA
sdram_rst => dat_o[11]~reg0.ENA
sdram_rst => dat_o[12]~reg0.ENA
sdram_rst => dat_o[13]~reg0.ENA
sdram_rst => dat_o[14]~reg0.ENA
sdram_rst => dat_o[15]~reg0.ENA
sdram_rst => next_cycle_count[0].ENA
sdram_rst => next_cycle_count[1].ENA
sdram_rst => next_cycle_count[2].ENA
sdram_rst => next_cycle_count[3].ENA
sdram_rst => next_cycle_count[4].ENA
sdram_rst => next_cycle_count[5].ENA
sdram_rst => next_cycle_count[6].ENA
sdram_rst => next_cycle_count[7].ENA
sdram_rst => next_cycle_count[8].ENA
sdram_rst => next_cycle_count[9].ENA
sdram_rst => next_cycle_count[10].ENA
sdram_rst => next_cycle_count[11].ENA
sdram_rst => next_cycle_count[12].ENA
sdram_rst => next_cycle_count[13].ENA
sdram_rst => next_cycle_count[14].ENA
sdram_rst => next_cycle_count[15].ENA
sdram_rst => next_cycle_count[16].ENA
sdram_rst => next_cycle_count[17].ENA
sdram_rst => next_cycle_count[18].ENA
sdram_rst => next_cycle_count[19].ENA
sdram_rst => next_cycle_count[20].ENA
sdram_rst => next_cycle_count[21].ENA
sdram_rst => next_cycle_count[22].ENA
sdram_rst => next_cycle_count[23].ENA
sdram_rst => next_cycle_count[24].ENA
sdram_rst => next_cycle_count[25].ENA
sdram_rst => next_cycle_count[26].ENA
sdram_rst => next_cycle_count[27].ENA
sdram_rst => next_cycle_count[28].ENA
sdram_rst => next_cycle_count[29].ENA
sdram_rst => next_cycle_count[30].ENA
sdram_rst => next_cycle_count[31].ENA
sdram_rst => adr_o[0]~reg0.ENA
sdram_rst => adr_o[1]~reg0.ENA
sdram_rst => adr_o[2]~reg0.ENA
sdram_rst => adr_o[3]~reg0.ENA
sdram_rst => adr_o[4]~reg0.ENA
sdram_rst => adr_o[5]~reg0.ENA
sdram_rst => adr_o[6]~reg0.ENA
sdram_rst => adr_o[7]~reg0.ENA
sdram_rst => adr_o[8]~reg0.ENA
sdram_rst => adr_o[9]~reg0.ENA
sdram_rst => adr_o[10]~reg0.ENA
sdram_rst => adr_o[11]~reg0.ENA
sdram_rst => adr_o[12]~reg0.ENA
sdram_rst => adr_o[13]~reg0.ENA
sdram_rst => adr_o[14]~reg0.ENA
sdram_rst => adr_o[15]~reg0.ENA
sdram_rst => adr_o[16]~reg0.ENA
sdram_rst => adr_o[17]~reg0.ENA
sdram_rst => adr_o[18]~reg0.ENA
sdram_rst => adr_o[19]~reg0.ENA
sdram_rst => adr_o[20]~reg0.ENA
sdram_rst => adr_o[21]~reg0.ENA
sdram_rst => adr_o[22]~reg0.ENA
sdram_rst => adr_o[23]~reg0.ENA
sdram_rst => adr_o[24]~reg0.ENA
sdram_rst => adr_o[25]~reg0.ENA
sdram_rst => adr_o[26]~reg0.ENA
sdram_rst => adr_o[27]~reg0.ENA
sdram_rst => adr_o[28]~reg0.ENA
sdram_rst => adr_o[29]~reg0.ENA
sdram_rst => adr_o[30]~reg0.ENA
sdram_rst => adr_o[31]~reg0.ENA
sdram_rst => state_count[0].ENA
sdram_rst => state_count[1].ENA
sdram_rst => state_count[2].ENA
sdram_rst => state_count[3].ENA
sdram_rst => refresh_count[0].ENA
sdram_rst => refresh_count[1].ENA
sdram_rst => refresh_count[2].ENA
sdram_rst => refresh_count[3].ENA
sdram_rst => refresh_count[4].ENA
sdram_rst => refresh_count[5].ENA
sdram_rst => refresh_count[6].ENA
sdram_rst => refresh_count[7].ENA
sdram_rst => refresh_count[8].ENA
sdram_rst => refresh_count[9].ENA
sdram_rst => refresh_count[10].ENA
sdram_rst => refresh_count[11].ENA
sdram_rst => refresh_count[12].ENA
sdram_rst => refresh_count[13].ENA
sdram_rst => refresh_count[14].ENA
sdram_rst => refresh_count[15].ENA
sdram_rst => refresh_count[16].ENA
sdram_rst => refresh_count[17].ENA
sdram_rst => refresh_count[18].ENA
sdram_rst => refresh_count[19].ENA
sdram_rst => refresh_count[20].ENA
sdram_rst => refresh_count[21].ENA
sdram_rst => refresh_count[22].ENA
sdram_rst => refresh_count[23].ENA
sdram_rst => refresh_count[24].ENA
sdram_rst => refresh_count[25].ENA
sdram_rst => refresh_count[26].ENA
sdram_rst => refresh_count[27].ENA
sdram_rst => refresh_count[28].ENA
sdram_rst => refresh_count[29].ENA
sdram_rst => refresh_count[30].ENA
sdram_rst => refresh_count[31].ENA
sdram_clk => row_active.we_a.CLK
sdram_clk => row_active.waddr_a[1].CLK
sdram_clk => row_active.waddr_a[0].CLK
sdram_clk => row_active.data_a[12].CLK
sdram_clk => row_active.data_a[11].CLK
sdram_clk => row_active.data_a[10].CLK
sdram_clk => row_active.data_a[9].CLK
sdram_clk => row_active.data_a[8].CLK
sdram_clk => row_active.data_a[7].CLK
sdram_clk => row_active.data_a[6].CLK
sdram_clk => row_active.data_a[5].CLK
sdram_clk => row_active.data_a[4].CLK
sdram_clk => row_active.data_a[3].CLK
sdram_clk => row_active.data_a[2].CLK
sdram_clk => row_active.data_a[1].CLK
sdram_clk => row_active.data_a[0].CLK
sdram_clk => dat_o[0]~reg0.CLK
sdram_clk => dat_o[1]~reg0.CLK
sdram_clk => dat_o[2]~reg0.CLK
sdram_clk => dat_o[3]~reg0.CLK
sdram_clk => dat_o[4]~reg0.CLK
sdram_clk => dat_o[5]~reg0.CLK
sdram_clk => dat_o[6]~reg0.CLK
sdram_clk => dat_o[7]~reg0.CLK
sdram_clk => dat_o[8]~reg0.CLK
sdram_clk => dat_o[9]~reg0.CLK
sdram_clk => dat_o[10]~reg0.CLK
sdram_clk => dat_o[11]~reg0.CLK
sdram_clk => dat_o[12]~reg0.CLK
sdram_clk => dat_o[13]~reg0.CLK
sdram_clk => dat_o[14]~reg0.CLK
sdram_clk => dat_o[15]~reg0.CLK
sdram_clk => next_cycle_count[0].CLK
sdram_clk => next_cycle_count[1].CLK
sdram_clk => next_cycle_count[2].CLK
sdram_clk => next_cycle_count[3].CLK
sdram_clk => next_cycle_count[4].CLK
sdram_clk => next_cycle_count[5].CLK
sdram_clk => next_cycle_count[6].CLK
sdram_clk => next_cycle_count[7].CLK
sdram_clk => next_cycle_count[8].CLK
sdram_clk => next_cycle_count[9].CLK
sdram_clk => next_cycle_count[10].CLK
sdram_clk => next_cycle_count[11].CLK
sdram_clk => next_cycle_count[12].CLK
sdram_clk => next_cycle_count[13].CLK
sdram_clk => next_cycle_count[14].CLK
sdram_clk => next_cycle_count[15].CLK
sdram_clk => next_cycle_count[16].CLK
sdram_clk => next_cycle_count[17].CLK
sdram_clk => next_cycle_count[18].CLK
sdram_clk => next_cycle_count[19].CLK
sdram_clk => next_cycle_count[20].CLK
sdram_clk => next_cycle_count[21].CLK
sdram_clk => next_cycle_count[22].CLK
sdram_clk => next_cycle_count[23].CLK
sdram_clk => next_cycle_count[24].CLK
sdram_clk => next_cycle_count[25].CLK
sdram_clk => next_cycle_count[26].CLK
sdram_clk => next_cycle_count[27].CLK
sdram_clk => next_cycle_count[28].CLK
sdram_clk => next_cycle_count[29].CLK
sdram_clk => next_cycle_count[30].CLK
sdram_clk => next_cycle_count[31].CLK
sdram_clk => adr_o[0]~reg0.CLK
sdram_clk => adr_o[1]~reg0.CLK
sdram_clk => adr_o[2]~reg0.CLK
sdram_clk => adr_o[3]~reg0.CLK
sdram_clk => adr_o[4]~reg0.CLK
sdram_clk => adr_o[5]~reg0.CLK
sdram_clk => adr_o[6]~reg0.CLK
sdram_clk => adr_o[7]~reg0.CLK
sdram_clk => adr_o[8]~reg0.CLK
sdram_clk => adr_o[9]~reg0.CLK
sdram_clk => adr_o[10]~reg0.CLK
sdram_clk => adr_o[11]~reg0.CLK
sdram_clk => adr_o[12]~reg0.CLK
sdram_clk => adr_o[13]~reg0.CLK
sdram_clk => adr_o[14]~reg0.CLK
sdram_clk => adr_o[15]~reg0.CLK
sdram_clk => adr_o[16]~reg0.CLK
sdram_clk => adr_o[17]~reg0.CLK
sdram_clk => adr_o[18]~reg0.CLK
sdram_clk => adr_o[19]~reg0.CLK
sdram_clk => adr_o[20]~reg0.CLK
sdram_clk => adr_o[21]~reg0.CLK
sdram_clk => adr_o[22]~reg0.CLK
sdram_clk => adr_o[23]~reg0.CLK
sdram_clk => adr_o[24]~reg0.CLK
sdram_clk => adr_o[25]~reg0.CLK
sdram_clk => adr_o[26]~reg0.CLK
sdram_clk => adr_o[27]~reg0.CLK
sdram_clk => adr_o[28]~reg0.CLK
sdram_clk => adr_o[29]~reg0.CLK
sdram_clk => adr_o[30]~reg0.CLK
sdram_clk => adr_o[31]~reg0.CLK
sdram_clk => state_count[0].CLK
sdram_clk => state_count[1].CLK
sdram_clk => state_count[2].CLK
sdram_clk => state_count[3].CLK
sdram_clk => refresh_count[0].CLK
sdram_clk => refresh_count[1].CLK
sdram_clk => refresh_count[2].CLK
sdram_clk => refresh_count[3].CLK
sdram_clk => refresh_count[4].CLK
sdram_clk => refresh_count[5].CLK
sdram_clk => refresh_count[6].CLK
sdram_clk => refresh_count[7].CLK
sdram_clk => refresh_count[8].CLK
sdram_clk => refresh_count[9].CLK
sdram_clk => refresh_count[10].CLK
sdram_clk => refresh_count[11].CLK
sdram_clk => refresh_count[12].CLK
sdram_clk => refresh_count[13].CLK
sdram_clk => refresh_count[14].CLK
sdram_clk => refresh_count[15].CLK
sdram_clk => refresh_count[16].CLK
sdram_clk => refresh_count[17].CLK
sdram_clk => refresh_count[18].CLK
sdram_clk => refresh_count[19].CLK
sdram_clk => refresh_count[20].CLK
sdram_clk => refresh_count[21].CLK
sdram_clk => refresh_count[22].CLK
sdram_clk => refresh_count[23].CLK
sdram_clk => refresh_count[24].CLK
sdram_clk => refresh_count[25].CLK
sdram_clk => refresh_count[26].CLK
sdram_clk => refresh_count[27].CLK
sdram_clk => refresh_count[28].CLK
sdram_clk => refresh_count[29].CLK
sdram_clk => refresh_count[30].CLK
sdram_clk => refresh_count[31].CLK
sdram_clk => bank_active[0].CLK
sdram_clk => bank_active[1].CLK
sdram_clk => bank_active[2].CLK
sdram_clk => bank_active[3].CLK
sdram_clk => we_r.CLK
sdram_clk => cycle_count[0].CLK
sdram_clk => cycle_count[1].CLK
sdram_clk => cycle_count[2].CLK
sdram_clk => cycle_count[3].CLK
sdram_clk => cycle_count[4].CLK
sdram_clk => cycle_count[5].CLK
sdram_clk => cycle_count[6].CLK
sdram_clk => cycle_count[7].CLK
sdram_clk => cycle_count[8].CLK
sdram_clk => cycle_count[9].CLK
sdram_clk => cycle_count[10].CLK
sdram_clk => cycle_count[11].CLK
sdram_clk => cycle_count[12].CLK
sdram_clk => cycle_count[13].CLK
sdram_clk => cycle_count[14].CLK
sdram_clk => cycle_count[15].CLK
sdram_clk => cycle_count[16].CLK
sdram_clk => cycle_count[17].CLK
sdram_clk => cycle_count[18].CLK
sdram_clk => cycle_count[19].CLK
sdram_clk => cycle_count[20].CLK
sdram_clk => cycle_count[21].CLK
sdram_clk => cycle_count[22].CLK
sdram_clk => cycle_count[23].CLK
sdram_clk => cycle_count[24].CLK
sdram_clk => cycle_count[25].CLK
sdram_clk => cycle_count[26].CLK
sdram_clk => cycle_count[27].CLK
sdram_clk => cycle_count[28].CLK
sdram_clk => cycle_count[29].CLK
sdram_clk => cycle_count[30].CLK
sdram_clk => cycle_count[31].CLK
sdram_clk => ack_o~reg0.CLK
sdram_clk => ba[0].CLK
sdram_clk => ba[1].CLK
sdram_clk => a[0].CLK
sdram_clk => a[1].CLK
sdram_clk => a[2].CLK
sdram_clk => a[3].CLK
sdram_clk => a[4].CLK
sdram_clk => a[5].CLK
sdram_clk => a[6].CLK
sdram_clk => a[7].CLK
sdram_clk => a[8].CLK
sdram_clk => a[9].CLK
sdram_clk => a[10].CLK
sdram_clk => a[11].CLK
sdram_clk => a[12].CLK
sdram_clk => cmd[0].CLK
sdram_clk => cmd[1].CLK
sdram_clk => cmd[2].CLK
sdram_clk => cmd[3].CLK
sdram_clk => cmd[4].CLK
sdram_clk => dqm_o[0]~reg0.CLK
sdram_clk => dqm_o[1]~reg0.CLK
sdram_clk => dq_o[0]~reg0.CLK
sdram_clk => dq_o[1]~reg0.CLK
sdram_clk => dq_o[2]~reg0.CLK
sdram_clk => dq_o[3]~reg0.CLK
sdram_clk => dq_o[4]~reg0.CLK
sdram_clk => dq_o[5]~reg0.CLK
sdram_clk => dq_o[6]~reg0.CLK
sdram_clk => dq_o[7]~reg0.CLK
sdram_clk => dq_o[8]~reg0.CLK
sdram_clk => dq_o[9]~reg0.CLK
sdram_clk => dq_o[10]~reg0.CLK
sdram_clk => dq_o[11]~reg0.CLK
sdram_clk => dq_o[12]~reg0.CLK
sdram_clk => dq_o[13]~reg0.CLK
sdram_clk => dq_o[14]~reg0.CLK
sdram_clk => dq_o[15]~reg0.CLK
sdram_clk => dq_oe_o~reg0.CLK
sdram_clk => next_state~5.DATAIN
sdram_clk => state~9.DATAIN
sdram_clk => row_active.CLK0
ba_o[0] <= ba[0].DB_MAX_OUTPUT_PORT_TYPE
ba_o[1] <= ba[1].DB_MAX_OUTPUT_PORT_TYPE
a_o[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
a_o[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
a_o[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
a_o[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
a_o[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
a_o[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
a_o[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
a_o[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
a_o[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
a_o[9] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
a_o[10] <= a_o.DB_MAX_OUTPUT_PORT_TYPE
a_o[11] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
a_o[12] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
cs_n_o <= <GND>
ras_o <= cmd[2].DB_MAX_OUTPUT_PORT_TYPE
cas_o <= cmd[1].DB_MAX_OUTPUT_PORT_TYPE
we_o <= cmd[0].DB_MAX_OUTPUT_PORT_TYPE
dq_o[0] <= dq_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[1] <= dq_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[2] <= dq_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[3] <= dq_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[4] <= dq_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[5] <= dq_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[6] <= dq_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[7] <= dq_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[8] <= dq_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[9] <= dq_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[10] <= dq_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[11] <= dq_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[12] <= dq_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[13] <= dq_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[14] <= dq_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[15] <= dq_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dqm_o[0] <= dqm_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dqm_o[1] <= dqm_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_i[0] => dat_o.DATAB
dq_i[1] => dat_o.DATAB
dq_i[2] => dat_o.DATAB
dq_i[3] => dat_o.DATAB
dq_i[4] => dat_o.DATAB
dq_i[5] => dat_o.DATAB
dq_i[6] => dat_o.DATAB
dq_i[7] => dat_o.DATAB
dq_i[8] => dat_o.DATAB
dq_i[9] => dat_o.DATAB
dq_i[10] => dat_o.DATAB
dq_i[11] => dat_o.DATAB
dq_i[12] => dat_o.DATAB
dq_i[13] => dat_o.DATAB
dq_i[14] => dat_o.DATAB
dq_i[15] => dat_o.DATAB
dq_oe_o <= dq_oe_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
cke_o <= <VCC>
idle_o <= idle_o.DB_MAX_OUTPUT_PORT_TYPE
adr_i[0] => adr_o.DATAB
adr_i[0] => adr_o.DATAB
adr_i[0] => adr_o.DATAB
adr_i[0] => adr_o.DATAB
adr_i[0] => adr_o.DATAB
adr_i[1] => a.DATAB
adr_i[1] => adr_o.DATAB
adr_i[1] => a.DATAB
adr_i[1] => adr_o.DATAB
adr_i[1] => adr_o.DATAB
adr_i[1] => a.DATAB
adr_i[1] => adr_o.DATAB
adr_i[1] => a.DATAB
adr_i[1] => adr_o.DATAB
adr_i[1] => a.DATAB
adr_i[1] => a.DATAB
adr_i[1] => a.DATAB
adr_i[2] => a.DATAB
adr_i[2] => adr_o.DATAB
adr_i[2] => a.DATAB
adr_i[2] => adr_o.DATAB
adr_i[2] => adr_o.DATAB
adr_i[2] => a.DATAB
adr_i[2] => adr_o.DATAB
adr_i[2] => a.DATAB
adr_i[2] => adr_o.DATAB
adr_i[2] => a.DATAB
adr_i[2] => a.DATAB
adr_i[2] => a.DATAB
adr_i[3] => a.DATAB
adr_i[3] => adr_o.DATAB
adr_i[3] => a.DATAB
adr_i[3] => adr_o.DATAB
adr_i[3] => adr_o.DATAB
adr_i[3] => a.DATAB
adr_i[3] => adr_o.DATAB
adr_i[3] => a.DATAB
adr_i[3] => adr_o.DATAB
adr_i[3] => a.DATAB
adr_i[3] => a.DATAB
adr_i[3] => a.DATAB
adr_i[4] => a.DATAB
adr_i[4] => adr_o.DATAB
adr_i[4] => a.DATAB
adr_i[4] => adr_o.DATAB
adr_i[4] => adr_o.DATAB
adr_i[4] => a.DATAB
adr_i[4] => adr_o.DATAB
adr_i[4] => a.DATAB
adr_i[4] => adr_o.DATAB
adr_i[4] => a.DATAB
adr_i[4] => a.DATAB
adr_i[4] => a.DATAB
adr_i[5] => a.DATAB
adr_i[5] => adr_o.DATAB
adr_i[5] => a.DATAB
adr_i[5] => adr_o.DATAB
adr_i[5] => adr_o.DATAB
adr_i[5] => a.DATAB
adr_i[5] => adr_o.DATAB
adr_i[5] => a.DATAB
adr_i[5] => adr_o.DATAB
adr_i[5] => a.DATAB
adr_i[5] => a.DATAB
adr_i[5] => a.DATAB
adr_i[6] => a.DATAB
adr_i[6] => adr_o.DATAB
adr_i[6] => a.DATAB
adr_i[6] => adr_o.DATAB
adr_i[6] => adr_o.DATAB
adr_i[6] => a.DATAB
adr_i[6] => adr_o.DATAB
adr_i[6] => a.DATAB
adr_i[6] => adr_o.DATAB
adr_i[6] => a.DATAB
adr_i[6] => a.DATAB
adr_i[6] => a.DATAB
adr_i[7] => a.DATAB
adr_i[7] => adr_o.DATAB
adr_i[7] => a.DATAB
adr_i[7] => adr_o.DATAB
adr_i[7] => adr_o.DATAB
adr_i[7] => a.DATAB
adr_i[7] => adr_o.DATAB
adr_i[7] => a.DATAB
adr_i[7] => adr_o.DATAB
adr_i[7] => a.DATAB
adr_i[7] => a.DATAB
adr_i[7] => a.DATAB
adr_i[8] => a.DATAB
adr_i[8] => adr_o.DATAB
adr_i[8] => a.DATAB
adr_i[8] => adr_o.DATAB
adr_i[8] => adr_o.DATAB
adr_i[8] => a.DATAB
adr_i[8] => adr_o.DATAB
adr_i[8] => a.DATAB
adr_i[8] => adr_o.DATAB
adr_i[8] => a.DATAB
adr_i[8] => a.DATAB
adr_i[8] => a.DATAB
adr_i[9] => a.DATAB
adr_i[9] => adr_o.DATAB
adr_i[9] => a.DATAB
adr_i[9] => adr_o.DATAB
adr_i[9] => adr_o.DATAB
adr_i[9] => a.DATAB
adr_i[9] => adr_o.DATAB
adr_i[9] => a.DATAB
adr_i[9] => adr_o.DATAB
adr_i[9] => a.DATAB
adr_i[9] => a.DATAB
adr_i[9] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => adr_o.DATAB
adr_i[10] => a.DATAB
adr_i[10] => adr_o.DATAB
adr_i[10] => adr_o.DATAB
adr_i[10] => a.DATAB
adr_i[10] => adr_o.DATAB
adr_i[10] => a.DATAB
adr_i[10] => adr_o.DATAB
adr_i[10] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => Equal0.IN2
adr_i[10] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => row_active.data_a[0].DATAIN
adr_i[10] => row_active.DATAIN
adr_i[11] => a.DATAB
adr_i[11] => adr_o.DATAB
adr_i[11] => a.DATAB
adr_i[11] => adr_o.DATAB
adr_i[11] => adr_o.DATAB
adr_i[11] => a.DATAB
adr_i[11] => adr_o.DATAB
adr_i[11] => a.DATAB
adr_i[11] => adr_o.DATAB
adr_i[11] => a.DATAB
adr_i[11] => a.DATAB
adr_i[11] => a.DATAB
adr_i[11] => Equal0.IN1
adr_i[11] => a.DATAB
adr_i[11] => a.DATAB
adr_i[11] => a.DATAB
adr_i[11] => row_active.data_a[1].DATAIN
adr_i[11] => row_active.DATAIN1
adr_i[12] => a.DATAB
adr_i[12] => adr_o.DATAB
adr_i[12] => a.DATAB
adr_i[12] => adr_o.DATAB
adr_i[12] => adr_o.DATAB
adr_i[12] => a.DATAB
adr_i[12] => adr_o.DATAB
adr_i[12] => a.DATAB
adr_i[12] => adr_o.DATAB
adr_i[12] => a.DATAB
adr_i[12] => a.DATAB
adr_i[12] => a.DATAB
adr_i[12] => Equal0.IN0
adr_i[12] => a.DATAB
adr_i[12] => a.DATAB
adr_i[12] => a.DATAB
adr_i[12] => row_active.data_a[2].DATAIN
adr_i[12] => row_active.DATAIN2
adr_i[13] => Equal0.IN25
adr_i[13] => a.DATAB
adr_i[13] => a.DATAB
adr_i[13] => a.DATAB
adr_i[13] => adr_o.DATAB
adr_i[13] => adr_o.DATAB
adr_i[13] => adr_o.DATAB
adr_i[13] => adr_o.DATAB
adr_i[13] => adr_o.DATAB
adr_i[13] => row_active.data_a[3].DATAIN
adr_i[13] => row_active.DATAIN3
adr_i[14] => Equal0.IN24
adr_i[14] => a.DATAB
adr_i[14] => a.DATAB
adr_i[14] => a.DATAB
adr_i[14] => adr_o.DATAB
adr_i[14] => adr_o.DATAB
adr_i[14] => adr_o.DATAB
adr_i[14] => adr_o.DATAB
adr_i[14] => adr_o.DATAB
adr_i[14] => row_active.data_a[4].DATAIN
adr_i[14] => row_active.DATAIN4
adr_i[15] => Equal0.IN23
adr_i[15] => a.DATAB
adr_i[15] => a.DATAB
adr_i[15] => a.DATAB
adr_i[15] => adr_o.DATAB
adr_i[15] => adr_o.DATAB
adr_i[15] => adr_o.DATAB
adr_i[15] => adr_o.DATAB
adr_i[15] => adr_o.DATAB
adr_i[15] => row_active.data_a[5].DATAIN
adr_i[15] => row_active.DATAIN5
adr_i[16] => Equal0.IN22
adr_i[16] => a.DATAB
adr_i[16] => a.DATAB
adr_i[16] => a.DATAB
adr_i[16] => adr_o.DATAB
adr_i[16] => adr_o.DATAB
adr_i[16] => adr_o.DATAB
adr_i[16] => adr_o.DATAB
adr_i[16] => adr_o.DATAB
adr_i[16] => row_active.data_a[6].DATAIN
adr_i[16] => row_active.DATAIN6
adr_i[17] => Equal0.IN21
adr_i[17] => a.DATAB
adr_i[17] => a.DATAB
adr_i[17] => a.DATAB
adr_i[17] => adr_o.DATAB
adr_i[17] => adr_o.DATAB
adr_i[17] => adr_o.DATAB
adr_i[17] => adr_o.DATAB
adr_i[17] => adr_o.DATAB
adr_i[17] => row_active.data_a[7].DATAIN
adr_i[17] => row_active.DATAIN7
adr_i[18] => Equal0.IN20
adr_i[18] => a.DATAB
adr_i[18] => a.DATAB
adr_i[18] => a.DATAB
adr_i[18] => adr_o.DATAB
adr_i[18] => adr_o.DATAB
adr_i[18] => adr_o.DATAB
adr_i[18] => adr_o.DATAB
adr_i[18] => adr_o.DATAB
adr_i[18] => row_active.data_a[8].DATAIN
adr_i[18] => row_active.DATAIN8
adr_i[19] => Equal0.IN19
adr_i[19] => a.DATAB
adr_i[19] => a.DATAB
adr_i[19] => a.DATAB
adr_i[19] => adr_o.DATAB
adr_i[19] => adr_o.DATAB
adr_i[19] => adr_o.DATAB
adr_i[19] => adr_o.DATAB
adr_i[19] => adr_o.DATAB
adr_i[19] => row_active.data_a[9].DATAIN
adr_i[19] => row_active.DATAIN9
adr_i[20] => Equal0.IN18
adr_i[20] => a.DATAB
adr_i[20] => a.DATAB
adr_i[20] => adr_o.DATAB
adr_i[20] => adr_o.DATAB
adr_i[20] => adr_o.DATAB
adr_i[20] => adr_o.DATAB
adr_i[20] => adr_o.DATAB
adr_i[20] => row_active.data_a[10].DATAIN
adr_i[20] => row_active.DATAIN10
adr_i[21] => Equal0.IN17
adr_i[21] => a.DATAB
adr_i[21] => a.DATAB
adr_i[21] => a.DATAB
adr_i[21] => adr_o.DATAB
adr_i[21] => adr_o.DATAB
adr_i[21] => adr_o.DATAB
adr_i[21] => adr_o.DATAB
adr_i[21] => adr_o.DATAB
adr_i[21] => row_active.data_a[11].DATAIN
adr_i[21] => row_active.DATAIN11
adr_i[22] => Equal0.IN16
adr_i[22] => a.DATAB
adr_i[22] => a.DATAB
adr_i[22] => a.DATAB
adr_i[22] => adr_o.DATAB
adr_i[22] => adr_o.DATAB
adr_i[22] => adr_o.DATAB
adr_i[22] => adr_o.DATAB
adr_i[22] => adr_o.DATAB
adr_i[22] => row_active.data_a[12].DATAIN
adr_i[22] => row_active.DATAIN12
adr_i[23] => Mux0.IN5
adr_i[23] => Decoder0.IN1
adr_i[23] => ba.DATAB
adr_i[23] => ba.DATAB
adr_i[23] => ba.DATAB
adr_i[23] => ba.DATAB
adr_i[23] => Selector85.IN9
adr_i[23] => adr_o.DATAB
adr_i[23] => adr_o.DATAB
adr_i[23] => adr_o.DATAB
adr_i[23] => adr_o.DATAB
adr_i[23] => adr_o.DATAB
adr_i[23] => row_active.waddr_a[0].DATAIN
adr_i[23] => row_active.WADDR
adr_i[23] => row_active.RADDR
adr_i[24] => Mux0.IN4
adr_i[24] => Decoder0.IN0
adr_i[24] => ba.DATAB
adr_i[24] => ba.DATAB
adr_i[24] => ba.DATAB
adr_i[24] => ba.DATAB
adr_i[24] => Selector84.IN9
adr_i[24] => adr_o.DATAB
adr_i[24] => adr_o.DATAB
adr_i[24] => adr_o.DATAB
adr_i[24] => adr_o.DATAB
adr_i[24] => adr_o.DATAB
adr_i[24] => row_active.waddr_a[1].DATAIN
adr_i[24] => row_active.WADDR1
adr_i[24] => row_active.RADDR1
adr_i[25] => adr_o.DATAB
adr_i[25] => adr_o.DATAB
adr_i[25] => adr_o.DATAB
adr_i[25] => adr_o.DATAB
adr_i[25] => adr_o.DATAB
adr_i[26] => adr_o.DATAB
adr_i[26] => adr_o.DATAB
adr_i[26] => adr_o.DATAB
adr_i[26] => adr_o.DATAB
adr_i[26] => adr_o.DATAB
adr_i[27] => adr_o.DATAB
adr_i[27] => adr_o.DATAB
adr_i[27] => adr_o.DATAB
adr_i[27] => adr_o.DATAB
adr_i[27] => adr_o.DATAB
adr_i[28] => adr_o.DATAB
adr_i[28] => adr_o.DATAB
adr_i[28] => adr_o.DATAB
adr_i[28] => adr_o.DATAB
adr_i[28] => adr_o.DATAB
adr_i[29] => adr_o.DATAB
adr_i[29] => adr_o.DATAB
adr_i[29] => adr_o.DATAB
adr_i[29] => adr_o.DATAB
adr_i[29] => adr_o.DATAB
adr_i[30] => adr_o.DATAB
adr_i[30] => adr_o.DATAB
adr_i[30] => adr_o.DATAB
adr_i[30] => adr_o.DATAB
adr_i[30] => adr_o.DATAB
adr_i[31] => adr_o.DATAB
adr_i[31] => adr_o.DATAB
adr_i[31] => adr_o.DATAB
adr_i[31] => adr_o.DATAB
adr_i[31] => adr_o.DATAB
adr_o[0] <= adr_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[1] <= adr_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[2] <= adr_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[3] <= adr_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[4] <= adr_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[5] <= adr_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[6] <= adr_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[7] <= adr_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[8] <= adr_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[9] <= adr_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[10] <= adr_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[11] <= adr_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[12] <= adr_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[13] <= adr_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[14] <= adr_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[15] <= adr_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[16] <= adr_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[17] <= adr_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[18] <= adr_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[19] <= adr_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[20] <= adr_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[21] <= adr_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[22] <= adr_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[23] <= adr_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[24] <= adr_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[25] <= adr_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[26] <= adr_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[27] <= adr_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[28] <= adr_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[29] <= adr_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[30] <= adr_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[31] <= adr_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_i[0] => dq_o.DATAB
dat_i[0] => dq_o.DATAB
dat_i[0] => dq_o.DATAB
dat_i[1] => dq_o.DATAB
dat_i[1] => dq_o.DATAB
dat_i[1] => dq_o.DATAB
dat_i[2] => dq_o.DATAB
dat_i[2] => dq_o.DATAB
dat_i[2] => dq_o.DATAB
dat_i[3] => dq_o.DATAB
dat_i[3] => dq_o.DATAB
dat_i[3] => dq_o.DATAB
dat_i[4] => dq_o.DATAB
dat_i[4] => dq_o.DATAB
dat_i[4] => dq_o.DATAB
dat_i[5] => dq_o.DATAB
dat_i[5] => dq_o.DATAB
dat_i[5] => dq_o.DATAB
dat_i[6] => dq_o.DATAB
dat_i[6] => dq_o.DATAB
dat_i[6] => dq_o.DATAB
dat_i[7] => dq_o.DATAB
dat_i[7] => dq_o.DATAB
dat_i[7] => dq_o.DATAB
dat_i[8] => dq_o.DATAB
dat_i[8] => dq_o.DATAB
dat_i[8] => dq_o.DATAB
dat_i[9] => dq_o.DATAB
dat_i[9] => dq_o.DATAB
dat_i[9] => dq_o.DATAB
dat_i[10] => dq_o.DATAB
dat_i[10] => dq_o.DATAB
dat_i[10] => dq_o.DATAB
dat_i[11] => dq_o.DATAB
dat_i[11] => dq_o.DATAB
dat_i[11] => dq_o.DATAB
dat_i[12] => dq_o.DATAB
dat_i[12] => dq_o.DATAB
dat_i[12] => dq_o.DATAB
dat_i[13] => dq_o.DATAB
dat_i[13] => dq_o.DATAB
dat_i[13] => dq_o.DATAB
dat_i[14] => dq_o.DATAB
dat_i[14] => dq_o.DATAB
dat_i[14] => dq_o.DATAB
dat_i[15] => dq_o.DATAB
dat_i[15] => dq_o.DATAB
dat_i[15] => dq_o.DATAB
dat_o[0] <= dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[8] <= dat_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[9] <= dat_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[10] <= dat_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[11] <= dat_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[12] <= dat_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[13] <= dat_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[14] <= dat_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[15] <= dat_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_i[0] => dqm_o.DATAB
sel_i[0] => dqm_o.DATAB
sel_i[0] => dqm_o.DATAB
sel_i[0] => dqm_o.DATAB
sel_i[1] => dqm_o.DATAB
sel_i[1] => dqm_o.DATAB
sel_i[1] => dqm_o.DATAB
sel_i[1] => dqm_o.DATAB
acc_i => always0.IN1
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => we_r.OUTPUTSELECT
acc_i => always0.IN1
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_state.OUTPUTSELECT
acc_i => next_state.OUTPUTSELECT
acc_i => next_state.OUTPUTSELECT
acc_i => next_state.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => we_r.OUTPUTSELECT
acc_i => state.DATAA
acc_i => cmd.DATAA
acc_i => cmd.DATAA
ack_o <= ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
we_i => dqm_o.OUTPUTSELECT
we_i => dqm_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => we_r.DATAB
we_i => we_r.DATAB
we_i => always0.IN1
we_i => we_r.DATAB
we_i => we_r.DATAB
we_i => we_r.DATAB
we_i => dq_oe_o.DATAB
we_i => state.DATAB
we_i => always0.IN1
we_i => cmd.DATAB
we_i => state.DATAB


|pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter
wb_clk => wb_clk.IN2
wb_rst => wb_rst.IN2
wb_adr_i[0] => wbp_adr_i[0][0].IN1
wb_adr_i[1] => wbp_adr_i[0][1].IN1
wb_adr_i[2] => wbp_adr_i[0][2].IN1
wb_adr_i[3] => wbp_adr_i[0][3].IN1
wb_adr_i[4] => wbp_adr_i[0][4].IN1
wb_adr_i[5] => wbp_adr_i[0][5].IN1
wb_adr_i[6] => wbp_adr_i[0][6].IN1
wb_adr_i[7] => wbp_adr_i[0][7].IN1
wb_adr_i[8] => wbp_adr_i[0][8].IN1
wb_adr_i[9] => wbp_adr_i[0][9].IN1
wb_adr_i[10] => wbp_adr_i[0][10].IN1
wb_adr_i[11] => wbp_adr_i[0][11].IN1
wb_adr_i[12] => wbp_adr_i[0][12].IN1
wb_adr_i[13] => wbp_adr_i[0][13].IN1
wb_adr_i[14] => wbp_adr_i[0][14].IN1
wb_adr_i[15] => wbp_adr_i[0][15].IN1
wb_adr_i[16] => wbp_adr_i[0][16].IN1
wb_adr_i[17] => wbp_adr_i[0][17].IN1
wb_adr_i[18] => wbp_adr_i[0][18].IN1
wb_adr_i[19] => wbp_adr_i[0][19].IN1
wb_adr_i[20] => wbp_adr_i[0][20].IN1
wb_adr_i[21] => wbp_adr_i[0][21].IN1
wb_adr_i[22] => wbp_adr_i[0][22].IN1
wb_adr_i[23] => wbp_adr_i[0][23].IN1
wb_adr_i[24] => wbp_adr_i[0][24].IN1
wb_adr_i[25] => wbp_adr_i[0][25].IN1
wb_adr_i[26] => wbp_adr_i[0][26].IN1
wb_adr_i[27] => wbp_adr_i[0][27].IN1
wb_adr_i[28] => wbp_adr_i[0][28].IN1
wb_adr_i[29] => wbp_adr_i[0][29].IN1
wb_adr_i[30] => wbp_adr_i[0][30].IN1
wb_adr_i[31] => wbp_adr_i[0][31].IN1
wb_adr_i[32] => wbp_adr_i[1][0].IN1
wb_adr_i[33] => wbp_adr_i[1][1].IN1
wb_adr_i[34] => wbp_adr_i[1][2].IN1
wb_adr_i[35] => wbp_adr_i[1][3].IN1
wb_adr_i[36] => wbp_adr_i[1][4].IN1
wb_adr_i[37] => wbp_adr_i[1][5].IN1
wb_adr_i[38] => wbp_adr_i[1][6].IN1
wb_adr_i[39] => wbp_adr_i[1][7].IN1
wb_adr_i[40] => wbp_adr_i[1][8].IN1
wb_adr_i[41] => wbp_adr_i[1][9].IN1
wb_adr_i[42] => wbp_adr_i[1][10].IN1
wb_adr_i[43] => wbp_adr_i[1][11].IN1
wb_adr_i[44] => wbp_adr_i[1][12].IN1
wb_adr_i[45] => wbp_adr_i[1][13].IN1
wb_adr_i[46] => wbp_adr_i[1][14].IN1
wb_adr_i[47] => wbp_adr_i[1][15].IN1
wb_adr_i[48] => wbp_adr_i[1][16].IN1
wb_adr_i[49] => wbp_adr_i[1][17].IN1
wb_adr_i[50] => wbp_adr_i[1][18].IN1
wb_adr_i[51] => wbp_adr_i[1][19].IN1
wb_adr_i[52] => wbp_adr_i[1][20].IN1
wb_adr_i[53] => wbp_adr_i[1][21].IN1
wb_adr_i[54] => wbp_adr_i[1][22].IN1
wb_adr_i[55] => wbp_adr_i[1][23].IN1
wb_adr_i[56] => wbp_adr_i[1][24].IN1
wb_adr_i[57] => wbp_adr_i[1][25].IN1
wb_adr_i[58] => wbp_adr_i[1][26].IN1
wb_adr_i[59] => wbp_adr_i[1][27].IN1
wb_adr_i[60] => wbp_adr_i[1][28].IN1
wb_adr_i[61] => wbp_adr_i[1][29].IN1
wb_adr_i[62] => wbp_adr_i[1][30].IN1
wb_adr_i[63] => wbp_adr_i[1][31].IN1
wb_stb_i[0] => wbp_stb_i[0].IN1
wb_stb_i[1] => wbp_stb_i[1].IN1
wb_cyc_i[0] => wbp_cyc_i[0].IN1
wb_cyc_i[1] => wbp_cyc_i[1].IN1
wb_cti_i[0] => wbp_cti_i[0][0].IN1
wb_cti_i[1] => wbp_cti_i[0][1].IN1
wb_cti_i[2] => wbp_cti_i[0][2].IN1
wb_cti_i[3] => wbp_cti_i[1][0].IN1
wb_cti_i[4] => wbp_cti_i[1][1].IN1
wb_cti_i[5] => wbp_cti_i[1][2].IN1
wb_bte_i[0] => wbp_bte_i[0][0].IN1
wb_bte_i[1] => wbp_bte_i[0][1].IN1
wb_bte_i[2] => wbp_bte_i[1][0].IN1
wb_bte_i[3] => wbp_bte_i[1][1].IN1
wb_we_i[0] => wbp_we_i[0].IN1
wb_we_i[1] => wbp_we_i[1].IN1
wb_sel_i[0] => wbp_sel_i[0][0].IN1
wb_sel_i[1] => wbp_sel_i[0][1].IN1
wb_sel_i[2] => wbp_sel_i[0][2].IN1
wb_sel_i[3] => wbp_sel_i[0][3].IN1
wb_sel_i[4] => wbp_sel_i[1][0].IN1
wb_sel_i[5] => wbp_sel_i[1][1].IN1
wb_sel_i[6] => wbp_sel_i[1][2].IN1
wb_sel_i[7] => wbp_sel_i[1][3].IN1
wb_dat_i[0] => wbp_dat_i[0][0].IN1
wb_dat_i[1] => wbp_dat_i[0][1].IN1
wb_dat_i[2] => wbp_dat_i[0][2].IN1
wb_dat_i[3] => wbp_dat_i[0][3].IN1
wb_dat_i[4] => wbp_dat_i[0][4].IN1
wb_dat_i[5] => wbp_dat_i[0][5].IN1
wb_dat_i[6] => wbp_dat_i[0][6].IN1
wb_dat_i[7] => wbp_dat_i[0][7].IN1
wb_dat_i[8] => wbp_dat_i[0][8].IN1
wb_dat_i[9] => wbp_dat_i[0][9].IN1
wb_dat_i[10] => wbp_dat_i[0][10].IN1
wb_dat_i[11] => wbp_dat_i[0][11].IN1
wb_dat_i[12] => wbp_dat_i[0][12].IN1
wb_dat_i[13] => wbp_dat_i[0][13].IN1
wb_dat_i[14] => wbp_dat_i[0][14].IN1
wb_dat_i[15] => wbp_dat_i[0][15].IN1
wb_dat_i[16] => wbp_dat_i[0][16].IN1
wb_dat_i[17] => wbp_dat_i[0][17].IN1
wb_dat_i[18] => wbp_dat_i[0][18].IN1
wb_dat_i[19] => wbp_dat_i[0][19].IN1
wb_dat_i[20] => wbp_dat_i[0][20].IN1
wb_dat_i[21] => wbp_dat_i[0][21].IN1
wb_dat_i[22] => wbp_dat_i[0][22].IN1
wb_dat_i[23] => wbp_dat_i[0][23].IN1
wb_dat_i[24] => wbp_dat_i[0][24].IN1
wb_dat_i[25] => wbp_dat_i[0][25].IN1
wb_dat_i[26] => wbp_dat_i[0][26].IN1
wb_dat_i[27] => wbp_dat_i[0][27].IN1
wb_dat_i[28] => wbp_dat_i[0][28].IN1
wb_dat_i[29] => wbp_dat_i[0][29].IN1
wb_dat_i[30] => wbp_dat_i[0][30].IN1
wb_dat_i[31] => wbp_dat_i[0][31].IN1
wb_dat_i[32] => wbp_dat_i[1][0].IN1
wb_dat_i[33] => wbp_dat_i[1][1].IN1
wb_dat_i[34] => wbp_dat_i[1][2].IN1
wb_dat_i[35] => wbp_dat_i[1][3].IN1
wb_dat_i[36] => wbp_dat_i[1][4].IN1
wb_dat_i[37] => wbp_dat_i[1][5].IN1
wb_dat_i[38] => wbp_dat_i[1][6].IN1
wb_dat_i[39] => wbp_dat_i[1][7].IN1
wb_dat_i[40] => wbp_dat_i[1][8].IN1
wb_dat_i[41] => wbp_dat_i[1][9].IN1
wb_dat_i[42] => wbp_dat_i[1][10].IN1
wb_dat_i[43] => wbp_dat_i[1][11].IN1
wb_dat_i[44] => wbp_dat_i[1][12].IN1
wb_dat_i[45] => wbp_dat_i[1][13].IN1
wb_dat_i[46] => wbp_dat_i[1][14].IN1
wb_dat_i[47] => wbp_dat_i[1][15].IN1
wb_dat_i[48] => wbp_dat_i[1][16].IN1
wb_dat_i[49] => wbp_dat_i[1][17].IN1
wb_dat_i[50] => wbp_dat_i[1][18].IN1
wb_dat_i[51] => wbp_dat_i[1][19].IN1
wb_dat_i[52] => wbp_dat_i[1][20].IN1
wb_dat_i[53] => wbp_dat_i[1][21].IN1
wb_dat_i[54] => wbp_dat_i[1][22].IN1
wb_dat_i[55] => wbp_dat_i[1][23].IN1
wb_dat_i[56] => wbp_dat_i[1][24].IN1
wb_dat_i[57] => wbp_dat_i[1][25].IN1
wb_dat_i[58] => wbp_dat_i[1][26].IN1
wb_dat_i[59] => wbp_dat_i[1][27].IN1
wb_dat_i[60] => wbp_dat_i[1][28].IN1
wb_dat_i[61] => wbp_dat_i[1][29].IN1
wb_dat_i[62] => wbp_dat_i[1][30].IN1
wb_dat_i[63] => wbp_dat_i[1][31].IN1
wb_dat_o[0] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[1] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[2] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[3] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[4] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[5] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[6] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[7] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[8] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[9] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[10] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[11] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[12] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[13] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[14] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[15] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[16] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[17] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[18] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[19] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[20] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[21] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[22] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[23] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[24] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[25] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[26] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[27] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[28] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[29] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[30] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[31] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[32] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[33] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[34] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[35] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[36] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[37] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[38] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[39] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[40] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[41] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[42] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[43] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[44] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[45] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[46] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[47] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[48] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[49] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[50] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[51] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[52] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[53] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[54] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[55] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[56] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[57] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[58] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[59] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[60] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[61] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[62] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_dat_o[63] <= wb_port:wbports[1].wb_port.wb_dat_o
wb_ack_o[0] <= wb_port:wbports[0].wb_port.wb_ack_o
wb_ack_o[1] <= wb_port:wbports[1].wb_port.wb_ack_o
sdram_rst => sdram_rst.IN2
sdram_clk => sdram_clk.IN2
sdram_idle_i => safe_to_switch.IN1
adr_i[0] => p_adr_i[1][0].IN2
adr_i[1] => p_adr_i[1][1].IN2
adr_i[2] => p_adr_i[1][2].IN2
adr_i[3] => p_adr_i[1][3].IN2
adr_i[4] => p_adr_i[1][4].IN2
adr_i[5] => p_adr_i[1][5].IN2
adr_i[6] => p_adr_i[1][6].IN2
adr_i[7] => p_adr_i[1][7].IN2
adr_i[8] => p_adr_i[1][8].IN2
adr_i[9] => p_adr_i[1][9].IN2
adr_i[10] => p_adr_i[1][10].IN2
adr_i[11] => p_adr_i[1][11].IN2
adr_i[12] => p_adr_i[1][12].IN2
adr_i[13] => p_adr_i[1][13].IN2
adr_i[14] => p_adr_i[1][14].IN2
adr_i[15] => p_adr_i[1][15].IN2
adr_i[16] => p_adr_i[1][16].IN2
adr_i[17] => p_adr_i[1][17].IN2
adr_i[18] => p_adr_i[1][18].IN2
adr_i[19] => p_adr_i[1][19].IN2
adr_i[20] => p_adr_i[1][20].IN2
adr_i[21] => p_adr_i[1][21].IN2
adr_i[22] => p_adr_i[1][22].IN2
adr_i[23] => p_adr_i[1][23].IN2
adr_i[24] => p_adr_i[1][24].IN2
adr_i[25] => p_adr_i[1][25].IN2
adr_i[26] => p_adr_i[1][26].IN2
adr_i[27] => p_adr_i[1][27].IN2
adr_i[28] => p_adr_i[1][28].IN2
adr_i[29] => p_adr_i[1][29].IN2
adr_i[30] => p_adr_i[1][30].IN2
adr_i[31] => p_adr_i[1][31].IN2
adr_o[0] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[1] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[2] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[3] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[4] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[5] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[6] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[7] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[8] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[9] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[10] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[11] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[12] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[13] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[14] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[15] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[16] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[17] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[18] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[19] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[20] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[21] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[22] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[23] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[24] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[25] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[26] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[27] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[28] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[29] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[30] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[31] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
dat_i[0] => p_dat_i[1][0].IN2
dat_i[1] => p_dat_i[1][1].IN2
dat_i[2] => p_dat_i[1][2].IN2
dat_i[3] => p_dat_i[1][3].IN2
dat_i[4] => p_dat_i[1][4].IN2
dat_i[5] => p_dat_i[1][5].IN2
dat_i[6] => p_dat_i[1][6].IN2
dat_i[7] => p_dat_i[1][7].IN2
dat_i[8] => p_dat_i[1][8].IN2
dat_i[9] => p_dat_i[1][9].IN2
dat_i[10] => p_dat_i[1][10].IN2
dat_i[11] => p_dat_i[1][11].IN2
dat_i[12] => p_dat_i[1][12].IN2
dat_i[13] => p_dat_i[1][13].IN2
dat_i[14] => p_dat_i[1][14].IN2
dat_i[15] => p_dat_i[1][15].IN2
dat_o[0] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[8] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[9] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[10] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[11] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[12] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[13] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[14] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[15] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[0] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[1] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
acc_o <= acc_o.DB_MAX_OUTPUT_PORT_TYPE
ack_i => p_ack_i.IN1
ack_i => p_ack_i.IN1
we_o <= we_o.DB_MAX_OUTPUT_PORT_TYPE


|pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port
wb_clk => wb_clk.IN2
wb_rst => wb_rst.IN1
wb_adr_i[0] => ~NO_FANOUT~
wb_adr_i[1] => ~NO_FANOUT~
wb_adr_i[2] => wb_adr_i[2].IN1
wb_adr_i[3] => wb_adr_i[3].IN1
wb_adr_i[4] => wb_adr_i[4].IN1
wb_adr_i[5] => wb_adr_i[5].IN1
wb_adr_i[6] => wb_adr_i[6].IN1
wb_adr_i[7] => wb_adr_i[7].IN1
wb_adr_i[8] => wb_adr_i[8].IN1
wb_adr_i[9] => wb_adr_i[9].IN1
wb_adr_i[10] => wb_adr_i[10].IN1
wb_adr_i[11] => wb_adr_i[11].IN1
wb_adr_i[12] => wb_adr_i[12].IN1
wb_adr_i[13] => wb_adr_i[13].IN1
wb_adr_i[14] => wb_adr_i[14].IN1
wb_adr_i[15] => wb_adr_i[15].IN1
wb_adr_i[16] => wb_adr_i[16].IN1
wb_adr_i[17] => wb_adr_i[17].IN1
wb_adr_i[18] => wb_adr_i[18].IN1
wb_adr_i[19] => wb_adr_i[19].IN1
wb_adr_i[20] => wb_adr_i[20].IN1
wb_adr_i[21] => wb_adr_i[21].IN1
wb_adr_i[22] => wb_adr_i[22].IN1
wb_adr_i[23] => wb_adr_i[23].IN1
wb_adr_i[24] => wb_adr_i[24].IN1
wb_adr_i[25] => wb_adr_i[25].IN1
wb_adr_i[26] => wb_adr_i[26].IN1
wb_adr_i[27] => wb_adr_i[27].IN1
wb_adr_i[28] => wb_adr_i[28].IN1
wb_adr_i[29] => wb_adr_i[29].IN1
wb_adr_i[30] => wb_adr_i[30].IN1
wb_adr_i[31] => wb_adr_i[31].IN1
wb_stb_i => always1.IN0
wb_cyc_i => always1.IN1
wb_cti_i[0] => Equal5.IN2
wb_cti_i[0] => Equal7.IN2
wb_cti_i[1] => Equal5.IN0
wb_cti_i[1] => Equal7.IN0
wb_cti_i[2] => Equal5.IN1
wb_cti_i[2] => Equal7.IN1
wb_bte_i[0] => Equal0.IN1
wb_bte_i[0] => Equal1.IN0
wb_bte_i[0] => Equal2.IN1
wb_bte_i[1] => Equal0.IN0
wb_bte_i[1] => Equal1.IN1
wb_bte_i[1] => Equal2.IN0
wb_we_i => always1.IN1
wb_we_i => always1.IN1
wb_sel_i[0] => wb_sel_i[0].IN1
wb_sel_i[1] => wb_sel_i[1].IN1
wb_sel_i[2] => wb_sel_i[2].IN1
wb_sel_i[3] => wb_sel_i[3].IN1
wb_dat_i[0] => wb_dat_i[0].IN1
wb_dat_i[1] => wb_dat_i[1].IN1
wb_dat_i[2] => wb_dat_i[2].IN1
wb_dat_i[3] => wb_dat_i[3].IN1
wb_dat_i[4] => wb_dat_i[4].IN1
wb_dat_i[5] => wb_dat_i[5].IN1
wb_dat_i[6] => wb_dat_i[6].IN1
wb_dat_i[7] => wb_dat_i[7].IN1
wb_dat_i[8] => wb_dat_i[8].IN1
wb_dat_i[9] => wb_dat_i[9].IN1
wb_dat_i[10] => wb_dat_i[10].IN1
wb_dat_i[11] => wb_dat_i[11].IN1
wb_dat_i[12] => wb_dat_i[12].IN1
wb_dat_i[13] => wb_dat_i[13].IN1
wb_dat_i[14] => wb_dat_i[14].IN1
wb_dat_i[15] => wb_dat_i[15].IN1
wb_dat_i[16] => wb_dat_i[16].IN1
wb_dat_i[17] => wb_dat_i[17].IN1
wb_dat_i[18] => wb_dat_i[18].IN1
wb_dat_i[19] => wb_dat_i[19].IN1
wb_dat_i[20] => wb_dat_i[20].IN1
wb_dat_i[21] => wb_dat_i[21].IN1
wb_dat_i[22] => wb_dat_i[22].IN1
wb_dat_i[23] => wb_dat_i[23].IN1
wb_dat_i[24] => wb_dat_i[24].IN1
wb_dat_i[25] => wb_dat_i[25].IN1
wb_dat_i[26] => wb_dat_i[26].IN1
wb_dat_i[27] => wb_dat_i[27].IN1
wb_dat_i[28] => wb_dat_i[28].IN1
wb_dat_i[29] => wb_dat_i[29].IN1
wb_dat_i[30] => wb_dat_i[30].IN1
wb_dat_i[31] => wb_dat_i[31].IN1
wb_dat_o[0] <= bufram:bufram.do_a
wb_dat_o[1] <= bufram:bufram.do_a
wb_dat_o[2] <= bufram:bufram.do_a
wb_dat_o[3] <= bufram:bufram.do_a
wb_dat_o[4] <= bufram:bufram.do_a
wb_dat_o[5] <= bufram:bufram.do_a
wb_dat_o[6] <= bufram:bufram.do_a
wb_dat_o[7] <= bufram:bufram.do_a
wb_dat_o[8] <= bufram:bufram.do_a
wb_dat_o[9] <= bufram:bufram.do_a
wb_dat_o[10] <= bufram:bufram.do_a
wb_dat_o[11] <= bufram:bufram.do_a
wb_dat_o[12] <= bufram:bufram.do_a
wb_dat_o[13] <= bufram:bufram.do_a
wb_dat_o[14] <= bufram:bufram.do_a
wb_dat_o[15] <= bufram:bufram.do_a
wb_dat_o[16] <= bufram:bufram.do_a
wb_dat_o[17] <= bufram:bufram.do_a
wb_dat_o[18] <= bufram:bufram.do_a
wb_dat_o[19] <= bufram:bufram.do_a
wb_dat_o[20] <= bufram:bufram.do_a
wb_dat_o[21] <= bufram:bufram.do_a
wb_dat_o[22] <= bufram:bufram.do_a
wb_dat_o[23] <= bufram:bufram.do_a
wb_dat_o[24] <= bufram:bufram.do_a
wb_dat_o[25] <= bufram:bufram.do_a
wb_dat_o[26] <= bufram:bufram.do_a
wb_dat_o[27] <= bufram:bufram.do_a
wb_dat_o[28] <= bufram:bufram.do_a
wb_dat_o[29] <= bufram:bufram.do_a
wb_dat_o[30] <= bufram:bufram.do_a
wb_dat_o[31] <= bufram:bufram.do_a
wb_ack_o <= wb_ack_o.DB_MAX_OUTPUT_PORT_TYPE
sdram_rst => sdram_rst.IN1
sdram_clk => sdram_clk.IN2
adr_i[0] => ~NO_FANOUT~
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => read_done.OUTPUTSELECT
adr_i[1] => sdram_write_bufram.DATAB
adr_i[2] => adr_i[2].IN1
adr_i[3] => adr_i[3].IN1
adr_i[4] => adr_i[4].IN1
adr_i[5] => ~NO_FANOUT~
adr_i[6] => ~NO_FANOUT~
adr_i[7] => ~NO_FANOUT~
adr_i[8] => ~NO_FANOUT~
adr_i[9] => ~NO_FANOUT~
adr_i[10] => ~NO_FANOUT~
adr_i[11] => ~NO_FANOUT~
adr_i[12] => ~NO_FANOUT~
adr_i[13] => ~NO_FANOUT~
adr_i[14] => ~NO_FANOUT~
adr_i[15] => ~NO_FANOUT~
adr_i[16] => ~NO_FANOUT~
adr_i[17] => ~NO_FANOUT~
adr_i[18] => ~NO_FANOUT~
adr_i[19] => ~NO_FANOUT~
adr_i[20] => ~NO_FANOUT~
adr_i[21] => ~NO_FANOUT~
adr_i[22] => ~NO_FANOUT~
adr_i[23] => ~NO_FANOUT~
adr_i[24] => ~NO_FANOUT~
adr_i[25] => ~NO_FANOUT~
adr_i[26] => ~NO_FANOUT~
adr_i[27] => ~NO_FANOUT~
adr_i[28] => ~NO_FANOUT~
adr_i[29] => ~NO_FANOUT~
adr_i[30] => ~NO_FANOUT~
adr_i[31] => ~NO_FANOUT~
adr_o[0] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[1] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[2] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[3] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[4] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[5] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[6] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[7] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[8] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[9] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[10] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[11] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[12] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[13] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[14] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[15] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[16] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[17] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[18] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[19] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[20] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[21] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[22] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[23] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[24] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[25] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[26] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[27] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[28] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[29] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[30] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[31] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
dat_i[0] => dat_i[0].IN1
dat_i[1] => dat_i[1].IN1
dat_i[2] => dat_i[2].IN1
dat_i[3] => dat_i[3].IN1
dat_i[4] => dat_i[4].IN1
dat_i[5] => dat_i[5].IN1
dat_i[6] => dat_i[6].IN1
dat_i[7] => dat_i[7].IN1
dat_i[8] => dat_i[8].IN1
dat_i[9] => dat_i[9].IN1
dat_i[10] => dat_i[10].IN1
dat_i[11] => dat_i[11].IN1
dat_i[12] => dat_i[12].IN1
dat_i[13] => dat_i[13].IN1
dat_i[14] => dat_i[14].IN1
dat_i[15] => dat_i[15].IN1
dat_o[0] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[8] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[9] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[10] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[11] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[12] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[13] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[14] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[15] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[0] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[1] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
acc_o <= acc_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => dat_o.IN0
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => acc_o.OUTPUTSELECT
ack_i => always4.IN1
ack_i => sdram_state.OUTPUTSELECT
ack_i => sdram_state.OUTPUTSELECT
ack_i => sdram_state.OUTPUTSELECT
we_o <= we_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
bufw_adr_i[0] => ~NO_FANOUT~
bufw_adr_i[1] => ~NO_FANOUT~
bufw_adr_i[2] => wb_bufram_addr.DATAB
bufw_adr_i[3] => wb_bufram_addr.DATAB
bufw_adr_i[4] => wb_bufram_addr.DATAB
bufw_adr_i[5] => Equal4.IN26
bufw_adr_i[6] => Equal4.IN25
bufw_adr_i[7] => Equal4.IN24
bufw_adr_i[8] => Equal4.IN23
bufw_adr_i[9] => Equal4.IN22
bufw_adr_i[10] => Equal4.IN21
bufw_adr_i[11] => Equal4.IN20
bufw_adr_i[12] => Equal4.IN19
bufw_adr_i[13] => Equal4.IN18
bufw_adr_i[14] => Equal4.IN17
bufw_adr_i[15] => Equal4.IN16
bufw_adr_i[16] => Equal4.IN15
bufw_adr_i[17] => Equal4.IN14
bufw_adr_i[18] => Equal4.IN13
bufw_adr_i[19] => Equal4.IN12
bufw_adr_i[20] => Equal4.IN11
bufw_adr_i[21] => Equal4.IN10
bufw_adr_i[22] => Equal4.IN9
bufw_adr_i[23] => Equal4.IN8
bufw_adr_i[24] => Equal4.IN7
bufw_adr_i[25] => Equal4.IN6
bufw_adr_i[26] => Equal4.IN5
bufw_adr_i[27] => Equal4.IN4
bufw_adr_i[28] => Equal4.IN3
bufw_adr_i[29] => Equal4.IN2
bufw_adr_i[30] => Equal4.IN1
bufw_adr_i[31] => Equal4.IN0
bufw_dat_i[0] => wb_bufram_di.DATAB
bufw_dat_i[1] => wb_bufram_di.DATAB
bufw_dat_i[2] => wb_bufram_di.DATAB
bufw_dat_i[3] => wb_bufram_di.DATAB
bufw_dat_i[4] => wb_bufram_di.DATAB
bufw_dat_i[5] => wb_bufram_di.DATAB
bufw_dat_i[6] => wb_bufram_di.DATAB
bufw_dat_i[7] => wb_bufram_di.DATAB
bufw_dat_i[8] => wb_bufram_di.DATAB
bufw_dat_i[9] => wb_bufram_di.DATAB
bufw_dat_i[10] => wb_bufram_di.DATAB
bufw_dat_i[11] => wb_bufram_di.DATAB
bufw_dat_i[12] => wb_bufram_di.DATAB
bufw_dat_i[13] => wb_bufram_di.DATAB
bufw_dat_i[14] => wb_bufram_di.DATAB
bufw_dat_i[15] => wb_bufram_di.DATAB
bufw_dat_i[16] => wb_bufram_di.DATAB
bufw_dat_i[17] => wb_bufram_di.DATAB
bufw_dat_i[18] => wb_bufram_di.DATAB
bufw_dat_i[19] => wb_bufram_di.DATAB
bufw_dat_i[20] => wb_bufram_di.DATAB
bufw_dat_i[21] => wb_bufram_di.DATAB
bufw_dat_i[22] => wb_bufram_di.DATAB
bufw_dat_i[23] => wb_bufram_di.DATAB
bufw_dat_i[24] => wb_bufram_di.DATAB
bufw_dat_i[25] => wb_bufram_di.DATAB
bufw_dat_i[26] => wb_bufram_di.DATAB
bufw_dat_i[27] => wb_bufram_di.DATAB
bufw_dat_i[28] => wb_bufram_di.DATAB
bufw_dat_i[29] => wb_bufram_di.DATAB
bufw_dat_i[30] => wb_bufram_di.DATAB
bufw_dat_i[31] => wb_bufram_di.DATAB
bufw_sel_i[0] => wb_bufram_we.DATAB
bufw_sel_i[1] => wb_bufram_we.DATAB
bufw_sel_i[2] => wb_bufram_we.DATAB
bufw_sel_i[3] => wb_bufram_we.DATAB
bufw_we_i => wb_bufram_we.IN1
bufw_we_i => wb_bufram_addr.IN1
bufw_we_i => wb_bufram_di.IN1


|pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram
clk_a => clk_a.IN1
addr_a[0] => addr_a[0].IN1
addr_a[1] => addr_a[1].IN1
addr_a[2] => addr_a[2].IN1
we_a[0] => we_a[0].IN1
we_a[1] => we_a[1].IN1
we_a[2] => we_a[2].IN1
we_a[3] => we_a[3].IN1
di_a[0] => di_a[0].IN1
di_a[1] => di_a[1].IN1
di_a[2] => di_a[2].IN1
di_a[3] => di_a[3].IN1
di_a[4] => di_a[4].IN1
di_a[5] => di_a[5].IN1
di_a[6] => di_a[6].IN1
di_a[7] => di_a[7].IN1
di_a[8] => di_a[8].IN1
di_a[9] => di_a[9].IN1
di_a[10] => di_a[10].IN1
di_a[11] => di_a[11].IN1
di_a[12] => di_a[12].IN1
di_a[13] => di_a[13].IN1
di_a[14] => di_a[14].IN1
di_a[15] => di_a[15].IN1
di_a[16] => di_a[16].IN1
di_a[17] => di_a[17].IN1
di_a[18] => di_a[18].IN1
di_a[19] => di_a[19].IN1
di_a[20] => di_a[20].IN1
di_a[21] => di_a[21].IN1
di_a[22] => di_a[22].IN1
di_a[23] => di_a[23].IN1
di_a[24] => di_a[24].IN1
di_a[25] => di_a[25].IN1
di_a[26] => di_a[26].IN1
di_a[27] => di_a[27].IN1
di_a[28] => di_a[28].IN1
di_a[29] => di_a[29].IN1
di_a[30] => di_a[30].IN1
di_a[31] => di_a[31].IN1
do_a[0] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[1] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[2] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[3] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[4] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[5] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[6] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[7] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[8] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[9] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[10] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[11] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[12] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[13] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[14] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[15] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[16] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[17] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[18] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[19] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[20] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[21] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[22] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[23] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[24] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[25] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[26] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[27] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[28] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[29] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[30] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[31] <= dpram_altera:dpram_altera.dpram_altera.do_a
clk_b => clk_b.IN1
addr_b[0] => addr_b[0].IN1
addr_b[1] => addr_b[1].IN1
addr_b[2] => addr_b[2].IN1
we_b[0] => we_b[0].IN1
we_b[1] => we_b[1].IN1
we_b[2] => we_b[2].IN1
we_b[3] => we_b[3].IN1
di_b[0] => di_b[0].IN1
di_b[1] => di_b[1].IN1
di_b[2] => di_b[2].IN1
di_b[3] => di_b[3].IN1
di_b[4] => di_b[4].IN1
di_b[5] => di_b[5].IN1
di_b[6] => di_b[6].IN1
di_b[7] => di_b[7].IN1
di_b[8] => di_b[8].IN1
di_b[9] => di_b[9].IN1
di_b[10] => di_b[10].IN1
di_b[11] => di_b[11].IN1
di_b[12] => di_b[12].IN1
di_b[13] => di_b[13].IN1
di_b[14] => di_b[14].IN1
di_b[15] => di_b[15].IN1
di_b[16] => di_b[16].IN1
di_b[17] => di_b[17].IN1
di_b[18] => di_b[18].IN1
di_b[19] => di_b[19].IN1
di_b[20] => di_b[20].IN1
di_b[21] => di_b[21].IN1
di_b[22] => di_b[22].IN1
di_b[23] => di_b[23].IN1
di_b[24] => di_b[24].IN1
di_b[25] => di_b[25].IN1
di_b[26] => di_b[26].IN1
di_b[27] => di_b[27].IN1
di_b[28] => di_b[28].IN1
di_b[29] => di_b[29].IN1
di_b[30] => di_b[30].IN1
di_b[31] => di_b[31].IN1
do_b[0] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[1] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[2] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[3] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[4] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[5] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[6] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[7] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[8] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[9] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[10] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[11] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[12] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[13] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[14] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[15] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[16] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[17] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[18] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[19] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[20] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[21] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[22] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[23] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[24] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[25] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[26] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[27] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[28] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[29] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[30] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[31] <= dpram_altera:dpram_altera.dpram_altera.do_b


|pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
clk_a => clk_a.IN1
addr_a[0] => addr_a[0].IN1
addr_a[1] => addr_a[1].IN1
addr_a[2] => addr_a[2].IN1
we_a[0] => we_a[0].IN1
we_a[1] => we_a[1].IN1
we_a[2] => we_a[2].IN1
we_a[3] => we_a[3].IN1
di_a[0] => di_a[0].IN1
di_a[1] => di_a[1].IN1
di_a[2] => di_a[2].IN1
di_a[3] => di_a[3].IN1
di_a[4] => di_a[4].IN1
di_a[5] => di_a[5].IN1
di_a[6] => di_a[6].IN1
di_a[7] => di_a[7].IN1
di_a[8] => di_a[8].IN1
di_a[9] => di_a[9].IN1
di_a[10] => di_a[10].IN1
di_a[11] => di_a[11].IN1
di_a[12] => di_a[12].IN1
di_a[13] => di_a[13].IN1
di_a[14] => di_a[14].IN1
di_a[15] => di_a[15].IN1
di_a[16] => di_a[16].IN1
di_a[17] => di_a[17].IN1
di_a[18] => di_a[18].IN1
di_a[19] => di_a[19].IN1
di_a[20] => di_a[20].IN1
di_a[21] => di_a[21].IN1
di_a[22] => di_a[22].IN1
di_a[23] => di_a[23].IN1
di_a[24] => di_a[24].IN1
di_a[25] => di_a[25].IN1
di_a[26] => di_a[26].IN1
di_a[27] => di_a[27].IN1
di_a[28] => di_a[28].IN1
di_a[29] => di_a[29].IN1
di_a[30] => di_a[30].IN1
di_a[31] => di_a[31].IN1
do_a[0] <= altsyncram:altsyncram_component.q_a
do_a[1] <= altsyncram:altsyncram_component.q_a
do_a[2] <= altsyncram:altsyncram_component.q_a
do_a[3] <= altsyncram:altsyncram_component.q_a
do_a[4] <= altsyncram:altsyncram_component.q_a
do_a[5] <= altsyncram:altsyncram_component.q_a
do_a[6] <= altsyncram:altsyncram_component.q_a
do_a[7] <= altsyncram:altsyncram_component.q_a
do_a[8] <= altsyncram:altsyncram_component.q_a
do_a[9] <= altsyncram:altsyncram_component.q_a
do_a[10] <= altsyncram:altsyncram_component.q_a
do_a[11] <= altsyncram:altsyncram_component.q_a
do_a[12] <= altsyncram:altsyncram_component.q_a
do_a[13] <= altsyncram:altsyncram_component.q_a
do_a[14] <= altsyncram:altsyncram_component.q_a
do_a[15] <= altsyncram:altsyncram_component.q_a
do_a[16] <= altsyncram:altsyncram_component.q_a
do_a[17] <= altsyncram:altsyncram_component.q_a
do_a[18] <= altsyncram:altsyncram_component.q_a
do_a[19] <= altsyncram:altsyncram_component.q_a
do_a[20] <= altsyncram:altsyncram_component.q_a
do_a[21] <= altsyncram:altsyncram_component.q_a
do_a[22] <= altsyncram:altsyncram_component.q_a
do_a[23] <= altsyncram:altsyncram_component.q_a
do_a[24] <= altsyncram:altsyncram_component.q_a
do_a[25] <= altsyncram:altsyncram_component.q_a
do_a[26] <= altsyncram:altsyncram_component.q_a
do_a[27] <= altsyncram:altsyncram_component.q_a
do_a[28] <= altsyncram:altsyncram_component.q_a
do_a[29] <= altsyncram:altsyncram_component.q_a
do_a[30] <= altsyncram:altsyncram_component.q_a
do_a[31] <= altsyncram:altsyncram_component.q_a
clk_b => clk_b.IN1
addr_b[0] => addr_b[0].IN1
addr_b[1] => addr_b[1].IN1
addr_b[2] => addr_b[2].IN1
we_b[0] => we_b[0].IN1
we_b[1] => we_b[1].IN1
we_b[2] => we_b[2].IN1
we_b[3] => we_b[3].IN1
di_b[0] => di_b[0].IN1
di_b[1] => di_b[1].IN1
di_b[2] => di_b[2].IN1
di_b[3] => di_b[3].IN1
di_b[4] => di_b[4].IN1
di_b[5] => di_b[5].IN1
di_b[6] => di_b[6].IN1
di_b[7] => di_b[7].IN1
di_b[8] => di_b[8].IN1
di_b[9] => di_b[9].IN1
di_b[10] => di_b[10].IN1
di_b[11] => di_b[11].IN1
di_b[12] => di_b[12].IN1
di_b[13] => di_b[13].IN1
di_b[14] => di_b[14].IN1
di_b[15] => di_b[15].IN1
di_b[16] => di_b[16].IN1
di_b[17] => di_b[17].IN1
di_b[18] => di_b[18].IN1
di_b[19] => di_b[19].IN1
di_b[20] => di_b[20].IN1
di_b[21] => di_b[21].IN1
di_b[22] => di_b[22].IN1
di_b[23] => di_b[23].IN1
di_b[24] => di_b[24].IN1
di_b[25] => di_b[25].IN1
di_b[26] => di_b[26].IN1
di_b[27] => di_b[27].IN1
di_b[28] => di_b[28].IN1
di_b[29] => di_b[29].IN1
di_b[30] => di_b[30].IN1
di_b[31] => di_b[31].IN1
do_b[0] <= altsyncram:altsyncram_component.q_b
do_b[1] <= altsyncram:altsyncram_component.q_b
do_b[2] <= altsyncram:altsyncram_component.q_b
do_b[3] <= altsyncram:altsyncram_component.q_b
do_b[4] <= altsyncram:altsyncram_component.q_b
do_b[5] <= altsyncram:altsyncram_component.q_b
do_b[6] <= altsyncram:altsyncram_component.q_b
do_b[7] <= altsyncram:altsyncram_component.q_b
do_b[8] <= altsyncram:altsyncram_component.q_b
do_b[9] <= altsyncram:altsyncram_component.q_b
do_b[10] <= altsyncram:altsyncram_component.q_b
do_b[11] <= altsyncram:altsyncram_component.q_b
do_b[12] <= altsyncram:altsyncram_component.q_b
do_b[13] <= altsyncram:altsyncram_component.q_b
do_b[14] <= altsyncram:altsyncram_component.q_b
do_b[15] <= altsyncram:altsyncram_component.q_b
do_b[16] <= altsyncram:altsyncram_component.q_b
do_b[17] <= altsyncram:altsyncram_component.q_b
do_b[18] <= altsyncram:altsyncram_component.q_b
do_b[19] <= altsyncram:altsyncram_component.q_b
do_b[20] <= altsyncram:altsyncram_component.q_b
do_b[21] <= altsyncram:altsyncram_component.q_b
do_b[22] <= altsyncram:altsyncram_component.q_b
do_b[23] <= altsyncram:altsyncram_component.q_b
do_b[24] <= altsyncram:altsyncram_component.q_b
do_b[25] <= altsyncram:altsyncram_component.q_b
do_b[26] <= altsyncram:altsyncram_component.q_b
do_b[27] <= altsyncram:altsyncram_component.q_b
do_b[28] <= altsyncram:altsyncram_component.q_b
do_b[29] <= altsyncram:altsyncram_component.q_b
do_b[30] <= altsyncram:altsyncram_component.q_b
do_b[31] <= altsyncram:altsyncram_component.q_b


|pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
wren_a => altsyncram_ses1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_ses1:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ses1:auto_generated.data_a[0]
data_a[1] => altsyncram_ses1:auto_generated.data_a[1]
data_a[2] => altsyncram_ses1:auto_generated.data_a[2]
data_a[3] => altsyncram_ses1:auto_generated.data_a[3]
data_a[4] => altsyncram_ses1:auto_generated.data_a[4]
data_a[5] => altsyncram_ses1:auto_generated.data_a[5]
data_a[6] => altsyncram_ses1:auto_generated.data_a[6]
data_a[7] => altsyncram_ses1:auto_generated.data_a[7]
data_a[8] => altsyncram_ses1:auto_generated.data_a[8]
data_a[9] => altsyncram_ses1:auto_generated.data_a[9]
data_a[10] => altsyncram_ses1:auto_generated.data_a[10]
data_a[11] => altsyncram_ses1:auto_generated.data_a[11]
data_a[12] => altsyncram_ses1:auto_generated.data_a[12]
data_a[13] => altsyncram_ses1:auto_generated.data_a[13]
data_a[14] => altsyncram_ses1:auto_generated.data_a[14]
data_a[15] => altsyncram_ses1:auto_generated.data_a[15]
data_a[16] => altsyncram_ses1:auto_generated.data_a[16]
data_a[17] => altsyncram_ses1:auto_generated.data_a[17]
data_a[18] => altsyncram_ses1:auto_generated.data_a[18]
data_a[19] => altsyncram_ses1:auto_generated.data_a[19]
data_a[20] => altsyncram_ses1:auto_generated.data_a[20]
data_a[21] => altsyncram_ses1:auto_generated.data_a[21]
data_a[22] => altsyncram_ses1:auto_generated.data_a[22]
data_a[23] => altsyncram_ses1:auto_generated.data_a[23]
data_a[24] => altsyncram_ses1:auto_generated.data_a[24]
data_a[25] => altsyncram_ses1:auto_generated.data_a[25]
data_a[26] => altsyncram_ses1:auto_generated.data_a[26]
data_a[27] => altsyncram_ses1:auto_generated.data_a[27]
data_a[28] => altsyncram_ses1:auto_generated.data_a[28]
data_a[29] => altsyncram_ses1:auto_generated.data_a[29]
data_a[30] => altsyncram_ses1:auto_generated.data_a[30]
data_a[31] => altsyncram_ses1:auto_generated.data_a[31]
data_b[0] => altsyncram_ses1:auto_generated.data_b[0]
data_b[1] => altsyncram_ses1:auto_generated.data_b[1]
data_b[2] => altsyncram_ses1:auto_generated.data_b[2]
data_b[3] => altsyncram_ses1:auto_generated.data_b[3]
data_b[4] => altsyncram_ses1:auto_generated.data_b[4]
data_b[5] => altsyncram_ses1:auto_generated.data_b[5]
data_b[6] => altsyncram_ses1:auto_generated.data_b[6]
data_b[7] => altsyncram_ses1:auto_generated.data_b[7]
data_b[8] => altsyncram_ses1:auto_generated.data_b[8]
data_b[9] => altsyncram_ses1:auto_generated.data_b[9]
data_b[10] => altsyncram_ses1:auto_generated.data_b[10]
data_b[11] => altsyncram_ses1:auto_generated.data_b[11]
data_b[12] => altsyncram_ses1:auto_generated.data_b[12]
data_b[13] => altsyncram_ses1:auto_generated.data_b[13]
data_b[14] => altsyncram_ses1:auto_generated.data_b[14]
data_b[15] => altsyncram_ses1:auto_generated.data_b[15]
data_b[16] => altsyncram_ses1:auto_generated.data_b[16]
data_b[17] => altsyncram_ses1:auto_generated.data_b[17]
data_b[18] => altsyncram_ses1:auto_generated.data_b[18]
data_b[19] => altsyncram_ses1:auto_generated.data_b[19]
data_b[20] => altsyncram_ses1:auto_generated.data_b[20]
data_b[21] => altsyncram_ses1:auto_generated.data_b[21]
data_b[22] => altsyncram_ses1:auto_generated.data_b[22]
data_b[23] => altsyncram_ses1:auto_generated.data_b[23]
data_b[24] => altsyncram_ses1:auto_generated.data_b[24]
data_b[25] => altsyncram_ses1:auto_generated.data_b[25]
data_b[26] => altsyncram_ses1:auto_generated.data_b[26]
data_b[27] => altsyncram_ses1:auto_generated.data_b[27]
data_b[28] => altsyncram_ses1:auto_generated.data_b[28]
data_b[29] => altsyncram_ses1:auto_generated.data_b[29]
data_b[30] => altsyncram_ses1:auto_generated.data_b[30]
data_b[31] => altsyncram_ses1:auto_generated.data_b[31]
address_a[0] => altsyncram_ses1:auto_generated.address_a[0]
address_a[1] => altsyncram_ses1:auto_generated.address_a[1]
address_a[2] => altsyncram_ses1:auto_generated.address_a[2]
address_a[3] => altsyncram_ses1:auto_generated.address_a[3]
address_b[0] => altsyncram_ses1:auto_generated.address_b[0]
address_b[1] => altsyncram_ses1:auto_generated.address_b[1]
address_b[2] => altsyncram_ses1:auto_generated.address_b[2]
address_b[3] => altsyncram_ses1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ses1:auto_generated.clock0
clock1 => altsyncram_ses1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_ses1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_ses1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_ses1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_ses1:auto_generated.byteena_a[3]
byteena_b[0] => altsyncram_ses1:auto_generated.byteena_b[0]
byteena_b[1] => altsyncram_ses1:auto_generated.byteena_b[1]
byteena_b[2] => altsyncram_ses1:auto_generated.byteena_b[2]
byteena_b[3] => altsyncram_ses1:auto_generated.byteena_b[3]
q_a[0] <= altsyncram_ses1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ses1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ses1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ses1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ses1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ses1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ses1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ses1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ses1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ses1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ses1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ses1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ses1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ses1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ses1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ses1:auto_generated.q_a[15]
q_a[16] <= altsyncram_ses1:auto_generated.q_a[16]
q_a[17] <= altsyncram_ses1:auto_generated.q_a[17]
q_a[18] <= altsyncram_ses1:auto_generated.q_a[18]
q_a[19] <= altsyncram_ses1:auto_generated.q_a[19]
q_a[20] <= altsyncram_ses1:auto_generated.q_a[20]
q_a[21] <= altsyncram_ses1:auto_generated.q_a[21]
q_a[22] <= altsyncram_ses1:auto_generated.q_a[22]
q_a[23] <= altsyncram_ses1:auto_generated.q_a[23]
q_a[24] <= altsyncram_ses1:auto_generated.q_a[24]
q_a[25] <= altsyncram_ses1:auto_generated.q_a[25]
q_a[26] <= altsyncram_ses1:auto_generated.q_a[26]
q_a[27] <= altsyncram_ses1:auto_generated.q_a[27]
q_a[28] <= altsyncram_ses1:auto_generated.q_a[28]
q_a[29] <= altsyncram_ses1:auto_generated.q_a[29]
q_a[30] <= altsyncram_ses1:auto_generated.q_a[30]
q_a[31] <= altsyncram_ses1:auto_generated.q_a[31]
q_b[0] <= altsyncram_ses1:auto_generated.q_b[0]
q_b[1] <= altsyncram_ses1:auto_generated.q_b[1]
q_b[2] <= altsyncram_ses1:auto_generated.q_b[2]
q_b[3] <= altsyncram_ses1:auto_generated.q_b[3]
q_b[4] <= altsyncram_ses1:auto_generated.q_b[4]
q_b[5] <= altsyncram_ses1:auto_generated.q_b[5]
q_b[6] <= altsyncram_ses1:auto_generated.q_b[6]
q_b[7] <= altsyncram_ses1:auto_generated.q_b[7]
q_b[8] <= altsyncram_ses1:auto_generated.q_b[8]
q_b[9] <= altsyncram_ses1:auto_generated.q_b[9]
q_b[10] <= altsyncram_ses1:auto_generated.q_b[10]
q_b[11] <= altsyncram_ses1:auto_generated.q_b[11]
q_b[12] <= altsyncram_ses1:auto_generated.q_b[12]
q_b[13] <= altsyncram_ses1:auto_generated.q_b[13]
q_b[14] <= altsyncram_ses1:auto_generated.q_b[14]
q_b[15] <= altsyncram_ses1:auto_generated.q_b[15]
q_b[16] <= altsyncram_ses1:auto_generated.q_b[16]
q_b[17] <= altsyncram_ses1:auto_generated.q_b[17]
q_b[18] <= altsyncram_ses1:auto_generated.q_b[18]
q_b[19] <= altsyncram_ses1:auto_generated.q_b[19]
q_b[20] <= altsyncram_ses1:auto_generated.q_b[20]
q_b[21] <= altsyncram_ses1:auto_generated.q_b[21]
q_b[22] <= altsyncram_ses1:auto_generated.q_b[22]
q_b[23] <= altsyncram_ses1:auto_generated.q_b[23]
q_b[24] <= altsyncram_ses1:auto_generated.q_b[24]
q_b[25] <= altsyncram_ses1:auto_generated.q_b[25]
q_b[26] <= altsyncram_ses1:auto_generated.q_b[26]
q_b[27] <= altsyncram_ses1:auto_generated.q_b[27]
q_b[28] <= altsyncram_ses1:auto_generated.q_b[28]
q_b[29] <= altsyncram_ses1:auto_generated.q_b[29]
q_b[30] <= altsyncram_ses1:auto_generated.q_b[30]
q_b[31] <= altsyncram_ses1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_b[0] => ram_block1a0.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a1.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a2.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a3.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a4.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a5.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a6.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a7.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a8.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a9.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a10.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a11.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a12.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a13.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a14.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a15.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a16.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a17.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a18.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a19.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a20.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a21.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a22.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a23.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a24.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a25.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a26.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a27.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a28.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a29.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a30.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a31.PORTBBYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo
wr_rst_i => wr_addr.OUTPUTSELECT
wr_rst_i => wr_addr.OUTPUTSELECT
wr_rst_i => wr_addr.OUTPUTSELECT
wr_rst_i => wr_addr_gray.OUTPUTSELECT
wr_rst_i => wr_addr_gray.OUTPUTSELECT
wr_rst_i => wr_addr_gray.OUTPUTSELECT
wr_rst_i => full_o.OUTPUTSELECT
wr_clk_i => mem.we_a.CLK
wr_clk_i => mem.waddr_a[2].CLK
wr_clk_i => mem.waddr_a[1].CLK
wr_clk_i => mem.waddr_a[0].CLK
wr_clk_i => mem.data_a[71].CLK
wr_clk_i => mem.data_a[70].CLK
wr_clk_i => mem.data_a[69].CLK
wr_clk_i => mem.data_a[68].CLK
wr_clk_i => mem.data_a[67].CLK
wr_clk_i => mem.data_a[66].CLK
wr_clk_i => mem.data_a[65].CLK
wr_clk_i => mem.data_a[64].CLK
wr_clk_i => mem.data_a[63].CLK
wr_clk_i => mem.data_a[62].CLK
wr_clk_i => mem.data_a[61].CLK
wr_clk_i => mem.data_a[60].CLK
wr_clk_i => mem.data_a[59].CLK
wr_clk_i => mem.data_a[58].CLK
wr_clk_i => mem.data_a[57].CLK
wr_clk_i => mem.data_a[56].CLK
wr_clk_i => mem.data_a[55].CLK
wr_clk_i => mem.data_a[54].CLK
wr_clk_i => mem.data_a[53].CLK
wr_clk_i => mem.data_a[52].CLK
wr_clk_i => mem.data_a[51].CLK
wr_clk_i => mem.data_a[50].CLK
wr_clk_i => mem.data_a[49].CLK
wr_clk_i => mem.data_a[48].CLK
wr_clk_i => mem.data_a[47].CLK
wr_clk_i => mem.data_a[46].CLK
wr_clk_i => mem.data_a[45].CLK
wr_clk_i => mem.data_a[44].CLK
wr_clk_i => mem.data_a[43].CLK
wr_clk_i => mem.data_a[42].CLK
wr_clk_i => mem.data_a[41].CLK
wr_clk_i => mem.data_a[40].CLK
wr_clk_i => mem.data_a[39].CLK
wr_clk_i => mem.data_a[38].CLK
wr_clk_i => mem.data_a[37].CLK
wr_clk_i => mem.data_a[36].CLK
wr_clk_i => mem.data_a[35].CLK
wr_clk_i => mem.data_a[34].CLK
wr_clk_i => mem.data_a[33].CLK
wr_clk_i => mem.data_a[32].CLK
wr_clk_i => mem.data_a[31].CLK
wr_clk_i => mem.data_a[30].CLK
wr_clk_i => mem.data_a[29].CLK
wr_clk_i => mem.data_a[28].CLK
wr_clk_i => mem.data_a[27].CLK
wr_clk_i => mem.data_a[26].CLK
wr_clk_i => mem.data_a[25].CLK
wr_clk_i => mem.data_a[24].CLK
wr_clk_i => mem.data_a[23].CLK
wr_clk_i => mem.data_a[22].CLK
wr_clk_i => mem.data_a[21].CLK
wr_clk_i => mem.data_a[20].CLK
wr_clk_i => mem.data_a[19].CLK
wr_clk_i => mem.data_a[18].CLK
wr_clk_i => mem.data_a[17].CLK
wr_clk_i => mem.data_a[16].CLK
wr_clk_i => mem.data_a[15].CLK
wr_clk_i => mem.data_a[14].CLK
wr_clk_i => mem.data_a[13].CLK
wr_clk_i => mem.data_a[12].CLK
wr_clk_i => mem.data_a[11].CLK
wr_clk_i => mem.data_a[10].CLK
wr_clk_i => mem.data_a[9].CLK
wr_clk_i => mem.data_a[8].CLK
wr_clk_i => mem.data_a[7].CLK
wr_clk_i => mem.data_a[6].CLK
wr_clk_i => mem.data_a[5].CLK
wr_clk_i => mem.data_a[4].CLK
wr_clk_i => mem.data_a[3].CLK
wr_clk_i => mem.data_a[2].CLK
wr_clk_i => mem.data_a[1].CLK
wr_clk_i => mem.data_a[0].CLK
wr_clk_i => full_o~reg0.CLK
wr_clk_i => rd_addr_gray_wr_r[0].CLK
wr_clk_i => rd_addr_gray_wr_r[1].CLK
wr_clk_i => rd_addr_gray_wr_r[2].CLK
wr_clk_i => rd_addr_gray_wr[0].CLK
wr_clk_i => rd_addr_gray_wr[1].CLK
wr_clk_i => rd_addr_gray_wr[2].CLK
wr_clk_i => wr_addr_gray[0].CLK
wr_clk_i => wr_addr_gray[1].CLK
wr_clk_i => wr_addr_gray[2].CLK
wr_clk_i => wr_addr[0].CLK
wr_clk_i => wr_addr[1].CLK
wr_clk_i => wr_addr[2].CLK
wr_clk_i => mem.CLK0
wr_en_i => wr_addr.OUTPUTSELECT
wr_en_i => wr_addr.OUTPUTSELECT
wr_en_i => wr_addr.OUTPUTSELECT
wr_en_i => wr_addr_gray.OUTPUTSELECT
wr_en_i => wr_addr_gray.OUTPUTSELECT
wr_en_i => wr_addr_gray.OUTPUTSELECT
wr_en_i => full_o.OUTPUTSELECT
wr_en_i => mem.we_a.DATAIN
wr_en_i => mem.WE
wr_data_i[0] => mem.data_a[0].DATAIN
wr_data_i[0] => mem.DATAIN
wr_data_i[1] => mem.data_a[1].DATAIN
wr_data_i[1] => mem.DATAIN1
wr_data_i[2] => mem.data_a[2].DATAIN
wr_data_i[2] => mem.DATAIN2
wr_data_i[3] => mem.data_a[3].DATAIN
wr_data_i[3] => mem.DATAIN3
wr_data_i[4] => mem.data_a[4].DATAIN
wr_data_i[4] => mem.DATAIN4
wr_data_i[5] => mem.data_a[5].DATAIN
wr_data_i[5] => mem.DATAIN5
wr_data_i[6] => mem.data_a[6].DATAIN
wr_data_i[6] => mem.DATAIN6
wr_data_i[7] => mem.data_a[7].DATAIN
wr_data_i[7] => mem.DATAIN7
wr_data_i[8] => mem.data_a[8].DATAIN
wr_data_i[8] => mem.DATAIN8
wr_data_i[9] => mem.data_a[9].DATAIN
wr_data_i[9] => mem.DATAIN9
wr_data_i[10] => mem.data_a[10].DATAIN
wr_data_i[10] => mem.DATAIN10
wr_data_i[11] => mem.data_a[11].DATAIN
wr_data_i[11] => mem.DATAIN11
wr_data_i[12] => mem.data_a[12].DATAIN
wr_data_i[12] => mem.DATAIN12
wr_data_i[13] => mem.data_a[13].DATAIN
wr_data_i[13] => mem.DATAIN13
wr_data_i[14] => mem.data_a[14].DATAIN
wr_data_i[14] => mem.DATAIN14
wr_data_i[15] => mem.data_a[15].DATAIN
wr_data_i[15] => mem.DATAIN15
wr_data_i[16] => mem.data_a[16].DATAIN
wr_data_i[16] => mem.DATAIN16
wr_data_i[17] => mem.data_a[17].DATAIN
wr_data_i[17] => mem.DATAIN17
wr_data_i[18] => mem.data_a[18].DATAIN
wr_data_i[18] => mem.DATAIN18
wr_data_i[19] => mem.data_a[19].DATAIN
wr_data_i[19] => mem.DATAIN19
wr_data_i[20] => mem.data_a[20].DATAIN
wr_data_i[20] => mem.DATAIN20
wr_data_i[21] => mem.data_a[21].DATAIN
wr_data_i[21] => mem.DATAIN21
wr_data_i[22] => mem.data_a[22].DATAIN
wr_data_i[22] => mem.DATAIN22
wr_data_i[23] => mem.data_a[23].DATAIN
wr_data_i[23] => mem.DATAIN23
wr_data_i[24] => mem.data_a[24].DATAIN
wr_data_i[24] => mem.DATAIN24
wr_data_i[25] => mem.data_a[25].DATAIN
wr_data_i[25] => mem.DATAIN25
wr_data_i[26] => mem.data_a[26].DATAIN
wr_data_i[26] => mem.DATAIN26
wr_data_i[27] => mem.data_a[27].DATAIN
wr_data_i[27] => mem.DATAIN27
wr_data_i[28] => mem.data_a[28].DATAIN
wr_data_i[28] => mem.DATAIN28
wr_data_i[29] => mem.data_a[29].DATAIN
wr_data_i[29] => mem.DATAIN29
wr_data_i[30] => mem.data_a[30].DATAIN
wr_data_i[30] => mem.DATAIN30
wr_data_i[31] => mem.data_a[31].DATAIN
wr_data_i[31] => mem.DATAIN31
wr_data_i[32] => mem.data_a[32].DATAIN
wr_data_i[32] => mem.DATAIN32
wr_data_i[33] => mem.data_a[33].DATAIN
wr_data_i[33] => mem.DATAIN33
wr_data_i[34] => mem.data_a[34].DATAIN
wr_data_i[34] => mem.DATAIN34
wr_data_i[35] => mem.data_a[35].DATAIN
wr_data_i[35] => mem.DATAIN35
wr_data_i[36] => mem.data_a[36].DATAIN
wr_data_i[36] => mem.DATAIN36
wr_data_i[37] => mem.data_a[37].DATAIN
wr_data_i[37] => mem.DATAIN37
wr_data_i[38] => mem.data_a[38].DATAIN
wr_data_i[38] => mem.DATAIN38
wr_data_i[39] => mem.data_a[39].DATAIN
wr_data_i[39] => mem.DATAIN39
wr_data_i[40] => mem.data_a[40].DATAIN
wr_data_i[40] => mem.DATAIN40
wr_data_i[41] => mem.data_a[41].DATAIN
wr_data_i[41] => mem.DATAIN41
wr_data_i[42] => mem.data_a[42].DATAIN
wr_data_i[42] => mem.DATAIN42
wr_data_i[43] => mem.data_a[43].DATAIN
wr_data_i[43] => mem.DATAIN43
wr_data_i[44] => mem.data_a[44].DATAIN
wr_data_i[44] => mem.DATAIN44
wr_data_i[45] => mem.data_a[45].DATAIN
wr_data_i[45] => mem.DATAIN45
wr_data_i[46] => mem.data_a[46].DATAIN
wr_data_i[46] => mem.DATAIN46
wr_data_i[47] => mem.data_a[47].DATAIN
wr_data_i[47] => mem.DATAIN47
wr_data_i[48] => mem.data_a[48].DATAIN
wr_data_i[48] => mem.DATAIN48
wr_data_i[49] => mem.data_a[49].DATAIN
wr_data_i[49] => mem.DATAIN49
wr_data_i[50] => mem.data_a[50].DATAIN
wr_data_i[50] => mem.DATAIN50
wr_data_i[51] => mem.data_a[51].DATAIN
wr_data_i[51] => mem.DATAIN51
wr_data_i[52] => mem.data_a[52].DATAIN
wr_data_i[52] => mem.DATAIN52
wr_data_i[53] => mem.data_a[53].DATAIN
wr_data_i[53] => mem.DATAIN53
wr_data_i[54] => mem.data_a[54].DATAIN
wr_data_i[54] => mem.DATAIN54
wr_data_i[55] => mem.data_a[55].DATAIN
wr_data_i[55] => mem.DATAIN55
wr_data_i[56] => mem.data_a[56].DATAIN
wr_data_i[56] => mem.DATAIN56
wr_data_i[57] => mem.data_a[57].DATAIN
wr_data_i[57] => mem.DATAIN57
wr_data_i[58] => mem.data_a[58].DATAIN
wr_data_i[58] => mem.DATAIN58
wr_data_i[59] => mem.data_a[59].DATAIN
wr_data_i[59] => mem.DATAIN59
wr_data_i[60] => mem.data_a[60].DATAIN
wr_data_i[60] => mem.DATAIN60
wr_data_i[61] => mem.data_a[61].DATAIN
wr_data_i[61] => mem.DATAIN61
wr_data_i[62] => mem.data_a[62].DATAIN
wr_data_i[62] => mem.DATAIN62
wr_data_i[63] => mem.data_a[63].DATAIN
wr_data_i[63] => mem.DATAIN63
wr_data_i[64] => mem.data_a[64].DATAIN
wr_data_i[64] => mem.DATAIN64
wr_data_i[65] => mem.data_a[65].DATAIN
wr_data_i[65] => mem.DATAIN65
wr_data_i[66] => mem.data_a[66].DATAIN
wr_data_i[66] => mem.DATAIN66
wr_data_i[67] => mem.data_a[67].DATAIN
wr_data_i[67] => mem.DATAIN67
wr_data_i[68] => mem.data_a[68].DATAIN
wr_data_i[68] => mem.DATAIN68
wr_data_i[69] => mem.data_a[69].DATAIN
wr_data_i[69] => mem.DATAIN69
wr_data_i[70] => mem.data_a[70].DATAIN
wr_data_i[70] => mem.DATAIN70
wr_data_i[71] => mem.data_a[71].DATAIN
wr_data_i[71] => mem.DATAIN71
rd_rst_i => rd_addr.OUTPUTSELECT
rd_rst_i => rd_addr.OUTPUTSELECT
rd_rst_i => rd_addr.OUTPUTSELECT
rd_rst_i => rd_addr_gray.OUTPUTSELECT
rd_rst_i => rd_addr_gray.OUTPUTSELECT
rd_rst_i => rd_addr_gray.OUTPUTSELECT
rd_rst_i => empty_o.OUTPUTSELECT
rd_clk_i => rd_data_o[0]~reg0.CLK
rd_clk_i => rd_data_o[1]~reg0.CLK
rd_clk_i => rd_data_o[2]~reg0.CLK
rd_clk_i => rd_data_o[3]~reg0.CLK
rd_clk_i => rd_data_o[4]~reg0.CLK
rd_clk_i => rd_data_o[5]~reg0.CLK
rd_clk_i => rd_data_o[6]~reg0.CLK
rd_clk_i => rd_data_o[7]~reg0.CLK
rd_clk_i => rd_data_o[8]~reg0.CLK
rd_clk_i => rd_data_o[9]~reg0.CLK
rd_clk_i => rd_data_o[10]~reg0.CLK
rd_clk_i => rd_data_o[11]~reg0.CLK
rd_clk_i => rd_data_o[12]~reg0.CLK
rd_clk_i => rd_data_o[13]~reg0.CLK
rd_clk_i => rd_data_o[14]~reg0.CLK
rd_clk_i => rd_data_o[15]~reg0.CLK
rd_clk_i => rd_data_o[16]~reg0.CLK
rd_clk_i => rd_data_o[17]~reg0.CLK
rd_clk_i => rd_data_o[18]~reg0.CLK
rd_clk_i => rd_data_o[19]~reg0.CLK
rd_clk_i => rd_data_o[20]~reg0.CLK
rd_clk_i => rd_data_o[21]~reg0.CLK
rd_clk_i => rd_data_o[22]~reg0.CLK
rd_clk_i => rd_data_o[23]~reg0.CLK
rd_clk_i => rd_data_o[24]~reg0.CLK
rd_clk_i => rd_data_o[25]~reg0.CLK
rd_clk_i => rd_data_o[26]~reg0.CLK
rd_clk_i => rd_data_o[27]~reg0.CLK
rd_clk_i => rd_data_o[28]~reg0.CLK
rd_clk_i => rd_data_o[29]~reg0.CLK
rd_clk_i => rd_data_o[30]~reg0.CLK
rd_clk_i => rd_data_o[31]~reg0.CLK
rd_clk_i => rd_data_o[32]~reg0.CLK
rd_clk_i => rd_data_o[33]~reg0.CLK
rd_clk_i => rd_data_o[34]~reg0.CLK
rd_clk_i => rd_data_o[35]~reg0.CLK
rd_clk_i => rd_data_o[36]~reg0.CLK
rd_clk_i => rd_data_o[37]~reg0.CLK
rd_clk_i => rd_data_o[38]~reg0.CLK
rd_clk_i => rd_data_o[39]~reg0.CLK
rd_clk_i => rd_data_o[40]~reg0.CLK
rd_clk_i => rd_data_o[41]~reg0.CLK
rd_clk_i => rd_data_o[42]~reg0.CLK
rd_clk_i => rd_data_o[43]~reg0.CLK
rd_clk_i => rd_data_o[44]~reg0.CLK
rd_clk_i => rd_data_o[45]~reg0.CLK
rd_clk_i => rd_data_o[46]~reg0.CLK
rd_clk_i => rd_data_o[47]~reg0.CLK
rd_clk_i => rd_data_o[48]~reg0.CLK
rd_clk_i => rd_data_o[49]~reg0.CLK
rd_clk_i => rd_data_o[50]~reg0.CLK
rd_clk_i => rd_data_o[51]~reg0.CLK
rd_clk_i => rd_data_o[52]~reg0.CLK
rd_clk_i => rd_data_o[53]~reg0.CLK
rd_clk_i => rd_data_o[54]~reg0.CLK
rd_clk_i => rd_data_o[55]~reg0.CLK
rd_clk_i => rd_data_o[56]~reg0.CLK
rd_clk_i => rd_data_o[57]~reg0.CLK
rd_clk_i => rd_data_o[58]~reg0.CLK
rd_clk_i => rd_data_o[59]~reg0.CLK
rd_clk_i => rd_data_o[60]~reg0.CLK
rd_clk_i => rd_data_o[61]~reg0.CLK
rd_clk_i => rd_data_o[62]~reg0.CLK
rd_clk_i => rd_data_o[63]~reg0.CLK
rd_clk_i => rd_data_o[64]~reg0.CLK
rd_clk_i => rd_data_o[65]~reg0.CLK
rd_clk_i => rd_data_o[66]~reg0.CLK
rd_clk_i => rd_data_o[67]~reg0.CLK
rd_clk_i => rd_data_o[68]~reg0.CLK
rd_clk_i => rd_data_o[69]~reg0.CLK
rd_clk_i => rd_data_o[70]~reg0.CLK
rd_clk_i => rd_data_o[71]~reg0.CLK
rd_clk_i => empty_o~reg0.CLK
rd_clk_i => wr_addr_gray_rd_r[0].CLK
rd_clk_i => wr_addr_gray_rd_r[1].CLK
rd_clk_i => wr_addr_gray_rd_r[2].CLK
rd_clk_i => wr_addr_gray_rd[0].CLK
rd_clk_i => wr_addr_gray_rd[1].CLK
rd_clk_i => wr_addr_gray_rd[2].CLK
rd_clk_i => rd_addr_gray[0].CLK
rd_clk_i => rd_addr_gray[1].CLK
rd_clk_i => rd_addr_gray[2].CLK
rd_clk_i => rd_addr[0].CLK
rd_clk_i => rd_addr[1].CLK
rd_clk_i => rd_addr[2].CLK
rd_en_i => rd_addr.OUTPUTSELECT
rd_en_i => rd_addr.OUTPUTSELECT
rd_en_i => rd_addr.OUTPUTSELECT
rd_en_i => rd_addr_gray.OUTPUTSELECT
rd_en_i => rd_addr_gray.OUTPUTSELECT
rd_en_i => rd_addr_gray.OUTPUTSELECT
rd_en_i => empty_o.OUTPUTSELECT
rd_en_i => rd_data_o[3]~reg0.ENA
rd_en_i => rd_data_o[2]~reg0.ENA
rd_en_i => rd_data_o[1]~reg0.ENA
rd_en_i => rd_data_o[0]~reg0.ENA
rd_en_i => rd_data_o[4]~reg0.ENA
rd_en_i => rd_data_o[5]~reg0.ENA
rd_en_i => rd_data_o[6]~reg0.ENA
rd_en_i => rd_data_o[7]~reg0.ENA
rd_en_i => rd_data_o[8]~reg0.ENA
rd_en_i => rd_data_o[9]~reg0.ENA
rd_en_i => rd_data_o[10]~reg0.ENA
rd_en_i => rd_data_o[11]~reg0.ENA
rd_en_i => rd_data_o[12]~reg0.ENA
rd_en_i => rd_data_o[13]~reg0.ENA
rd_en_i => rd_data_o[14]~reg0.ENA
rd_en_i => rd_data_o[15]~reg0.ENA
rd_en_i => rd_data_o[16]~reg0.ENA
rd_en_i => rd_data_o[17]~reg0.ENA
rd_en_i => rd_data_o[18]~reg0.ENA
rd_en_i => rd_data_o[19]~reg0.ENA
rd_en_i => rd_data_o[20]~reg0.ENA
rd_en_i => rd_data_o[21]~reg0.ENA
rd_en_i => rd_data_o[22]~reg0.ENA
rd_en_i => rd_data_o[23]~reg0.ENA
rd_en_i => rd_data_o[24]~reg0.ENA
rd_en_i => rd_data_o[25]~reg0.ENA
rd_en_i => rd_data_o[26]~reg0.ENA
rd_en_i => rd_data_o[27]~reg0.ENA
rd_en_i => rd_data_o[28]~reg0.ENA
rd_en_i => rd_data_o[29]~reg0.ENA
rd_en_i => rd_data_o[30]~reg0.ENA
rd_en_i => rd_data_o[31]~reg0.ENA
rd_en_i => rd_data_o[32]~reg0.ENA
rd_en_i => rd_data_o[33]~reg0.ENA
rd_en_i => rd_data_o[34]~reg0.ENA
rd_en_i => rd_data_o[35]~reg0.ENA
rd_en_i => rd_data_o[36]~reg0.ENA
rd_en_i => rd_data_o[37]~reg0.ENA
rd_en_i => rd_data_o[38]~reg0.ENA
rd_en_i => rd_data_o[39]~reg0.ENA
rd_en_i => rd_data_o[40]~reg0.ENA
rd_en_i => rd_data_o[41]~reg0.ENA
rd_en_i => rd_data_o[42]~reg0.ENA
rd_en_i => rd_data_o[43]~reg0.ENA
rd_en_i => rd_data_o[44]~reg0.ENA
rd_en_i => rd_data_o[45]~reg0.ENA
rd_en_i => rd_data_o[46]~reg0.ENA
rd_en_i => rd_data_o[47]~reg0.ENA
rd_en_i => rd_data_o[48]~reg0.ENA
rd_en_i => rd_data_o[49]~reg0.ENA
rd_en_i => rd_data_o[50]~reg0.ENA
rd_en_i => rd_data_o[51]~reg0.ENA
rd_en_i => rd_data_o[52]~reg0.ENA
rd_en_i => rd_data_o[53]~reg0.ENA
rd_en_i => rd_data_o[54]~reg0.ENA
rd_en_i => rd_data_o[55]~reg0.ENA
rd_en_i => rd_data_o[56]~reg0.ENA
rd_en_i => rd_data_o[57]~reg0.ENA
rd_en_i => rd_data_o[58]~reg0.ENA
rd_en_i => rd_data_o[59]~reg0.ENA
rd_en_i => rd_data_o[60]~reg0.ENA
rd_en_i => rd_data_o[61]~reg0.ENA
rd_en_i => rd_data_o[62]~reg0.ENA
rd_en_i => rd_data_o[63]~reg0.ENA
rd_en_i => rd_data_o[64]~reg0.ENA
rd_en_i => rd_data_o[65]~reg0.ENA
rd_en_i => rd_data_o[66]~reg0.ENA
rd_en_i => rd_data_o[67]~reg0.ENA
rd_en_i => rd_data_o[68]~reg0.ENA
rd_en_i => rd_data_o[69]~reg0.ENA
rd_en_i => rd_data_o[70]~reg0.ENA
rd_en_i => rd_data_o[71]~reg0.ENA
rd_data_o[0] <= rd_data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[1] <= rd_data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[2] <= rd_data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[3] <= rd_data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[4] <= rd_data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[5] <= rd_data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[6] <= rd_data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[7] <= rd_data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[8] <= rd_data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[9] <= rd_data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[10] <= rd_data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[11] <= rd_data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[12] <= rd_data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[13] <= rd_data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[14] <= rd_data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[15] <= rd_data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[16] <= rd_data_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[17] <= rd_data_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[18] <= rd_data_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[19] <= rd_data_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[20] <= rd_data_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[21] <= rd_data_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[22] <= rd_data_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[23] <= rd_data_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[24] <= rd_data_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[25] <= rd_data_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[26] <= rd_data_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[27] <= rd_data_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[28] <= rd_data_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[29] <= rd_data_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[30] <= rd_data_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[31] <= rd_data_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[32] <= rd_data_o[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[33] <= rd_data_o[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[34] <= rd_data_o[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[35] <= rd_data_o[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[36] <= rd_data_o[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[37] <= rd_data_o[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[38] <= rd_data_o[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[39] <= rd_data_o[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[40] <= rd_data_o[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[41] <= rd_data_o[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[42] <= rd_data_o[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[43] <= rd_data_o[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[44] <= rd_data_o[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[45] <= rd_data_o[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[46] <= rd_data_o[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[47] <= rd_data_o[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[48] <= rd_data_o[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[49] <= rd_data_o[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[50] <= rd_data_o[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[51] <= rd_data_o[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[52] <= rd_data_o[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[53] <= rd_data_o[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[54] <= rd_data_o[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[55] <= rd_data_o[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[56] <= rd_data_o[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[57] <= rd_data_o[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[58] <= rd_data_o[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[59] <= rd_data_o[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[60] <= rd_data_o[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[61] <= rd_data_o[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[62] <= rd_data_o[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[63] <= rd_data_o[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[64] <= rd_data_o[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[65] <= rd_data_o[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[66] <= rd_data_o[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[67] <= rd_data_o[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[68] <= rd_data_o[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[69] <= rd_data_o[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[70] <= rd_data_o[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[71] <= rd_data_o[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_o <= full_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port
wb_clk => wb_clk.IN2
wb_rst => wb_rst.IN1
wb_adr_i[0] => ~NO_FANOUT~
wb_adr_i[1] => ~NO_FANOUT~
wb_adr_i[2] => wb_adr_i[2].IN1
wb_adr_i[3] => wb_adr_i[3].IN1
wb_adr_i[4] => wb_adr_i[4].IN1
wb_adr_i[5] => wb_adr_i[5].IN1
wb_adr_i[6] => wb_adr_i[6].IN1
wb_adr_i[7] => wb_adr_i[7].IN1
wb_adr_i[8] => wb_adr_i[8].IN1
wb_adr_i[9] => wb_adr_i[9].IN1
wb_adr_i[10] => wb_adr_i[10].IN1
wb_adr_i[11] => wb_adr_i[11].IN1
wb_adr_i[12] => wb_adr_i[12].IN1
wb_adr_i[13] => wb_adr_i[13].IN1
wb_adr_i[14] => wb_adr_i[14].IN1
wb_adr_i[15] => wb_adr_i[15].IN1
wb_adr_i[16] => wb_adr_i[16].IN1
wb_adr_i[17] => wb_adr_i[17].IN1
wb_adr_i[18] => wb_adr_i[18].IN1
wb_adr_i[19] => wb_adr_i[19].IN1
wb_adr_i[20] => wb_adr_i[20].IN1
wb_adr_i[21] => wb_adr_i[21].IN1
wb_adr_i[22] => wb_adr_i[22].IN1
wb_adr_i[23] => wb_adr_i[23].IN1
wb_adr_i[24] => wb_adr_i[24].IN1
wb_adr_i[25] => wb_adr_i[25].IN1
wb_adr_i[26] => wb_adr_i[26].IN1
wb_adr_i[27] => wb_adr_i[27].IN1
wb_adr_i[28] => wb_adr_i[28].IN1
wb_adr_i[29] => wb_adr_i[29].IN1
wb_adr_i[30] => wb_adr_i[30].IN1
wb_adr_i[31] => wb_adr_i[31].IN1
wb_stb_i => always1.IN0
wb_cyc_i => always1.IN1
wb_cti_i[0] => Equal5.IN2
wb_cti_i[0] => Equal7.IN2
wb_cti_i[1] => Equal5.IN0
wb_cti_i[1] => Equal7.IN0
wb_cti_i[2] => Equal5.IN1
wb_cti_i[2] => Equal7.IN1
wb_bte_i[0] => Equal0.IN1
wb_bte_i[0] => Equal1.IN0
wb_bte_i[0] => Equal2.IN1
wb_bte_i[1] => Equal0.IN0
wb_bte_i[1] => Equal1.IN1
wb_bte_i[1] => Equal2.IN0
wb_we_i => always1.IN1
wb_we_i => always1.IN1
wb_sel_i[0] => wb_sel_i[0].IN1
wb_sel_i[1] => wb_sel_i[1].IN1
wb_sel_i[2] => wb_sel_i[2].IN1
wb_sel_i[3] => wb_sel_i[3].IN1
wb_dat_i[0] => wb_dat_i[0].IN1
wb_dat_i[1] => wb_dat_i[1].IN1
wb_dat_i[2] => wb_dat_i[2].IN1
wb_dat_i[3] => wb_dat_i[3].IN1
wb_dat_i[4] => wb_dat_i[4].IN1
wb_dat_i[5] => wb_dat_i[5].IN1
wb_dat_i[6] => wb_dat_i[6].IN1
wb_dat_i[7] => wb_dat_i[7].IN1
wb_dat_i[8] => wb_dat_i[8].IN1
wb_dat_i[9] => wb_dat_i[9].IN1
wb_dat_i[10] => wb_dat_i[10].IN1
wb_dat_i[11] => wb_dat_i[11].IN1
wb_dat_i[12] => wb_dat_i[12].IN1
wb_dat_i[13] => wb_dat_i[13].IN1
wb_dat_i[14] => wb_dat_i[14].IN1
wb_dat_i[15] => wb_dat_i[15].IN1
wb_dat_i[16] => wb_dat_i[16].IN1
wb_dat_i[17] => wb_dat_i[17].IN1
wb_dat_i[18] => wb_dat_i[18].IN1
wb_dat_i[19] => wb_dat_i[19].IN1
wb_dat_i[20] => wb_dat_i[20].IN1
wb_dat_i[21] => wb_dat_i[21].IN1
wb_dat_i[22] => wb_dat_i[22].IN1
wb_dat_i[23] => wb_dat_i[23].IN1
wb_dat_i[24] => wb_dat_i[24].IN1
wb_dat_i[25] => wb_dat_i[25].IN1
wb_dat_i[26] => wb_dat_i[26].IN1
wb_dat_i[27] => wb_dat_i[27].IN1
wb_dat_i[28] => wb_dat_i[28].IN1
wb_dat_i[29] => wb_dat_i[29].IN1
wb_dat_i[30] => wb_dat_i[30].IN1
wb_dat_i[31] => wb_dat_i[31].IN1
wb_dat_o[0] <= bufram:bufram.do_a
wb_dat_o[1] <= bufram:bufram.do_a
wb_dat_o[2] <= bufram:bufram.do_a
wb_dat_o[3] <= bufram:bufram.do_a
wb_dat_o[4] <= bufram:bufram.do_a
wb_dat_o[5] <= bufram:bufram.do_a
wb_dat_o[6] <= bufram:bufram.do_a
wb_dat_o[7] <= bufram:bufram.do_a
wb_dat_o[8] <= bufram:bufram.do_a
wb_dat_o[9] <= bufram:bufram.do_a
wb_dat_o[10] <= bufram:bufram.do_a
wb_dat_o[11] <= bufram:bufram.do_a
wb_dat_o[12] <= bufram:bufram.do_a
wb_dat_o[13] <= bufram:bufram.do_a
wb_dat_o[14] <= bufram:bufram.do_a
wb_dat_o[15] <= bufram:bufram.do_a
wb_dat_o[16] <= bufram:bufram.do_a
wb_dat_o[17] <= bufram:bufram.do_a
wb_dat_o[18] <= bufram:bufram.do_a
wb_dat_o[19] <= bufram:bufram.do_a
wb_dat_o[20] <= bufram:bufram.do_a
wb_dat_o[21] <= bufram:bufram.do_a
wb_dat_o[22] <= bufram:bufram.do_a
wb_dat_o[23] <= bufram:bufram.do_a
wb_dat_o[24] <= bufram:bufram.do_a
wb_dat_o[25] <= bufram:bufram.do_a
wb_dat_o[26] <= bufram:bufram.do_a
wb_dat_o[27] <= bufram:bufram.do_a
wb_dat_o[28] <= bufram:bufram.do_a
wb_dat_o[29] <= bufram:bufram.do_a
wb_dat_o[30] <= bufram:bufram.do_a
wb_dat_o[31] <= bufram:bufram.do_a
wb_ack_o <= wb_ack_o.DB_MAX_OUTPUT_PORT_TYPE
sdram_rst => sdram_rst.IN1
sdram_clk => sdram_clk.IN2
adr_i[0] => ~NO_FANOUT~
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => read_done.OUTPUTSELECT
adr_i[1] => sdram_write_bufram.DATAB
adr_i[2] => adr_i[2].IN1
adr_i[3] => adr_i[3].IN1
adr_i[4] => adr_i[4].IN1
adr_i[5] => ~NO_FANOUT~
adr_i[6] => ~NO_FANOUT~
adr_i[7] => ~NO_FANOUT~
adr_i[8] => ~NO_FANOUT~
adr_i[9] => ~NO_FANOUT~
adr_i[10] => ~NO_FANOUT~
adr_i[11] => ~NO_FANOUT~
adr_i[12] => ~NO_FANOUT~
adr_i[13] => ~NO_FANOUT~
adr_i[14] => ~NO_FANOUT~
adr_i[15] => ~NO_FANOUT~
adr_i[16] => ~NO_FANOUT~
adr_i[17] => ~NO_FANOUT~
adr_i[18] => ~NO_FANOUT~
adr_i[19] => ~NO_FANOUT~
adr_i[20] => ~NO_FANOUT~
adr_i[21] => ~NO_FANOUT~
adr_i[22] => ~NO_FANOUT~
adr_i[23] => ~NO_FANOUT~
adr_i[24] => ~NO_FANOUT~
adr_i[25] => ~NO_FANOUT~
adr_i[26] => ~NO_FANOUT~
adr_i[27] => ~NO_FANOUT~
adr_i[28] => ~NO_FANOUT~
adr_i[29] => ~NO_FANOUT~
adr_i[30] => ~NO_FANOUT~
adr_i[31] => ~NO_FANOUT~
adr_o[0] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[1] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[2] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[3] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[4] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[5] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[6] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[7] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[8] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[9] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[10] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[11] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[12] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[13] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[14] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[15] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[16] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[17] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[18] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[19] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[20] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[21] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[22] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[23] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[24] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[25] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[26] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[27] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[28] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[29] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[30] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[31] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
dat_i[0] => dat_i[0].IN1
dat_i[1] => dat_i[1].IN1
dat_i[2] => dat_i[2].IN1
dat_i[3] => dat_i[3].IN1
dat_i[4] => dat_i[4].IN1
dat_i[5] => dat_i[5].IN1
dat_i[6] => dat_i[6].IN1
dat_i[7] => dat_i[7].IN1
dat_i[8] => dat_i[8].IN1
dat_i[9] => dat_i[9].IN1
dat_i[10] => dat_i[10].IN1
dat_i[11] => dat_i[11].IN1
dat_i[12] => dat_i[12].IN1
dat_i[13] => dat_i[13].IN1
dat_i[14] => dat_i[14].IN1
dat_i[15] => dat_i[15].IN1
dat_o[0] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[8] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[9] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[10] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[11] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[12] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[13] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[14] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[15] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[0] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[1] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
acc_o <= acc_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => dat_o.IN0
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => acc_o.OUTPUTSELECT
ack_i => always4.IN1
ack_i => sdram_state.OUTPUTSELECT
ack_i => sdram_state.OUTPUTSELECT
ack_i => sdram_state.OUTPUTSELECT
we_o <= we_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
bufw_adr_i[0] => ~NO_FANOUT~
bufw_adr_i[1] => ~NO_FANOUT~
bufw_adr_i[2] => wb_bufram_addr.DATAB
bufw_adr_i[3] => wb_bufram_addr.DATAB
bufw_adr_i[4] => wb_bufram_addr.DATAB
bufw_adr_i[5] => Equal4.IN26
bufw_adr_i[6] => Equal4.IN25
bufw_adr_i[7] => Equal4.IN24
bufw_adr_i[8] => Equal4.IN23
bufw_adr_i[9] => Equal4.IN22
bufw_adr_i[10] => Equal4.IN21
bufw_adr_i[11] => Equal4.IN20
bufw_adr_i[12] => Equal4.IN19
bufw_adr_i[13] => Equal4.IN18
bufw_adr_i[14] => Equal4.IN17
bufw_adr_i[15] => Equal4.IN16
bufw_adr_i[16] => Equal4.IN15
bufw_adr_i[17] => Equal4.IN14
bufw_adr_i[18] => Equal4.IN13
bufw_adr_i[19] => Equal4.IN12
bufw_adr_i[20] => Equal4.IN11
bufw_adr_i[21] => Equal4.IN10
bufw_adr_i[22] => Equal4.IN9
bufw_adr_i[23] => Equal4.IN8
bufw_adr_i[24] => Equal4.IN7
bufw_adr_i[25] => Equal4.IN6
bufw_adr_i[26] => Equal4.IN5
bufw_adr_i[27] => Equal4.IN4
bufw_adr_i[28] => Equal4.IN3
bufw_adr_i[29] => Equal4.IN2
bufw_adr_i[30] => Equal4.IN1
bufw_adr_i[31] => Equal4.IN0
bufw_dat_i[0] => wb_bufram_di.DATAB
bufw_dat_i[1] => wb_bufram_di.DATAB
bufw_dat_i[2] => wb_bufram_di.DATAB
bufw_dat_i[3] => wb_bufram_di.DATAB
bufw_dat_i[4] => wb_bufram_di.DATAB
bufw_dat_i[5] => wb_bufram_di.DATAB
bufw_dat_i[6] => wb_bufram_di.DATAB
bufw_dat_i[7] => wb_bufram_di.DATAB
bufw_dat_i[8] => wb_bufram_di.DATAB
bufw_dat_i[9] => wb_bufram_di.DATAB
bufw_dat_i[10] => wb_bufram_di.DATAB
bufw_dat_i[11] => wb_bufram_di.DATAB
bufw_dat_i[12] => wb_bufram_di.DATAB
bufw_dat_i[13] => wb_bufram_di.DATAB
bufw_dat_i[14] => wb_bufram_di.DATAB
bufw_dat_i[15] => wb_bufram_di.DATAB
bufw_dat_i[16] => wb_bufram_di.DATAB
bufw_dat_i[17] => wb_bufram_di.DATAB
bufw_dat_i[18] => wb_bufram_di.DATAB
bufw_dat_i[19] => wb_bufram_di.DATAB
bufw_dat_i[20] => wb_bufram_di.DATAB
bufw_dat_i[21] => wb_bufram_di.DATAB
bufw_dat_i[22] => wb_bufram_di.DATAB
bufw_dat_i[23] => wb_bufram_di.DATAB
bufw_dat_i[24] => wb_bufram_di.DATAB
bufw_dat_i[25] => wb_bufram_di.DATAB
bufw_dat_i[26] => wb_bufram_di.DATAB
bufw_dat_i[27] => wb_bufram_di.DATAB
bufw_dat_i[28] => wb_bufram_di.DATAB
bufw_dat_i[29] => wb_bufram_di.DATAB
bufw_dat_i[30] => wb_bufram_di.DATAB
bufw_dat_i[31] => wb_bufram_di.DATAB
bufw_sel_i[0] => wb_bufram_we.DATAB
bufw_sel_i[1] => wb_bufram_we.DATAB
bufw_sel_i[2] => wb_bufram_we.DATAB
bufw_sel_i[3] => wb_bufram_we.DATAB
bufw_we_i => wb_bufram_we.IN1
bufw_we_i => wb_bufram_addr.IN1
bufw_we_i => wb_bufram_di.IN1


|pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram
clk_a => clk_a.IN1
addr_a[0] => addr_a[0].IN1
addr_a[1] => addr_a[1].IN1
addr_a[2] => addr_a[2].IN1
we_a[0] => we_a[0].IN1
we_a[1] => we_a[1].IN1
we_a[2] => we_a[2].IN1
we_a[3] => we_a[3].IN1
di_a[0] => di_a[0].IN1
di_a[1] => di_a[1].IN1
di_a[2] => di_a[2].IN1
di_a[3] => di_a[3].IN1
di_a[4] => di_a[4].IN1
di_a[5] => di_a[5].IN1
di_a[6] => di_a[6].IN1
di_a[7] => di_a[7].IN1
di_a[8] => di_a[8].IN1
di_a[9] => di_a[9].IN1
di_a[10] => di_a[10].IN1
di_a[11] => di_a[11].IN1
di_a[12] => di_a[12].IN1
di_a[13] => di_a[13].IN1
di_a[14] => di_a[14].IN1
di_a[15] => di_a[15].IN1
di_a[16] => di_a[16].IN1
di_a[17] => di_a[17].IN1
di_a[18] => di_a[18].IN1
di_a[19] => di_a[19].IN1
di_a[20] => di_a[20].IN1
di_a[21] => di_a[21].IN1
di_a[22] => di_a[22].IN1
di_a[23] => di_a[23].IN1
di_a[24] => di_a[24].IN1
di_a[25] => di_a[25].IN1
di_a[26] => di_a[26].IN1
di_a[27] => di_a[27].IN1
di_a[28] => di_a[28].IN1
di_a[29] => di_a[29].IN1
di_a[30] => di_a[30].IN1
di_a[31] => di_a[31].IN1
do_a[0] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[1] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[2] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[3] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[4] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[5] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[6] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[7] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[8] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[9] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[10] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[11] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[12] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[13] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[14] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[15] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[16] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[17] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[18] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[19] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[20] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[21] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[22] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[23] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[24] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[25] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[26] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[27] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[28] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[29] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[30] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[31] <= dpram_altera:dpram_altera.dpram_altera.do_a
clk_b => clk_b.IN1
addr_b[0] => addr_b[0].IN1
addr_b[1] => addr_b[1].IN1
addr_b[2] => addr_b[2].IN1
we_b[0] => we_b[0].IN1
we_b[1] => we_b[1].IN1
we_b[2] => we_b[2].IN1
we_b[3] => we_b[3].IN1
di_b[0] => di_b[0].IN1
di_b[1] => di_b[1].IN1
di_b[2] => di_b[2].IN1
di_b[3] => di_b[3].IN1
di_b[4] => di_b[4].IN1
di_b[5] => di_b[5].IN1
di_b[6] => di_b[6].IN1
di_b[7] => di_b[7].IN1
di_b[8] => di_b[8].IN1
di_b[9] => di_b[9].IN1
di_b[10] => di_b[10].IN1
di_b[11] => di_b[11].IN1
di_b[12] => di_b[12].IN1
di_b[13] => di_b[13].IN1
di_b[14] => di_b[14].IN1
di_b[15] => di_b[15].IN1
di_b[16] => di_b[16].IN1
di_b[17] => di_b[17].IN1
di_b[18] => di_b[18].IN1
di_b[19] => di_b[19].IN1
di_b[20] => di_b[20].IN1
di_b[21] => di_b[21].IN1
di_b[22] => di_b[22].IN1
di_b[23] => di_b[23].IN1
di_b[24] => di_b[24].IN1
di_b[25] => di_b[25].IN1
di_b[26] => di_b[26].IN1
di_b[27] => di_b[27].IN1
di_b[28] => di_b[28].IN1
di_b[29] => di_b[29].IN1
di_b[30] => di_b[30].IN1
di_b[31] => di_b[31].IN1
do_b[0] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[1] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[2] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[3] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[4] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[5] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[6] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[7] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[8] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[9] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[10] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[11] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[12] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[13] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[14] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[15] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[16] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[17] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[18] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[19] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[20] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[21] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[22] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[23] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[24] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[25] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[26] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[27] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[28] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[29] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[30] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[31] <= dpram_altera:dpram_altera.dpram_altera.do_b


|pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
clk_a => clk_a.IN1
addr_a[0] => addr_a[0].IN1
addr_a[1] => addr_a[1].IN1
addr_a[2] => addr_a[2].IN1
we_a[0] => we_a[0].IN1
we_a[1] => we_a[1].IN1
we_a[2] => we_a[2].IN1
we_a[3] => we_a[3].IN1
di_a[0] => di_a[0].IN1
di_a[1] => di_a[1].IN1
di_a[2] => di_a[2].IN1
di_a[3] => di_a[3].IN1
di_a[4] => di_a[4].IN1
di_a[5] => di_a[5].IN1
di_a[6] => di_a[6].IN1
di_a[7] => di_a[7].IN1
di_a[8] => di_a[8].IN1
di_a[9] => di_a[9].IN1
di_a[10] => di_a[10].IN1
di_a[11] => di_a[11].IN1
di_a[12] => di_a[12].IN1
di_a[13] => di_a[13].IN1
di_a[14] => di_a[14].IN1
di_a[15] => di_a[15].IN1
di_a[16] => di_a[16].IN1
di_a[17] => di_a[17].IN1
di_a[18] => di_a[18].IN1
di_a[19] => di_a[19].IN1
di_a[20] => di_a[20].IN1
di_a[21] => di_a[21].IN1
di_a[22] => di_a[22].IN1
di_a[23] => di_a[23].IN1
di_a[24] => di_a[24].IN1
di_a[25] => di_a[25].IN1
di_a[26] => di_a[26].IN1
di_a[27] => di_a[27].IN1
di_a[28] => di_a[28].IN1
di_a[29] => di_a[29].IN1
di_a[30] => di_a[30].IN1
di_a[31] => di_a[31].IN1
do_a[0] <= altsyncram:altsyncram_component.q_a
do_a[1] <= altsyncram:altsyncram_component.q_a
do_a[2] <= altsyncram:altsyncram_component.q_a
do_a[3] <= altsyncram:altsyncram_component.q_a
do_a[4] <= altsyncram:altsyncram_component.q_a
do_a[5] <= altsyncram:altsyncram_component.q_a
do_a[6] <= altsyncram:altsyncram_component.q_a
do_a[7] <= altsyncram:altsyncram_component.q_a
do_a[8] <= altsyncram:altsyncram_component.q_a
do_a[9] <= altsyncram:altsyncram_component.q_a
do_a[10] <= altsyncram:altsyncram_component.q_a
do_a[11] <= altsyncram:altsyncram_component.q_a
do_a[12] <= altsyncram:altsyncram_component.q_a
do_a[13] <= altsyncram:altsyncram_component.q_a
do_a[14] <= altsyncram:altsyncram_component.q_a
do_a[15] <= altsyncram:altsyncram_component.q_a
do_a[16] <= altsyncram:altsyncram_component.q_a
do_a[17] <= altsyncram:altsyncram_component.q_a
do_a[18] <= altsyncram:altsyncram_component.q_a
do_a[19] <= altsyncram:altsyncram_component.q_a
do_a[20] <= altsyncram:altsyncram_component.q_a
do_a[21] <= altsyncram:altsyncram_component.q_a
do_a[22] <= altsyncram:altsyncram_component.q_a
do_a[23] <= altsyncram:altsyncram_component.q_a
do_a[24] <= altsyncram:altsyncram_component.q_a
do_a[25] <= altsyncram:altsyncram_component.q_a
do_a[26] <= altsyncram:altsyncram_component.q_a
do_a[27] <= altsyncram:altsyncram_component.q_a
do_a[28] <= altsyncram:altsyncram_component.q_a
do_a[29] <= altsyncram:altsyncram_component.q_a
do_a[30] <= altsyncram:altsyncram_component.q_a
do_a[31] <= altsyncram:altsyncram_component.q_a
clk_b => clk_b.IN1
addr_b[0] => addr_b[0].IN1
addr_b[1] => addr_b[1].IN1
addr_b[2] => addr_b[2].IN1
we_b[0] => we_b[0].IN1
we_b[1] => we_b[1].IN1
we_b[2] => we_b[2].IN1
we_b[3] => we_b[3].IN1
di_b[0] => di_b[0].IN1
di_b[1] => di_b[1].IN1
di_b[2] => di_b[2].IN1
di_b[3] => di_b[3].IN1
di_b[4] => di_b[4].IN1
di_b[5] => di_b[5].IN1
di_b[6] => di_b[6].IN1
di_b[7] => di_b[7].IN1
di_b[8] => di_b[8].IN1
di_b[9] => di_b[9].IN1
di_b[10] => di_b[10].IN1
di_b[11] => di_b[11].IN1
di_b[12] => di_b[12].IN1
di_b[13] => di_b[13].IN1
di_b[14] => di_b[14].IN1
di_b[15] => di_b[15].IN1
di_b[16] => di_b[16].IN1
di_b[17] => di_b[17].IN1
di_b[18] => di_b[18].IN1
di_b[19] => di_b[19].IN1
di_b[20] => di_b[20].IN1
di_b[21] => di_b[21].IN1
di_b[22] => di_b[22].IN1
di_b[23] => di_b[23].IN1
di_b[24] => di_b[24].IN1
di_b[25] => di_b[25].IN1
di_b[26] => di_b[26].IN1
di_b[27] => di_b[27].IN1
di_b[28] => di_b[28].IN1
di_b[29] => di_b[29].IN1
di_b[30] => di_b[30].IN1
di_b[31] => di_b[31].IN1
do_b[0] <= altsyncram:altsyncram_component.q_b
do_b[1] <= altsyncram:altsyncram_component.q_b
do_b[2] <= altsyncram:altsyncram_component.q_b
do_b[3] <= altsyncram:altsyncram_component.q_b
do_b[4] <= altsyncram:altsyncram_component.q_b
do_b[5] <= altsyncram:altsyncram_component.q_b
do_b[6] <= altsyncram:altsyncram_component.q_b
do_b[7] <= altsyncram:altsyncram_component.q_b
do_b[8] <= altsyncram:altsyncram_component.q_b
do_b[9] <= altsyncram:altsyncram_component.q_b
do_b[10] <= altsyncram:altsyncram_component.q_b
do_b[11] <= altsyncram:altsyncram_component.q_b
do_b[12] <= altsyncram:altsyncram_component.q_b
do_b[13] <= altsyncram:altsyncram_component.q_b
do_b[14] <= altsyncram:altsyncram_component.q_b
do_b[15] <= altsyncram:altsyncram_component.q_b
do_b[16] <= altsyncram:altsyncram_component.q_b
do_b[17] <= altsyncram:altsyncram_component.q_b
do_b[18] <= altsyncram:altsyncram_component.q_b
do_b[19] <= altsyncram:altsyncram_component.q_b
do_b[20] <= altsyncram:altsyncram_component.q_b
do_b[21] <= altsyncram:altsyncram_component.q_b
do_b[22] <= altsyncram:altsyncram_component.q_b
do_b[23] <= altsyncram:altsyncram_component.q_b
do_b[24] <= altsyncram:altsyncram_component.q_b
do_b[25] <= altsyncram:altsyncram_component.q_b
do_b[26] <= altsyncram:altsyncram_component.q_b
do_b[27] <= altsyncram:altsyncram_component.q_b
do_b[28] <= altsyncram:altsyncram_component.q_b
do_b[29] <= altsyncram:altsyncram_component.q_b
do_b[30] <= altsyncram:altsyncram_component.q_b
do_b[31] <= altsyncram:altsyncram_component.q_b


|pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
wren_a => altsyncram_ses1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_ses1:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ses1:auto_generated.data_a[0]
data_a[1] => altsyncram_ses1:auto_generated.data_a[1]
data_a[2] => altsyncram_ses1:auto_generated.data_a[2]
data_a[3] => altsyncram_ses1:auto_generated.data_a[3]
data_a[4] => altsyncram_ses1:auto_generated.data_a[4]
data_a[5] => altsyncram_ses1:auto_generated.data_a[5]
data_a[6] => altsyncram_ses1:auto_generated.data_a[6]
data_a[7] => altsyncram_ses1:auto_generated.data_a[7]
data_a[8] => altsyncram_ses1:auto_generated.data_a[8]
data_a[9] => altsyncram_ses1:auto_generated.data_a[9]
data_a[10] => altsyncram_ses1:auto_generated.data_a[10]
data_a[11] => altsyncram_ses1:auto_generated.data_a[11]
data_a[12] => altsyncram_ses1:auto_generated.data_a[12]
data_a[13] => altsyncram_ses1:auto_generated.data_a[13]
data_a[14] => altsyncram_ses1:auto_generated.data_a[14]
data_a[15] => altsyncram_ses1:auto_generated.data_a[15]
data_a[16] => altsyncram_ses1:auto_generated.data_a[16]
data_a[17] => altsyncram_ses1:auto_generated.data_a[17]
data_a[18] => altsyncram_ses1:auto_generated.data_a[18]
data_a[19] => altsyncram_ses1:auto_generated.data_a[19]
data_a[20] => altsyncram_ses1:auto_generated.data_a[20]
data_a[21] => altsyncram_ses1:auto_generated.data_a[21]
data_a[22] => altsyncram_ses1:auto_generated.data_a[22]
data_a[23] => altsyncram_ses1:auto_generated.data_a[23]
data_a[24] => altsyncram_ses1:auto_generated.data_a[24]
data_a[25] => altsyncram_ses1:auto_generated.data_a[25]
data_a[26] => altsyncram_ses1:auto_generated.data_a[26]
data_a[27] => altsyncram_ses1:auto_generated.data_a[27]
data_a[28] => altsyncram_ses1:auto_generated.data_a[28]
data_a[29] => altsyncram_ses1:auto_generated.data_a[29]
data_a[30] => altsyncram_ses1:auto_generated.data_a[30]
data_a[31] => altsyncram_ses1:auto_generated.data_a[31]
data_b[0] => altsyncram_ses1:auto_generated.data_b[0]
data_b[1] => altsyncram_ses1:auto_generated.data_b[1]
data_b[2] => altsyncram_ses1:auto_generated.data_b[2]
data_b[3] => altsyncram_ses1:auto_generated.data_b[3]
data_b[4] => altsyncram_ses1:auto_generated.data_b[4]
data_b[5] => altsyncram_ses1:auto_generated.data_b[5]
data_b[6] => altsyncram_ses1:auto_generated.data_b[6]
data_b[7] => altsyncram_ses1:auto_generated.data_b[7]
data_b[8] => altsyncram_ses1:auto_generated.data_b[8]
data_b[9] => altsyncram_ses1:auto_generated.data_b[9]
data_b[10] => altsyncram_ses1:auto_generated.data_b[10]
data_b[11] => altsyncram_ses1:auto_generated.data_b[11]
data_b[12] => altsyncram_ses1:auto_generated.data_b[12]
data_b[13] => altsyncram_ses1:auto_generated.data_b[13]
data_b[14] => altsyncram_ses1:auto_generated.data_b[14]
data_b[15] => altsyncram_ses1:auto_generated.data_b[15]
data_b[16] => altsyncram_ses1:auto_generated.data_b[16]
data_b[17] => altsyncram_ses1:auto_generated.data_b[17]
data_b[18] => altsyncram_ses1:auto_generated.data_b[18]
data_b[19] => altsyncram_ses1:auto_generated.data_b[19]
data_b[20] => altsyncram_ses1:auto_generated.data_b[20]
data_b[21] => altsyncram_ses1:auto_generated.data_b[21]
data_b[22] => altsyncram_ses1:auto_generated.data_b[22]
data_b[23] => altsyncram_ses1:auto_generated.data_b[23]
data_b[24] => altsyncram_ses1:auto_generated.data_b[24]
data_b[25] => altsyncram_ses1:auto_generated.data_b[25]
data_b[26] => altsyncram_ses1:auto_generated.data_b[26]
data_b[27] => altsyncram_ses1:auto_generated.data_b[27]
data_b[28] => altsyncram_ses1:auto_generated.data_b[28]
data_b[29] => altsyncram_ses1:auto_generated.data_b[29]
data_b[30] => altsyncram_ses1:auto_generated.data_b[30]
data_b[31] => altsyncram_ses1:auto_generated.data_b[31]
address_a[0] => altsyncram_ses1:auto_generated.address_a[0]
address_a[1] => altsyncram_ses1:auto_generated.address_a[1]
address_a[2] => altsyncram_ses1:auto_generated.address_a[2]
address_a[3] => altsyncram_ses1:auto_generated.address_a[3]
address_b[0] => altsyncram_ses1:auto_generated.address_b[0]
address_b[1] => altsyncram_ses1:auto_generated.address_b[1]
address_b[2] => altsyncram_ses1:auto_generated.address_b[2]
address_b[3] => altsyncram_ses1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ses1:auto_generated.clock0
clock1 => altsyncram_ses1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_ses1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_ses1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_ses1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_ses1:auto_generated.byteena_a[3]
byteena_b[0] => altsyncram_ses1:auto_generated.byteena_b[0]
byteena_b[1] => altsyncram_ses1:auto_generated.byteena_b[1]
byteena_b[2] => altsyncram_ses1:auto_generated.byteena_b[2]
byteena_b[3] => altsyncram_ses1:auto_generated.byteena_b[3]
q_a[0] <= altsyncram_ses1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ses1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ses1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ses1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ses1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ses1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ses1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ses1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ses1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ses1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ses1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ses1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ses1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ses1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ses1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ses1:auto_generated.q_a[15]
q_a[16] <= altsyncram_ses1:auto_generated.q_a[16]
q_a[17] <= altsyncram_ses1:auto_generated.q_a[17]
q_a[18] <= altsyncram_ses1:auto_generated.q_a[18]
q_a[19] <= altsyncram_ses1:auto_generated.q_a[19]
q_a[20] <= altsyncram_ses1:auto_generated.q_a[20]
q_a[21] <= altsyncram_ses1:auto_generated.q_a[21]
q_a[22] <= altsyncram_ses1:auto_generated.q_a[22]
q_a[23] <= altsyncram_ses1:auto_generated.q_a[23]
q_a[24] <= altsyncram_ses1:auto_generated.q_a[24]
q_a[25] <= altsyncram_ses1:auto_generated.q_a[25]
q_a[26] <= altsyncram_ses1:auto_generated.q_a[26]
q_a[27] <= altsyncram_ses1:auto_generated.q_a[27]
q_a[28] <= altsyncram_ses1:auto_generated.q_a[28]
q_a[29] <= altsyncram_ses1:auto_generated.q_a[29]
q_a[30] <= altsyncram_ses1:auto_generated.q_a[30]
q_a[31] <= altsyncram_ses1:auto_generated.q_a[31]
q_b[0] <= altsyncram_ses1:auto_generated.q_b[0]
q_b[1] <= altsyncram_ses1:auto_generated.q_b[1]
q_b[2] <= altsyncram_ses1:auto_generated.q_b[2]
q_b[3] <= altsyncram_ses1:auto_generated.q_b[3]
q_b[4] <= altsyncram_ses1:auto_generated.q_b[4]
q_b[5] <= altsyncram_ses1:auto_generated.q_b[5]
q_b[6] <= altsyncram_ses1:auto_generated.q_b[6]
q_b[7] <= altsyncram_ses1:auto_generated.q_b[7]
q_b[8] <= altsyncram_ses1:auto_generated.q_b[8]
q_b[9] <= altsyncram_ses1:auto_generated.q_b[9]
q_b[10] <= altsyncram_ses1:auto_generated.q_b[10]
q_b[11] <= altsyncram_ses1:auto_generated.q_b[11]
q_b[12] <= altsyncram_ses1:auto_generated.q_b[12]
q_b[13] <= altsyncram_ses1:auto_generated.q_b[13]
q_b[14] <= altsyncram_ses1:auto_generated.q_b[14]
q_b[15] <= altsyncram_ses1:auto_generated.q_b[15]
q_b[16] <= altsyncram_ses1:auto_generated.q_b[16]
q_b[17] <= altsyncram_ses1:auto_generated.q_b[17]
q_b[18] <= altsyncram_ses1:auto_generated.q_b[18]
q_b[19] <= altsyncram_ses1:auto_generated.q_b[19]
q_b[20] <= altsyncram_ses1:auto_generated.q_b[20]
q_b[21] <= altsyncram_ses1:auto_generated.q_b[21]
q_b[22] <= altsyncram_ses1:auto_generated.q_b[22]
q_b[23] <= altsyncram_ses1:auto_generated.q_b[23]
q_b[24] <= altsyncram_ses1:auto_generated.q_b[24]
q_b[25] <= altsyncram_ses1:auto_generated.q_b[25]
q_b[26] <= altsyncram_ses1:auto_generated.q_b[26]
q_b[27] <= altsyncram_ses1:auto_generated.q_b[27]
q_b[28] <= altsyncram_ses1:auto_generated.q_b[28]
q_b[29] <= altsyncram_ses1:auto_generated.q_b[29]
q_b[30] <= altsyncram_ses1:auto_generated.q_b[30]
q_b[31] <= altsyncram_ses1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_b[0] => ram_block1a0.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a1.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a2.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a3.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a4.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a5.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a6.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a7.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a8.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a9.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a10.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a11.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a12.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a13.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a14.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a15.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a16.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a17.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a18.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a19.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a20.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a21.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a22.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a23.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a24.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a25.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a26.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a27.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a28.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a29.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a30.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a31.PORTBBYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|pframe|wb_sdram_ctrl:wb_sdram_ctrl|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo
wr_rst_i => wr_addr.OUTPUTSELECT
wr_rst_i => wr_addr.OUTPUTSELECT
wr_rst_i => wr_addr.OUTPUTSELECT
wr_rst_i => wr_addr_gray.OUTPUTSELECT
wr_rst_i => wr_addr_gray.OUTPUTSELECT
wr_rst_i => wr_addr_gray.OUTPUTSELECT
wr_rst_i => full_o.OUTPUTSELECT
wr_clk_i => mem.we_a.CLK
wr_clk_i => mem.waddr_a[2].CLK
wr_clk_i => mem.waddr_a[1].CLK
wr_clk_i => mem.waddr_a[0].CLK
wr_clk_i => mem.data_a[71].CLK
wr_clk_i => mem.data_a[70].CLK
wr_clk_i => mem.data_a[69].CLK
wr_clk_i => mem.data_a[68].CLK
wr_clk_i => mem.data_a[67].CLK
wr_clk_i => mem.data_a[66].CLK
wr_clk_i => mem.data_a[65].CLK
wr_clk_i => mem.data_a[64].CLK
wr_clk_i => mem.data_a[63].CLK
wr_clk_i => mem.data_a[62].CLK
wr_clk_i => mem.data_a[61].CLK
wr_clk_i => mem.data_a[60].CLK
wr_clk_i => mem.data_a[59].CLK
wr_clk_i => mem.data_a[58].CLK
wr_clk_i => mem.data_a[57].CLK
wr_clk_i => mem.data_a[56].CLK
wr_clk_i => mem.data_a[55].CLK
wr_clk_i => mem.data_a[54].CLK
wr_clk_i => mem.data_a[53].CLK
wr_clk_i => mem.data_a[52].CLK
wr_clk_i => mem.data_a[51].CLK
wr_clk_i => mem.data_a[50].CLK
wr_clk_i => mem.data_a[49].CLK
wr_clk_i => mem.data_a[48].CLK
wr_clk_i => mem.data_a[47].CLK
wr_clk_i => mem.data_a[46].CLK
wr_clk_i => mem.data_a[45].CLK
wr_clk_i => mem.data_a[44].CLK
wr_clk_i => mem.data_a[43].CLK
wr_clk_i => mem.data_a[42].CLK
wr_clk_i => mem.data_a[41].CLK
wr_clk_i => mem.data_a[40].CLK
wr_clk_i => mem.data_a[39].CLK
wr_clk_i => mem.data_a[38].CLK
wr_clk_i => mem.data_a[37].CLK
wr_clk_i => mem.data_a[36].CLK
wr_clk_i => mem.data_a[35].CLK
wr_clk_i => mem.data_a[34].CLK
wr_clk_i => mem.data_a[33].CLK
wr_clk_i => mem.data_a[32].CLK
wr_clk_i => mem.data_a[31].CLK
wr_clk_i => mem.data_a[30].CLK
wr_clk_i => mem.data_a[29].CLK
wr_clk_i => mem.data_a[28].CLK
wr_clk_i => mem.data_a[27].CLK
wr_clk_i => mem.data_a[26].CLK
wr_clk_i => mem.data_a[25].CLK
wr_clk_i => mem.data_a[24].CLK
wr_clk_i => mem.data_a[23].CLK
wr_clk_i => mem.data_a[22].CLK
wr_clk_i => mem.data_a[21].CLK
wr_clk_i => mem.data_a[20].CLK
wr_clk_i => mem.data_a[19].CLK
wr_clk_i => mem.data_a[18].CLK
wr_clk_i => mem.data_a[17].CLK
wr_clk_i => mem.data_a[16].CLK
wr_clk_i => mem.data_a[15].CLK
wr_clk_i => mem.data_a[14].CLK
wr_clk_i => mem.data_a[13].CLK
wr_clk_i => mem.data_a[12].CLK
wr_clk_i => mem.data_a[11].CLK
wr_clk_i => mem.data_a[10].CLK
wr_clk_i => mem.data_a[9].CLK
wr_clk_i => mem.data_a[8].CLK
wr_clk_i => mem.data_a[7].CLK
wr_clk_i => mem.data_a[6].CLK
wr_clk_i => mem.data_a[5].CLK
wr_clk_i => mem.data_a[4].CLK
wr_clk_i => mem.data_a[3].CLK
wr_clk_i => mem.data_a[2].CLK
wr_clk_i => mem.data_a[1].CLK
wr_clk_i => mem.data_a[0].CLK
wr_clk_i => full_o~reg0.CLK
wr_clk_i => rd_addr_gray_wr_r[0].CLK
wr_clk_i => rd_addr_gray_wr_r[1].CLK
wr_clk_i => rd_addr_gray_wr_r[2].CLK
wr_clk_i => rd_addr_gray_wr[0].CLK
wr_clk_i => rd_addr_gray_wr[1].CLK
wr_clk_i => rd_addr_gray_wr[2].CLK
wr_clk_i => wr_addr_gray[0].CLK
wr_clk_i => wr_addr_gray[1].CLK
wr_clk_i => wr_addr_gray[2].CLK
wr_clk_i => wr_addr[0].CLK
wr_clk_i => wr_addr[1].CLK
wr_clk_i => wr_addr[2].CLK
wr_clk_i => mem.CLK0
wr_en_i => wr_addr.OUTPUTSELECT
wr_en_i => wr_addr.OUTPUTSELECT
wr_en_i => wr_addr.OUTPUTSELECT
wr_en_i => wr_addr_gray.OUTPUTSELECT
wr_en_i => wr_addr_gray.OUTPUTSELECT
wr_en_i => wr_addr_gray.OUTPUTSELECT
wr_en_i => full_o.OUTPUTSELECT
wr_en_i => mem.we_a.DATAIN
wr_en_i => mem.WE
wr_data_i[0] => mem.data_a[0].DATAIN
wr_data_i[0] => mem.DATAIN
wr_data_i[1] => mem.data_a[1].DATAIN
wr_data_i[1] => mem.DATAIN1
wr_data_i[2] => mem.data_a[2].DATAIN
wr_data_i[2] => mem.DATAIN2
wr_data_i[3] => mem.data_a[3].DATAIN
wr_data_i[3] => mem.DATAIN3
wr_data_i[4] => mem.data_a[4].DATAIN
wr_data_i[4] => mem.DATAIN4
wr_data_i[5] => mem.data_a[5].DATAIN
wr_data_i[5] => mem.DATAIN5
wr_data_i[6] => mem.data_a[6].DATAIN
wr_data_i[6] => mem.DATAIN6
wr_data_i[7] => mem.data_a[7].DATAIN
wr_data_i[7] => mem.DATAIN7
wr_data_i[8] => mem.data_a[8].DATAIN
wr_data_i[8] => mem.DATAIN8
wr_data_i[9] => mem.data_a[9].DATAIN
wr_data_i[9] => mem.DATAIN9
wr_data_i[10] => mem.data_a[10].DATAIN
wr_data_i[10] => mem.DATAIN10
wr_data_i[11] => mem.data_a[11].DATAIN
wr_data_i[11] => mem.DATAIN11
wr_data_i[12] => mem.data_a[12].DATAIN
wr_data_i[12] => mem.DATAIN12
wr_data_i[13] => mem.data_a[13].DATAIN
wr_data_i[13] => mem.DATAIN13
wr_data_i[14] => mem.data_a[14].DATAIN
wr_data_i[14] => mem.DATAIN14
wr_data_i[15] => mem.data_a[15].DATAIN
wr_data_i[15] => mem.DATAIN15
wr_data_i[16] => mem.data_a[16].DATAIN
wr_data_i[16] => mem.DATAIN16
wr_data_i[17] => mem.data_a[17].DATAIN
wr_data_i[17] => mem.DATAIN17
wr_data_i[18] => mem.data_a[18].DATAIN
wr_data_i[18] => mem.DATAIN18
wr_data_i[19] => mem.data_a[19].DATAIN
wr_data_i[19] => mem.DATAIN19
wr_data_i[20] => mem.data_a[20].DATAIN
wr_data_i[20] => mem.DATAIN20
wr_data_i[21] => mem.data_a[21].DATAIN
wr_data_i[21] => mem.DATAIN21
wr_data_i[22] => mem.data_a[22].DATAIN
wr_data_i[22] => mem.DATAIN22
wr_data_i[23] => mem.data_a[23].DATAIN
wr_data_i[23] => mem.DATAIN23
wr_data_i[24] => mem.data_a[24].DATAIN
wr_data_i[24] => mem.DATAIN24
wr_data_i[25] => mem.data_a[25].DATAIN
wr_data_i[25] => mem.DATAIN25
wr_data_i[26] => mem.data_a[26].DATAIN
wr_data_i[26] => mem.DATAIN26
wr_data_i[27] => mem.data_a[27].DATAIN
wr_data_i[27] => mem.DATAIN27
wr_data_i[28] => mem.data_a[28].DATAIN
wr_data_i[28] => mem.DATAIN28
wr_data_i[29] => mem.data_a[29].DATAIN
wr_data_i[29] => mem.DATAIN29
wr_data_i[30] => mem.data_a[30].DATAIN
wr_data_i[30] => mem.DATAIN30
wr_data_i[31] => mem.data_a[31].DATAIN
wr_data_i[31] => mem.DATAIN31
wr_data_i[32] => mem.data_a[32].DATAIN
wr_data_i[32] => mem.DATAIN32
wr_data_i[33] => mem.data_a[33].DATAIN
wr_data_i[33] => mem.DATAIN33
wr_data_i[34] => mem.data_a[34].DATAIN
wr_data_i[34] => mem.DATAIN34
wr_data_i[35] => mem.data_a[35].DATAIN
wr_data_i[35] => mem.DATAIN35
wr_data_i[36] => mem.data_a[36].DATAIN
wr_data_i[36] => mem.DATAIN36
wr_data_i[37] => mem.data_a[37].DATAIN
wr_data_i[37] => mem.DATAIN37
wr_data_i[38] => mem.data_a[38].DATAIN
wr_data_i[38] => mem.DATAIN38
wr_data_i[39] => mem.data_a[39].DATAIN
wr_data_i[39] => mem.DATAIN39
wr_data_i[40] => mem.data_a[40].DATAIN
wr_data_i[40] => mem.DATAIN40
wr_data_i[41] => mem.data_a[41].DATAIN
wr_data_i[41] => mem.DATAIN41
wr_data_i[42] => mem.data_a[42].DATAIN
wr_data_i[42] => mem.DATAIN42
wr_data_i[43] => mem.data_a[43].DATAIN
wr_data_i[43] => mem.DATAIN43
wr_data_i[44] => mem.data_a[44].DATAIN
wr_data_i[44] => mem.DATAIN44
wr_data_i[45] => mem.data_a[45].DATAIN
wr_data_i[45] => mem.DATAIN45
wr_data_i[46] => mem.data_a[46].DATAIN
wr_data_i[46] => mem.DATAIN46
wr_data_i[47] => mem.data_a[47].DATAIN
wr_data_i[47] => mem.DATAIN47
wr_data_i[48] => mem.data_a[48].DATAIN
wr_data_i[48] => mem.DATAIN48
wr_data_i[49] => mem.data_a[49].DATAIN
wr_data_i[49] => mem.DATAIN49
wr_data_i[50] => mem.data_a[50].DATAIN
wr_data_i[50] => mem.DATAIN50
wr_data_i[51] => mem.data_a[51].DATAIN
wr_data_i[51] => mem.DATAIN51
wr_data_i[52] => mem.data_a[52].DATAIN
wr_data_i[52] => mem.DATAIN52
wr_data_i[53] => mem.data_a[53].DATAIN
wr_data_i[53] => mem.DATAIN53
wr_data_i[54] => mem.data_a[54].DATAIN
wr_data_i[54] => mem.DATAIN54
wr_data_i[55] => mem.data_a[55].DATAIN
wr_data_i[55] => mem.DATAIN55
wr_data_i[56] => mem.data_a[56].DATAIN
wr_data_i[56] => mem.DATAIN56
wr_data_i[57] => mem.data_a[57].DATAIN
wr_data_i[57] => mem.DATAIN57
wr_data_i[58] => mem.data_a[58].DATAIN
wr_data_i[58] => mem.DATAIN58
wr_data_i[59] => mem.data_a[59].DATAIN
wr_data_i[59] => mem.DATAIN59
wr_data_i[60] => mem.data_a[60].DATAIN
wr_data_i[60] => mem.DATAIN60
wr_data_i[61] => mem.data_a[61].DATAIN
wr_data_i[61] => mem.DATAIN61
wr_data_i[62] => mem.data_a[62].DATAIN
wr_data_i[62] => mem.DATAIN62
wr_data_i[63] => mem.data_a[63].DATAIN
wr_data_i[63] => mem.DATAIN63
wr_data_i[64] => mem.data_a[64].DATAIN
wr_data_i[64] => mem.DATAIN64
wr_data_i[65] => mem.data_a[65].DATAIN
wr_data_i[65] => mem.DATAIN65
wr_data_i[66] => mem.data_a[66].DATAIN
wr_data_i[66] => mem.DATAIN66
wr_data_i[67] => mem.data_a[67].DATAIN
wr_data_i[67] => mem.DATAIN67
wr_data_i[68] => mem.data_a[68].DATAIN
wr_data_i[68] => mem.DATAIN68
wr_data_i[69] => mem.data_a[69].DATAIN
wr_data_i[69] => mem.DATAIN69
wr_data_i[70] => mem.data_a[70].DATAIN
wr_data_i[70] => mem.DATAIN70
wr_data_i[71] => mem.data_a[71].DATAIN
wr_data_i[71] => mem.DATAIN71
rd_rst_i => rd_addr.OUTPUTSELECT
rd_rst_i => rd_addr.OUTPUTSELECT
rd_rst_i => rd_addr.OUTPUTSELECT
rd_rst_i => rd_addr_gray.OUTPUTSELECT
rd_rst_i => rd_addr_gray.OUTPUTSELECT
rd_rst_i => rd_addr_gray.OUTPUTSELECT
rd_rst_i => empty_o.OUTPUTSELECT
rd_clk_i => rd_data_o[0]~reg0.CLK
rd_clk_i => rd_data_o[1]~reg0.CLK
rd_clk_i => rd_data_o[2]~reg0.CLK
rd_clk_i => rd_data_o[3]~reg0.CLK
rd_clk_i => rd_data_o[4]~reg0.CLK
rd_clk_i => rd_data_o[5]~reg0.CLK
rd_clk_i => rd_data_o[6]~reg0.CLK
rd_clk_i => rd_data_o[7]~reg0.CLK
rd_clk_i => rd_data_o[8]~reg0.CLK
rd_clk_i => rd_data_o[9]~reg0.CLK
rd_clk_i => rd_data_o[10]~reg0.CLK
rd_clk_i => rd_data_o[11]~reg0.CLK
rd_clk_i => rd_data_o[12]~reg0.CLK
rd_clk_i => rd_data_o[13]~reg0.CLK
rd_clk_i => rd_data_o[14]~reg0.CLK
rd_clk_i => rd_data_o[15]~reg0.CLK
rd_clk_i => rd_data_o[16]~reg0.CLK
rd_clk_i => rd_data_o[17]~reg0.CLK
rd_clk_i => rd_data_o[18]~reg0.CLK
rd_clk_i => rd_data_o[19]~reg0.CLK
rd_clk_i => rd_data_o[20]~reg0.CLK
rd_clk_i => rd_data_o[21]~reg0.CLK
rd_clk_i => rd_data_o[22]~reg0.CLK
rd_clk_i => rd_data_o[23]~reg0.CLK
rd_clk_i => rd_data_o[24]~reg0.CLK
rd_clk_i => rd_data_o[25]~reg0.CLK
rd_clk_i => rd_data_o[26]~reg0.CLK
rd_clk_i => rd_data_o[27]~reg0.CLK
rd_clk_i => rd_data_o[28]~reg0.CLK
rd_clk_i => rd_data_o[29]~reg0.CLK
rd_clk_i => rd_data_o[30]~reg0.CLK
rd_clk_i => rd_data_o[31]~reg0.CLK
rd_clk_i => rd_data_o[32]~reg0.CLK
rd_clk_i => rd_data_o[33]~reg0.CLK
rd_clk_i => rd_data_o[34]~reg0.CLK
rd_clk_i => rd_data_o[35]~reg0.CLK
rd_clk_i => rd_data_o[36]~reg0.CLK
rd_clk_i => rd_data_o[37]~reg0.CLK
rd_clk_i => rd_data_o[38]~reg0.CLK
rd_clk_i => rd_data_o[39]~reg0.CLK
rd_clk_i => rd_data_o[40]~reg0.CLK
rd_clk_i => rd_data_o[41]~reg0.CLK
rd_clk_i => rd_data_o[42]~reg0.CLK
rd_clk_i => rd_data_o[43]~reg0.CLK
rd_clk_i => rd_data_o[44]~reg0.CLK
rd_clk_i => rd_data_o[45]~reg0.CLK
rd_clk_i => rd_data_o[46]~reg0.CLK
rd_clk_i => rd_data_o[47]~reg0.CLK
rd_clk_i => rd_data_o[48]~reg0.CLK
rd_clk_i => rd_data_o[49]~reg0.CLK
rd_clk_i => rd_data_o[50]~reg0.CLK
rd_clk_i => rd_data_o[51]~reg0.CLK
rd_clk_i => rd_data_o[52]~reg0.CLK
rd_clk_i => rd_data_o[53]~reg0.CLK
rd_clk_i => rd_data_o[54]~reg0.CLK
rd_clk_i => rd_data_o[55]~reg0.CLK
rd_clk_i => rd_data_o[56]~reg0.CLK
rd_clk_i => rd_data_o[57]~reg0.CLK
rd_clk_i => rd_data_o[58]~reg0.CLK
rd_clk_i => rd_data_o[59]~reg0.CLK
rd_clk_i => rd_data_o[60]~reg0.CLK
rd_clk_i => rd_data_o[61]~reg0.CLK
rd_clk_i => rd_data_o[62]~reg0.CLK
rd_clk_i => rd_data_o[63]~reg0.CLK
rd_clk_i => rd_data_o[64]~reg0.CLK
rd_clk_i => rd_data_o[65]~reg0.CLK
rd_clk_i => rd_data_o[66]~reg0.CLK
rd_clk_i => rd_data_o[67]~reg0.CLK
rd_clk_i => rd_data_o[68]~reg0.CLK
rd_clk_i => rd_data_o[69]~reg0.CLK
rd_clk_i => rd_data_o[70]~reg0.CLK
rd_clk_i => rd_data_o[71]~reg0.CLK
rd_clk_i => empty_o~reg0.CLK
rd_clk_i => wr_addr_gray_rd_r[0].CLK
rd_clk_i => wr_addr_gray_rd_r[1].CLK
rd_clk_i => wr_addr_gray_rd_r[2].CLK
rd_clk_i => wr_addr_gray_rd[0].CLK
rd_clk_i => wr_addr_gray_rd[1].CLK
rd_clk_i => wr_addr_gray_rd[2].CLK
rd_clk_i => rd_addr_gray[0].CLK
rd_clk_i => rd_addr_gray[1].CLK
rd_clk_i => rd_addr_gray[2].CLK
rd_clk_i => rd_addr[0].CLK
rd_clk_i => rd_addr[1].CLK
rd_clk_i => rd_addr[2].CLK
rd_en_i => rd_addr.OUTPUTSELECT
rd_en_i => rd_addr.OUTPUTSELECT
rd_en_i => rd_addr.OUTPUTSELECT
rd_en_i => rd_addr_gray.OUTPUTSELECT
rd_en_i => rd_addr_gray.OUTPUTSELECT
rd_en_i => rd_addr_gray.OUTPUTSELECT
rd_en_i => empty_o.OUTPUTSELECT
rd_en_i => rd_data_o[3]~reg0.ENA
rd_en_i => rd_data_o[2]~reg0.ENA
rd_en_i => rd_data_o[1]~reg0.ENA
rd_en_i => rd_data_o[0]~reg0.ENA
rd_en_i => rd_data_o[4]~reg0.ENA
rd_en_i => rd_data_o[5]~reg0.ENA
rd_en_i => rd_data_o[6]~reg0.ENA
rd_en_i => rd_data_o[7]~reg0.ENA
rd_en_i => rd_data_o[8]~reg0.ENA
rd_en_i => rd_data_o[9]~reg0.ENA
rd_en_i => rd_data_o[10]~reg0.ENA
rd_en_i => rd_data_o[11]~reg0.ENA
rd_en_i => rd_data_o[12]~reg0.ENA
rd_en_i => rd_data_o[13]~reg0.ENA
rd_en_i => rd_data_o[14]~reg0.ENA
rd_en_i => rd_data_o[15]~reg0.ENA
rd_en_i => rd_data_o[16]~reg0.ENA
rd_en_i => rd_data_o[17]~reg0.ENA
rd_en_i => rd_data_o[18]~reg0.ENA
rd_en_i => rd_data_o[19]~reg0.ENA
rd_en_i => rd_data_o[20]~reg0.ENA
rd_en_i => rd_data_o[21]~reg0.ENA
rd_en_i => rd_data_o[22]~reg0.ENA
rd_en_i => rd_data_o[23]~reg0.ENA
rd_en_i => rd_data_o[24]~reg0.ENA
rd_en_i => rd_data_o[25]~reg0.ENA
rd_en_i => rd_data_o[26]~reg0.ENA
rd_en_i => rd_data_o[27]~reg0.ENA
rd_en_i => rd_data_o[28]~reg0.ENA
rd_en_i => rd_data_o[29]~reg0.ENA
rd_en_i => rd_data_o[30]~reg0.ENA
rd_en_i => rd_data_o[31]~reg0.ENA
rd_en_i => rd_data_o[32]~reg0.ENA
rd_en_i => rd_data_o[33]~reg0.ENA
rd_en_i => rd_data_o[34]~reg0.ENA
rd_en_i => rd_data_o[35]~reg0.ENA
rd_en_i => rd_data_o[36]~reg0.ENA
rd_en_i => rd_data_o[37]~reg0.ENA
rd_en_i => rd_data_o[38]~reg0.ENA
rd_en_i => rd_data_o[39]~reg0.ENA
rd_en_i => rd_data_o[40]~reg0.ENA
rd_en_i => rd_data_o[41]~reg0.ENA
rd_en_i => rd_data_o[42]~reg0.ENA
rd_en_i => rd_data_o[43]~reg0.ENA
rd_en_i => rd_data_o[44]~reg0.ENA
rd_en_i => rd_data_o[45]~reg0.ENA
rd_en_i => rd_data_o[46]~reg0.ENA
rd_en_i => rd_data_o[47]~reg0.ENA
rd_en_i => rd_data_o[48]~reg0.ENA
rd_en_i => rd_data_o[49]~reg0.ENA
rd_en_i => rd_data_o[50]~reg0.ENA
rd_en_i => rd_data_o[51]~reg0.ENA
rd_en_i => rd_data_o[52]~reg0.ENA
rd_en_i => rd_data_o[53]~reg0.ENA
rd_en_i => rd_data_o[54]~reg0.ENA
rd_en_i => rd_data_o[55]~reg0.ENA
rd_en_i => rd_data_o[56]~reg0.ENA
rd_en_i => rd_data_o[57]~reg0.ENA
rd_en_i => rd_data_o[58]~reg0.ENA
rd_en_i => rd_data_o[59]~reg0.ENA
rd_en_i => rd_data_o[60]~reg0.ENA
rd_en_i => rd_data_o[61]~reg0.ENA
rd_en_i => rd_data_o[62]~reg0.ENA
rd_en_i => rd_data_o[63]~reg0.ENA
rd_en_i => rd_data_o[64]~reg0.ENA
rd_en_i => rd_data_o[65]~reg0.ENA
rd_en_i => rd_data_o[66]~reg0.ENA
rd_en_i => rd_data_o[67]~reg0.ENA
rd_en_i => rd_data_o[68]~reg0.ENA
rd_en_i => rd_data_o[69]~reg0.ENA
rd_en_i => rd_data_o[70]~reg0.ENA
rd_en_i => rd_data_o[71]~reg0.ENA
rd_data_o[0] <= rd_data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[1] <= rd_data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[2] <= rd_data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[3] <= rd_data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[4] <= rd_data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[5] <= rd_data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[6] <= rd_data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[7] <= rd_data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[8] <= rd_data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[9] <= rd_data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[10] <= rd_data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[11] <= rd_data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[12] <= rd_data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[13] <= rd_data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[14] <= rd_data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[15] <= rd_data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[16] <= rd_data_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[17] <= rd_data_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[18] <= rd_data_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[19] <= rd_data_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[20] <= rd_data_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[21] <= rd_data_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[22] <= rd_data_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[23] <= rd_data_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[24] <= rd_data_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[25] <= rd_data_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[26] <= rd_data_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[27] <= rd_data_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[28] <= rd_data_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[29] <= rd_data_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[30] <= rd_data_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[31] <= rd_data_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[32] <= rd_data_o[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[33] <= rd_data_o[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[34] <= rd_data_o[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[35] <= rd_data_o[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[36] <= rd_data_o[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[37] <= rd_data_o[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[38] <= rd_data_o[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[39] <= rd_data_o[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[40] <= rd_data_o[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[41] <= rd_data_o[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[42] <= rd_data_o[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[43] <= rd_data_o[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[44] <= rd_data_o[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[45] <= rd_data_o[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[46] <= rd_data_o[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[47] <= rd_data_o[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[48] <= rd_data_o[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[49] <= rd_data_o[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[50] <= rd_data_o[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[51] <= rd_data_o[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[52] <= rd_data_o[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[53] <= rd_data_o[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[54] <= rd_data_o[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[55] <= rd_data_o[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[56] <= rd_data_o[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[57] <= rd_data_o[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[58] <= rd_data_o[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[59] <= rd_data_o[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[60] <= rd_data_o[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[61] <= rd_data_o[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[62] <= rd_data_o[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[63] <= rd_data_o[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[64] <= rd_data_o[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[65] <= rd_data_o[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[66] <= rd_data_o[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[67] <= rd_data_o[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[68] <= rd_data_o[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[69] <= rd_data_o[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[70] <= rd_data_o[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[71] <= rd_data_o[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_o <= full_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


