Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Feb 14 18:19:21 2018
| Host         : DESKTOP-OQNQAOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -file factorial_fpga_control_sets_placed.rpt
| Design       : factorial_fpga
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution

1. Summary
----------

+-------------------------------+-------+
|             Status            | Count |
+-------------------------------+-------+
| Number of unique control sets |     5 |
+-------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            6 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              33 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              36 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


