#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov  9 08:59:15 2022
# Process ID: 27020
# Current directory: C:/ece4743/lab8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9540 C:\ece4743\lab8\empty_template.xpr
# Log file: C:/ece4743/lab8/vivado.log
# Journal file: C:/ece4743/lab8\vivado.jou
# Running On: Lenovo-9i-Joe-Laptop, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 4, Host memory: 16901 MB
#-----------------------------------------------------------
start_gui
open_project C:/ece4743/lab8/empty_template.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/sources_1/new/p2.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/sources_1/new/p2.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/sim_1/new/p2_tb.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/sim_1/new/p2_tb.v}}
add_files -norecurse C:/ece4743/lab8/fifo.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/ece4743/lab8/tb_fifo.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {8} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/ece4743/lab8/empty_template.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/ece4743/lab8/empty_template.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files c:/ece4743/lab8/empty_template.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/lab8/empty_template.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 4
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/ece4743/lab8/empty_template.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/vivado_2016/empty_template/empty_template.ip_user_files/sim_scripts -ip_user_files_dir C:/vivado_2016/empty_template/empty_template.ip_user_files -ipstatic_source_dir C:/ece4743/lab8/empty_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/lab8/empty_template.cache/compile_simlib/modelsim} {questa=C:/ece4743/lab8/empty_template.cache/compile_simlib/questa} {riviera=C:/ece4743/lab8/empty_template.cache/compile_simlib/riviera} {activehdl=C:/ece4743/lab8/empty_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/ece4743/lab8/empty_template.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 c:/ece4743/lab8/empty_template.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force c:/ece4743/lab8/empty_template.srcs/sources_1/ip/blk_mem_gen_0
file delete -force c:/ece4743/lab8/empty_template.gen/sources_1/ip/blk_mem_gen_0
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen
set_property -dict [list CONFIG.Component_Name {blk_mem_gen} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {8} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen]
generate_target {instantiation_template} [get_files c:/ece4743/lab8/empty_template.srcs/sources_1/ip/blk_mem_gen/blk_mem_gen.xci]
generate_target all [get_files  c:/ece4743/lab8/empty_template.srcs/sources_1/ip/blk_mem_gen/blk_mem_gen.xci]
export_ip_user_files -of_objects [get_files c:/ece4743/lab8/empty_template.srcs/sources_1/ip/blk_mem_gen/blk_mem_gen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/lab8/empty_template.srcs/sources_1/ip/blk_mem_gen/blk_mem_gen.xci]
launch_runs blk_mem_gen_synth_1 -jobs 4
wait_on_run blk_mem_gen_synth_1
export_simulation -of_objects [get_files c:/ece4743/lab8/empty_template.srcs/sources_1/ip/blk_mem_gen/blk_mem_gen.xci] -directory C:/vivado_2016/empty_template/empty_template.ip_user_files/sim_scripts -ip_user_files_dir C:/vivado_2016/empty_template/empty_template.ip_user_files -ipstatic_source_dir C:/ece4743/lab8/empty_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/lab8/empty_template.cache/compile_simlib/modelsim} {questa=C:/ece4743/lab8/empty_template.cache/compile_simlib/questa} {riviera=C:/ece4743/lab8/empty_template.cache/compile_simlib/riviera} {activehdl=C:/ece4743/lab8/empty_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
