=====
SETUP
-14.465
18.316
3.851
ram/sp_inst_14
2.731
6.191
ram/mux_inst_44
9.592
10.218
ram/mux_inst_46
11.672
12.494
ram/mux_inst_47
12.499
13.321
n67_s1
13.652
14.751
output_270ohm_s2
18.316
=====
SETUP
-14.103
17.954
3.851
ram/sp_inst_14
2.731
6.191
ram/mux_inst_44
9.592
10.218
ram/mux_inst_46
11.672
12.494
ram/mux_inst_47
12.499
13.321
n75_s2
13.338
14.370
n75_s0
14.375
15.197
output_470ohm_s2
17.954
=====
SETUP
-13.105
16.957
3.851
ram/sp_inst_14
2.731
6.191
ram/mux_inst_44
9.592
10.218
ram/mux_inst_46
11.672
12.494
ram/mux_inst_47
12.499
13.321
n68_s1
13.338
14.370
output_330ohm_s2
16.957
=====
SETUP
-7.651
11.859
4.208
counts/x_3_s0
2.731
3.190
counts/n35_s4
4.674
5.700
n70_s1
6.123
7.155
n70_s0
7.166
7.968
output_270ohm_s2
11.859
=====
SETUP
-6.071
10.279
4.208
counts/x_3_s0
2.731
3.190
counts/n35_s4
4.674
5.700
n70_s1
6.123
7.155
n70_s0
7.166
7.968
output_330ohm_s2
10.279
=====
SETUP
0.794
13.590
14.384
counts/divider_0_s0
2.731
3.190
counts/clk_en_s0
3.552
4.651
counts/n122_s4
6.439
7.538
counts/n122_s1
7.874
8.906
counts/n62_s1
10.215
11.276
counts/y_4_s0
13.590
=====
SETUP
0.794
13.590
14.384
counts/divider_0_s0
2.731
3.190
counts/clk_en_s0
3.552
4.651
counts/n122_s4
6.439
7.538
counts/n122_s1
7.874
8.906
counts/n62_s1
10.215
11.276
counts/y_5_s0
13.590
=====
SETUP
0.794
13.590
14.384
counts/divider_0_s0
2.731
3.190
counts/clk_en_s0
3.552
4.651
counts/n122_s4
6.439
7.538
counts/n122_s1
7.874
8.906
counts/n62_s1
10.215
11.276
counts/y_7_s0
13.590
=====
SETUP
1.949
12.434
14.384
counts/divider_0_s0
2.731
3.190
counts/clk_en_s0
3.552
4.651
counts/n122_s4
6.439
7.538
counts/n122_s1
7.874
8.906
counts/n62_s1
10.215
11.276
counts/y_1_s0
12.434
=====
SETUP
1.949
12.434
14.384
counts/divider_0_s0
2.731
3.190
counts/clk_en_s0
3.552
4.651
counts/n122_s4
6.439
7.538
counts/n122_s1
7.874
8.906
counts/n62_s1
10.215
11.276
counts/y_3_s0
12.434
=====
SETUP
2.317
12.067
14.384
counts/divider_0_s0
2.731
3.190
counts/clk_en_s0
3.552
4.651
counts/n122_s4
6.439
7.538
counts/n122_s1
7.874
8.906
counts/n62_s1
10.215
11.276
counts/y_0_s0
12.067
=====
SETUP
2.317
12.067
14.384
counts/divider_0_s0
2.731
3.190
counts/clk_en_s0
3.552
4.651
counts/n122_s4
6.439
7.538
counts/n122_s1
7.874
8.906
counts/n62_s1
10.215
11.276
counts/y_2_s0
12.067
=====
SETUP
2.317
12.067
14.384
counts/divider_0_s0
2.731
3.190
counts/clk_en_s0
3.552
4.651
counts/n122_s4
6.439
7.538
counts/n122_s1
7.874
8.906
counts/n62_s1
10.215
11.276
counts/y_6_s0
12.067
=====
SETUP
2.317
12.067
14.384
counts/divider_0_s0
2.731
3.190
counts/clk_en_s0
3.552
4.651
counts/n122_s4
6.439
7.538
counts/n122_s1
7.874
8.906
counts/n62_s1
10.215
11.276
counts/y_8_s0
12.067
=====
SETUP
2.317
12.067
14.384
counts/divider_0_s0
2.731
3.190
counts/clk_en_s0
3.552
4.651
counts/n122_s4
6.439
7.538
counts/n122_s1
7.874
8.906
counts/n62_s1
10.215
11.276
counts/y_9_s0
12.067
=====
SETUP
2.837
11.547
14.384
counts/y_1_s0
2.731
3.190
address_9_s
4.511
5.556
address_10_s
5.556
5.613
address_11_s
5.613
6.176
ram/sp_inst_14
11.547
=====
SETUP
2.894
11.490
14.384
counts/y_1_s0
2.731
3.190
address_9_s
4.511
5.556
address_10_s
5.556
6.119
ram/sp_inst_14
11.490
=====
SETUP
3.219
11.164
14.384
counts/y_1_s0
2.731
3.190
address_9_s
4.511
5.556
address_10_s
5.556
5.613
address_11_s
5.613
5.670
address_12_s
5.670
5.727
address_13_s
5.727
6.290
ram/sp_inst_11
11.164
=====
SETUP
3.247
10.994
14.240
counts/y_1_s0
2.731
3.190
address_9_s
4.511
5.556
address_10_s
5.556
5.613
address_11_s
5.613
5.670
address_12_s
5.670
5.727
address_13_s
5.727
5.784
address_14_s
5.784
5.841
address_15_s
5.841
6.404
ram/gowin_add_lut3_BLKSEL_sp_inst_11
8.408
9.469
ram/sp_inst_11
10.994
=====
SETUP
3.249
10.991
14.240
counts/y_1_s0
2.731
3.190
address_9_s
4.511
5.556
address_10_s
5.556
5.613
address_11_s
5.613
5.670
address_12_s
5.670
6.198
ram/lut_inst_0
6.620
7.652
ram/gowin_add_lut2_BLKSEL_sp_inst_14
7.658
8.684
ram/sp_inst_14
10.991
=====
SETUP
3.267
11.117
14.384
counts/x_8_s0
2.731
3.190
address_8_s
4.485
5.035
address_9_s
5.035
5.598
ram/sp_inst_14
11.117
=====
SETUP
3.275
10.966
14.240
counts/y_1_s0
2.731
3.190
address_9_s
4.511
5.556
address_10_s
5.556
5.613
address_11_s
5.613
5.670
address_12_s
5.670
5.727
address_13_s
5.727
5.784
address_14_s
5.784
6.347
ram/gowin_add_lut3_BLKSEL_sp_inst_9
8.639
9.441
ram/sp_inst_9
10.966
=====
SETUP
3.378
11.006
14.384
counts/y_1_s0
2.731
3.190
address_9_s
4.511
5.556
address_10_s
5.556
6.119
ram/sp_inst_10
11.006
=====
SETUP
3.389
10.995
14.384
counts/y_1_s0
2.731
3.190
address_9_s
4.511
5.556
address_10_s
5.556
5.613
address_11_s
5.613
5.670
address_12_s
5.670
5.727
address_13_s
5.727
6.290
ram/sp_inst_10
10.995
=====
SETUP
3.560
10.680
14.240
counts/y_1_s0
2.731
3.190
address_9_s
4.511
5.556
address_10_s
5.556
5.613
address_11_s
5.613
5.670
address_12_s
5.670
5.727
address_13_s
5.727
5.784
address_14_s
5.784
6.347
ram/gowin_add_lut3_BLKSEL_sp_inst_10
7.679
8.740
ram/sp_inst_10
10.680
=====
HOLD
0.708
3.380
2.672
counts/divider_3_s0
2.672
3.005
counts/n7_s0
3.008
3.380
counts/divider_3_s0
3.380
=====
HOLD
0.708
3.380
2.672
counts/x_9_s0
2.672
3.005
counts/n31_s2
3.008
3.380
counts/x_9_s0
3.380
=====
HOLD
0.709
3.381
2.672
counts/x_8_s0
2.672
3.005
counts/n32_s3
3.009
3.381
counts/x_8_s0
3.381
=====
HOLD
0.709
3.381
2.672
counts/divider_0_s0
2.672
3.005
counts/n10_s2
3.009
3.381
counts/divider_0_s0
3.381
=====
HOLD
0.710
3.382
2.672
counts/y_0_s0
2.672
3.005
counts/n57_s5
3.010
3.382
counts/y_0_s0
3.382
=====
HOLD
0.710
3.382
2.672
counts/y_1_s0
2.672
3.005
counts/n56_s3
3.010
3.382
counts/y_1_s0
3.382
=====
HOLD
0.711
3.383
2.672
counts/x_1_s0
2.672
3.005
counts/n39_s3
3.011
3.383
counts/x_1_s0
3.383
=====
HOLD
0.733
3.559
2.826
counts/x_4_s0
2.672
3.005
ram/sp_inst_1
3.559
=====
HOLD
0.737
3.563
2.826
counts/x_4_s0
2.672
3.005
ram/sp_inst_2
3.563
=====
HOLD
0.892
3.564
2.672
counts/x_5_s0
2.672
3.005
counts/n35_s5
3.008
3.564
counts/x_5_s0
3.564
=====
HOLD
0.893
3.565
2.672
counts/y_4_s0
2.672
3.005
counts/n53_s3
3.009
3.565
counts/y_4_s0
3.565
=====
HOLD
0.893
3.565
2.672
counts/y_9_s0
2.672
3.005
counts/n48_s3
3.009
3.565
counts/y_9_s0
3.565
=====
HOLD
0.894
3.566
2.672
counts/x_4_s0
2.672
3.005
counts/n36_s3
3.010
3.566
counts/x_4_s0
3.566
=====
HOLD
0.895
3.567
2.672
counts/x_2_s0
2.672
3.005
counts/n38_s3
3.011
3.567
counts/x_2_s0
3.567
=====
HOLD
0.943
3.615
2.672
counts/y_2_s0
2.672
3.005
counts/n54_s3
3.243
3.615
counts/y_3_s0
3.615
=====
HOLD
0.946
3.618
2.672
counts/y_0_s0
2.672
3.005
counts/n55_s3
3.246
3.618
counts/y_2_s0
3.618
=====
HOLD
0.978
3.804
2.826
counts/x_3_s0
2.672
3.005
ram/sp_inst_0
3.804
=====
HOLD
0.999
3.825
2.826
counts/x_1_s0
2.672
3.005
ram/sp_inst_4
3.825
=====
HOLD
1.020
3.846
2.826
counts/x_2_s0
2.672
3.005
ram/sp_inst_2
3.846
=====
HOLD
1.024
3.850
2.826
counts/x_6_s0
2.672
3.005
ram/sp_inst_1
3.850
=====
HOLD
1.025
3.851
2.826
counts/x_1_s0
2.672
3.005
ram/sp_inst_0
3.851
=====
HOLD
1.039
3.865
2.826
counts/x_2_s0
2.672
3.005
ram/sp_inst_0
3.865
=====
HOLD
1.039
3.865
2.826
counts/x_0_s0
2.672
3.005
ram/sp_inst_1
3.865
=====
HOLD
1.043
3.869
2.826
counts/x_0_s0
2.672
3.005
ram/sp_inst_2
3.869
=====
HOLD
1.060
3.732
2.672
counts/divider_1_s0
2.672
3.005
counts/n9_s0
3.008
3.732
counts/divider_1_s0
3.732
