Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Nov 13 13:49:27 2023
| Host         : pc3407a running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_control_sets -verbose -file emission_control_sets_placed.rpt
| Design       : emission
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              33 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              33 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                  |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | l/recept/reg[7]_i_1__0_n_0                       | btnc_IBUF        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | l/trans/E[0]                                     | btnc_IBUF        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | l/trans/FSM_sequential_current_state_reg[1]_0[0] | btnc_IBUF        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | l/trans/reg[8]_i_1_n_0                           | btnc_IBUF        |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG |                                                  | btnc_IBUF        |               11 |             33 |         3.00 |
+----------------+--------------------------------------------------+------------------+------------------+----------------+--------------+


