

================================================================
== Vitis HLS Report for 'load_input_S0'
================================================================
* Date:           Thu May 22 18:56:39 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.096 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    13083|    13083|  52.332 us|  52.332 us|  13083|  13083|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                   |                                                        |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_257  |load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3  |    13009|    13009|  52.036 us|  52.036 us|  13009|  13009|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       71|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|      583|     2994|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      492|    -|
|Register             |        -|     -|      158|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      741|     3557|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_257  |load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3  |        0|   1|  583|  2992|    0|
    |mul_8ns_15ns_22_1_1_U233                                           |mul_8ns_15ns_22_1_1                                     |        0|   1|    0|     2|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                              |                                                        |        0|   2|  583|  2994|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_477_p2  |         +|   0|  0|  71|          64|          64|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  71|          64|          64|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  351|         76|    1|         76|
    |kernel_input_blk_n_AR        |    9|          2|    1|          2|
    |m_axi_kernel_input_ARADDR    |   14|          3|   64|        192|
    |m_axi_kernel_input_ARBURST   |    9|          2|    2|          4|
    |m_axi_kernel_input_ARCACHE   |    9|          2|    4|          8|
    |m_axi_kernel_input_ARID      |    9|          2|    1|          2|
    |m_axi_kernel_input_ARLEN     |   14|          3|   32|         96|
    |m_axi_kernel_input_ARLOCK    |    9|          2|    2|          4|
    |m_axi_kernel_input_ARPROT    |    9|          2|    3|          6|
    |m_axi_kernel_input_ARQOS     |    9|          2|    4|          8|
    |m_axi_kernel_input_ARREGION  |    9|          2|    4|          8|
    |m_axi_kernel_input_ARSIZE    |    9|          2|    3|          6|
    |m_axi_kernel_input_ARUSER    |    9|          2|    1|          2|
    |m_axi_kernel_input_ARVALID   |   14|          3|    1|          3|
    |m_axi_kernel_input_RREADY    |    9|          2|    1|          2|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  492|        107|  124|        419|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |  75|   0|   75|          0|
    |grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_257_ap_start_reg  |   1|   0|    1|          0|
    |mul9_reg_503                                                                    |  22|   0|   22|          0|
    |trunc_ln_reg_508                                                                |  60|   0|   60|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 158|   0|  158|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  load_input_S0|  return value|
|input_0_0_address0           |  out|   10|   ap_memory|      input_0_0|         array|
|input_0_0_ce0                |  out|    1|   ap_memory|      input_0_0|         array|
|input_0_0_we0                |  out|    1|   ap_memory|      input_0_0|         array|
|input_0_0_d0                 |  out|   32|   ap_memory|      input_0_0|         array|
|input_0_1_address0           |  out|   10|   ap_memory|      input_0_1|         array|
|input_0_1_ce0                |  out|    1|   ap_memory|      input_0_1|         array|
|input_0_1_we0                |  out|    1|   ap_memory|      input_0_1|         array|
|input_0_1_d0                 |  out|   32|   ap_memory|      input_0_1|         array|
|input_0_2_address0           |  out|   10|   ap_memory|      input_0_2|         array|
|input_0_2_ce0                |  out|    1|   ap_memory|      input_0_2|         array|
|input_0_2_we0                |  out|    1|   ap_memory|      input_0_2|         array|
|input_0_2_d0                 |  out|   32|   ap_memory|      input_0_2|         array|
|input_0_3_address0           |  out|   10|   ap_memory|      input_0_3|         array|
|input_0_3_ce0                |  out|    1|   ap_memory|      input_0_3|         array|
|input_0_3_we0                |  out|    1|   ap_memory|      input_0_3|         array|
|input_0_3_d0                 |  out|   32|   ap_memory|      input_0_3|         array|
|input_0_4_address0           |  out|   10|   ap_memory|      input_0_4|         array|
|input_0_4_ce0                |  out|    1|   ap_memory|      input_0_4|         array|
|input_0_4_we0                |  out|    1|   ap_memory|      input_0_4|         array|
|input_0_4_d0                 |  out|   32|   ap_memory|      input_0_4|         array|
|input_0_5_address0           |  out|   10|   ap_memory|      input_0_5|         array|
|input_0_5_ce0                |  out|    1|   ap_memory|      input_0_5|         array|
|input_0_5_we0                |  out|    1|   ap_memory|      input_0_5|         array|
|input_0_5_d0                 |  out|   32|   ap_memory|      input_0_5|         array|
|input_0_6_address0           |  out|   10|   ap_memory|      input_0_6|         array|
|input_0_6_ce0                |  out|    1|   ap_memory|      input_0_6|         array|
|input_0_6_we0                |  out|    1|   ap_memory|      input_0_6|         array|
|input_0_6_d0                 |  out|   32|   ap_memory|      input_0_6|         array|
|input_0_7_address0           |  out|   10|   ap_memory|      input_0_7|         array|
|input_0_7_ce0                |  out|    1|   ap_memory|      input_0_7|         array|
|input_0_7_we0                |  out|    1|   ap_memory|      input_0_7|         array|
|input_0_7_d0                 |  out|   32|   ap_memory|      input_0_7|         array|
|input_0_8_address0           |  out|   10|   ap_memory|      input_0_8|         array|
|input_0_8_ce0                |  out|    1|   ap_memory|      input_0_8|         array|
|input_0_8_we0                |  out|    1|   ap_memory|      input_0_8|         array|
|input_0_8_d0                 |  out|   32|   ap_memory|      input_0_8|         array|
|input_0_9_address0           |  out|   10|   ap_memory|      input_0_9|         array|
|input_0_9_ce0                |  out|    1|   ap_memory|      input_0_9|         array|
|input_0_9_we0                |  out|    1|   ap_memory|      input_0_9|         array|
|input_0_9_d0                 |  out|   32|   ap_memory|      input_0_9|         array|
|input_0_10_address0          |  out|   10|   ap_memory|     input_0_10|         array|
|input_0_10_ce0               |  out|    1|   ap_memory|     input_0_10|         array|
|input_0_10_we0               |  out|    1|   ap_memory|     input_0_10|         array|
|input_0_10_d0                |  out|   32|   ap_memory|     input_0_10|         array|
|input_0_11_address0          |  out|   10|   ap_memory|     input_0_11|         array|
|input_0_11_ce0               |  out|    1|   ap_memory|     input_0_11|         array|
|input_0_11_we0               |  out|    1|   ap_memory|     input_0_11|         array|
|input_0_11_d0                |  out|   32|   ap_memory|     input_0_11|         array|
|input_1_0_address0           |  out|   10|   ap_memory|      input_1_0|         array|
|input_1_0_ce0                |  out|    1|   ap_memory|      input_1_0|         array|
|input_1_0_we0                |  out|    1|   ap_memory|      input_1_0|         array|
|input_1_0_d0                 |  out|   32|   ap_memory|      input_1_0|         array|
|input_1_1_address0           |  out|   10|   ap_memory|      input_1_1|         array|
|input_1_1_ce0                |  out|    1|   ap_memory|      input_1_1|         array|
|input_1_1_we0                |  out|    1|   ap_memory|      input_1_1|         array|
|input_1_1_d0                 |  out|   32|   ap_memory|      input_1_1|         array|
|input_1_2_address0           |  out|   10|   ap_memory|      input_1_2|         array|
|input_1_2_ce0                |  out|    1|   ap_memory|      input_1_2|         array|
|input_1_2_we0                |  out|    1|   ap_memory|      input_1_2|         array|
|input_1_2_d0                 |  out|   32|   ap_memory|      input_1_2|         array|
|input_1_3_address0           |  out|   10|   ap_memory|      input_1_3|         array|
|input_1_3_ce0                |  out|    1|   ap_memory|      input_1_3|         array|
|input_1_3_we0                |  out|    1|   ap_memory|      input_1_3|         array|
|input_1_3_d0                 |  out|   32|   ap_memory|      input_1_3|         array|
|input_1_4_address0           |  out|   10|   ap_memory|      input_1_4|         array|
|input_1_4_ce0                |  out|    1|   ap_memory|      input_1_4|         array|
|input_1_4_we0                |  out|    1|   ap_memory|      input_1_4|         array|
|input_1_4_d0                 |  out|   32|   ap_memory|      input_1_4|         array|
|input_1_5_address0           |  out|   10|   ap_memory|      input_1_5|         array|
|input_1_5_ce0                |  out|    1|   ap_memory|      input_1_5|         array|
|input_1_5_we0                |  out|    1|   ap_memory|      input_1_5|         array|
|input_1_5_d0                 |  out|   32|   ap_memory|      input_1_5|         array|
|input_1_6_address0           |  out|   10|   ap_memory|      input_1_6|         array|
|input_1_6_ce0                |  out|    1|   ap_memory|      input_1_6|         array|
|input_1_6_we0                |  out|    1|   ap_memory|      input_1_6|         array|
|input_1_6_d0                 |  out|   32|   ap_memory|      input_1_6|         array|
|input_1_7_address0           |  out|   10|   ap_memory|      input_1_7|         array|
|input_1_7_ce0                |  out|    1|   ap_memory|      input_1_7|         array|
|input_1_7_we0                |  out|    1|   ap_memory|      input_1_7|         array|
|input_1_7_d0                 |  out|   32|   ap_memory|      input_1_7|         array|
|input_1_8_address0           |  out|   10|   ap_memory|      input_1_8|         array|
|input_1_8_ce0                |  out|    1|   ap_memory|      input_1_8|         array|
|input_1_8_we0                |  out|    1|   ap_memory|      input_1_8|         array|
|input_1_8_d0                 |  out|   32|   ap_memory|      input_1_8|         array|
|input_1_9_address0           |  out|   10|   ap_memory|      input_1_9|         array|
|input_1_9_ce0                |  out|    1|   ap_memory|      input_1_9|         array|
|input_1_9_we0                |  out|    1|   ap_memory|      input_1_9|         array|
|input_1_9_d0                 |  out|   32|   ap_memory|      input_1_9|         array|
|input_1_10_address0          |  out|   10|   ap_memory|     input_1_10|         array|
|input_1_10_ce0               |  out|    1|   ap_memory|     input_1_10|         array|
|input_1_10_we0               |  out|    1|   ap_memory|     input_1_10|         array|
|input_1_10_d0                |  out|   32|   ap_memory|     input_1_10|         array|
|input_1_11_address0          |  out|   10|   ap_memory|     input_1_11|         array|
|input_1_11_ce0               |  out|    1|   ap_memory|     input_1_11|         array|
|input_1_11_we0               |  out|    1|   ap_memory|     input_1_11|         array|
|input_1_11_d0                |  out|   32|   ap_memory|     input_1_11|         array|
|input_2_0_address0           |  out|   10|   ap_memory|      input_2_0|         array|
|input_2_0_ce0                |  out|    1|   ap_memory|      input_2_0|         array|
|input_2_0_we0                |  out|    1|   ap_memory|      input_2_0|         array|
|input_2_0_d0                 |  out|   32|   ap_memory|      input_2_0|         array|
|input_2_1_address0           |  out|   10|   ap_memory|      input_2_1|         array|
|input_2_1_ce0                |  out|    1|   ap_memory|      input_2_1|         array|
|input_2_1_we0                |  out|    1|   ap_memory|      input_2_1|         array|
|input_2_1_d0                 |  out|   32|   ap_memory|      input_2_1|         array|
|input_2_2_address0           |  out|   10|   ap_memory|      input_2_2|         array|
|input_2_2_ce0                |  out|    1|   ap_memory|      input_2_2|         array|
|input_2_2_we0                |  out|    1|   ap_memory|      input_2_2|         array|
|input_2_2_d0                 |  out|   32|   ap_memory|      input_2_2|         array|
|input_2_3_address0           |  out|   10|   ap_memory|      input_2_3|         array|
|input_2_3_ce0                |  out|    1|   ap_memory|      input_2_3|         array|
|input_2_3_we0                |  out|    1|   ap_memory|      input_2_3|         array|
|input_2_3_d0                 |  out|   32|   ap_memory|      input_2_3|         array|
|input_2_4_address0           |  out|   10|   ap_memory|      input_2_4|         array|
|input_2_4_ce0                |  out|    1|   ap_memory|      input_2_4|         array|
|input_2_4_we0                |  out|    1|   ap_memory|      input_2_4|         array|
|input_2_4_d0                 |  out|   32|   ap_memory|      input_2_4|         array|
|input_2_5_address0           |  out|   10|   ap_memory|      input_2_5|         array|
|input_2_5_ce0                |  out|    1|   ap_memory|      input_2_5|         array|
|input_2_5_we0                |  out|    1|   ap_memory|      input_2_5|         array|
|input_2_5_d0                 |  out|   32|   ap_memory|      input_2_5|         array|
|input_2_6_address0           |  out|   10|   ap_memory|      input_2_6|         array|
|input_2_6_ce0                |  out|    1|   ap_memory|      input_2_6|         array|
|input_2_6_we0                |  out|    1|   ap_memory|      input_2_6|         array|
|input_2_6_d0                 |  out|   32|   ap_memory|      input_2_6|         array|
|input_2_7_address0           |  out|   10|   ap_memory|      input_2_7|         array|
|input_2_7_ce0                |  out|    1|   ap_memory|      input_2_7|         array|
|input_2_7_we0                |  out|    1|   ap_memory|      input_2_7|         array|
|input_2_7_d0                 |  out|   32|   ap_memory|      input_2_7|         array|
|input_2_8_address0           |  out|   10|   ap_memory|      input_2_8|         array|
|input_2_8_ce0                |  out|    1|   ap_memory|      input_2_8|         array|
|input_2_8_we0                |  out|    1|   ap_memory|      input_2_8|         array|
|input_2_8_d0                 |  out|   32|   ap_memory|      input_2_8|         array|
|input_2_9_address0           |  out|   10|   ap_memory|      input_2_9|         array|
|input_2_9_ce0                |  out|    1|   ap_memory|      input_2_9|         array|
|input_2_9_we0                |  out|    1|   ap_memory|      input_2_9|         array|
|input_2_9_d0                 |  out|   32|   ap_memory|      input_2_9|         array|
|input_2_10_address0          |  out|   10|   ap_memory|     input_2_10|         array|
|input_2_10_ce0               |  out|    1|   ap_memory|     input_2_10|         array|
|input_2_10_we0               |  out|    1|   ap_memory|     input_2_10|         array|
|input_2_10_d0                |  out|   32|   ap_memory|     input_2_10|         array|
|input_2_11_address0          |  out|   10|   ap_memory|     input_2_11|         array|
|input_2_11_ce0               |  out|    1|   ap_memory|     input_2_11|         array|
|input_2_11_we0               |  out|    1|   ap_memory|     input_2_11|         array|
|input_2_11_d0                |  out|   32|   ap_memory|     input_2_11|         array|
|input_3_0_address0           |  out|   10|   ap_memory|      input_3_0|         array|
|input_3_0_ce0                |  out|    1|   ap_memory|      input_3_0|         array|
|input_3_0_we0                |  out|    1|   ap_memory|      input_3_0|         array|
|input_3_0_d0                 |  out|   32|   ap_memory|      input_3_0|         array|
|input_3_1_address0           |  out|   10|   ap_memory|      input_3_1|         array|
|input_3_1_ce0                |  out|    1|   ap_memory|      input_3_1|         array|
|input_3_1_we0                |  out|    1|   ap_memory|      input_3_1|         array|
|input_3_1_d0                 |  out|   32|   ap_memory|      input_3_1|         array|
|input_3_2_address0           |  out|   10|   ap_memory|      input_3_2|         array|
|input_3_2_ce0                |  out|    1|   ap_memory|      input_3_2|         array|
|input_3_2_we0                |  out|    1|   ap_memory|      input_3_2|         array|
|input_3_2_d0                 |  out|   32|   ap_memory|      input_3_2|         array|
|input_3_3_address0           |  out|   10|   ap_memory|      input_3_3|         array|
|input_3_3_ce0                |  out|    1|   ap_memory|      input_3_3|         array|
|input_3_3_we0                |  out|    1|   ap_memory|      input_3_3|         array|
|input_3_3_d0                 |  out|   32|   ap_memory|      input_3_3|         array|
|input_3_4_address0           |  out|   10|   ap_memory|      input_3_4|         array|
|input_3_4_ce0                |  out|    1|   ap_memory|      input_3_4|         array|
|input_3_4_we0                |  out|    1|   ap_memory|      input_3_4|         array|
|input_3_4_d0                 |  out|   32|   ap_memory|      input_3_4|         array|
|input_3_5_address0           |  out|   10|   ap_memory|      input_3_5|         array|
|input_3_5_ce0                |  out|    1|   ap_memory|      input_3_5|         array|
|input_3_5_we0                |  out|    1|   ap_memory|      input_3_5|         array|
|input_3_5_d0                 |  out|   32|   ap_memory|      input_3_5|         array|
|input_3_6_address0           |  out|   10|   ap_memory|      input_3_6|         array|
|input_3_6_ce0                |  out|    1|   ap_memory|      input_3_6|         array|
|input_3_6_we0                |  out|    1|   ap_memory|      input_3_6|         array|
|input_3_6_d0                 |  out|   32|   ap_memory|      input_3_6|         array|
|input_3_7_address0           |  out|   10|   ap_memory|      input_3_7|         array|
|input_3_7_ce0                |  out|    1|   ap_memory|      input_3_7|         array|
|input_3_7_we0                |  out|    1|   ap_memory|      input_3_7|         array|
|input_3_7_d0                 |  out|   32|   ap_memory|      input_3_7|         array|
|input_3_8_address0           |  out|   10|   ap_memory|      input_3_8|         array|
|input_3_8_ce0                |  out|    1|   ap_memory|      input_3_8|         array|
|input_3_8_we0                |  out|    1|   ap_memory|      input_3_8|         array|
|input_3_8_d0                 |  out|   32|   ap_memory|      input_3_8|         array|
|input_3_9_address0           |  out|   10|   ap_memory|      input_3_9|         array|
|input_3_9_ce0                |  out|    1|   ap_memory|      input_3_9|         array|
|input_3_9_we0                |  out|    1|   ap_memory|      input_3_9|         array|
|input_3_9_d0                 |  out|   32|   ap_memory|      input_3_9|         array|
|input_3_10_address0          |  out|   10|   ap_memory|     input_3_10|         array|
|input_3_10_ce0               |  out|    1|   ap_memory|     input_3_10|         array|
|input_3_10_we0               |  out|    1|   ap_memory|     input_3_10|         array|
|input_3_10_d0                |  out|   32|   ap_memory|     input_3_10|         array|
|input_3_11_address0          |  out|   10|   ap_memory|     input_3_11|         array|
|input_3_11_ce0               |  out|    1|   ap_memory|     input_3_11|         array|
|input_3_11_we0               |  out|    1|   ap_memory|     input_3_11|         array|
|input_3_11_d0                |  out|   32|   ap_memory|     input_3_11|         array|
|input_4_0_address0           |  out|   10|   ap_memory|      input_4_0|         array|
|input_4_0_ce0                |  out|    1|   ap_memory|      input_4_0|         array|
|input_4_0_we0                |  out|    1|   ap_memory|      input_4_0|         array|
|input_4_0_d0                 |  out|   32|   ap_memory|      input_4_0|         array|
|input_4_1_address0           |  out|   10|   ap_memory|      input_4_1|         array|
|input_4_1_ce0                |  out|    1|   ap_memory|      input_4_1|         array|
|input_4_1_we0                |  out|    1|   ap_memory|      input_4_1|         array|
|input_4_1_d0                 |  out|   32|   ap_memory|      input_4_1|         array|
|input_4_2_address0           |  out|   10|   ap_memory|      input_4_2|         array|
|input_4_2_ce0                |  out|    1|   ap_memory|      input_4_2|         array|
|input_4_2_we0                |  out|    1|   ap_memory|      input_4_2|         array|
|input_4_2_d0                 |  out|   32|   ap_memory|      input_4_2|         array|
|input_4_3_address0           |  out|   10|   ap_memory|      input_4_3|         array|
|input_4_3_ce0                |  out|    1|   ap_memory|      input_4_3|         array|
|input_4_3_we0                |  out|    1|   ap_memory|      input_4_3|         array|
|input_4_3_d0                 |  out|   32|   ap_memory|      input_4_3|         array|
|input_4_4_address0           |  out|   10|   ap_memory|      input_4_4|         array|
|input_4_4_ce0                |  out|    1|   ap_memory|      input_4_4|         array|
|input_4_4_we0                |  out|    1|   ap_memory|      input_4_4|         array|
|input_4_4_d0                 |  out|   32|   ap_memory|      input_4_4|         array|
|input_4_5_address0           |  out|   10|   ap_memory|      input_4_5|         array|
|input_4_5_ce0                |  out|    1|   ap_memory|      input_4_5|         array|
|input_4_5_we0                |  out|    1|   ap_memory|      input_4_5|         array|
|input_4_5_d0                 |  out|   32|   ap_memory|      input_4_5|         array|
|input_4_6_address0           |  out|   10|   ap_memory|      input_4_6|         array|
|input_4_6_ce0                |  out|    1|   ap_memory|      input_4_6|         array|
|input_4_6_we0                |  out|    1|   ap_memory|      input_4_6|         array|
|input_4_6_d0                 |  out|   32|   ap_memory|      input_4_6|         array|
|input_4_7_address0           |  out|   10|   ap_memory|      input_4_7|         array|
|input_4_7_ce0                |  out|    1|   ap_memory|      input_4_7|         array|
|input_4_7_we0                |  out|    1|   ap_memory|      input_4_7|         array|
|input_4_7_d0                 |  out|   32|   ap_memory|      input_4_7|         array|
|input_4_8_address0           |  out|   10|   ap_memory|      input_4_8|         array|
|input_4_8_ce0                |  out|    1|   ap_memory|      input_4_8|         array|
|input_4_8_we0                |  out|    1|   ap_memory|      input_4_8|         array|
|input_4_8_d0                 |  out|   32|   ap_memory|      input_4_8|         array|
|input_4_9_address0           |  out|   10|   ap_memory|      input_4_9|         array|
|input_4_9_ce0                |  out|    1|   ap_memory|      input_4_9|         array|
|input_4_9_we0                |  out|    1|   ap_memory|      input_4_9|         array|
|input_4_9_d0                 |  out|   32|   ap_memory|      input_4_9|         array|
|input_4_10_address0          |  out|   10|   ap_memory|     input_4_10|         array|
|input_4_10_ce0               |  out|    1|   ap_memory|     input_4_10|         array|
|input_4_10_we0               |  out|    1|   ap_memory|     input_4_10|         array|
|input_4_10_d0                |  out|   32|   ap_memory|     input_4_10|         array|
|input_4_11_address0          |  out|   10|   ap_memory|     input_4_11|         array|
|input_4_11_ce0               |  out|    1|   ap_memory|     input_4_11|         array|
|input_4_11_we0               |  out|    1|   ap_memory|     input_4_11|         array|
|input_4_11_d0                |  out|   32|   ap_memory|     input_4_11|         array|
|input_5_0_address0           |  out|   10|   ap_memory|      input_5_0|         array|
|input_5_0_ce0                |  out|    1|   ap_memory|      input_5_0|         array|
|input_5_0_we0                |  out|    1|   ap_memory|      input_5_0|         array|
|input_5_0_d0                 |  out|   32|   ap_memory|      input_5_0|         array|
|input_5_1_address0           |  out|   10|   ap_memory|      input_5_1|         array|
|input_5_1_ce0                |  out|    1|   ap_memory|      input_5_1|         array|
|input_5_1_we0                |  out|    1|   ap_memory|      input_5_1|         array|
|input_5_1_d0                 |  out|   32|   ap_memory|      input_5_1|         array|
|input_5_2_address0           |  out|   10|   ap_memory|      input_5_2|         array|
|input_5_2_ce0                |  out|    1|   ap_memory|      input_5_2|         array|
|input_5_2_we0                |  out|    1|   ap_memory|      input_5_2|         array|
|input_5_2_d0                 |  out|   32|   ap_memory|      input_5_2|         array|
|input_5_3_address0           |  out|   10|   ap_memory|      input_5_3|         array|
|input_5_3_ce0                |  out|    1|   ap_memory|      input_5_3|         array|
|input_5_3_we0                |  out|    1|   ap_memory|      input_5_3|         array|
|input_5_3_d0                 |  out|   32|   ap_memory|      input_5_3|         array|
|input_5_4_address0           |  out|   10|   ap_memory|      input_5_4|         array|
|input_5_4_ce0                |  out|    1|   ap_memory|      input_5_4|         array|
|input_5_4_we0                |  out|    1|   ap_memory|      input_5_4|         array|
|input_5_4_d0                 |  out|   32|   ap_memory|      input_5_4|         array|
|input_5_5_address0           |  out|   10|   ap_memory|      input_5_5|         array|
|input_5_5_ce0                |  out|    1|   ap_memory|      input_5_5|         array|
|input_5_5_we0                |  out|    1|   ap_memory|      input_5_5|         array|
|input_5_5_d0                 |  out|   32|   ap_memory|      input_5_5|         array|
|input_5_6_address0           |  out|   10|   ap_memory|      input_5_6|         array|
|input_5_6_ce0                |  out|    1|   ap_memory|      input_5_6|         array|
|input_5_6_we0                |  out|    1|   ap_memory|      input_5_6|         array|
|input_5_6_d0                 |  out|   32|   ap_memory|      input_5_6|         array|
|input_5_7_address0           |  out|   10|   ap_memory|      input_5_7|         array|
|input_5_7_ce0                |  out|    1|   ap_memory|      input_5_7|         array|
|input_5_7_we0                |  out|    1|   ap_memory|      input_5_7|         array|
|input_5_7_d0                 |  out|   32|   ap_memory|      input_5_7|         array|
|input_5_8_address0           |  out|   10|   ap_memory|      input_5_8|         array|
|input_5_8_ce0                |  out|    1|   ap_memory|      input_5_8|         array|
|input_5_8_we0                |  out|    1|   ap_memory|      input_5_8|         array|
|input_5_8_d0                 |  out|   32|   ap_memory|      input_5_8|         array|
|input_5_9_address0           |  out|   10|   ap_memory|      input_5_9|         array|
|input_5_9_ce0                |  out|    1|   ap_memory|      input_5_9|         array|
|input_5_9_we0                |  out|    1|   ap_memory|      input_5_9|         array|
|input_5_9_d0                 |  out|   32|   ap_memory|      input_5_9|         array|
|input_5_10_address0          |  out|   10|   ap_memory|     input_5_10|         array|
|input_5_10_ce0               |  out|    1|   ap_memory|     input_5_10|         array|
|input_5_10_we0               |  out|    1|   ap_memory|     input_5_10|         array|
|input_5_10_d0                |  out|   32|   ap_memory|     input_5_10|         array|
|input_5_11_address0          |  out|   10|   ap_memory|     input_5_11|         array|
|input_5_11_ce0               |  out|    1|   ap_memory|     input_5_11|         array|
|input_5_11_we0               |  out|    1|   ap_memory|     input_5_11|         array|
|input_5_11_d0                |  out|   32|   ap_memory|     input_5_11|         array|
|input_6_0_address0           |  out|   10|   ap_memory|      input_6_0|         array|
|input_6_0_ce0                |  out|    1|   ap_memory|      input_6_0|         array|
|input_6_0_we0                |  out|    1|   ap_memory|      input_6_0|         array|
|input_6_0_d0                 |  out|   32|   ap_memory|      input_6_0|         array|
|input_6_1_address0           |  out|   10|   ap_memory|      input_6_1|         array|
|input_6_1_ce0                |  out|    1|   ap_memory|      input_6_1|         array|
|input_6_1_we0                |  out|    1|   ap_memory|      input_6_1|         array|
|input_6_1_d0                 |  out|   32|   ap_memory|      input_6_1|         array|
|input_6_2_address0           |  out|   10|   ap_memory|      input_6_2|         array|
|input_6_2_ce0                |  out|    1|   ap_memory|      input_6_2|         array|
|input_6_2_we0                |  out|    1|   ap_memory|      input_6_2|         array|
|input_6_2_d0                 |  out|   32|   ap_memory|      input_6_2|         array|
|input_6_3_address0           |  out|   10|   ap_memory|      input_6_3|         array|
|input_6_3_ce0                |  out|    1|   ap_memory|      input_6_3|         array|
|input_6_3_we0                |  out|    1|   ap_memory|      input_6_3|         array|
|input_6_3_d0                 |  out|   32|   ap_memory|      input_6_3|         array|
|input_6_4_address0           |  out|   10|   ap_memory|      input_6_4|         array|
|input_6_4_ce0                |  out|    1|   ap_memory|      input_6_4|         array|
|input_6_4_we0                |  out|    1|   ap_memory|      input_6_4|         array|
|input_6_4_d0                 |  out|   32|   ap_memory|      input_6_4|         array|
|input_6_5_address0           |  out|   10|   ap_memory|      input_6_5|         array|
|input_6_5_ce0                |  out|    1|   ap_memory|      input_6_5|         array|
|input_6_5_we0                |  out|    1|   ap_memory|      input_6_5|         array|
|input_6_5_d0                 |  out|   32|   ap_memory|      input_6_5|         array|
|input_6_6_address0           |  out|   10|   ap_memory|      input_6_6|         array|
|input_6_6_ce0                |  out|    1|   ap_memory|      input_6_6|         array|
|input_6_6_we0                |  out|    1|   ap_memory|      input_6_6|         array|
|input_6_6_d0                 |  out|   32|   ap_memory|      input_6_6|         array|
|input_6_7_address0           |  out|   10|   ap_memory|      input_6_7|         array|
|input_6_7_ce0                |  out|    1|   ap_memory|      input_6_7|         array|
|input_6_7_we0                |  out|    1|   ap_memory|      input_6_7|         array|
|input_6_7_d0                 |  out|   32|   ap_memory|      input_6_7|         array|
|input_6_8_address0           |  out|   10|   ap_memory|      input_6_8|         array|
|input_6_8_ce0                |  out|    1|   ap_memory|      input_6_8|         array|
|input_6_8_we0                |  out|    1|   ap_memory|      input_6_8|         array|
|input_6_8_d0                 |  out|   32|   ap_memory|      input_6_8|         array|
|input_6_9_address0           |  out|   10|   ap_memory|      input_6_9|         array|
|input_6_9_ce0                |  out|    1|   ap_memory|      input_6_9|         array|
|input_6_9_we0                |  out|    1|   ap_memory|      input_6_9|         array|
|input_6_9_d0                 |  out|   32|   ap_memory|      input_6_9|         array|
|input_6_10_address0          |  out|   10|   ap_memory|     input_6_10|         array|
|input_6_10_ce0               |  out|    1|   ap_memory|     input_6_10|         array|
|input_6_10_we0               |  out|    1|   ap_memory|     input_6_10|         array|
|input_6_10_d0                |  out|   32|   ap_memory|     input_6_10|         array|
|input_6_11_address0          |  out|   10|   ap_memory|     input_6_11|         array|
|input_6_11_ce0               |  out|    1|   ap_memory|     input_6_11|         array|
|input_6_11_we0               |  out|    1|   ap_memory|     input_6_11|         array|
|input_6_11_d0                |  out|   32|   ap_memory|     input_6_11|         array|
|input_7_0_address0           |  out|   10|   ap_memory|      input_7_0|         array|
|input_7_0_ce0                |  out|    1|   ap_memory|      input_7_0|         array|
|input_7_0_we0                |  out|    1|   ap_memory|      input_7_0|         array|
|input_7_0_d0                 |  out|   32|   ap_memory|      input_7_0|         array|
|input_7_1_address0           |  out|   10|   ap_memory|      input_7_1|         array|
|input_7_1_ce0                |  out|    1|   ap_memory|      input_7_1|         array|
|input_7_1_we0                |  out|    1|   ap_memory|      input_7_1|         array|
|input_7_1_d0                 |  out|   32|   ap_memory|      input_7_1|         array|
|input_7_2_address0           |  out|   10|   ap_memory|      input_7_2|         array|
|input_7_2_ce0                |  out|    1|   ap_memory|      input_7_2|         array|
|input_7_2_we0                |  out|    1|   ap_memory|      input_7_2|         array|
|input_7_2_d0                 |  out|   32|   ap_memory|      input_7_2|         array|
|input_7_3_address0           |  out|   10|   ap_memory|      input_7_3|         array|
|input_7_3_ce0                |  out|    1|   ap_memory|      input_7_3|         array|
|input_7_3_we0                |  out|    1|   ap_memory|      input_7_3|         array|
|input_7_3_d0                 |  out|   32|   ap_memory|      input_7_3|         array|
|input_7_4_address0           |  out|   10|   ap_memory|      input_7_4|         array|
|input_7_4_ce0                |  out|    1|   ap_memory|      input_7_4|         array|
|input_7_4_we0                |  out|    1|   ap_memory|      input_7_4|         array|
|input_7_4_d0                 |  out|   32|   ap_memory|      input_7_4|         array|
|input_7_5_address0           |  out|   10|   ap_memory|      input_7_5|         array|
|input_7_5_ce0                |  out|    1|   ap_memory|      input_7_5|         array|
|input_7_5_we0                |  out|    1|   ap_memory|      input_7_5|         array|
|input_7_5_d0                 |  out|   32|   ap_memory|      input_7_5|         array|
|input_7_6_address0           |  out|   10|   ap_memory|      input_7_6|         array|
|input_7_6_ce0                |  out|    1|   ap_memory|      input_7_6|         array|
|input_7_6_we0                |  out|    1|   ap_memory|      input_7_6|         array|
|input_7_6_d0                 |  out|   32|   ap_memory|      input_7_6|         array|
|input_7_7_address0           |  out|   10|   ap_memory|      input_7_7|         array|
|input_7_7_ce0                |  out|    1|   ap_memory|      input_7_7|         array|
|input_7_7_we0                |  out|    1|   ap_memory|      input_7_7|         array|
|input_7_7_d0                 |  out|   32|   ap_memory|      input_7_7|         array|
|input_7_8_address0           |  out|   10|   ap_memory|      input_7_8|         array|
|input_7_8_ce0                |  out|    1|   ap_memory|      input_7_8|         array|
|input_7_8_we0                |  out|    1|   ap_memory|      input_7_8|         array|
|input_7_8_d0                 |  out|   32|   ap_memory|      input_7_8|         array|
|input_7_9_address0           |  out|   10|   ap_memory|      input_7_9|         array|
|input_7_9_ce0                |  out|    1|   ap_memory|      input_7_9|         array|
|input_7_9_we0                |  out|    1|   ap_memory|      input_7_9|         array|
|input_7_9_d0                 |  out|   32|   ap_memory|      input_7_9|         array|
|input_7_10_address0          |  out|   10|   ap_memory|     input_7_10|         array|
|input_7_10_ce0               |  out|    1|   ap_memory|     input_7_10|         array|
|input_7_10_we0               |  out|    1|   ap_memory|     input_7_10|         array|
|input_7_10_d0                |  out|   32|   ap_memory|     input_7_10|         array|
|input_7_11_address0          |  out|   10|   ap_memory|     input_7_11|         array|
|input_7_11_ce0               |  out|    1|   ap_memory|     input_7_11|         array|
|input_7_11_we0               |  out|    1|   ap_memory|     input_7_11|         array|
|input_7_11_d0                |  out|   32|   ap_memory|     input_7_11|         array|
|m_axi_kernel_input_AWVALID   |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWREADY   |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWADDR    |  out|   64|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWID      |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWLEN     |  out|   32|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWSIZE    |  out|    3|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWBURST   |  out|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWLOCK    |  out|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWCACHE   |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWPROT    |  out|    3|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWQOS     |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWREGION  |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_AWUSER    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WVALID    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WREADY    |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WDATA     |  out|  128|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WSTRB     |  out|   16|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WLAST     |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WID       |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_WUSER     |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARVALID   |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARREADY   |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARADDR    |  out|   64|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARID      |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARLEN     |  out|   32|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARSIZE    |  out|    3|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARBURST   |  out|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARLOCK    |  out|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARCACHE   |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARPROT    |  out|    3|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARQOS     |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARREGION  |  out|    4|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_ARUSER    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RVALID    |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RREADY    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RDATA     |   in|  128|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RLAST     |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RID       |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RFIFONUM  |   in|    9|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RUSER     |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_RRESP     |   in|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BVALID    |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BREADY    |  out|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BRESP     |   in|    2|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BID       |   in|    1|       m_axi|   kernel_input|       pointer|
|m_axi_kernel_input_BUSER     |   in|    1|       m_axi|   kernel_input|       pointer|
|vinput                       |   in|   64|     ap_none|         vinput|        scalar|
|d0                           |   in|    8|     ap_none|             d0|        scalar|
+-----------------------------+-----+-----+------------+---------------+--------------+

