CAPI=1

[main]
name = de1-soc-picorv32-wb-soc
description = RISC-V SoC for Terasic DE1-SoC

depend =
  altera_clkgen
  picorv32-wb-soc
  riscv-nmon

[verilog]
src_files =
  rtl/verilog/de1-soc_picorv32_wb_soc.v
