\doxysubsection{RCC}
\hypertarget{group___r_c_c}{}\label{group___r_c_c}\index{RCC@{RCC}}


RCC driver modules.  


\doxysubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___r_c_c___private___functions}{RCC\+\_\+\+Private\+\_\+\+Functions}}
\item 
\mbox{\hyperlink{group___r_c_c___exported___constants}{RCC\+\_\+\+Exported\+\_\+\+Constants}}
\end{DoxyCompactItemize}
\doxysubsubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_r_c_c___clocks_type_def}{RCC\+\_\+\+Clocks\+Type\+Def}}
\end{DoxyCompactItemize}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga539e07c3b3c55f1f1d47231341fb11e1}{RCC\+\_\+\+OFFSET}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}} -\/ \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}}~(\mbox{\hyperlink{group___r_c_c_ga539e07c3b3c55f1f1d47231341fb11e1}{RCC\+\_\+\+OFFSET}} + 0x00)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga3d3085e491cbef815d223afbe5bf1930}{HSION\+\_\+\+Bit\+Number}}~0x00
\item 
\#define \mbox{\hyperlink{group___r_c_c_gac3290a833c0e35ec17d32c2d494e6133}{CR\+\_\+\+HSION\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_ga3d3085e491cbef815d223afbe5bf1930}{HSION\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga253fa44d87aabc55f0cd6628e77a51fd}{CSSON\+\_\+\+Bit\+Number}}~0x13
\item 
\#define \mbox{\hyperlink{group___r_c_c_gaca914aed10477ae4090fea0a9639b1ea}{CR\+\_\+\+CSSON\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_ga253fa44d87aabc55f0cd6628e77a51fd}{CSSON\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c_gab24d7f5f8e4b3b717fd91b54f393f6a3}{PLLON\+\_\+\+Bit\+Number}}~0x18
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga3f1fb2589cb8b5ac2f7121aba1135a5f}{CR\+\_\+\+PLLON\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_gab24d7f5f8e4b3b717fd91b54f393f6a3}{PLLON\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c_gabae59c3e4200523e3aa5b6e10aee8c46}{PLLI2\+SON\+\_\+\+Bit\+Number}}~0x1A
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga0c0fb27aba4eb660f7590252596bdfc5}{CR\+\_\+\+PLLI2\+SON\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_gabae59c3e4200523e3aa5b6e10aee8c46}{PLLI2\+SON\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga8682298330c3b9bae1992e4f1a0af985}{CFGR\+\_\+\+OFFSET}}~(\mbox{\hyperlink{group___r_c_c_ga539e07c3b3c55f1f1d47231341fb11e1}{RCC\+\_\+\+OFFSET}} + 0x08)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga9561d436b438d8f513b754f1934c3e30}{I2\+SSRC\+\_\+\+Bit\+Number}}~0x17
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga9076f5ddbb262fd45584702f5d280c9e}{CFGR\+\_\+\+I2\+SSRC\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_ga8682298330c3b9bae1992e4f1a0af985}{CFGR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_ga9561d436b438d8f513b754f1934c3e30}{I2\+SSRC\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga5f8a0c3cb5f5c835bf7eef09515138ad}{BDCR\+\_\+\+OFFSET}}~(\mbox{\hyperlink{group___r_c_c_ga539e07c3b3c55f1f1d47231341fb11e1}{RCC\+\_\+\+OFFSET}} + 0x70)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga9302c551752124766afc4cee65436405}{RTCEN\+\_\+\+Bit\+Number}}~0x0F
\item 
\#define \mbox{\hyperlink{group___r_c_c_gaf70aaf70b0752ccb3a60307b2fb46038}{BDCR\+\_\+\+RTCEN\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_ga5f8a0c3cb5f5c835bf7eef09515138ad}{BDCR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_ga9302c551752124766afc4cee65436405}{RTCEN\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c_gae6718158034388d8fde8caaa28ffe8b9}{BDRST\+\_\+\+Bit\+Number}}~0x10
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga892fdf297b85b85cbaf0723649b31818}{BDCR\+\_\+\+BDRST\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_ga5f8a0c3cb5f5c835bf7eef09515138ad}{BDCR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_gae6718158034388d8fde8caaa28ffe8b9}{BDRST\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga984cbe73312b6d3d355c5053763d499a}{CSR\+\_\+\+OFFSET}}~(\mbox{\hyperlink{group___r_c_c_ga539e07c3b3c55f1f1d47231341fb11e1}{RCC\+\_\+\+OFFSET}} + 0x74)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga3f9dbe50769ce2a63ae12520433b9b40}{LSION\+\_\+\+Bit\+Number}}~0x00
\item 
\#define \mbox{\hyperlink{group___r_c_c_gaa253e36e7e5fb02998c0e4d0388abc52}{CSR\+\_\+\+LSION\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_ga984cbe73312b6d3d355c5053763d499a}{CSR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_ga3f9dbe50769ce2a63ae12520433b9b40}{LSION\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c_gabd7dd9cf31a9cc27fd9c0c1624f9a298}{CFGR\+\_\+\+MCO2\+\_\+\+RESET\+\_\+\+MASK}}~((uint32\+\_\+t)0x07\+FFFFFF)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga51f5130a66963090dc02b4ebd47e2f83}{CFGR\+\_\+\+MCO1\+\_\+\+RESET\+\_\+\+MASK}}~((uint32\+\_\+t)0x\+F89\+FFFFF)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga890221cb651a3f30f6d1bca0d9b0e13d}{FLAG\+\_\+\+MASK}}~((uint8\+\_\+t)0x1F)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga9b2724575bb34217aeddcb69c41a1547}{CR\+\_\+\+BYTE3\+\_\+\+ADDRESS}}~((uint32\+\_\+t)0x40023802)
\item 
\#define \mbox{\hyperlink{group___r_c_c_gaab58c3f3f81bf1ab9a14cf3fececd8c4}{CIR\+\_\+\+BYTE2\+\_\+\+ADDRESS}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}} + 0x0C + 0x01))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga43f47430582c9575970901533e525bb5}{CIR\+\_\+\+BYTE3\+\_\+\+ADDRESS}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}} + 0x0C + 0x02))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga40b5a415d697b6af7babd8a208c92435}{BDCR\+\_\+\+ADDRESS}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + \mbox{\hyperlink{group___r_c_c_ga5f8a0c3cb5f5c835bf7eef09515138ad}{BDCR\+\_\+\+OFFSET}})
\end{DoxyCompactItemize}
\doxysubsubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___r_c_c_ga413f6422be11b1334abe60b3bff2e062}{RCC\+\_\+\+De\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Resets the RCC clock configuration to the default reset state. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga523b06e73f6aa8a03e42299c855066a8}{RCC\+\_\+\+HSEConfig}} (uint8\+\_\+t RCC\+\_\+\+HSE)
\begin{DoxyCompactList}\small\item\em Configures the External High Speed oscillator (HSE). \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{Error\+Status}} \mbox{\hyperlink{group___r_c_c_gae0f15692614dd048ee4110a056f001dc}{RCC\+\_\+\+Wait\+For\+HSEStart\+Up}} (void)
\begin{DoxyCompactList}\small\item\em Waits for HSE start-\/up. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaa2d6a35f5c2e0f86317c3beb222677fc}{RCC\+\_\+\+Adjust\+HSICalibration\+Value}} (uint8\+\_\+t HSICalibration\+Value)
\begin{DoxyCompactList}\small\item\em Adjusts the Internal High Speed oscillator (HSI) calibration value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga0c6772a1e43765909495f57815ef69e2}{RCC\+\_\+\+HSICmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal High Speed oscillator (HSI). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga65209ab5c3589b249c7d70f978735ca6}{RCC\+\_\+\+LSEConfig}} (uint8\+\_\+t RCC\+\_\+\+LSE)
\begin{DoxyCompactList}\small\item\em Configures the External Low Speed oscillator (LSE). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga81e3ca29fd154ac2019bba6936d6d5ed}{RCC\+\_\+\+LSICmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal Low Speed oscillator (LSI). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga154b93e90bfdede2a874244a1ff1002e}{RCC\+\_\+\+PLLConfig}} (uint32\+\_\+t RCC\+\_\+\+PLLSource, uint32\+\_\+t PLLM, uint32\+\_\+t PLLN, uint32\+\_\+t PLLP, uint32\+\_\+t PLLQ)
\begin{DoxyCompactList}\small\item\em Configures the main PLL clock source, multiplication and division factors. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga84dee53c75e58fdb53571716593c2272}{RCC\+\_\+\+PLLCmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the main PLL. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga4c15157382939a693c15620a4867e6ad}{RCC\+\_\+\+PLLI2\+SConfig}} (uint32\+\_\+t PLLI2\+SN, uint32\+\_\+t PLLI2\+SR)
\begin{DoxyCompactList}\small\item\em Configures the PLLI2S clock multiplication and division factors. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga2efe493a6337d5e0034bfcdfb0f541e4}{RCC\+\_\+\+PLLI2\+SCmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the PLLI2S. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga0ff1fd7b9a8a49cdda11b7d7261c3494}{RCC\+\_\+\+Clock\+Security\+System\+Cmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Clock Security System. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga15c9ecb6ef015ed008cb28e5b7a50531}{RCC\+\_\+\+MCO1\+Config}} (uint32\+\_\+t RCC\+\_\+\+MCO1\+Source, uint32\+\_\+t RCC\+\_\+\+MCO1\+Div)
\begin{DoxyCompactList}\small\item\em Selects the clock source to output on MCO1 pin(\+PA8). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaf50f10675b747de60c739e44e5c22aee}{RCC\+\_\+\+MCO2\+Config}} (uint32\+\_\+t RCC\+\_\+\+MCO2\+Source, uint32\+\_\+t RCC\+\_\+\+MCO2\+Div)
\begin{DoxyCompactList}\small\item\em Selects the clock source to output on MCO2 pin(\+PC9). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga3551a36a8f0a3dc96a74d6b939048337}{RCC\+\_\+\+SYSCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+SYSCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the system clock (SYSCLK). \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___r_c_c_gaaeb32311c208b2a980841c9c884a41ea}{RCC\+\_\+\+Get\+SYSCLKSource}} (void)
\begin{DoxyCompactList}\small\item\em Returns the clock source used as system clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga9d0aec72e236c6cdf3a3a82dfb525491}{RCC\+\_\+\+HCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+SYSCLK)
\begin{DoxyCompactList}\small\item\em Configures the AHB clock (HCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga448137346d4292985d4e7a61dd1a824f}{RCC\+\_\+\+PCLK1\+Config}} (uint32\+\_\+t RCC\+\_\+\+HCLK)
\begin{DoxyCompactList}\small\item\em Configures the Low Speed APB clock (PCLK1). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga09f9c010a4adca9e036da42c2ca6126a}{RCC\+\_\+\+PCLK2\+Config}} (uint32\+\_\+t RCC\+\_\+\+HCLK)
\begin{DoxyCompactList}\small\item\em Configures the High Speed APB clock (PCLK2). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga3e9944fd1ed734275222bbb3e3f29993}{RCC\+\_\+\+Get\+Clocks\+Freq}} (\mbox{\hyperlink{struct_r_c_c___clocks_type_def}{RCC\+\_\+\+Clocks\+Type\+Def}} \texorpdfstring{$\ast$}{*}RCC\+\_\+\+Clocks)
\begin{DoxyCompactList}\small\item\em Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2. ~\newline
 \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga1473d8a5a020642966359611c44181b0}{RCC\+\_\+\+RTCCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+RTCCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the RTC clock (RTCCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga9802f84846df2cea8e369234ed13b159}{RCC\+\_\+\+RTCCLKCmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the RTC clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga636c3b72f35391e67f12a551b15fa54a}{RCC\+\_\+\+Backup\+Reset\+Cmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases the Backup domain reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga6c56f8529988fcc8f4dbffbc1bab27d0}{RCC\+\_\+\+I2\+SCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+I2\+SCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the I2S clock source (I2\+SCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga80c89116820d48bb38db2e7d5e5a49b9}{RCC\+\_\+\+AHB1\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB1\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB1 peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaadffedbd87e796f01d9776b8ee01ff5e}{RCC\+\_\+\+AHB2\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB2\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB2 peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga4eb8c119f2e9bf2bd2e042d27f151338}{RCC\+\_\+\+AHB3\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB3\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB3 peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaee7cc5d73af7fe1986fceff8afd3973e}{RCC\+\_\+\+APB1\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Low Speed APB (APB1) peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga56ff55caf8d835351916b40dd030bc87}{RCC\+\_\+\+APB2\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the High Speed APB (APB2) peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaa7c450567f4731d4f0615f63586cad86}{RCC\+\_\+\+AHB1\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB1\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases AHB1 peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gafb119d6d1955d1b8c361e8140845ac5a}{RCC\+\_\+\+AHB2\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB2\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases AHB2 peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaee44f159a1ca9ebdd7117bff387cd592}{RCC\+\_\+\+AHB3\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB3\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases AHB3 peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gab197ae4369c10b92640a733b40ed2801}{RCC\+\_\+\+APB1\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases Low Speed APB (APB1) peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gad94553850ac07106a27ee85fec37efdf}{RCC\+\_\+\+APB2\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases High Speed APB (APB2) peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga5cd0d5adbc7496d7005b208bd19ce255}{RCC\+\_\+\+AHB1\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB1\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga1ac5bb9676ae9b48e50d6a95de922ce3}{RCC\+\_\+\+AHB2\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB2\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga4e1df07cdfd81c068902d9d35fcc3911}{RCC\+\_\+\+AHB3\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB3\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga84dd64badb84768cbcf19e241cadff50}{RCC\+\_\+\+APB1\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga30365b9e0b4c5d7e98c2675c862ddd7e}{RCC\+\_\+\+APB2\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaa953aa226e9ce45300d535941e4dfe2f}{RCC\+\_\+\+ITConfig}} (uint8\+\_\+t RCC\+\_\+\+IT, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified RCC interrupts. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status}} \mbox{\hyperlink{group___r_c_c_ga2897bdc52f272031c44fb1f72205d295}{RCC\+\_\+\+Get\+Flag\+Status}} (uint8\+\_\+t RCC\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified RCC flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga53f909dbb15a54124419084ebda97d72}{RCC\+\_\+\+Clear\+Flag}} (void)
\begin{DoxyCompactList}\small\item\em Clears the RCC reset flags. The reset flags are\+: RCC\+\_\+\+FLAG\+\_\+\+PINRST, RCC\+\_\+\+FLAG\+\_\+\+PORRST, RCC\+\_\+\+FLAG\+\_\+\+SFTRST, RCC\+\_\+\+FLAG\+\_\+\+IWDGRST, RCC\+\_\+\+FLAG\+\_\+\+WWDGRST, RCC\+\_\+\+FLAG\+\_\+\+LPWRRST. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga39d4411201fb731279ad5a409b2b80d7}{ITStatus}} \mbox{\hyperlink{group___r_c_c_ga6126c99f398ee4be410ad76ae3aee18f}{RCC\+\_\+\+Get\+ITStatus}} (uint8\+\_\+t RCC\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified RCC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga529842d165910f8f87e26115da36089b}{RCC\+\_\+\+Clear\+ITPending\+Bit}} (uint8\+\_\+t RCC\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the RCC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
static \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___r_c_c_gab4232f78d57fe4cfed7055005999ee44}{APBAHBPresc\+Table}} \mbox{[}16\mbox{]} = \{0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9\}
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}
RCC driver modules. 



\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___r_c_c_ga40b5a415d697b6af7babd8a208c92435}\label{group___r_c_c_ga40b5a415d697b6af7babd8a208c92435} 
\index{RCC@{RCC}!BDCR\_ADDRESS@{BDCR\_ADDRESS}}
\index{BDCR\_ADDRESS@{BDCR\_ADDRESS}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{BDCR\_ADDRESS}{BDCR\_ADDRESS}}
{\footnotesize\ttfamily \#define BDCR\+\_\+\+ADDRESS~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + \mbox{\hyperlink{group___r_c_c_ga5f8a0c3cb5f5c835bf7eef09515138ad}{BDCR\+\_\+\+OFFSET}})}

\Hypertarget{group___r_c_c_ga892fdf297b85b85cbaf0723649b31818}\label{group___r_c_c_ga892fdf297b85b85cbaf0723649b31818} 
\index{RCC@{RCC}!BDCR\_BDRST\_BB@{BDCR\_BDRST\_BB}}
\index{BDCR\_BDRST\_BB@{BDCR\_BDRST\_BB}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{BDCR\_BDRST\_BB}{BDCR\_BDRST\_BB}}
{\footnotesize\ttfamily \#define BDCR\+\_\+\+BDRST\+\_\+\+BB~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_ga5f8a0c3cb5f5c835bf7eef09515138ad}{BDCR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_gae6718158034388d8fde8caaa28ffe8b9}{BDRST\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))}

\Hypertarget{group___r_c_c_ga5f8a0c3cb5f5c835bf7eef09515138ad}\label{group___r_c_c_ga5f8a0c3cb5f5c835bf7eef09515138ad} 
\index{RCC@{RCC}!BDCR\_OFFSET@{BDCR\_OFFSET}}
\index{BDCR\_OFFSET@{BDCR\_OFFSET}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{BDCR\_OFFSET}{BDCR\_OFFSET}}
{\footnotesize\ttfamily \#define BDCR\+\_\+\+OFFSET~(\mbox{\hyperlink{group___r_c_c_ga539e07c3b3c55f1f1d47231341fb11e1}{RCC\+\_\+\+OFFSET}} + 0x70)}

\Hypertarget{group___r_c_c_gaf70aaf70b0752ccb3a60307b2fb46038}\label{group___r_c_c_gaf70aaf70b0752ccb3a60307b2fb46038} 
\index{RCC@{RCC}!BDCR\_RTCEN\_BB@{BDCR\_RTCEN\_BB}}
\index{BDCR\_RTCEN\_BB@{BDCR\_RTCEN\_BB}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{BDCR\_RTCEN\_BB}{BDCR\_RTCEN\_BB}}
{\footnotesize\ttfamily \#define BDCR\+\_\+\+RTCEN\+\_\+\+BB~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_ga5f8a0c3cb5f5c835bf7eef09515138ad}{BDCR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_ga9302c551752124766afc4cee65436405}{RTCEN\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))}

\Hypertarget{group___r_c_c_gae6718158034388d8fde8caaa28ffe8b9}\label{group___r_c_c_gae6718158034388d8fde8caaa28ffe8b9} 
\index{RCC@{RCC}!BDRST\_BitNumber@{BDRST\_BitNumber}}
\index{BDRST\_BitNumber@{BDRST\_BitNumber}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{BDRST\_BitNumber}{BDRST\_BitNumber}}
{\footnotesize\ttfamily \#define BDRST\+\_\+\+Bit\+Number~0x10}

\Hypertarget{group___r_c_c_ga9076f5ddbb262fd45584702f5d280c9e}\label{group___r_c_c_ga9076f5ddbb262fd45584702f5d280c9e} 
\index{RCC@{RCC}!CFGR\_I2SSRC\_BB@{CFGR\_I2SSRC\_BB}}
\index{CFGR\_I2SSRC\_BB@{CFGR\_I2SSRC\_BB}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{CFGR\_I2SSRC\_BB}{CFGR\_I2SSRC\_BB}}
{\footnotesize\ttfamily \#define CFGR\+\_\+\+I2\+SSRC\+\_\+\+BB~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_ga8682298330c3b9bae1992e4f1a0af985}{CFGR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_ga9561d436b438d8f513b754f1934c3e30}{I2\+SSRC\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))}

\Hypertarget{group___r_c_c_ga51f5130a66963090dc02b4ebd47e2f83}\label{group___r_c_c_ga51f5130a66963090dc02b4ebd47e2f83} 
\index{RCC@{RCC}!CFGR\_MCO1\_RESET\_MASK@{CFGR\_MCO1\_RESET\_MASK}}
\index{CFGR\_MCO1\_RESET\_MASK@{CFGR\_MCO1\_RESET\_MASK}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{CFGR\_MCO1\_RESET\_MASK}{CFGR\_MCO1\_RESET\_MASK}}
{\footnotesize\ttfamily \#define CFGR\+\_\+\+MCO1\+\_\+\+RESET\+\_\+\+MASK~((uint32\+\_\+t)0x\+F89\+FFFFF)}

\Hypertarget{group___r_c_c_gabd7dd9cf31a9cc27fd9c0c1624f9a298}\label{group___r_c_c_gabd7dd9cf31a9cc27fd9c0c1624f9a298} 
\index{RCC@{RCC}!CFGR\_MCO2\_RESET\_MASK@{CFGR\_MCO2\_RESET\_MASK}}
\index{CFGR\_MCO2\_RESET\_MASK@{CFGR\_MCO2\_RESET\_MASK}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{CFGR\_MCO2\_RESET\_MASK}{CFGR\_MCO2\_RESET\_MASK}}
{\footnotesize\ttfamily \#define CFGR\+\_\+\+MCO2\+\_\+\+RESET\+\_\+\+MASK~((uint32\+\_\+t)0x07\+FFFFFF)}

\Hypertarget{group___r_c_c_ga8682298330c3b9bae1992e4f1a0af985}\label{group___r_c_c_ga8682298330c3b9bae1992e4f1a0af985} 
\index{RCC@{RCC}!CFGR\_OFFSET@{CFGR\_OFFSET}}
\index{CFGR\_OFFSET@{CFGR\_OFFSET}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{CFGR\_OFFSET}{CFGR\_OFFSET}}
{\footnotesize\ttfamily \#define CFGR\+\_\+\+OFFSET~(\mbox{\hyperlink{group___r_c_c_ga539e07c3b3c55f1f1d47231341fb11e1}{RCC\+\_\+\+OFFSET}} + 0x08)}

\Hypertarget{group___r_c_c_gaab58c3f3f81bf1ab9a14cf3fececd8c4}\label{group___r_c_c_gaab58c3f3f81bf1ab9a14cf3fececd8c4} 
\index{RCC@{RCC}!CIR\_BYTE2\_ADDRESS@{CIR\_BYTE2\_ADDRESS}}
\index{CIR\_BYTE2\_ADDRESS@{CIR\_BYTE2\_ADDRESS}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{CIR\_BYTE2\_ADDRESS}{CIR\_BYTE2\_ADDRESS}}
{\footnotesize\ttfamily \#define CIR\+\_\+\+BYTE2\+\_\+\+ADDRESS~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}} + 0x0C + 0x01))}

\Hypertarget{group___r_c_c_ga43f47430582c9575970901533e525bb5}\label{group___r_c_c_ga43f47430582c9575970901533e525bb5} 
\index{RCC@{RCC}!CIR\_BYTE3\_ADDRESS@{CIR\_BYTE3\_ADDRESS}}
\index{CIR\_BYTE3\_ADDRESS@{CIR\_BYTE3\_ADDRESS}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{CIR\_BYTE3\_ADDRESS}{CIR\_BYTE3\_ADDRESS}}
{\footnotesize\ttfamily \#define CIR\+\_\+\+BYTE3\+\_\+\+ADDRESS~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}} + 0x0C + 0x02))}

\Hypertarget{group___r_c_c_ga9b2724575bb34217aeddcb69c41a1547}\label{group___r_c_c_ga9b2724575bb34217aeddcb69c41a1547} 
\index{RCC@{RCC}!CR\_BYTE3\_ADDRESS@{CR\_BYTE3\_ADDRESS}}
\index{CR\_BYTE3\_ADDRESS@{CR\_BYTE3\_ADDRESS}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{CR\_BYTE3\_ADDRESS}{CR\_BYTE3\_ADDRESS}}
{\footnotesize\ttfamily \#define CR\+\_\+\+BYTE3\+\_\+\+ADDRESS~((uint32\+\_\+t)0x40023802)}

\Hypertarget{group___r_c_c_gaca914aed10477ae4090fea0a9639b1ea}\label{group___r_c_c_gaca914aed10477ae4090fea0a9639b1ea} 
\index{RCC@{RCC}!CR\_CSSON\_BB@{CR\_CSSON\_BB}}
\index{CR\_CSSON\_BB@{CR\_CSSON\_BB}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{CR\_CSSON\_BB}{CR\_CSSON\_BB}}
{\footnotesize\ttfamily \#define CR\+\_\+\+CSSON\+\_\+\+BB~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_ga253fa44d87aabc55f0cd6628e77a51fd}{CSSON\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))}

\Hypertarget{group___r_c_c_gac3290a833c0e35ec17d32c2d494e6133}\label{group___r_c_c_gac3290a833c0e35ec17d32c2d494e6133} 
\index{RCC@{RCC}!CR\_HSION\_BB@{CR\_HSION\_BB}}
\index{CR\_HSION\_BB@{CR\_HSION\_BB}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{CR\_HSION\_BB}{CR\_HSION\_BB}}
{\footnotesize\ttfamily \#define CR\+\_\+\+HSION\+\_\+\+BB~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_ga3d3085e491cbef815d223afbe5bf1930}{HSION\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))}

\Hypertarget{group___r_c_c_gafa1d3d0ea72132df651c76fc1bdffffc}\label{group___r_c_c_gafa1d3d0ea72132df651c76fc1bdffffc} 
\index{RCC@{RCC}!CR\_OFFSET@{CR\_OFFSET}}
\index{CR\_OFFSET@{CR\_OFFSET}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{CR\_OFFSET}{CR\_OFFSET}}
{\footnotesize\ttfamily \#define CR\+\_\+\+OFFSET~(\mbox{\hyperlink{group___r_c_c_ga539e07c3b3c55f1f1d47231341fb11e1}{RCC\+\_\+\+OFFSET}} + 0x00)}

\Hypertarget{group___r_c_c_ga0c0fb27aba4eb660f7590252596bdfc5}\label{group___r_c_c_ga0c0fb27aba4eb660f7590252596bdfc5} 
\index{RCC@{RCC}!CR\_PLLI2SON\_BB@{CR\_PLLI2SON\_BB}}
\index{CR\_PLLI2SON\_BB@{CR\_PLLI2SON\_BB}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{CR\_PLLI2SON\_BB}{CR\_PLLI2SON\_BB}}
{\footnotesize\ttfamily \#define CR\+\_\+\+PLLI2\+SON\+\_\+\+BB~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_gabae59c3e4200523e3aa5b6e10aee8c46}{PLLI2\+SON\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))}

\Hypertarget{group___r_c_c_ga3f1fb2589cb8b5ac2f7121aba1135a5f}\label{group___r_c_c_ga3f1fb2589cb8b5ac2f7121aba1135a5f} 
\index{RCC@{RCC}!CR\_PLLON\_BB@{CR\_PLLON\_BB}}
\index{CR\_PLLON\_BB@{CR\_PLLON\_BB}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{CR\_PLLON\_BB}{CR\_PLLON\_BB}}
{\footnotesize\ttfamily \#define CR\+\_\+\+PLLON\+\_\+\+BB~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_gab24d7f5f8e4b3b717fd91b54f393f6a3}{PLLON\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))}

\Hypertarget{group___r_c_c_gaa253e36e7e5fb02998c0e4d0388abc52}\label{group___r_c_c_gaa253e36e7e5fb02998c0e4d0388abc52} 
\index{RCC@{RCC}!CSR\_LSION\_BB@{CSR\_LSION\_BB}}
\index{CSR\_LSION\_BB@{CSR\_LSION\_BB}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{CSR\_LSION\_BB}{CSR\_LSION\_BB}}
{\footnotesize\ttfamily \#define CSR\+\_\+\+LSION\+\_\+\+BB~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c_ga984cbe73312b6d3d355c5053763d499a}{CSR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c_ga3f9dbe50769ce2a63ae12520433b9b40}{LSION\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))}

\Hypertarget{group___r_c_c_ga984cbe73312b6d3d355c5053763d499a}\label{group___r_c_c_ga984cbe73312b6d3d355c5053763d499a} 
\index{RCC@{RCC}!CSR\_OFFSET@{CSR\_OFFSET}}
\index{CSR\_OFFSET@{CSR\_OFFSET}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{CSR\_OFFSET}{CSR\_OFFSET}}
{\footnotesize\ttfamily \#define CSR\+\_\+\+OFFSET~(\mbox{\hyperlink{group___r_c_c_ga539e07c3b3c55f1f1d47231341fb11e1}{RCC\+\_\+\+OFFSET}} + 0x74)}

\Hypertarget{group___r_c_c_ga253fa44d87aabc55f0cd6628e77a51fd}\label{group___r_c_c_ga253fa44d87aabc55f0cd6628e77a51fd} 
\index{RCC@{RCC}!CSSON\_BitNumber@{CSSON\_BitNumber}}
\index{CSSON\_BitNumber@{CSSON\_BitNumber}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{CSSON\_BitNumber}{CSSON\_BitNumber}}
{\footnotesize\ttfamily \#define CSSON\+\_\+\+Bit\+Number~0x13}

\Hypertarget{group___r_c_c_ga890221cb651a3f30f6d1bca0d9b0e13d}\label{group___r_c_c_ga890221cb651a3f30f6d1bca0d9b0e13d} 
\index{RCC@{RCC}!FLAG\_MASK@{FLAG\_MASK}}
\index{FLAG\_MASK@{FLAG\_MASK}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{FLAG\_MASK}{FLAG\_MASK}}
{\footnotesize\ttfamily \#define FLAG\+\_\+\+MASK~((uint8\+\_\+t)0x1F)}

\Hypertarget{group___r_c_c_ga3d3085e491cbef815d223afbe5bf1930}\label{group___r_c_c_ga3d3085e491cbef815d223afbe5bf1930} 
\index{RCC@{RCC}!HSION\_BitNumber@{HSION\_BitNumber}}
\index{HSION\_BitNumber@{HSION\_BitNumber}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{HSION\_BitNumber}{HSION\_BitNumber}}
{\footnotesize\ttfamily \#define HSION\+\_\+\+Bit\+Number~0x00}

\Hypertarget{group___r_c_c_ga9561d436b438d8f513b754f1934c3e30}\label{group___r_c_c_ga9561d436b438d8f513b754f1934c3e30} 
\index{RCC@{RCC}!I2SSRC\_BitNumber@{I2SSRC\_BitNumber}}
\index{I2SSRC\_BitNumber@{I2SSRC\_BitNumber}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{I2SSRC\_BitNumber}{I2SSRC\_BitNumber}}
{\footnotesize\ttfamily \#define I2\+SSRC\+\_\+\+Bit\+Number~0x17}

\Hypertarget{group___r_c_c_ga3f9dbe50769ce2a63ae12520433b9b40}\label{group___r_c_c_ga3f9dbe50769ce2a63ae12520433b9b40} 
\index{RCC@{RCC}!LSION\_BitNumber@{LSION\_BitNumber}}
\index{LSION\_BitNumber@{LSION\_BitNumber}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{LSION\_BitNumber}{LSION\_BitNumber}}
{\footnotesize\ttfamily \#define LSION\+\_\+\+Bit\+Number~0x00}

\Hypertarget{group___r_c_c_gabae59c3e4200523e3aa5b6e10aee8c46}\label{group___r_c_c_gabae59c3e4200523e3aa5b6e10aee8c46} 
\index{RCC@{RCC}!PLLI2SON\_BitNumber@{PLLI2SON\_BitNumber}}
\index{PLLI2SON\_BitNumber@{PLLI2SON\_BitNumber}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{PLLI2SON\_BitNumber}{PLLI2SON\_BitNumber}}
{\footnotesize\ttfamily \#define PLLI2\+SON\+\_\+\+Bit\+Number~0x1A}

\Hypertarget{group___r_c_c_gab24d7f5f8e4b3b717fd91b54f393f6a3}\label{group___r_c_c_gab24d7f5f8e4b3b717fd91b54f393f6a3} 
\index{RCC@{RCC}!PLLON\_BitNumber@{PLLON\_BitNumber}}
\index{PLLON\_BitNumber@{PLLON\_BitNumber}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{PLLON\_BitNumber}{PLLON\_BitNumber}}
{\footnotesize\ttfamily \#define PLLON\+\_\+\+Bit\+Number~0x18}

\Hypertarget{group___r_c_c_ga539e07c3b3c55f1f1d47231341fb11e1}\label{group___r_c_c_ga539e07c3b3c55f1f1d47231341fb11e1} 
\index{RCC@{RCC}!RCC\_OFFSET@{RCC\_OFFSET}}
\index{RCC\_OFFSET@{RCC\_OFFSET}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_OFFSET}{RCC\_OFFSET}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+OFFSET~(\mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}} -\/ \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}})}

\Hypertarget{group___r_c_c_ga9302c551752124766afc4cee65436405}\label{group___r_c_c_ga9302c551752124766afc4cee65436405} 
\index{RCC@{RCC}!RTCEN\_BitNumber@{RTCEN\_BitNumber}}
\index{RTCEN\_BitNumber@{RTCEN\_BitNumber}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RTCEN\_BitNumber}{RTCEN\_BitNumber}}
{\footnotesize\ttfamily \#define RTCEN\+\_\+\+Bit\+Number~0x0F}



\doxysubsubsection{Function Documentation}
\Hypertarget{group___r_c_c_gaa2d6a35f5c2e0f86317c3beb222677fc}\label{group___r_c_c_gaa2d6a35f5c2e0f86317c3beb222677fc} 
\index{RCC@{RCC}!RCC\_AdjustHSICalibrationValue@{RCC\_AdjustHSICalibrationValue}}
\index{RCC\_AdjustHSICalibrationValue@{RCC\_AdjustHSICalibrationValue}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_AdjustHSICalibrationValue()}{RCC\_AdjustHSICalibrationValue()}}
{\footnotesize\ttfamily void RCC\+\_\+\+Adjust\+HSICalibration\+Value (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{HSICalibration\+Value }\end{DoxyParamCaption})}



Adjusts the Internal High Speed oscillator (HSI) calibration value. 

\begin{DoxyNote}{Note}
The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal HSI RC. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em HSICalibration\+Value} & specifies the calibration trimming value. This parameter must be a number between 0 and 0x1F. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga80c89116820d48bb38db2e7d5e5a49b9}\label{group___r_c_c_ga80c89116820d48bb38db2e7d5e5a49b9} 
\index{RCC@{RCC}!RCC\_AHB1PeriphClockCmd@{RCC\_AHB1PeriphClockCmd}}
\index{RCC\_AHB1PeriphClockCmd@{RCC\_AHB1PeriphClockCmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_AHB1PeriphClockCmd()}{RCC\_AHB1PeriphClockCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+AHB1\+Periph\+Clock\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+AHB1\+Periph,  }\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the AHB1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. ~\newline
 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+AHBPeriph} & specifies the AHB1 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOA\+: GPIOA clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOB\+: GPIOB clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOC\+: GPIOC clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOD\+: GPIOD clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOE\+: GPIOE clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOF\+: GPIOF clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOG\+: GPIOG clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOG\+: GPIOG clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOI\+: GPIOI clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+CRC\+: CRC clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+BKPSRAM\+: BKPSRAM interface clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+CCMDATARAMEN CCM data RAM interface clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA1\+: DMA1 clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA2\+: DMA2 clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+: Ethernet MAC clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+Tx\+: Ethernet Transmission clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+Rx\+: Ethernet Reception clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+PTP\+: Ethernet PTP clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+OTG\+\_\+\+HS\+: USB OTG HS clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+: USB OTG HS ULPI clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga5cd0d5adbc7496d7005b208bd19ce255}\label{group___r_c_c_ga5cd0d5adbc7496d7005b208bd19ce255} 
\index{RCC@{RCC}!RCC\_AHB1PeriphClockLPModeCmd@{RCC\_AHB1PeriphClockLPModeCmd}}
\index{RCC\_AHB1PeriphClockLPModeCmd@{RCC\_AHB1PeriphClockLPModeCmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_AHB1PeriphClockLPModeCmd()}{RCC\_AHB1PeriphClockLPModeCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+AHB1\+Periph\+Clock\+LPMode\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+AHB1\+Periph,  }\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+AHBPeriph} & specifies the AHB1 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOA\+: GPIOA clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOB\+: GPIOB clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOC\+: GPIOC clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOD\+: GPIOD clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOE\+: GPIOE clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOF\+: GPIOF clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOG\+: GPIOG clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOG\+: GPIOG clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOI\+: GPIOI clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+CRC\+: CRC clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+BKPSRAM\+: BKPSRAM interface clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA1\+: DMA1 clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA2\+: DMA2 clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+: Ethernet MAC clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+Tx\+: Ethernet Transmission clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+Rx\+: Ethernet Reception clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+PTP\+: Ethernet PTP clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+OTG\+\_\+\+HS\+: USB OTG HS clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+: USB OTG HS ULPI clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_gaa7c450567f4731d4f0615f63586cad86}\label{group___r_c_c_gaa7c450567f4731d4f0615f63586cad86} 
\index{RCC@{RCC}!RCC\_AHB1PeriphResetCmd@{RCC\_AHB1PeriphResetCmd}}
\index{RCC\_AHB1PeriphResetCmd@{RCC\_AHB1PeriphResetCmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_AHB1PeriphResetCmd()}{RCC\_AHB1PeriphResetCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+AHB1\+Periph\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+AHB1\+Periph,  }\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Forces or releases AHB1 peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+AHB1\+Periph} & specifies the AHB1 peripheral to reset. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOA\+: GPIOA clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOB\+: GPIOB clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOC\+: GPIOC clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOD\+: GPIOD clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOE\+: GPIOE clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOF\+: GPIOF clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOG\+: GPIOG clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOG\+: GPIOG clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOI\+: GPIOI clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+CRC\+: CRC clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA1\+: DMA1 clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA2\+: DMA2 clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+: Ethernet MAC clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+OTG\+\_\+\+HS\+: USB OTG HS clock\end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_gaadffedbd87e796f01d9776b8ee01ff5e}\label{group___r_c_c_gaadffedbd87e796f01d9776b8ee01ff5e} 
\index{RCC@{RCC}!RCC\_AHB2PeriphClockCmd@{RCC\_AHB2PeriphClockCmd}}
\index{RCC\_AHB2PeriphClockCmd@{RCC\_AHB2PeriphClockCmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_AHB2PeriphClockCmd()}{RCC\_AHB2PeriphClockCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+AHB2\+Periph\+Clock\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+AHB2\+Periph,  }\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the AHB2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+AHBPeriph} & specifies the AHB2 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+AHB2\+Periph\+\_\+\+DCMI\+: DCMI clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+CRYP\+: CRYP clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+HASH\+: HASH clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+RNG\+: RNG clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+OTG\+\_\+\+FS\+: USB OTG FS clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga1ac5bb9676ae9b48e50d6a95de922ce3}\label{group___r_c_c_ga1ac5bb9676ae9b48e50d6a95de922ce3} 
\index{RCC@{RCC}!RCC\_AHB2PeriphClockLPModeCmd@{RCC\_AHB2PeriphClockLPModeCmd}}
\index{RCC\_AHB2PeriphClockLPModeCmd@{RCC\_AHB2PeriphClockLPModeCmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_AHB2PeriphClockLPModeCmd()}{RCC\_AHB2PeriphClockLPModeCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+AHB2\+Periph\+Clock\+LPMode\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+AHB2\+Periph,  }\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+AHBPeriph} & specifies the AHB2 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+AHB2\+Periph\+\_\+\+DCMI\+: DCMI clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+CRYP\+: CRYP clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+HASH\+: HASH clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+RNG\+: RNG clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+OTG\+\_\+\+FS\+: USB OTG FS clock ~\newline
 \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_gafb119d6d1955d1b8c361e8140845ac5a}\label{group___r_c_c_gafb119d6d1955d1b8c361e8140845ac5a} 
\index{RCC@{RCC}!RCC\_AHB2PeriphResetCmd@{RCC\_AHB2PeriphResetCmd}}
\index{RCC\_AHB2PeriphResetCmd@{RCC\_AHB2PeriphResetCmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_AHB2PeriphResetCmd()}{RCC\_AHB2PeriphResetCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+AHB2\+Periph\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+AHB2\+Periph,  }\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Forces or releases AHB2 peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+AHB2\+Periph} & specifies the AHB2 peripheral to reset. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+AHB2\+Periph\+\_\+\+DCMI\+: DCMI clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+CRYP\+: CRYP clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+HASH\+: HASH clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+RNG\+: RNG clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+OTG\+\_\+\+FS\+: USB OTG FS clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga4eb8c119f2e9bf2bd2e042d27f151338}\label{group___r_c_c_ga4eb8c119f2e9bf2bd2e042d27f151338} 
\index{RCC@{RCC}!RCC\_AHB3PeriphClockCmd@{RCC\_AHB3PeriphClockCmd}}
\index{RCC\_AHB3PeriphClockCmd@{RCC\_AHB3PeriphClockCmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_AHB3PeriphClockCmd()}{RCC\_AHB3PeriphClockCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+AHB3\+Periph\+Clock\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+AHB3\+Periph,  }\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the AHB3 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+AHBPeriph} & specifies the AHB3 peripheral to gates its clock. This parameter must be\+: RCC\+\_\+\+AHB3\+Periph\+\_\+\+FSMC \\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga4e1df07cdfd81c068902d9d35fcc3911}\label{group___r_c_c_ga4e1df07cdfd81c068902d9d35fcc3911} 
\index{RCC@{RCC}!RCC\_AHB3PeriphClockLPModeCmd@{RCC\_AHB3PeriphClockLPModeCmd}}
\index{RCC\_AHB3PeriphClockLPModeCmd@{RCC\_AHB3PeriphClockLPModeCmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_AHB3PeriphClockLPModeCmd()}{RCC\_AHB3PeriphClockLPModeCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+AHB3\+Periph\+Clock\+LPMode\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+AHB3\+Periph,  }\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+AHBPeriph} & specifies the AHB3 peripheral to gates its clock. This parameter must be\+: RCC\+\_\+\+AHB3\+Periph\+\_\+\+FSMC \\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_gaee44f159a1ca9ebdd7117bff387cd592}\label{group___r_c_c_gaee44f159a1ca9ebdd7117bff387cd592} 
\index{RCC@{RCC}!RCC\_AHB3PeriphResetCmd@{RCC\_AHB3PeriphResetCmd}}
\index{RCC\_AHB3PeriphResetCmd@{RCC\_AHB3PeriphResetCmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_AHB3PeriphResetCmd()}{RCC\_AHB3PeriphResetCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+AHB3\+Periph\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+AHB3\+Periph,  }\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Forces or releases AHB3 peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+AHB3\+Periph} & specifies the AHB3 peripheral to reset. This parameter must be\+: RCC\+\_\+\+AHB3\+Periph\+\_\+\+FSMC \\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_gaee7cc5d73af7fe1986fceff8afd3973e}\label{group___r_c_c_gaee7cc5d73af7fe1986fceff8afd3973e} 
\index{RCC@{RCC}!RCC\_APB1PeriphClockCmd@{RCC\_APB1PeriphClockCmd}}
\index{RCC\_APB1PeriphClockCmd@{RCC\_APB1PeriphClockCmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_APB1PeriphClockCmd()}{RCC\_APB1PeriphClockCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+APB1\+Periph\+Clock\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+APB1\+Periph,  }\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the Low Speed APB (APB1) peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+APB1\+Periph} & specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM2\+: TIM2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM3\+: TIM3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM4\+: TIM4 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM5\+: TIM5 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM6\+: TIM6 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM7\+: TIM7 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM12\+: TIM12 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM13\+: TIM13 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM14\+: TIM14 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+WWDG\+: WWDG clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI2\+: SPI2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI3\+: SPI3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+USART2\+: USART2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+USART3\+: USART3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+UART4\+: UART4 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+UART5\+: UART5 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C1\+: I2\+C1 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C2\+: I2\+C2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C3\+: I2\+C3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN1\+: CAN1 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN2\+: CAN2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+PWR\+: PWR clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+DAC\+: DAC clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga84dd64badb84768cbcf19e241cadff50}\label{group___r_c_c_ga84dd64badb84768cbcf19e241cadff50} 
\index{RCC@{RCC}!RCC\_APB1PeriphClockLPModeCmd@{RCC\_APB1PeriphClockLPModeCmd}}
\index{RCC\_APB1PeriphClockLPModeCmd@{RCC\_APB1PeriphClockLPModeCmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_APB1PeriphClockLPModeCmd()}{RCC\_APB1PeriphClockLPModeCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+APB1\+Periph\+Clock\+LPMode\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+APB1\+Periph,  }\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+APB1\+Periph} & specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM2\+: TIM2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM3\+: TIM3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM4\+: TIM4 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM5\+: TIM5 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM6\+: TIM6 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM7\+: TIM7 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM12\+: TIM12 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM13\+: TIM13 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM14\+: TIM14 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+WWDG\+: WWDG clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI2\+: SPI2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI3\+: SPI3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+USART2\+: USART2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+USART3\+: USART3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+UART4\+: UART4 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+UART5\+: UART5 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C1\+: I2\+C1 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C2\+: I2\+C2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C3\+: I2\+C3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN1\+: CAN1 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN2\+: CAN2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+PWR\+: PWR clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+DAC\+: DAC clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_gab197ae4369c10b92640a733b40ed2801}\label{group___r_c_c_gab197ae4369c10b92640a733b40ed2801} 
\index{RCC@{RCC}!RCC\_APB1PeriphResetCmd@{RCC\_APB1PeriphResetCmd}}
\index{RCC\_APB1PeriphResetCmd@{RCC\_APB1PeriphResetCmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_APB1PeriphResetCmd()}{RCC\_APB1PeriphResetCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+APB1\+Periph\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+APB1\+Periph,  }\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Forces or releases Low Speed APB (APB1) peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+APB1\+Periph} & specifies the APB1 peripheral to reset. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM2\+: TIM2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM3\+: TIM3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM4\+: TIM4 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM5\+: TIM5 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM6\+: TIM6 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM7\+: TIM7 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM12\+: TIM12 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM13\+: TIM13 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM14\+: TIM14 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+WWDG\+: WWDG clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI2\+: SPI2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI3\+: SPI3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+USART2\+: USART2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+USART3\+: USART3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+UART4\+: UART4 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+UART5\+: UART5 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C1\+: I2\+C1 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C2\+: I2\+C2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C3\+: I2\+C3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN1\+: CAN1 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN2\+: CAN2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+PWR\+: PWR clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+DAC\+: DAC clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga56ff55caf8d835351916b40dd030bc87}\label{group___r_c_c_ga56ff55caf8d835351916b40dd030bc87} 
\index{RCC@{RCC}!RCC\_APB2PeriphClockCmd@{RCC\_APB2PeriphClockCmd}}
\index{RCC\_APB2PeriphClockCmd@{RCC\_APB2PeriphClockCmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_APB2PeriphClockCmd()}{RCC\_APB2PeriphClockCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+APB2\+Periph\+Clock\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+APB2\+Periph,  }\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the High Speed APB (APB2) peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+APB2\+Periph} & specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM1\+: TIM1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM8\+: TIM8 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+USART1\+: USART1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+USART6\+: USART6 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC1\+: ADC1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC2\+: ADC2 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC3\+: ADC3 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+SDIO\+: SDIO clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+SPI1\+: SPI1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+SYSCFG\+: SYSCFG clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM9\+: TIM9 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM10\+: TIM10 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM11\+: TIM11 clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga30365b9e0b4c5d7e98c2675c862ddd7e}\label{group___r_c_c_ga30365b9e0b4c5d7e98c2675c862ddd7e} 
\index{RCC@{RCC}!RCC\_APB2PeriphClockLPModeCmd@{RCC\_APB2PeriphClockLPModeCmd}}
\index{RCC\_APB2PeriphClockLPModeCmd@{RCC\_APB2PeriphClockLPModeCmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_APB2PeriphClockLPModeCmd()}{RCC\_APB2PeriphClockLPModeCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+APB2\+Periph\+Clock\+LPMode\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+APB2\+Periph,  }\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+APB2\+Periph} & specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM1\+: TIM1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM8\+: TIM8 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+USART1\+: USART1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+USART6\+: USART6 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC1\+: ADC1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC2\+: ADC2 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC3\+: ADC3 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+SDIO\+: SDIO clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+SPI1\+: SPI1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+SYSCFG\+: SYSCFG clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM9\+: TIM9 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM10\+: TIM10 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM11\+: TIM11 clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_gad94553850ac07106a27ee85fec37efdf}\label{group___r_c_c_gad94553850ac07106a27ee85fec37efdf} 
\index{RCC@{RCC}!RCC\_APB2PeriphResetCmd@{RCC\_APB2PeriphResetCmd}}
\index{RCC\_APB2PeriphResetCmd@{RCC\_APB2PeriphResetCmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_APB2PeriphResetCmd()}{RCC\_APB2PeriphResetCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+APB2\+Periph\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+APB2\+Periph,  }\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Forces or releases High Speed APB (APB2) peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+APB2\+Periph} & specifies the APB2 peripheral to reset. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM1\+: TIM1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM8\+: TIM8 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+USART1\+: USART1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+USART6\+: USART6 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC1\+: ADC1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC2\+: ADC2 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC3\+: ADC3 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+SDIO\+: SDIO clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+SPI1\+: SPI1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+SYSCFG\+: SYSCFG clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM9\+: TIM9 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM10\+: TIM10 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM11\+: TIM11 clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga636c3b72f35391e67f12a551b15fa54a}\label{group___r_c_c_ga636c3b72f35391e67f12a551b15fa54a} 
\index{RCC@{RCC}!RCC\_BackupResetCmd@{RCC\_BackupResetCmd}}
\index{RCC\_BackupResetCmd@{RCC\_BackupResetCmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_BackupResetCmd()}{RCC\_BackupResetCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+Backup\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Forces or releases the Backup domain reset. 

\begin{DoxyNote}{Note}
This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC\+\_\+\+CSR register. 

The BKPSRAM is not affected by this reset. ~\newline
 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the Backup domain reset. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga53f909dbb15a54124419084ebda97d72}\label{group___r_c_c_ga53f909dbb15a54124419084ebda97d72} 
\index{RCC@{RCC}!RCC\_ClearFlag@{RCC\_ClearFlag}}
\index{RCC\_ClearFlag@{RCC\_ClearFlag}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_ClearFlag()}{RCC\_ClearFlag()}}
{\footnotesize\ttfamily void RCC\+\_\+\+Clear\+Flag (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Clears the RCC reset flags. The reset flags are\+: RCC\+\_\+\+FLAG\+\_\+\+PINRST, RCC\+\_\+\+FLAG\+\_\+\+PORRST, RCC\+\_\+\+FLAG\+\_\+\+SFTRST, RCC\+\_\+\+FLAG\+\_\+\+IWDGRST, RCC\+\_\+\+FLAG\+\_\+\+WWDGRST, RCC\+\_\+\+FLAG\+\_\+\+LPWRRST. 


\begin{DoxyParams}{Parameters}
{\em None} & \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga529842d165910f8f87e26115da36089b}\label{group___r_c_c_ga529842d165910f8f87e26115da36089b} 
\index{RCC@{RCC}!RCC\_ClearITPendingBit@{RCC\_ClearITPendingBit}}
\index{RCC\_ClearITPendingBit@{RCC\_ClearITPendingBit}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_ClearITPendingBit()}{RCC\_ClearITPendingBit()}}
{\footnotesize\ttfamily void RCC\+\_\+\+Clear\+ITPending\+Bit (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{RCC\+\_\+\+IT }\end{DoxyParamCaption})}



Clears the RCC\textquotesingle{}s interrupt pending bits. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+IT} & specifies the interrupt pending bit to clear. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+IT\+\_\+\+LSIRDY\+: LSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+LSERDY\+: LSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSIRDY\+: HSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSERDY\+: HSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLLRDY\+: main PLL ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLLI2\+SRDY\+: PLLI2S ready interrupt ~\newline
 \item RCC\+\_\+\+IT\+\_\+\+CSS\+: Clock Security System interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga0ff1fd7b9a8a49cdda11b7d7261c3494}\label{group___r_c_c_ga0ff1fd7b9a8a49cdda11b7d7261c3494} 
\index{RCC@{RCC}!RCC\_ClockSecuritySystemCmd@{RCC\_ClockSecuritySystemCmd}}
\index{RCC\_ClockSecuritySystemCmd@{RCC\_ClockSecuritySystemCmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_ClockSecuritySystemCmd()}{RCC\_ClockSecuritySystemCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+Clock\+Security\+System\+Cmd (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the Clock Security System. 

\begin{DoxyNote}{Note}
If a failure is detected on the HSE oscillator clock, this oscillator is automatically disabled and an interrupt is generated to inform the software about the failure (Clock Security System Interrupt, CSSI), allowing the MCU to perform rescue operations. The CSSI is linked to the Cortex-\/\+M4 NMI (Non-\/\+Maskable Interrupt) exception vector. ~\newline
 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the Clock Security System. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga413f6422be11b1334abe60b3bff2e062}\label{group___r_c_c_ga413f6422be11b1334abe60b3bff2e062} 
\index{RCC@{RCC}!RCC\_DeInit@{RCC\_DeInit}}
\index{RCC\_DeInit@{RCC\_DeInit}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_DeInit()}{RCC\_DeInit()}}
{\footnotesize\ttfamily void RCC\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Resets the RCC clock configuration to the default reset state. 

\begin{DoxyNote}{Note}
The default reset state of the clock configuration is given below\+:
\begin{DoxyItemize}
\item HSI ON and used as system clock source
\item HSE, PLL and PLLI2S OFF
\item AHB, APB1 and APB2 prescaler set to 1.
\item CSS, MCO1 and MCO2 OFF
\item All interrupts disabled 
\end{DoxyItemize}

This function doesn\textquotesingle{}t modify the configuration of the
\begin{DoxyItemize}
\item Peripheral clocks
\item LSI, LSE and RTC clocks 
\end{DoxyItemize}
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em None} & \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga3e9944fd1ed734275222bbb3e3f29993}\label{group___r_c_c_ga3e9944fd1ed734275222bbb3e3f29993} 
\index{RCC@{RCC}!RCC\_GetClocksFreq@{RCC\_GetClocksFreq}}
\index{RCC\_GetClocksFreq@{RCC\_GetClocksFreq}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_GetClocksFreq()}{RCC\_GetClocksFreq()}}
{\footnotesize\ttfamily void RCC\+\_\+\+Get\+Clocks\+Freq (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_r_c_c___clocks_type_def}{RCC\+\_\+\+Clocks\+Type\+Def}} \texorpdfstring{$\ast$}{*}}]{RCC\+\_\+\+Clocks }\end{DoxyParamCaption})}



Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2. ~\newline
 

\begin{DoxyNote}{Note}
The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source\+: 

If SYSCLK source is HSI, function returns values based on \doxylink{group___library__configuration__section_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\+\_\+\+VALUE(\texorpdfstring{$\ast$}{*})} 

If SYSCLK source is HSE, function returns values based on \doxylink{group___library__configuration__section_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\+\_\+\+VALUE(\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*})} 

If SYSCLK source is PLL, function returns values based on \doxylink{group___library__configuration__section_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\+\_\+\+VALUE(\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*})} or \doxylink{group___library__configuration__section_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\+\_\+\+VALUE(\texorpdfstring{$\ast$}{*})} multiplied/divided by the PLL factors. ~\newline
 

(\texorpdfstring{$\ast$}{*}) HSI\+\_\+\+VALUE is a constant defined in \doxylink{stm32f4xx_8h}{stm32f4xx.\+h} file (default value 16 MHz) but the real value may vary depending on the variations in voltage and temperature. 

(\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}) HSE\+\_\+\+VALUE is a constant defined in \doxylink{stm32f4xx_8h}{stm32f4xx.\+h} file (default value 25 MHz), user has to ensure that HSE\+\_\+\+VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.

The result of this function could be not correct when using fractional value for HSE crystal.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+Clocks} & pointer to a \doxylink{struct_r_c_c___clocks_type_def}{RCC\+\_\+\+Clocks\+Type\+Def} structure which will hold the clocks frequencies.\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
This function can be used by the user application to compute the baudrate for the communication peripherals or configure other parameters. 

Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function must be called to update the structure\textquotesingle{}s field. Otherwise, any configuration based on this function will be incorrect.
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga2897bdc52f272031c44fb1f72205d295}\label{group___r_c_c_ga2897bdc52f272031c44fb1f72205d295} 
\index{RCC@{RCC}!RCC\_GetFlagStatus@{RCC\_GetFlagStatus}}
\index{RCC\_GetFlagStatus@{RCC\_GetFlagStatus}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_GetFlagStatus()}{RCC\_GetFlagStatus()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status}} RCC\+\_\+\+Get\+Flag\+Status (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{RCC\+\_\+\+FLAG }\end{DoxyParamCaption})}



Checks whether the specified RCC flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+FLAG} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+FLAG\+\_\+\+HSIRDY\+: HSI oscillator clock ready \item RCC\+\_\+\+FLAG\+\_\+\+HSERDY\+: HSE oscillator clock ready \item RCC\+\_\+\+FLAG\+\_\+\+PLLRDY\+: main PLL clock ready \item RCC\+\_\+\+FLAG\+\_\+\+PLLI2\+SRDY\+: PLLI2S clock ready \item RCC\+\_\+\+FLAG\+\_\+\+LSERDY\+: LSE oscillator clock ready \item RCC\+\_\+\+FLAG\+\_\+\+LSIRDY\+: LSI oscillator clock ready \item RCC\+\_\+\+FLAG\+\_\+\+BORRST\+: POR/\+PDR or BOR reset \item RCC\+\_\+\+FLAG\+\_\+\+PINRST\+: Pin reset \item RCC\+\_\+\+FLAG\+\_\+\+PORRST\+: POR/\+PDR reset \item RCC\+\_\+\+FLAG\+\_\+\+SFTRST\+: Software reset \item RCC\+\_\+\+FLAG\+\_\+\+IWDGRST\+: Independent Watchdog reset \item RCC\+\_\+\+FLAG\+\_\+\+WWDGRST\+: Window Watchdog reset \item RCC\+\_\+\+FLAG\+\_\+\+LPWRRST\+: Low Power reset \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of RCC\+\_\+\+FLAG (SET or RESET). \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga6126c99f398ee4be410ad76ae3aee18f}\label{group___r_c_c_ga6126c99f398ee4be410ad76ae3aee18f} 
\index{RCC@{RCC}!RCC\_GetITStatus@{RCC\_GetITStatus}}
\index{RCC\_GetITStatus@{RCC\_GetITStatus}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_GetITStatus()}{RCC\_GetITStatus()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___exported__types_ga39d4411201fb731279ad5a409b2b80d7}{ITStatus}} RCC\+\_\+\+Get\+ITStatus (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{RCC\+\_\+\+IT }\end{DoxyParamCaption})}



Checks whether the specified RCC interrupt has occurred or not. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+IT} & specifies the RCC interrupt source to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+IT\+\_\+\+LSIRDY\+: LSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+LSERDY\+: LSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSIRDY\+: HSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSERDY\+: HSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLLRDY\+: main PLL ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLLI2\+SRDY\+: PLLI2S ready interrupt ~\newline
 \item RCC\+\_\+\+IT\+\_\+\+CSS\+: Clock Security System interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of RCC\+\_\+\+IT (SET or RESET). \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_gaaeb32311c208b2a980841c9c884a41ea}\label{group___r_c_c_gaaeb32311c208b2a980841c9c884a41ea} 
\index{RCC@{RCC}!RCC\_GetSYSCLKSource@{RCC\_GetSYSCLKSource}}
\index{RCC\_GetSYSCLKSource@{RCC\_GetSYSCLKSource}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_GetSYSCLKSource()}{RCC\_GetSYSCLKSource()}}
{\footnotesize\ttfamily uint8\+\_\+t RCC\+\_\+\+Get\+SYSCLKSource (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Returns the clock source used as system clock. 


\begin{DoxyParams}{Parameters}
{\em None} & \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & clock source used as system clock. The returned value can be one of the following\+:
\begin{DoxyItemize}
\item 0x00\+: HSI used as system clock
\item 0x04\+: HSE used as system clock
\item 0x08\+: PLL used as system clock 
\end{DoxyItemize}\\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga9d0aec72e236c6cdf3a3a82dfb525491}\label{group___r_c_c_ga9d0aec72e236c6cdf3a3a82dfb525491} 
\index{RCC@{RCC}!RCC\_HCLKConfig@{RCC\_HCLKConfig}}
\index{RCC\_HCLKConfig@{RCC\_HCLKConfig}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_HCLKConfig()}{RCC\_HCLKConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+HCLKConfig (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+SYSCLK }\end{DoxyParamCaption})}



Configures the AHB clock (HCLK). 

\begin{DoxyNote}{Note}
Depending on the device voltage range, the software has to set correctly these bits to ensure that HCLK not exceed the maximum allowed frequency (for more details refer to section above "{}\+CPU, AHB and APB busses clocks configuration functions"{}) 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+SYSCLK} & defines the AHB clock divider. This clock is derived from the system clock (SYSCLK). This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+SYSCLK\+\_\+\+Div1\+: AHB clock = SYSCLK \item RCC\+\_\+\+SYSCLK\+\_\+\+Div2\+: AHB clock = SYSCLK/2 \item RCC\+\_\+\+SYSCLK\+\_\+\+Div4\+: AHB clock = SYSCLK/4 \item RCC\+\_\+\+SYSCLK\+\_\+\+Div8\+: AHB clock = SYSCLK/8 \item RCC\+\_\+\+SYSCLK\+\_\+\+Div16\+: AHB clock = SYSCLK/16 \item RCC\+\_\+\+SYSCLK\+\_\+\+Div64\+: AHB clock = SYSCLK/64 \item RCC\+\_\+\+SYSCLK\+\_\+\+Div128\+: AHB clock = SYSCLK/128 \item RCC\+\_\+\+SYSCLK\+\_\+\+Div256\+: AHB clock = SYSCLK/256 \item RCC\+\_\+\+SYSCLK\+\_\+\+Div512\+: AHB clock = SYSCLK/512 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga523b06e73f6aa8a03e42299c855066a8}\label{group___r_c_c_ga523b06e73f6aa8a03e42299c855066a8} 
\index{RCC@{RCC}!RCC\_HSEConfig@{RCC\_HSEConfig}}
\index{RCC\_HSEConfig@{RCC\_HSEConfig}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_HSEConfig()}{RCC\_HSEConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+HSEConfig (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{RCC\+\_\+\+HSE }\end{DoxyParamCaption})}



Configures the External High Speed oscillator (HSE). 

\begin{DoxyNote}{Note}
After enabling the HSE (RCC\+\_\+\+HSE\+\_\+\+ON or RCC\+\_\+\+HSE\+\_\+\+Bypass), the application software should wait on HSERDY flag to be set indicating that HSE clock is stable and can be used to clock the PLL and/or system clock. 

HSE state can not be changed if it is used directly or through the PLL as system clock. In this case, you have to select another source of the system clock then change the HSE state (ex. disable it). 

The HSE is stopped by hardware when entering STOP and STANDBY modes. ~\newline
 

This function reset the CSSON bit, so if the Clock security system(\+CSS) was previously enabled you have to enable it again after calling this function. ~\newline
 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+HSE} & specifies the new state of the HSE. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+HSE\+\_\+\+OFF\+: turn OFF the HSE oscillator, HSERDY flag goes low after 6 HSE oscillator clock cycles. \item RCC\+\_\+\+HSE\+\_\+\+ON\+: turn ON the HSE oscillator \item RCC\+\_\+\+HSE\+\_\+\+Bypass\+: HSE oscillator bypassed with external clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga0c6772a1e43765909495f57815ef69e2}\label{group___r_c_c_ga0c6772a1e43765909495f57815ef69e2} 
\index{RCC@{RCC}!RCC\_HSICmd@{RCC\_HSICmd}}
\index{RCC\_HSICmd@{RCC\_HSICmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_HSICmd()}{RCC\_HSICmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+HSICmd (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the Internal High Speed oscillator (HSI). 

\begin{DoxyNote}{Note}
The HSI is stopped by hardware when entering STOP and STANDBY modes. It is used (enabled by hardware) as system clock source after startup from Reset, wakeup from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled). ~\newline
 

HSI can not be stopped if it is used as system clock source. In this case, you have to select another source of the system clock then stop the HSI. ~\newline
 

After enabling the HSI, the application software should wait on HSIRDY flag to be set indicating that HSI clock is stable and can be used as system clock source. ~\newline
 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the HSI. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator clock cycles. ~\newline
 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga6c56f8529988fcc8f4dbffbc1bab27d0}\label{group___r_c_c_ga6c56f8529988fcc8f4dbffbc1bab27d0} 
\index{RCC@{RCC}!RCC\_I2SCLKConfig@{RCC\_I2SCLKConfig}}
\index{RCC\_I2SCLKConfig@{RCC\_I2SCLKConfig}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_I2SCLKConfig()}{RCC\_I2SCLKConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+I2\+SCLKConfig (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+I2\+SCLKSource }\end{DoxyParamCaption})}



Configures the I2S clock source (I2\+SCLK). 

\begin{DoxyNote}{Note}
This function must be called before enabling the I2S APB clock. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+I2\+SCLKSource} & specifies the I2S clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+I2\+S2\+CLKSource\+\_\+\+PLLI2S\+: PLLI2S clock used as I2S clock source \item RCC\+\_\+\+I2\+S2\+CLKSource\+\_\+\+Ext\+: External clock mapped on the I2\+S\+\_\+\+CKIN pin used as I2S clock source \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_gaa953aa226e9ce45300d535941e4dfe2f}\label{group___r_c_c_gaa953aa226e9ce45300d535941e4dfe2f} 
\index{RCC@{RCC}!RCC\_ITConfig@{RCC\_ITConfig}}
\index{RCC\_ITConfig@{RCC\_ITConfig}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_ITConfig()}{RCC\_ITConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+ITConfig (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{RCC\+\_\+\+IT,  }\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified RCC interrupts. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+IT} & specifies the RCC interrupt sources to be enabled or disabled. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+IT\+\_\+\+LSIRDY\+: LSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+LSERDY\+: LSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSIRDY\+: HSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSERDY\+: HSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLLRDY\+: main PLL ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLLI2\+SRDY\+: PLLI2S ready interrupt ~\newline
 \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified RCC interrupts. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga65209ab5c3589b249c7d70f978735ca6}\label{group___r_c_c_ga65209ab5c3589b249c7d70f978735ca6} 
\index{RCC@{RCC}!RCC\_LSEConfig@{RCC\_LSEConfig}}
\index{RCC\_LSEConfig@{RCC\_LSEConfig}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_LSEConfig()}{RCC\_LSEConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+LSEConfig (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{RCC\+\_\+\+LSE }\end{DoxyParamCaption})}



Configures the External Low Speed oscillator (LSE). 

\begin{DoxyNote}{Note}
As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR\+\_\+\+Backup\+Access\+Cmd(\+ENABLE) function before to configure the LSE (to be done once after reset). ~\newline
 

After enabling the LSE (RCC\+\_\+\+LSE\+\_\+\+ON or RCC\+\_\+\+LSE\+\_\+\+Bypass), the application software should wait on LSERDY flag to be set indicating that LSE clock is stable and can be used to clock the RTC. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+LSE} & specifies the new state of the LSE. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+LSE\+\_\+\+OFF\+: turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles. \item RCC\+\_\+\+LSE\+\_\+\+ON\+: turn ON the LSE oscillator \item RCC\+\_\+\+LSE\+\_\+\+Bypass\+: LSE oscillator bypassed with external clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga81e3ca29fd154ac2019bba6936d6d5ed}\label{group___r_c_c_ga81e3ca29fd154ac2019bba6936d6d5ed} 
\index{RCC@{RCC}!RCC\_LSICmd@{RCC\_LSICmd}}
\index{RCC\_LSICmd@{RCC\_LSICmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_LSICmd()}{RCC\_LSICmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+LSICmd (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the Internal Low Speed oscillator (LSI). 

\begin{DoxyNote}{Note}
After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC. 

LSI can not be disabled if the IWDG is running. ~\newline
 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the LSI. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga15c9ecb6ef015ed008cb28e5b7a50531}\label{group___r_c_c_ga15c9ecb6ef015ed008cb28e5b7a50531} 
\index{RCC@{RCC}!RCC\_MCO1Config@{RCC\_MCO1Config}}
\index{RCC\_MCO1Config@{RCC\_MCO1Config}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_MCO1Config()}{RCC\_MCO1Config()}}
{\footnotesize\ttfamily void RCC\+\_\+\+MCO1\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+MCO1\+Source,  }\item[{uint32\+\_\+t}]{RCC\+\_\+\+MCO1\+Div }\end{DoxyParamCaption})}



Selects the clock source to output on MCO1 pin(\+PA8). 

\begin{DoxyNote}{Note}
PA8 should be configured in alternate function mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+MCO1\+Source} & specifies the clock source to output. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+MCO1\+Source\+\_\+\+HSI\+: HSI clock selected as MCO1 source \item RCC\+\_\+\+MCO1\+Source\+\_\+\+LSE\+: LSE clock selected as MCO1 source \item RCC\+\_\+\+MCO1\+Source\+\_\+\+HSE\+: HSE clock selected as MCO1 source \item RCC\+\_\+\+MCO1\+Source\+\_\+\+PLLCLK\+: main PLL clock selected as MCO1 source \end{DoxyItemize}
\\
\hline
{\em RCC\+\_\+\+MCO1\+Div} & specifies the MCO1 prescaler. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+MCO1\+Div\+\_\+1\+: no division applied to MCO1 clock \item RCC\+\_\+\+MCO1\+Div\+\_\+2\+: division by 2 applied to MCO1 clock \item RCC\+\_\+\+MCO1\+Div\+\_\+3\+: division by 3 applied to MCO1 clock \item RCC\+\_\+\+MCO1\+Div\+\_\+4\+: division by 4 applied to MCO1 clock \item RCC\+\_\+\+MCO1\+Div\+\_\+5\+: division by 5 applied to MCO1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_gaf50f10675b747de60c739e44e5c22aee}\label{group___r_c_c_gaf50f10675b747de60c739e44e5c22aee} 
\index{RCC@{RCC}!RCC\_MCO2Config@{RCC\_MCO2Config}}
\index{RCC\_MCO2Config@{RCC\_MCO2Config}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_MCO2Config()}{RCC\_MCO2Config()}}
{\footnotesize\ttfamily void RCC\+\_\+\+MCO2\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+MCO2\+Source,  }\item[{uint32\+\_\+t}]{RCC\+\_\+\+MCO2\+Div }\end{DoxyParamCaption})}



Selects the clock source to output on MCO2 pin(\+PC9). 

\begin{DoxyNote}{Note}
PC9 should be configured in alternate function mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+MCO2\+Source} & specifies the clock source to output. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+MCO2\+Source\+\_\+\+SYSCLK\+: System clock (SYSCLK) selected as MCO2 source \item RCC\+\_\+\+MCO2\+Source\+\_\+\+PLLI2\+SCLK\+: PLLI2S clock selected as MCO2 source \item RCC\+\_\+\+MCO2\+Source\+\_\+\+HSE\+: HSE clock selected as MCO2 source \item RCC\+\_\+\+MCO2\+Source\+\_\+\+PLLCLK\+: main PLL clock selected as MCO2 source \end{DoxyItemize}
\\
\hline
{\em RCC\+\_\+\+MCO2\+Div} & specifies the MCO2 prescaler. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+MCO2\+Div\+\_\+1\+: no division applied to MCO2 clock \item RCC\+\_\+\+MCO2\+Div\+\_\+2\+: division by 2 applied to MCO2 clock \item RCC\+\_\+\+MCO2\+Div\+\_\+3\+: division by 3 applied to MCO2 clock \item RCC\+\_\+\+MCO2\+Div\+\_\+4\+: division by 4 applied to MCO2 clock \item RCC\+\_\+\+MCO2\+Div\+\_\+5\+: division by 5 applied to MCO2 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga448137346d4292985d4e7a61dd1a824f}\label{group___r_c_c_ga448137346d4292985d4e7a61dd1a824f} 
\index{RCC@{RCC}!RCC\_PCLK1Config@{RCC\_PCLK1Config}}
\index{RCC\_PCLK1Config@{RCC\_PCLK1Config}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_PCLK1Config()}{RCC\_PCLK1Config()}}
{\footnotesize\ttfamily void RCC\+\_\+\+PCLK1\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+HCLK }\end{DoxyParamCaption})}



Configures the Low Speed APB clock (PCLK1). 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+HCLK} & defines the APB1 clock divider. This clock is derived from the AHB clock (HCLK). This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+HCLK\+\_\+\+Div1\+: APB1 clock = HCLK \item RCC\+\_\+\+HCLK\+\_\+\+Div2\+: APB1 clock = HCLK/2 \item RCC\+\_\+\+HCLK\+\_\+\+Div4\+: APB1 clock = HCLK/4 \item RCC\+\_\+\+HCLK\+\_\+\+Div8\+: APB1 clock = HCLK/8 \item RCC\+\_\+\+HCLK\+\_\+\+Div16\+: APB1 clock = HCLK/16 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga09f9c010a4adca9e036da42c2ca6126a}\label{group___r_c_c_ga09f9c010a4adca9e036da42c2ca6126a} 
\index{RCC@{RCC}!RCC\_PCLK2Config@{RCC\_PCLK2Config}}
\index{RCC\_PCLK2Config@{RCC\_PCLK2Config}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_PCLK2Config()}{RCC\_PCLK2Config()}}
{\footnotesize\ttfamily void RCC\+\_\+\+PCLK2\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+HCLK }\end{DoxyParamCaption})}



Configures the High Speed APB clock (PCLK2). 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+HCLK} & defines the APB2 clock divider. This clock is derived from the AHB clock (HCLK). This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+HCLK\+\_\+\+Div1\+: APB2 clock = HCLK \item RCC\+\_\+\+HCLK\+\_\+\+Div2\+: APB2 clock = HCLK/2 \item RCC\+\_\+\+HCLK\+\_\+\+Div4\+: APB2 clock = HCLK/4 \item RCC\+\_\+\+HCLK\+\_\+\+Div8\+: APB2 clock = HCLK/8 \item RCC\+\_\+\+HCLK\+\_\+\+Div16\+: APB2 clock = HCLK/16 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga84dee53c75e58fdb53571716593c2272}\label{group___r_c_c_ga84dee53c75e58fdb53571716593c2272} 
\index{RCC@{RCC}!RCC\_PLLCmd@{RCC\_PLLCmd}}
\index{RCC\_PLLCmd@{RCC\_PLLCmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_PLLCmd()}{RCC\_PLLCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+PLLCmd (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the main PLL. 

\begin{DoxyNote}{Note}
After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source. 

The main PLL can not be disabled if it is used as system clock source 

The main PLL is disabled by hardware when entering STOP and STANDBY modes. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the main PLL. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga154b93e90bfdede2a874244a1ff1002e}\label{group___r_c_c_ga154b93e90bfdede2a874244a1ff1002e} 
\index{RCC@{RCC}!RCC\_PLLConfig@{RCC\_PLLConfig}}
\index{RCC\_PLLConfig@{RCC\_PLLConfig}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_PLLConfig()}{RCC\_PLLConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+PLLConfig (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+PLLSource,  }\item[{uint32\+\_\+t}]{PLLM,  }\item[{uint32\+\_\+t}]{PLLN,  }\item[{uint32\+\_\+t}]{PLLP,  }\item[{uint32\+\_\+t}]{PLLQ }\end{DoxyParamCaption})}



Configures the main PLL clock source, multiplication and division factors. 

\begin{DoxyNote}{Note}
This function must be used only when the main PLL is disabled.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+PLLSource} & specifies the PLL entry clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+PLLSource\+\_\+\+HSI\+: HSI oscillator clock selected as PLL clock entry \item RCC\+\_\+\+PLLSource\+\_\+\+HSE\+: HSE oscillator clock selected as PLL clock entry \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
This clock source (RCC\+\_\+\+PLLSource) is common for the main PLL and PLLI2S. ~\newline

\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em PLLM} & specifies the division factor for PLL VCO input clock This parameter must be a number between 0 and 63. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 1 to 2 MHz. It is recommended to select a frequency of 2 MHz to limit PLL jitter.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em PLLN} & specifies the multiplication factor for PLL VCO output clock This parameter must be a number between 192 and 432. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLN parameter correctly to ensure that the VCO output frequency is between 192 and 432 MHz.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em PLLP} & specifies the division factor for main system clock (SYSCLK) This parameter must be a number in the range \{2, 4, 6, or 8\}. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLP parameter correctly to not exceed 168 MHz on the System clock frequency.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em PLLQ} & specifies the division factor for OTG FS, SDIO and RNG clocks This parameter must be a number between 4 and 15. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
If the USB OTG FS is used in your application, you have to set the PLLQ parameter correctly to have 48 MHz clock for the USB. However, the SDIO and RNG need a frequency lower than or equal to 48 MHz to work correctly.
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga2efe493a6337d5e0034bfcdfb0f541e4}\label{group___r_c_c_ga2efe493a6337d5e0034bfcdfb0f541e4} 
\index{RCC@{RCC}!RCC\_PLLI2SCmd@{RCC\_PLLI2SCmd}}
\index{RCC\_PLLI2SCmd@{RCC\_PLLI2SCmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_PLLI2SCmd()}{RCC\_PLLI2SCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+PLLI2\+SCmd (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the PLLI2S. 

\begin{DoxyNote}{Note}
The PLLI2S is disabled by hardware when entering STOP and STANDBY modes. ~\newline
 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the PLLI2S. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga4c15157382939a693c15620a4867e6ad}\label{group___r_c_c_ga4c15157382939a693c15620a4867e6ad} 
\index{RCC@{RCC}!RCC\_PLLI2SConfig@{RCC\_PLLI2SConfig}}
\index{RCC\_PLLI2SConfig@{RCC\_PLLI2SConfig}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_PLLI2SConfig()}{RCC\_PLLI2SConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+PLLI2\+SConfig (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{PLLI2\+SN,  }\item[{uint32\+\_\+t}]{PLLI2\+SR }\end{DoxyParamCaption})}



Configures the PLLI2S clock multiplication and division factors. 

\begin{DoxyNote}{Note}
This function must be used only when the PLLI2S is disabled. 

PLLI2S clock source is common with the main PLL (configured in RCC\+\_\+\+PLLConfig function ) ~\newline

\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em PLLI2\+SN} & specifies the multiplication factor for PLLI2S VCO output clock This parameter must be a number between 192 and 432. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLI2\+SN parameter correctly to ensure that the VCO output frequency is between 192 and 432 MHz.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em PLLI2\+SR} & specifies the division factor for I2S clock This parameter must be a number between 2 and 7. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLI2\+SR parameter correctly to not exceed 192 MHz on the I2S clock frequency.
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga9802f84846df2cea8e369234ed13b159}\label{group___r_c_c_ga9802f84846df2cea8e369234ed13b159} 
\index{RCC@{RCC}!RCC\_RTCCLKCmd@{RCC\_RTCCLKCmd}}
\index{RCC\_RTCCLKCmd@{RCC\_RTCCLKCmd}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_RTCCLKCmd()}{RCC\_RTCCLKCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+RTCCLKCmd (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the RTC clock. 

\begin{DoxyNote}{Note}
This function must be used only after the RTC clock source was selected using the RCC\+\_\+\+RTCCLKConfig function. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the RTC clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga1473d8a5a020642966359611c44181b0}\label{group___r_c_c_ga1473d8a5a020642966359611c44181b0} 
\index{RCC@{RCC}!RCC\_RTCCLKConfig@{RCC\_RTCCLKConfig}}
\index{RCC\_RTCCLKConfig@{RCC\_RTCCLKConfig}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_RTCCLKConfig()}{RCC\_RTCCLKConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+RTCCLKConfig (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+RTCCLKSource }\end{DoxyParamCaption})}



Configures the RTC clock (RTCCLK). 

\begin{DoxyNote}{Note}
As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR\+\_\+\+Backup\+Access\+Cmd(\+ENABLE) function before to configure the RTC clock source (to be done once after reset). ~\newline
 

Once the RTC clock is configured it can\textquotesingle{}t be changed unless the ~\newline
 Backup domain is reset using \doxylink{group___r_c_c___group3_ga636c3b72f35391e67f12a551b15fa54a}{RCC\+\_\+\+Backup\+Reset\+Cmd()} function, or by a Power On Reset (POR).
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+RTCCLKSource} & specifies the RTC clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+RTCCLKSource\+\_\+\+LSE\+: LSE selected as RTC clock \item RCC\+\_\+\+RTCCLKSource\+\_\+\+LSI\+: LSI selected as RTC clock \item RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Divx\+: HSE clock divided by x selected as RTC clock, where x\+:\mbox{[}2,31\mbox{]}\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes. ~\newline
 

The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source).
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_ga3551a36a8f0a3dc96a74d6b939048337}\label{group___r_c_c_ga3551a36a8f0a3dc96a74d6b939048337} 
\index{RCC@{RCC}!RCC\_SYSCLKConfig@{RCC\_SYSCLKConfig}}
\index{RCC\_SYSCLKConfig@{RCC\_SYSCLKConfig}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_SYSCLKConfig()}{RCC\_SYSCLKConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+SYSCLKConfig (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+SYSCLKSource }\end{DoxyParamCaption})}



Configures the system clock (SYSCLK). 

\begin{DoxyNote}{Note}
The HSI is used (enabled by hardware) as system clock source after startup from Reset, wake-\/up from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled). 

A switch from one clock source to another occurs only if the target clock source is ready (clock stable after startup delay or PLL locked). If a clock source which is not yet ready is selected, the switch will occur when the clock source will be ready. You can use \doxylink{group___r_c_c___group2_gaaeb32311c208b2a980841c9c884a41ea}{RCC\+\_\+\+Get\+SYSCLKSource()} function to know which clock is currently used as system clock source. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+SYSCLKSource} & specifies the clock source used as system clock. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+SYSCLKSource\+\_\+\+HSI\+: HSI selected as system clock source \item RCC\+\_\+\+SYSCLKSource\+\_\+\+HSE\+: HSE selected as system clock source \item RCC\+\_\+\+SYSCLKSource\+\_\+\+PLLCLK\+: PLL selected as system clock source \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c_gae0f15692614dd048ee4110a056f001dc}\label{group___r_c_c_gae0f15692614dd048ee4110a056f001dc} 
\index{RCC@{RCC}!RCC\_WaitForHSEStartUp@{RCC\_WaitForHSEStartUp}}
\index{RCC\_WaitForHSEStartUp@{RCC\_WaitForHSEStartUp}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{RCC\_WaitForHSEStartUp()}{RCC\_WaitForHSEStartUp()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{Error\+Status}} RCC\+\_\+\+Wait\+For\+HSEStart\+Up (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Waits for HSE start-\/up. 

\begin{DoxyNote}{Note}
This functions waits on HSERDY flag to be set and return SUCCESS if this flag is set, otherwise returns ERROR if the timeout is reached and this flag is not set. The timeout value is defined by the constant HSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT in \doxylink{stm32f4xx_8h}{stm32f4xx.\+h} file. You can tailor it depending on the HSE crystal used in your application. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em None} & \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em An} & Error\+Status enumeration value\+:
\begin{DoxyItemize}
\item SUCCESS\+: HSE oscillator is stable and ready to use
\item ERROR\+: HSE oscillator not yet ready 
\end{DoxyItemize}\\
\hline
\end{DoxyRetVals}


\doxysubsubsection{Variable Documentation}
\Hypertarget{group___r_c_c_gab4232f78d57fe4cfed7055005999ee44}\label{group___r_c_c_gab4232f78d57fe4cfed7055005999ee44} 
\index{RCC@{RCC}!APBAHBPrescTable@{APBAHBPrescTable}}
\index{APBAHBPrescTable@{APBAHBPrescTable}!RCC@{RCC}}
\doxysubsubsubsection{\texorpdfstring{APBAHBPrescTable}{APBAHBPrescTable}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t APBAHBPresc\+Table\mbox{[}16\mbox{]} = \{0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9\}\hspace{0.3cm}{\ttfamily [static]}}

\input{db/d95/group___r_c_c___private___functions}
\input{d4/d6d/group___r_c_c___exported___constants}
