<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dff_async_reset.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dff_async_reset.v</a>
time_elapsed: 0.004s
ram usage: 9604 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog -e dff_async_reset <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dff_async_reset.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dff_async_reset.v</a>
proc %dff_async_reset.always.235.0 (i1$ %data, i1$ %clk, i1$ %reset) -&gt; (i1$ %q) {
0:
    br %init
init:
    %clk1 = prb i1$ %clk
    %reset1 = prb i1$ %reset
    wait %check, %clk, %reset
check:
    %clk2 = prb i1$ %clk
    %1 = const i1 0
    %2 = eq i1 %clk1, %1
    %3 = neq i1 %clk2, %1
    %posedge = and i1 %2, %3
    %reset2 = prb i1$ %reset
    %4 = const i1 0
    %5 = neq i1 %reset1, %4
    %6 = eq i1 %reset2, %4
    %negedge = and i1 %6, %5
    %event_or = or i1 %posedge, %negedge
    br %event_or, %init, %event
event:
    %reset3 = prb i1$ %reset
    %7 = not i1 %reset3
    br %7, %if_false, %if_true
if_true:
    %8 = const i1 0
    %9 = const time 0s 1d
    drv i1$ %q, %8, %9
    br %if_exit
if_false:
    %data1 = prb i1$ %data
    %10 = const time 0s 1d
    drv i1$ %q, %data1, %10
    br %if_exit
if_exit:
    br %0
}

entity @dff_async_reset (i1$ %data, i1$ %clk, i1$ %reset) -&gt; (i1$ %q) {
    %0 = const i1 0
    %q1 = sig i1 %0
    inst %dff_async_reset.always.235.0 (i1$ %data, i1$ %clk, i1$ %reset) -&gt; (i1$ %q1)
    %1 = const i1 0
    %2 = const time 0s
    drv i1$ %q, %1, %2
}

</pre>
</body>