<stg><name>main_Pipeline_VITIS_LOOP_32_2</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %count = alloca i32 1

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:2 %store_ln32 = store i14 0, i14 %i

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:3 %store_ln31 = store i14 0, i14 %count

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc34

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc34:0 %i_1 = load i14 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc34:1 %icmp_ln32 = icmp_eq  i14 %i_1, i14 10000

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc34:2 %add_ln32 = add i14 %i_1, i14 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc34:3 %br_ln32 = br i1 %icmp_ln32, void %for.inc34.split, void %for.end36.exitStub

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="14">
<![CDATA[
for.inc34.split:1 %zext_ln32 = zext i14 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34.split:5 %data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="14">
<![CDATA[
for.inc34.split:6 %data_load = load i14 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34.split:7 %gold_addr = getelementptr i32 %gold, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="gold_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="14">
<![CDATA[
for.inc34.split:8 %gold_load = load i14 %gold_addr

]]></Node>
<StgValue><ssdm name="gold_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc34.split:12 %store_ln32 = store i14 %add_ln32, i14 %i

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="14">
<![CDATA[
for.inc34.split:6 %data_load = load i14 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="14">
<![CDATA[
for.inc34.split:8 %gold_load = load i14 %gold_addr

]]></Node>
<StgValue><ssdm name="gold_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="24" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc34.split:9 %icmp_ln33 = icmp_eq  i32 %data_load, i32 %gold_load

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.end36.exitStub:0 %count_load_1 = load i14 %count

]]></Node>
<StgValue><ssdm name="count_load_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.end36.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %count_out, i14 %count_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
for.end36.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc34.split:0 %count_load = load i14 %count

]]></Node>
<StgValue><ssdm name="count_load"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc34.split:2 %specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln32"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc34.split:3 %speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10000, i64 10000, i64 10000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc34.split:4 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="1">
<![CDATA[
for.inc34.split:10 %zext_ln33 = zext i1 %icmp_ln33

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc34.split:11 %count_1 = add i14 %zext_ln33, i14 %count_load

]]></Node>
<StgValue><ssdm name="count_1"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc34.split:13 %store_ln31 = store i14 %count_1, i14 %count

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc34.split:14 %br_ln32 = br void %for.inc34

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="data" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="gold" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="gold"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="count_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="count_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="53" from="StgValue_52" to="count" fromId="52" toId="7">
</dataflow>
<dataflow id="54" from="StgValue_52" to="i" fromId="52" toId="8">
</dataflow>
<dataflow id="56" from="StgValue_55" to="store_ln32" fromId="55" toId="9">
</dataflow>
<dataflow id="57" from="i" to="store_ln32" fromId="8" toId="9">
</dataflow>
<dataflow id="58" from="StgValue_55" to="store_ln31" fromId="55" toId="10">
</dataflow>
<dataflow id="59" from="count" to="store_ln31" fromId="7" toId="10">
</dataflow>
<dataflow id="60" from="i" to="i_1" fromId="8" toId="12">
</dataflow>
<dataflow id="61" from="i_1" to="icmp_ln32" fromId="12" toId="13">
</dataflow>
<dataflow id="63" from="StgValue_62" to="icmp_ln32" fromId="62" toId="13">
</dataflow>
<dataflow id="64" from="i_1" to="add_ln32" fromId="12" toId="14">
</dataflow>
<dataflow id="66" from="StgValue_65" to="add_ln32" fromId="65" toId="14">
</dataflow>
<dataflow id="67" from="icmp_ln32" to="br_ln32" fromId="13" toId="15">
</dataflow>
<dataflow id="68" from="i_1" to="zext_ln32" fromId="12" toId="16">
</dataflow>
<dataflow id="69" from="data" to="data_addr" fromId="49" toId="17">
</dataflow>
<dataflow id="71" from="StgValue_70" to="data_addr" fromId="70" toId="17">
</dataflow>
<dataflow id="72" from="zext_ln32" to="data_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="73" from="data_addr" to="data_load" fromId="17" toId="18">
</dataflow>
<dataflow id="74" from="gold" to="gold_addr" fromId="50" toId="19">
</dataflow>
<dataflow id="75" from="StgValue_70" to="gold_addr" fromId="70" toId="19">
</dataflow>
<dataflow id="76" from="zext_ln32" to="gold_addr" fromId="16" toId="19">
</dataflow>
<dataflow id="77" from="gold_addr" to="gold_load" fromId="19" toId="20">
</dataflow>
<dataflow id="78" from="add_ln32" to="store_ln32" fromId="14" toId="21">
</dataflow>
<dataflow id="79" from="i" to="store_ln32" fromId="8" toId="21">
</dataflow>
<dataflow id="80" from="data_addr" to="data_load" fromId="17" toId="22">
</dataflow>
<dataflow id="81" from="gold_addr" to="gold_load" fromId="19" toId="23">
</dataflow>
<dataflow id="82" from="data_load" to="icmp_ln33" fromId="22" toId="24">
</dataflow>
<dataflow id="83" from="gold_load" to="icmp_ln33" fromId="23" toId="24">
</dataflow>
<dataflow id="84" from="count" to="count_load" fromId="7" toId="25">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecPipeline" to="specpipeline_ln32" fromId="85" toId="26">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specpipeline_ln32" fromId="87" toId="26">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specpipeline_ln32" fromId="89" toId="26">
</dataflow>
<dataflow id="91" from="StgValue_89" to="specpipeline_ln32" fromId="89" toId="26">
</dataflow>
<dataflow id="92" from="StgValue_89" to="specpipeline_ln32" fromId="89" toId="26">
</dataflow>
<dataflow id="94" from="empty_0" to="specpipeline_ln32" fromId="93" toId="26">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln32" fromId="95" toId="27">
</dataflow>
<dataflow id="98" from="StgValue_97" to="speclooptripcount_ln32" fromId="97" toId="27">
</dataflow>
<dataflow id="99" from="StgValue_97" to="speclooptripcount_ln32" fromId="97" toId="27">
</dataflow>
<dataflow id="100" from="StgValue_97" to="speclooptripcount_ln32" fromId="97" toId="27">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecLoopName" to="specloopname_ln32" fromId="101" toId="28">
</dataflow>
<dataflow id="104" from="empty_1" to="specloopname_ln32" fromId="103" toId="28">
</dataflow>
<dataflow id="105" from="icmp_ln33" to="zext_ln33" fromId="24" toId="29">
</dataflow>
<dataflow id="106" from="zext_ln33" to="count_1" fromId="29" toId="30">
</dataflow>
<dataflow id="107" from="count_load" to="count_1" fromId="25" toId="30">
</dataflow>
<dataflow id="108" from="count_1" to="store_ln31" fromId="30" toId="31">
</dataflow>
<dataflow id="109" from="count" to="store_ln31" fromId="7" toId="31">
</dataflow>
<dataflow id="110" from="count" to="count_load_1" fromId="7" toId="33">
</dataflow>
<dataflow id="112" from="_ssdm_op_Write.ap_auto.i14P0A" to="write_ln0" fromId="111" toId="34">
</dataflow>
<dataflow id="113" from="count_out" to="write_ln0" fromId="51" toId="34">
</dataflow>
<dataflow id="114" from="count_load_1" to="write_ln0" fromId="33" toId="34">
</dataflow>
<dataflow id="115" from="icmp_ln32" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="116" from="icmp_ln32" to="StgValue_4" fromId="13" toId="4">
</dataflow>
</dataflows>


</stg>
