digraph "CFG for '_Z10count_numsSt6vectorIiSaIiEE' function" {
	label="CFG for '_Z10count_numsSt6vectorIiSaIiEE' function";

	Node0x55d452ce6210 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#aec9fc70",label="{%1:\l  %2 = getelementptr inbounds %\"class.std::vector\", %\"class.std::vector\"* %0,\l... i64 0, i32 0, i32 0, i32 0, i32 1\l  %3 = load i32*, i32** %2, align 8, !tbaa !3\l  %4 = getelementptr inbounds %\"class.std::vector\", %\"class.std::vector\"* %0,\l... i64 0, i32 0, i32 0, i32 0, i32 0\l  %5 = load i32*, i32** %4, align 8, !tbaa !8\l  %6 = ptrtoint i32* %3 to i64\l  %7 = ptrtoint i32* %5 to i64\l  %8 = sub i64 %6, %7\l  %9 = icmp eq i64 %8, 0\l  br i1 %9, label %13, label %10\l|{<s0>T|<s1>F}}"];
	Node0x55d452ce6210:s0 -> Node0x55d452ce76c0;
	Node0x55d452ce6210:s1 -> Node0x55d452ce7b50;
	Node0x55d452ce7b50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9abbff70",label="{%10:\l10:                                               \l  %11 = ashr exact i64 %8, 2\l  %12 = call i64 @llvm.umax.i64(i64 %11, i64 1)\l  br label %15\l}"];
	Node0x55d452ce7b50 -> Node0x55d452ce7fc0;
	Node0x55d452ce76c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#aec9fc70",label="{%13:\l13:                                               \l  %14 = phi i32 [ 0, %1 ], [ %38, %36 ]\l  ret i32 %14\l}"];
	Node0x55d452ce7fc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%15:\l15:                                               \l  %16 = phi i64 [ 0, %10 ], [ %39, %36 ]\l  %17 = phi i32 [ 0, %10 ], [ %38, %36 ]\l  %18 = getelementptr inbounds i32, i32* %5, i64 %16\l  %19 = load i32, i32* %18, align 4, !tbaa !9\l  %20 = icmp sgt i32 %19, 0\l  br i1 %20, label %36, label %21\l|{<s0>T|<s1>F}}"];
	Node0x55d452ce7fc0:s0 -> Node0x55d452ce80b0;
	Node0x55d452ce7fc0:s1 -> Node0x55d452ce8600;
	Node0x55d452ce8600 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%21:\l21:                                               \l  %22 = call i32 @llvm.abs.i32(i32 %19, i1 true)\l  %23 = icmp ugt i32 %22, 9\l  br i1 %23, label %24, label %31\l|{<s0>T|<s1>F}}"];
	Node0x55d452ce8600:s0 -> Node0x55d452ce8a80;
	Node0x55d452ce8600:s1 -> Node0x55d452ce8ad0;
	Node0x55d452ce8a80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%24:\l24:                                               \l  %25 = phi i32 [ %29, %24 ], [ %22, %21 ]\l  %26 = phi i32 [ %28, %24 ], [ 0, %21 ]\l  %27 = srem i32 %25, 10\l  %28 = add nsw i32 %27, %26\l  %29 = sdiv i32 %25, 10\l  %30 = icmp sgt i32 %25, 99\l  br i1 %30, label %24, label %31, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x55d452ce8a80:s0 -> Node0x55d452ce8a80;
	Node0x55d452ce8a80:s1 -> Node0x55d452ce8ad0;
	Node0x55d452ce8ad0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%31:\l31:                                               \l  %32 = phi i32 [ 0, %21 ], [ %28, %24 ]\l  %33 = phi i32 [ %22, %21 ], [ %29, %24 ]\l  %34 = icmp sgt i32 %32, %33\l  %35 = zext i1 %34 to i32\l  br label %36\l}"];
	Node0x55d452ce8ad0 -> Node0x55d452ce80b0;
	Node0x55d452ce80b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%36:\l36:                                               \l  %37 = phi i32 [ %35, %31 ], [ 1, %15 ]\l  %38 = add nuw nsw i32 %17, %37\l  %39 = add nuw nsw i64 %16, 1\l  %40 = icmp eq i64 %39, %12\l  br i1 %40, label %13, label %15, !llvm.loop !14\l|{<s0>T|<s1>F}}"];
	Node0x55d452ce80b0:s0 -> Node0x55d452ce76c0;
	Node0x55d452ce80b0:s1 -> Node0x55d452ce7fc0;
}
