div_gen_0.vhd,vhdl,xil_defaultlib,../../../../../src/cpu_zqy/xilinx_ip/div_gen_0/sim/div_gen_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
