--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Dec 13 14:32:27 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     counter
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk2 [get_nets hold_pulse]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 995.939ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             hold_flag_37  (from hold_pulse +)
   Destination:    FD1S3IX    D              hold_flag_37  (to hold_pulse +)

   Delay:                   3.901ns  (24.0% logic, 76.0% route), 2 logic levels.

 Constraint Details:

      3.901ns data_path hold_flag_37 to hold_flag_37 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 995.939ns

 Path Details: hold_flag_37 to hold_flag_37

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              hold_flag_37 (from hold_pulse)
Route         5   e 1.462                                  hold_flag
LUT4        ---     0.493              A to Z              hold_flag_I_0_1_lut_rep_15
Route         7   e 1.502                                  clk1h_enable_6
                  --------
                    3.901  (24.0% logic, 76.0% route), 2 logic levels.

Report: 4.061 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets clk1h]
            102 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 990.831ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             cnt_ge__i2  (from clk1h +)
   Destination:    FD1S3AY    D              cnt_shi__i1  (to clk1h +)

   Delay:                   9.009ns  (26.8% logic, 73.2% route), 5 logic levels.

 Constraint Details:

      9.009ns data_path cnt_ge__i2 to cnt_shi__i1 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 990.831ns

 Path Details: cnt_ge__i2 to cnt_shi__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_ge__i2 (from clk1h)
Route        12   e 1.714                                  cnt_ge[2]
LUT4        ---     0.493              A to Z              i1_2_lut_rep_16
Route         2   e 1.141                                  n996
LUT4        ---     0.493              A to Z              i1_2_lut_rep_12_4_lut
Route         4   e 1.340                                  n992
LUT4        ---     0.493              A to Z              i710_2_lut_rep_10_4_lut
Route         6   e 1.457                                  n990
LUT4        ---     0.493              C to Z              i471_4_lut_4_lut
Route         1   e 0.941                                  n454
                  --------
                    9.009  (26.8% logic, 73.2% route), 5 logic levels.


Passed:  The following path meets requirements by 990.831ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             cnt_ge__i0  (from clk1h +)
   Destination:    FD1S3AY    D              cnt_shi__i1  (to clk1h +)

   Delay:                   9.009ns  (26.8% logic, 73.2% route), 5 logic levels.

 Constraint Details:

      9.009ns data_path cnt_ge__i0 to cnt_shi__i1 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 990.831ns

 Path Details: cnt_ge__i0 to cnt_shi__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_ge__i0 (from clk1h)
Route        12   e 1.714                                  cnt_ge[0]
LUT4        ---     0.493              B to Z              i1_2_lut_rep_16
Route         2   e 1.141                                  n996
LUT4        ---     0.493              A to Z              i1_2_lut_rep_12_4_lut
Route         4   e 1.340                                  n992
LUT4        ---     0.493              A to Z              i710_2_lut_rep_10_4_lut
Route         6   e 1.457                                  n990
LUT4        ---     0.493              C to Z              i471_4_lut_4_lut
Route         1   e 0.941                                  n454
                  --------
                    9.009  (26.8% logic, 73.2% route), 5 logic levels.


Passed:  The following path meets requirements by 992.265ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             cnt_ge__i2  (from clk1h +)
   Destination:    FD1P3IX    CD             cnt_shi__i2  (to clk1h +)

   Delay:                   7.575ns  (25.4% logic, 74.6% route), 4 logic levels.

 Constraint Details:

      7.575ns data_path cnt_ge__i2 to cnt_shi__i2 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 992.265ns

 Path Details: cnt_ge__i2 to cnt_shi__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_ge__i2 (from clk1h)
Route        12   e 1.714                                  cnt_ge[2]
LUT4        ---     0.493              A to Z              i1_2_lut_rep_16
Route         2   e 1.141                                  n996
LUT4        ---     0.493              A to Z              i1_2_lut_rep_12_4_lut
Route         4   e 1.340                                  n992
LUT4        ---     0.493              A to Z              i710_2_lut_rep_10_4_lut
Route         6   e 1.457                                  n990
                  --------
                    7.575  (25.4% logic, 74.6% route), 4 logic levels.

Report: 9.169 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_c]
            1401 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 991.247ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \U1/cnt_p_136__i29  (from clk_c +)
   Destination:    FD1S3IX    CD             \U1/cnt_p_136__i30  (to clk_c +)

   Delay:                   8.593ns  (28.1% logic, 71.9% route), 5 logic levels.

 Constraint Details:

      8.593ns data_path \U1/cnt_p_136__i29 to \U1/cnt_p_136__i30 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 991.247ns

 Path Details: \U1/cnt_p_136__i29 to \U1/cnt_p_136__i30

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U1/cnt_p_136__i29 (from clk_c)
Route         3   e 1.315                                  \U1/cnt_p[29]
LUT4        ---     0.493              D to Z              \U1/i11_4_lut
Route         1   e 0.941                                  \U1/n26
LUT4        ---     0.493              B to Z              \U1/i13_4_lut
Route         1   e 0.941                                  \U1/n28
LUT4        ---     0.493              B to Z              \U1/i714_4_lut
Route         1   e 0.941                                  \U1/n921
LUT4        ---     0.493              A to Z              \U1/i715_4_lut
Route        32   e 2.039                                  \U1/n477
                  --------
                    8.593  (28.1% logic, 71.9% route), 5 logic levels.


Passed:  The following path meets requirements by 991.247ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \U1/cnt_p_136__i29  (from clk_c +)
   Destination:    FD1S3IX    CD             \U1/cnt_p_136__i29  (to clk_c +)

   Delay:                   8.593ns  (28.1% logic, 71.9% route), 5 logic levels.

 Constraint Details:

      8.593ns data_path \U1/cnt_p_136__i29 to \U1/cnt_p_136__i29 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 991.247ns

 Path Details: \U1/cnt_p_136__i29 to \U1/cnt_p_136__i29

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U1/cnt_p_136__i29 (from clk_c)
Route         3   e 1.315                                  \U1/cnt_p[29]
LUT4        ---     0.493              D to Z              \U1/i11_4_lut
Route         1   e 0.941                                  \U1/n26
LUT4        ---     0.493              B to Z              \U1/i13_4_lut
Route         1   e 0.941                                  \U1/n28
LUT4        ---     0.493              B to Z              \U1/i714_4_lut
Route         1   e 0.941                                  \U1/n921
LUT4        ---     0.493              A to Z              \U1/i715_4_lut
Route        32   e 2.039                                  \U1/n477
                  --------
                    8.593  (28.1% logic, 71.9% route), 5 logic levels.


Passed:  The following path meets requirements by 991.247ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \U1/cnt_p_136__i29  (from clk_c +)
   Destination:    FD1S3IX    CD             \U1/cnt_p_136__i28  (to clk_c +)

   Delay:                   8.593ns  (28.1% logic, 71.9% route), 5 logic levels.

 Constraint Details:

      8.593ns data_path \U1/cnt_p_136__i29 to \U1/cnt_p_136__i28 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 991.247ns

 Path Details: \U1/cnt_p_136__i29 to \U1/cnt_p_136__i28

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U1/cnt_p_136__i29 (from clk_c)
Route         3   e 1.315                                  \U1/cnt_p[29]
LUT4        ---     0.493              D to Z              \U1/i11_4_lut
Route         1   e 0.941                                  \U1/n26
LUT4        ---     0.493              B to Z              \U1/i13_4_lut
Route         1   e 0.941                                  \U1/n28
LUT4        ---     0.493              B to Z              \U1/i714_4_lut
Route         1   e 0.941                                  \U1/n921
LUT4        ---     0.493              A to Z              \U1/i715_4_lut
Route        32   e 2.039                                  \U1/n477
                  --------
                    8.593  (28.1% logic, 71.9% route), 5 logic levels.

Report: 8.753 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets hold_pulse]              |  1000.000 ns|     4.061 ns|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk1h]                   |  1000.000 ns|     9.169 ns|     5  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |  1000.000 ns|     8.753 ns|     5  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  1930 paths, 189 nets, and 413 connections (80.7% coverage)


Peak memory: 61227008 bytes, TRCE: 1314816 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
