// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/09/2020 10:28:48"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ALU_DESIGN (
	iA,
	iB,
	iAluOpcode,
	iRegACommand,
	iRegBCommand,
	iClock,
	oAccumulator,
	nCarryflagout,
	nZeroflagout);
input 	[15:0] iA;
input 	[15:0] iB;
input 	[2:0] iAluOpcode;
input 	[2:0] iRegACommand;
input 	[2:0] iRegBCommand;
input 	iClock;
output 	[15:0] oAccumulator;
output 	nCarryflagout;
output 	nZeroflagout;

// Design Ports Information
// oAccumulator[0]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAccumulator[1]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAccumulator[2]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAccumulator[3]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAccumulator[4]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAccumulator[5]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAccumulator[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAccumulator[7]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAccumulator[8]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAccumulator[9]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAccumulator[10]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAccumulator[11]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAccumulator[12]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAccumulator[13]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAccumulator[14]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAccumulator[15]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// nCarryflagout	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// nZeroflagout	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// iAluOpcode[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iAluOpcode[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iAluOpcode[1]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iClock	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iA[0]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iRegACommand[2]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iA[15]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iRegACommand[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iA[1]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iRegACommand[0]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iB[0]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iRegBCommand[2]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iB[15]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iRegBCommand[1]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iB[1]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iRegBCommand[0]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iA[14]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iB[14]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iA[13]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iB[13]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iA[12]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iB[12]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iA[11]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iB[11]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iA[10]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iB[10]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iA[9]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iB[9]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iA[8]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iB[8]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iA[7]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iB[7]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iA[6]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iB[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iA[5]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iB[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iA[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iB[4]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iA[3]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iB[3]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iA[2]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iB[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ALU_BLOCK|arith_unit|Equal1~0_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~0_combout ;
wire \ALU_BLOCK|logic_unit|oX[13]~27_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~1_combout ;
wire \REGA_BLOCK|oQ~2_combout ;
wire \REGB_BLOCK|oQ~3_combout ;
wire \ALU_BLOCK|nZeroflagin~0_combout ;
wire \ALU_BLOCK|nZeroflagin~6_combout ;
wire \ALU_BLOCK|nZeroflagin~7_combout ;
wire \REGA_BLOCK|oQ[15]~1_combout ;
wire \REGA_BLOCK|oQ~5_combout ;
wire \REGB_BLOCK|oQ~6_combout ;
wire \REGB_BLOCK|oQ~8_combout ;
wire \REGA_BLOCK|oQ~8_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~0_combout ;
wire \REGA_BLOCK|oQ~7_combout ;
wire \REGB_BLOCK|oQ~9_combout ;
wire \REGB_BLOCK|oQ~10_combout ;
wire \REGA_BLOCK|oQ~11_combout ;
wire \REGB_BLOCK|oQ~11_combout ;
wire \REGB_BLOCK|oQ~12_combout ;
wire \REGA_BLOCK|oQ~12_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~1_combout ;
wire \REGA_BLOCK|oQ~14_combout ;
wire \REGB_BLOCK|oQ~14_combout ;
wire \REGB_BLOCK|oQ~15_combout ;
wire \REGA_BLOCK|oQ~15_combout ;
wire \REGA_BLOCK|oQ~16_combout ;
wire \REGA_BLOCK|oQ~17_combout ;
wire \REGB_BLOCK|oQ~18_combout ;
wire \REGA_BLOCK|oQ~18_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~0_combout ;
wire \REGB_BLOCK|oQ~19_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~1_combout ;
wire \REGB_BLOCK|oQ~2_combout ;
wire \REGB_BLOCK|oQ[0]~0_combout ;
wire \REGB_BLOCK|oQ~4_combout ;
wire \REGA_BLOCK|oQ~3_combout ;
wire \REGA_BLOCK|oQ[0]~0_combout ;
wire \REGA_BLOCK|oQ~4_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[0].Fulladder|OR_0~0_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~2_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|OR_0~0_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[4].Fulladder|OR_0~0_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[5].Fulladder|OR_0~0_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[6].Fulladder|OR_0~0_combout ;
wire \REGB_BLOCK|oQ~13_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~2_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|OR_0~0_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[10].Fulladder|OR_0~0_combout ;
wire \REGA_BLOCK|oQ~9_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~2_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[13].Fulladder|OR_0~0_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[14].Fulladder|OR_0~0_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[15].Fulladder|OR_0~0_combout ;
wire \ALU_BLOCK|arith_unit|NOR_resetpin~combout ;
wire \ALU_BLOCK|arith_unit|Carryflag|oQ~regout ;
wire \ALU_BLOCK|arith_unit|nAdderCin~combout ;
wire \REGB_BLOCK|oQ[15]~1_combout ;
wire \REGB_BLOCK|oQ~5_combout ;
wire \REGA_BLOCK|oQ~13_combout ;
wire \REGB_BLOCK|oQ~16_combout ;
wire \ALU_BLOCK|arith_unit|LessThan0~1_cout ;
wire \ALU_BLOCK|arith_unit|LessThan0~3_cout ;
wire \ALU_BLOCK|arith_unit|LessThan0~5_cout ;
wire \ALU_BLOCK|arith_unit|LessThan0~7_cout ;
wire \ALU_BLOCK|arith_unit|LessThan0~9_cout ;
wire \ALU_BLOCK|arith_unit|LessThan0~11_cout ;
wire \ALU_BLOCK|arith_unit|LessThan0~13_cout ;
wire \ALU_BLOCK|arith_unit|LessThan0~15_cout ;
wire \ALU_BLOCK|arith_unit|LessThan0~17_cout ;
wire \ALU_BLOCK|arith_unit|LessThan0~19_cout ;
wire \ALU_BLOCK|arith_unit|LessThan0~21_cout ;
wire \ALU_BLOCK|arith_unit|LessThan0~23_cout ;
wire \ALU_BLOCK|arith_unit|LessThan0~25_cout ;
wire \ALU_BLOCK|arith_unit|LessThan0~27_cout ;
wire \ALU_BLOCK|arith_unit|LessThan0~29_cout ;
wire \ALU_BLOCK|arith_unit|LessThan0~30_combout ;
wire \ALU_BLOCK|logic_unit|XORgate|oX[0]~0_combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[0]~10_combout ;
wire \ALU_BLOCK|LessThan0~0_combout ;
wire \ALU_BLOCK|logic_unit|oX[15]~0_combout ;
wire \ALU_BLOCK|logic_unit|oX[0]~1_combout ;
wire \ALU_BLOCK|logic_unit|oX[0]~2_combout ;
wire \ALU_BLOCK|oAccumulator[0]~0_combout ;
wire \ALU_BLOCK|arith_unit|Equal0~0_combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[1]~11_combout ;
wire \REGA_BLOCK|oQ~19_combout ;
wire \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|Halfsubtracter|oDiff~combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[1]~12_combout ;
wire \ALU_BLOCK|logic_unit|oX[1]~3_combout ;
wire \ALU_BLOCK|logic_unit|XORgate|oX[1]~1_combout ;
wire \ALU_BLOCK|logic_unit|oX[1]~4_combout ;
wire \ALU_BLOCK|oAccumulator[1]~1_combout ;
wire \ALU_BLOCK|logic_unit|XORgate|oX[2]~2_combout ;
wire \ALU_BLOCK|logic_unit|oX[2]~5_combout ;
wire \ALU_BLOCK|logic_unit|oX[2]~6_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|Halfadder_1|oSum~combout ;
wire \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|OR_0~combout ;
wire \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|Halfsubtracter|oDiff~combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[2]~13_combout ;
wire \ALU_BLOCK|oAccumulator[2]~2_combout ;
wire \REGB_BLOCK|oQ~17_combout ;
wire \ALU_BLOCK|logic_unit|oX[3]~7_combout ;
wire \ALU_BLOCK|logic_unit|XORgate|oX[3]~3_combout ;
wire \ALU_BLOCK|logic_unit|oX[3]~8_combout ;
wire \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|OR_0~combout ;
wire \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[3].Fullsubtracter|Halfsubtracter|oDiff~combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|Halfadder_1|oSum~combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[3]~15_combout ;
wire \ALU_BLOCK|oAccumulator[3]~3_combout ;
wire \ALU_BLOCK|logic_unit|XORgate|oX[4]~4_combout ;
wire \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|Halfadder|oSum~combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[4]~16_combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[4]~17_combout ;
wire \ALU_BLOCK|logic_unit|oX[4]~9_combout ;
wire \ALU_BLOCK|logic_unit|oX[4]~10_combout ;
wire \ALU_BLOCK|oAccumulator[4]~4_combout ;
wire \ALU_BLOCK|logic_unit|oX[5]~11_combout ;
wire \ALU_BLOCK|logic_unit|XORgate|oX[5]~5_combout ;
wire \ALU_BLOCK|logic_unit|oX[5]~12_combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[5]~18_combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[5]~19_combout ;
wire \ALU_BLOCK|oAccumulator[5]~5_combout ;
wire \ALU_BLOCK|logic_unit|XORgate|oX[6]~6_combout ;
wire \ALU_BLOCK|logic_unit|oX[6]~13_combout ;
wire \ALU_BLOCK|logic_unit|oX[6]~14_combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[6]~20_combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[6]~21_combout ;
wire \ALU_BLOCK|oAccumulator[6]~6_combout ;
wire \ALU_BLOCK|logic_unit|XORgate|oX[7]~7_combout ;
wire \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0~0_combout ;
wire \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0~combout ;
wire \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[5].Fullsubtracter|OR_0~combout ;
wire \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[6].Fullsubtracter|OR_0~combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[7]~22_combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[7]~23_combout ;
wire \ALU_BLOCK|logic_unit|oX[7]~15_combout ;
wire \ALU_BLOCK|logic_unit|oX[7]~16_combout ;
wire \ALU_BLOCK|oAccumulator[7]~7_combout ;
wire \ALU_BLOCK|logic_unit|XORgate|oX[8]~8_combout ;
wire \ALU_BLOCK|logic_unit|oX[8]~17_combout ;
wire \ALU_BLOCK|logic_unit|oX[8]~18_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|Halfadder_1|oSum~combout ;
wire \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[7].Fullsubtracter|OR_0~combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[8]~24_combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[8]~35_combout ;
wire \ALU_BLOCK|oAccumulator[8]~8_combout ;
wire \ALU_BLOCK|logic_unit|oX[9]~19_combout ;
wire \ALU_BLOCK|logic_unit|XORgate|oX[9]~9_combout ;
wire \ALU_BLOCK|logic_unit|oX[9]~20_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|Halfadder_1|oSum~combout ;
wire \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[8].Fullsubtracter|OR_0~combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[9]~25_combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[9]~36_combout ;
wire \ALU_BLOCK|oAccumulator[9]~9_combout ;
wire \REGA_BLOCK|oQ~10_combout ;
wire \ALU_BLOCK|logic_unit|XORgate|oX[10]~10_combout ;
wire \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[9].Fullsubtracter|OR_0~combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[10]~26_combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[10]~27_combout ;
wire \ALU_BLOCK|logic_unit|oX[10]~21_combout ;
wire \ALU_BLOCK|logic_unit|oX[10]~22_combout ;
wire \ALU_BLOCK|oAccumulator[10]~10_combout ;
wire \ALU_BLOCK|logic_unit|XORgate|oX[11]~11_combout ;
wire \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[10].Fullsubtracter|OR_0~combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[11]~28_combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[11]~29_combout ;
wire \ALU_BLOCK|logic_unit|oX[11]~23_combout ;
wire \ALU_BLOCK|logic_unit|oX[11]~24_combout ;
wire \ALU_BLOCK|oAccumulator[11]~11_combout ;
wire \ALU_BLOCK|logic_unit|XORgate|oX[12]~12_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|Halfadder_1|oSum~combout ;
wire \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[11].Fullsubtracter|OR_0~combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[12]~30_combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[12]~37_combout ;
wire \ALU_BLOCK|logic_unit|oX[12]~25_combout ;
wire \ALU_BLOCK|logic_unit|oX[12]~26_combout ;
wire \ALU_BLOCK|oAccumulator[12]~12_combout ;
wire \REGB_BLOCK|oQ~7_combout ;
wire \ALU_BLOCK|logic_unit|XORgate|oX[13]~13_combout ;
wire \ALU_BLOCK|logic_unit|oX[13]~28_combout ;
wire \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[13].Fullsubtracter|Halfadder|oSum~combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[13]~31_combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[13]~32_combout ;
wire \ALU_BLOCK|oAccumulator[13]~13_combout ;
wire \REGA_BLOCK|oQ~6_combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[14]~38_combout ;
wire \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[12].Fullsubtracter|OR_0~combout ;
wire \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[14].Fullsubtracter|Halfadder|oSum~combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[14]~33_combout ;
wire \ALU_BLOCK|logic_unit|oX[14]~29_combout ;
wire \ALU_BLOCK|logic_unit|XORgate|oX[14]~14_combout ;
wire \ALU_BLOCK|logic_unit|oX[14]~30_combout ;
wire \ALU_BLOCK|oAccumulator[14]~14_combout ;
wire \ALU_BLOCK|logic_unit|oX[15]~31_combout ;
wire \ALU_BLOCK|logic_unit|XORgate|oX[15]~15_combout ;
wire \ALU_BLOCK|logic_unit|oX[15]~32_combout ;
wire \ALU_BLOCK|arith_unit|bit16Adder|forlooping[15].Fulladder|Halfadder_1|oSum~combout ;
wire \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~0_combout ;
wire \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~1_combout ;
wire \ALU_BLOCK|arith_unit|oAccumulator[15]~34_combout ;
wire \ALU_BLOCK|oAccumulator[15]~15_combout ;
wire \iClock~combout ;
wire \iClock~clkctrl_outclk ;
wire \ALU_BLOCK|nZeroflagin~3_combout ;
wire \ALU_BLOCK|nZeroflagin~4_combout ;
wire \ALU_BLOCK|nZeroflagin~1_combout ;
wire \ALU_BLOCK|nZeroflagin~2_combout ;
wire \ALU_BLOCK|nZeroflagin~5_combout ;
wire \ALU_BLOCK|nZeroflagin~8_combout ;
wire \ALU_BLOCK|nZeroflagin~9_combout ;
wire \ALU_BLOCK|nZeroflagin~10_combout ;
wire \ALU_BLOCK|nZeroflagin~11_combout ;
wire \ALU_BLOCK|Zeroflag|oQ~regout ;
wire [2:0] \iRegBCommand~combout ;
wire [15:0] \iB~combout ;
wire [15:0] \iA~combout ;
wire [15:0] \REGB_BLOCK|oQ ;
wire [2:0] \iAluOpcode~combout ;
wire [2:0] \iRegACommand~combout ;
wire [15:0] \REGA_BLOCK|oQ ;


// Location: LCCOMB_X36_Y22_N30
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|Equal1~0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|Equal1~0_combout  = (\iAluOpcode~combout [1] & !\iAluOpcode~combout [0])

	.dataa(\iAluOpcode~combout [1]),
	.datab(vcc),
	.datac(\iAluOpcode~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|Equal1~0 .lut_mask = 16'h0A0A;
defparam \ALU_BLOCK|arith_unit|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~0_combout  = (\REGB_BLOCK|oQ [8] & \REGA_BLOCK|oQ [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\REGB_BLOCK|oQ [8]),
	.datad(\REGA_BLOCK|oQ [8]),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~0 .lut_mask = 16'hF000;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[13]~27 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[13]~27_combout  = (\REGB_BLOCK|oQ [13] & ((\REGA_BLOCK|oQ [13] & (\iAluOpcode~combout [1])) # (!\REGA_BLOCK|oQ [13] & ((!\iAluOpcode~combout [0]))))) # (!\REGB_BLOCK|oQ [13] & (\iAluOpcode~combout [1] $ (((\iAluOpcode~combout [0]) 
// # (!\REGA_BLOCK|oQ [13])))))

	.dataa(\iAluOpcode~combout [1]),
	.datab(\REGB_BLOCK|oQ [13]),
	.datac(\REGA_BLOCK|oQ [13]),
	.datad(\iAluOpcode~combout [0]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[13]~27 .lut_mask = 16'h91AD;
defparam \ALU_BLOCK|logic_unit|oX[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~1 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~1_combout  = (\REGA_BLOCK|oQ [12]) # (\REGB_BLOCK|oQ [12])

	.dataa(\REGA_BLOCK|oQ [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(\REGB_BLOCK|oQ [12]),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~1 .lut_mask = 16'hFFAA;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cycloneii_lcell_comb \REGA_BLOCK|oQ~2 (
// Equation(s):
// \REGA_BLOCK|oQ~2_combout  = (\iRegACommand~combout [2] & \iA~combout [0])

	.dataa(\iRegACommand~combout [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\iA~combout [0]),
	.cin(gnd),
	.combout(\REGA_BLOCK|oQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BLOCK|oQ~2 .lut_mask = 16'hAA00;
defparam \REGA_BLOCK|oQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cycloneii_lcell_comb \REGB_BLOCK|oQ~3 (
// Equation(s):
// \REGB_BLOCK|oQ~3_combout  = (\iRegBCommand~combout [2] & ((\iB~combout [0]))) # (!\iRegBCommand~combout [2] & (\iB~combout [15]))

	.dataa(vcc),
	.datab(\iB~combout [15]),
	.datac(\iRegBCommand~combout [2]),
	.datad(\iB~combout [0]),
	.cin(gnd),
	.combout(\REGB_BLOCK|oQ~3_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BLOCK|oQ~3 .lut_mask = 16'hFC0C;
defparam \REGB_BLOCK|oQ~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N20
cycloneii_lcell_comb \ALU_BLOCK|nZeroflagin~0 (
// Equation(s):
// \ALU_BLOCK|nZeroflagin~0_combout  = (!\ALU_BLOCK|logic_unit|oX[0]~2_combout  & (\ALU_BLOCK|LessThan0~0_combout  & !\ALU_BLOCK|logic_unit|oX[1]~4_combout ))

	.dataa(vcc),
	.datab(\ALU_BLOCK|logic_unit|oX[0]~2_combout ),
	.datac(\ALU_BLOCK|LessThan0~0_combout ),
	.datad(\ALU_BLOCK|logic_unit|oX[1]~4_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|nZeroflagin~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|nZeroflagin~0 .lut_mask = 16'h0030;
defparam \ALU_BLOCK|nZeroflagin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
cycloneii_lcell_comb \ALU_BLOCK|nZeroflagin~6 (
// Equation(s):
// \ALU_BLOCK|nZeroflagin~6_combout  = (!\ALU_BLOCK|LessThan0~0_combout  & (!\ALU_BLOCK|arith_unit|oAccumulator[1]~12_combout  & (!\ALU_BLOCK|arith_unit|oAccumulator[2]~13_combout  & !\ALU_BLOCK|arith_unit|oAccumulator[0]~10_combout )))

	.dataa(\ALU_BLOCK|LessThan0~0_combout ),
	.datab(\ALU_BLOCK|arith_unit|oAccumulator[1]~12_combout ),
	.datac(\ALU_BLOCK|arith_unit|oAccumulator[2]~13_combout ),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[0]~10_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|nZeroflagin~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|nZeroflagin~6 .lut_mask = 16'h0001;
defparam \ALU_BLOCK|nZeroflagin~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cycloneii_lcell_comb \ALU_BLOCK|nZeroflagin~7 (
// Equation(s):
// \ALU_BLOCK|nZeroflagin~7_combout  = (!\ALU_BLOCK|arith_unit|oAccumulator[3]~15_combout  & (!\ALU_BLOCK|arith_unit|oAccumulator[4]~17_combout  & (\ALU_BLOCK|nZeroflagin~6_combout  & !\ALU_BLOCK|arith_unit|oAccumulator[5]~19_combout )))

	.dataa(\ALU_BLOCK|arith_unit|oAccumulator[3]~15_combout ),
	.datab(\ALU_BLOCK|arith_unit|oAccumulator[4]~17_combout ),
	.datac(\ALU_BLOCK|nZeroflagin~6_combout ),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[5]~19_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|nZeroflagin~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|nZeroflagin~7 .lut_mask = 16'h0010;
defparam \ALU_BLOCK|nZeroflagin~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iAluOpcode[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iAluOpcode~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iAluOpcode[0]));
// synopsys translate_off
defparam \iAluOpcode[0]~I .input_async_reset = "none";
defparam \iAluOpcode[0]~I .input_power_up = "low";
defparam \iAluOpcode[0]~I .input_register_mode = "none";
defparam \iAluOpcode[0]~I .input_sync_reset = "none";
defparam \iAluOpcode[0]~I .oe_async_reset = "none";
defparam \iAluOpcode[0]~I .oe_power_up = "low";
defparam \iAluOpcode[0]~I .oe_register_mode = "none";
defparam \iAluOpcode[0]~I .oe_sync_reset = "none";
defparam \iAluOpcode[0]~I .operation_mode = "input";
defparam \iAluOpcode[0]~I .output_async_reset = "none";
defparam \iAluOpcode[0]~I .output_power_up = "low";
defparam \iAluOpcode[0]~I .output_register_mode = "none";
defparam \iAluOpcode[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iA[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iA~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iA[15]));
// synopsys translate_off
defparam \iA[15]~I .input_async_reset = "none";
defparam \iA[15]~I .input_power_up = "low";
defparam \iA[15]~I .input_register_mode = "none";
defparam \iA[15]~I .input_sync_reset = "none";
defparam \iA[15]~I .oe_async_reset = "none";
defparam \iA[15]~I .oe_power_up = "low";
defparam \iA[15]~I .oe_register_mode = "none";
defparam \iA[15]~I .oe_sync_reset = "none";
defparam \iA[15]~I .operation_mode = "input";
defparam \iA[15]~I .output_async_reset = "none";
defparam \iA[15]~I .output_power_up = "low";
defparam \iA[15]~I .output_register_mode = "none";
defparam \iA[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iRegACommand[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iRegACommand~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iRegACommand[2]));
// synopsys translate_off
defparam \iRegACommand[2]~I .input_async_reset = "none";
defparam \iRegACommand[2]~I .input_power_up = "low";
defparam \iRegACommand[2]~I .input_register_mode = "none";
defparam \iRegACommand[2]~I .input_sync_reset = "none";
defparam \iRegACommand[2]~I .oe_async_reset = "none";
defparam \iRegACommand[2]~I .oe_power_up = "low";
defparam \iRegACommand[2]~I .oe_register_mode = "none";
defparam \iRegACommand[2]~I .oe_sync_reset = "none";
defparam \iRegACommand[2]~I .operation_mode = "input";
defparam \iRegACommand[2]~I .output_async_reset = "none";
defparam \iRegACommand[2]~I .output_power_up = "low";
defparam \iRegACommand[2]~I .output_register_mode = "none";
defparam \iRegACommand[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cycloneii_lcell_comb \REGA_BLOCK|oQ[15]~1 (
// Equation(s):
// \REGA_BLOCK|oQ[15]~1_combout  = (\iRegACommand~combout [2] & ((\iA~combout [15]))) # (!\iRegACommand~combout [2] & (\iA~combout [14]))

	.dataa(\iA~combout [14]),
	.datab(\iA~combout [15]),
	.datac(vcc),
	.datad(\iRegACommand~combout [2]),
	.cin(gnd),
	.combout(\REGA_BLOCK|oQ[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BLOCK|oQ[15]~1 .lut_mask = 16'hCCAA;
defparam \REGA_BLOCK|oQ[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iRegACommand[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iRegACommand~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iRegACommand[1]));
// synopsys translate_off
defparam \iRegACommand[1]~I .input_async_reset = "none";
defparam \iRegACommand[1]~I .input_power_up = "low";
defparam \iRegACommand[1]~I .input_register_mode = "none";
defparam \iRegACommand[1]~I .input_sync_reset = "none";
defparam \iRegACommand[1]~I .oe_async_reset = "none";
defparam \iRegACommand[1]~I .oe_power_up = "low";
defparam \iRegACommand[1]~I .oe_register_mode = "none";
defparam \iRegACommand[1]~I .oe_sync_reset = "none";
defparam \iRegACommand[1]~I .operation_mode = "input";
defparam \iRegACommand[1]~I .output_async_reset = "none";
defparam \iRegACommand[1]~I .output_power_up = "low";
defparam \iRegACommand[1]~I .output_register_mode = "none";
defparam \iRegACommand[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iA[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iA~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iA[0]));
// synopsys translate_off
defparam \iA[0]~I .input_async_reset = "none";
defparam \iA[0]~I .input_power_up = "low";
defparam \iA[0]~I .input_register_mode = "none";
defparam \iA[0]~I .input_sync_reset = "none";
defparam \iA[0]~I .oe_async_reset = "none";
defparam \iA[0]~I .oe_power_up = "low";
defparam \iA[0]~I .oe_register_mode = "none";
defparam \iA[0]~I .oe_sync_reset = "none";
defparam \iA[0]~I .operation_mode = "input";
defparam \iA[0]~I .output_async_reset = "none";
defparam \iA[0]~I .output_power_up = "low";
defparam \iA[0]~I .output_register_mode = "none";
defparam \iA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cycloneii_lcell_comb \REGA_BLOCK|oQ~5 (
// Equation(s):
// \REGA_BLOCK|oQ~5_combout  = (\iRegACommand~combout [2] & (((\iA~combout [15])))) # (!\iRegACommand~combout [2] & (\iRegACommand~combout [1] & ((\iA~combout [0]))))

	.dataa(\iRegACommand~combout [2]),
	.datab(\iRegACommand~combout [1]),
	.datac(\iA~combout [15]),
	.datad(\iA~combout [0]),
	.cin(gnd),
	.combout(\REGA_BLOCK|oQ~5_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BLOCK|oQ~5 .lut_mask = 16'hE4A0;
defparam \REGA_BLOCK|oQ~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iRegACommand[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iRegACommand~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iRegACommand[0]));
// synopsys translate_off
defparam \iRegACommand[0]~I .input_async_reset = "none";
defparam \iRegACommand[0]~I .input_power_up = "low";
defparam \iRegACommand[0]~I .input_register_mode = "none";
defparam \iRegACommand[0]~I .input_sync_reset = "none";
defparam \iRegACommand[0]~I .oe_async_reset = "none";
defparam \iRegACommand[0]~I .oe_power_up = "low";
defparam \iRegACommand[0]~I .oe_register_mode = "none";
defparam \iRegACommand[0]~I .oe_sync_reset = "none";
defparam \iRegACommand[0]~I .operation_mode = "input";
defparam \iRegACommand[0]~I .output_async_reset = "none";
defparam \iRegACommand[0]~I .output_power_up = "low";
defparam \iRegACommand[0]~I .output_register_mode = "none";
defparam \iRegACommand[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y23_N7
cycloneii_lcell_ff \REGA_BLOCK|oQ[15] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGA_BLOCK|oQ[15]~1_combout ),
	.sdata(\REGA_BLOCK|oQ~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\iRegACommand~combout [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGA_BLOCK|oQ [15]));

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iB[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iB~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iB[13]));
// synopsys translate_off
defparam \iB[13]~I .input_async_reset = "none";
defparam \iB[13]~I .input_power_up = "low";
defparam \iB[13]~I .input_register_mode = "none";
defparam \iB[13]~I .input_sync_reset = "none";
defparam \iB[13]~I .oe_async_reset = "none";
defparam \iB[13]~I .oe_power_up = "low";
defparam \iB[13]~I .oe_register_mode = "none";
defparam \iB[13]~I .oe_sync_reset = "none";
defparam \iB[13]~I .operation_mode = "input";
defparam \iB[13]~I .output_async_reset = "none";
defparam \iB[13]~I .output_power_up = "low";
defparam \iB[13]~I .output_register_mode = "none";
defparam \iB[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iB[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iB~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iB[15]));
// synopsys translate_off
defparam \iB[15]~I .input_async_reset = "none";
defparam \iB[15]~I .input_power_up = "low";
defparam \iB[15]~I .input_register_mode = "none";
defparam \iB[15]~I .input_sync_reset = "none";
defparam \iB[15]~I .oe_async_reset = "none";
defparam \iB[15]~I .oe_power_up = "low";
defparam \iB[15]~I .oe_register_mode = "none";
defparam \iB[15]~I .oe_sync_reset = "none";
defparam \iB[15]~I .operation_mode = "input";
defparam \iB[15]~I .output_async_reset = "none";
defparam \iB[15]~I .output_power_up = "low";
defparam \iB[15]~I .output_register_mode = "none";
defparam \iB[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N0
cycloneii_lcell_comb \REGB_BLOCK|oQ~6 (
// Equation(s):
// \REGB_BLOCK|oQ~6_combout  = (\iRegBCommand~combout [0] & (\iB~combout [13])) # (!\iRegBCommand~combout [0] & ((\iB~combout [15])))

	.dataa(\iRegBCommand~combout [0]),
	.datab(\iB~combout [13]),
	.datac(vcc),
	.datad(\iB~combout [15]),
	.cin(gnd),
	.combout(\REGB_BLOCK|oQ~6_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BLOCK|oQ~6 .lut_mask = 16'hDD88;
defparam \REGB_BLOCK|oQ~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iB[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iB~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iB[14]));
// synopsys translate_off
defparam \iB[14]~I .input_async_reset = "none";
defparam \iB[14]~I .input_power_up = "low";
defparam \iB[14]~I .input_register_mode = "none";
defparam \iB[14]~I .input_sync_reset = "none";
defparam \iB[14]~I .oe_async_reset = "none";
defparam \iB[14]~I .oe_power_up = "low";
defparam \iB[14]~I .oe_register_mode = "none";
defparam \iB[14]~I .oe_sync_reset = "none";
defparam \iB[14]~I .operation_mode = "input";
defparam \iB[14]~I .output_async_reset = "none";
defparam \iB[14]~I .output_power_up = "low";
defparam \iB[14]~I .output_register_mode = "none";
defparam \iB[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iRegBCommand[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iRegBCommand~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iRegBCommand[2]));
// synopsys translate_off
defparam \iRegBCommand[2]~I .input_async_reset = "none";
defparam \iRegBCommand[2]~I .input_power_up = "low";
defparam \iRegBCommand[2]~I .input_register_mode = "none";
defparam \iRegBCommand[2]~I .input_sync_reset = "none";
defparam \iRegBCommand[2]~I .oe_async_reset = "none";
defparam \iRegBCommand[2]~I .oe_power_up = "low";
defparam \iRegBCommand[2]~I .oe_register_mode = "none";
defparam \iRegBCommand[2]~I .oe_sync_reset = "none";
defparam \iRegBCommand[2]~I .operation_mode = "input";
defparam \iRegBCommand[2]~I .output_async_reset = "none";
defparam \iRegBCommand[2]~I .output_power_up = "low";
defparam \iRegBCommand[2]~I .output_register_mode = "none";
defparam \iRegBCommand[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X38_Y21_N1
cycloneii_lcell_ff \REGB_BLOCK|oQ[14] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGB_BLOCK|oQ~6_combout ),
	.sdata(\iB~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegBCommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGB_BLOCK|oQ [14]));

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iB[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iB~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iB[11]));
// synopsys translate_off
defparam \iB[11]~I .input_async_reset = "none";
defparam \iB[11]~I .input_power_up = "low";
defparam \iB[11]~I .input_register_mode = "none";
defparam \iB[11]~I .input_sync_reset = "none";
defparam \iB[11]~I .oe_async_reset = "none";
defparam \iB[11]~I .oe_power_up = "low";
defparam \iB[11]~I .oe_register_mode = "none";
defparam \iB[11]~I .oe_sync_reset = "none";
defparam \iB[11]~I .operation_mode = "input";
defparam \iB[11]~I .output_async_reset = "none";
defparam \iB[11]~I .output_power_up = "low";
defparam \iB[11]~I .output_register_mode = "none";
defparam \iB[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N4
cycloneii_lcell_comb \REGB_BLOCK|oQ~8 (
// Equation(s):
// \REGB_BLOCK|oQ~8_combout  = (\iRegBCommand~combout [0] & ((\iB~combout [11]))) # (!\iRegBCommand~combout [0] & (\iB~combout [13]))

	.dataa(\iRegBCommand~combout [0]),
	.datab(\iB~combout [13]),
	.datac(vcc),
	.datad(\iB~combout [11]),
	.cin(gnd),
	.combout(\REGB_BLOCK|oQ~8_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BLOCK|oQ~8 .lut_mask = 16'hEE44;
defparam \REGB_BLOCK|oQ~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iB[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iB~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iB[12]));
// synopsys translate_off
defparam \iB[12]~I .input_async_reset = "none";
defparam \iB[12]~I .input_power_up = "low";
defparam \iB[12]~I .input_register_mode = "none";
defparam \iB[12]~I .input_sync_reset = "none";
defparam \iB[12]~I .oe_async_reset = "none";
defparam \iB[12]~I .oe_power_up = "low";
defparam \iB[12]~I .oe_register_mode = "none";
defparam \iB[12]~I .oe_sync_reset = "none";
defparam \iB[12]~I .operation_mode = "input";
defparam \iB[12]~I .output_async_reset = "none";
defparam \iB[12]~I .output_power_up = "low";
defparam \iB[12]~I .output_register_mode = "none";
defparam \iB[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X38_Y21_N5
cycloneii_lcell_ff \REGB_BLOCK|oQ[12] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGB_BLOCK|oQ~8_combout ),
	.sdata(\iB~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegBCommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGB_BLOCK|oQ [12]));

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iA[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iA~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iA[13]));
// synopsys translate_off
defparam \iA[13]~I .input_async_reset = "none";
defparam \iA[13]~I .input_power_up = "low";
defparam \iA[13]~I .input_register_mode = "none";
defparam \iA[13]~I .input_sync_reset = "none";
defparam \iA[13]~I .oe_async_reset = "none";
defparam \iA[13]~I .oe_power_up = "low";
defparam \iA[13]~I .oe_register_mode = "none";
defparam \iA[13]~I .oe_sync_reset = "none";
defparam \iA[13]~I .operation_mode = "input";
defparam \iA[13]~I .output_async_reset = "none";
defparam \iA[13]~I .output_power_up = "low";
defparam \iA[13]~I .output_register_mode = "none";
defparam \iA[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneii_lcell_comb \REGA_BLOCK|oQ~8 (
// Equation(s):
// \REGA_BLOCK|oQ~8_combout  = (\iRegACommand~combout [0] & (\iA~combout [11])) # (!\iRegACommand~combout [0] & ((\iA~combout [13])))

	.dataa(\iA~combout [11]),
	.datab(\iA~combout [13]),
	.datac(vcc),
	.datad(\iRegACommand~combout [0]),
	.cin(gnd),
	.combout(\REGA_BLOCK|oQ~8_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BLOCK|oQ~8 .lut_mask = 16'hAACC;
defparam \REGA_BLOCK|oQ~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iA[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iA~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iA[12]));
// synopsys translate_off
defparam \iA[12]~I .input_async_reset = "none";
defparam \iA[12]~I .input_power_up = "low";
defparam \iA[12]~I .input_register_mode = "none";
defparam \iA[12]~I .input_sync_reset = "none";
defparam \iA[12]~I .oe_async_reset = "none";
defparam \iA[12]~I .oe_power_up = "low";
defparam \iA[12]~I .oe_register_mode = "none";
defparam \iA[12]~I .oe_sync_reset = "none";
defparam \iA[12]~I .operation_mode = "input";
defparam \iA[12]~I .output_async_reset = "none";
defparam \iA[12]~I .output_power_up = "low";
defparam \iA[12]~I .output_register_mode = "none";
defparam \iA[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y20_N21
cycloneii_lcell_ff \REGA_BLOCK|oQ[12] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGA_BLOCK|oQ~8_combout ),
	.sdata(\iA~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegACommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGA_BLOCK|oQ [12]));

// Location: LCCOMB_X37_Y20_N0
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~0_combout  = (\REGB_BLOCK|oQ [12] & \REGA_BLOCK|oQ [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\REGB_BLOCK|oQ [12]),
	.datad(\REGA_BLOCK|oQ [12]),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~0 .lut_mask = 16'hF000;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iA[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iA~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iA[14]));
// synopsys translate_off
defparam \iA[14]~I .input_async_reset = "none";
defparam \iA[14]~I .input_power_up = "low";
defparam \iA[14]~I .input_register_mode = "none";
defparam \iA[14]~I .input_sync_reset = "none";
defparam \iA[14]~I .oe_async_reset = "none";
defparam \iA[14]~I .oe_power_up = "low";
defparam \iA[14]~I .oe_register_mode = "none";
defparam \iA[14]~I .oe_sync_reset = "none";
defparam \iA[14]~I .operation_mode = "input";
defparam \iA[14]~I .output_async_reset = "none";
defparam \iA[14]~I .output_power_up = "low";
defparam \iA[14]~I .output_register_mode = "none";
defparam \iA[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
cycloneii_lcell_comb \REGA_BLOCK|oQ~7 (
// Equation(s):
// \REGA_BLOCK|oQ~7_combout  = (\iRegACommand~combout [0] & (\iA~combout [12])) # (!\iRegACommand~combout [0] & ((\iA~combout [14])))

	.dataa(\iA~combout [12]),
	.datab(\iA~combout [14]),
	.datac(vcc),
	.datad(\iRegACommand~combout [0]),
	.cin(gnd),
	.combout(\REGA_BLOCK|oQ~7_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BLOCK|oQ~7 .lut_mask = 16'hAACC;
defparam \REGA_BLOCK|oQ~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N3
cycloneii_lcell_ff \REGA_BLOCK|oQ[13] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGA_BLOCK|oQ~7_combout ),
	.sdata(\iA~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegACommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGA_BLOCK|oQ [13]));

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iB[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iB~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iB[10]));
// synopsys translate_off
defparam \iB[10]~I .input_async_reset = "none";
defparam \iB[10]~I .input_power_up = "low";
defparam \iB[10]~I .input_register_mode = "none";
defparam \iB[10]~I .input_sync_reset = "none";
defparam \iB[10]~I .oe_async_reset = "none";
defparam \iB[10]~I .oe_power_up = "low";
defparam \iB[10]~I .oe_register_mode = "none";
defparam \iB[10]~I .oe_sync_reset = "none";
defparam \iB[10]~I .operation_mode = "input";
defparam \iB[10]~I .output_async_reset = "none";
defparam \iB[10]~I .output_power_up = "low";
defparam \iB[10]~I .output_register_mode = "none";
defparam \iB[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N18
cycloneii_lcell_comb \REGB_BLOCK|oQ~9 (
// Equation(s):
// \REGB_BLOCK|oQ~9_combout  = (\iRegBCommand~combout [0] & (\iB~combout [10])) # (!\iRegBCommand~combout [0] & ((\iB~combout [12])))

	.dataa(\iRegBCommand~combout [0]),
	.datab(\iB~combout [10]),
	.datac(vcc),
	.datad(\iB~combout [12]),
	.cin(gnd),
	.combout(\REGB_BLOCK|oQ~9_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BLOCK|oQ~9 .lut_mask = 16'hDD88;
defparam \REGB_BLOCK|oQ~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N19
cycloneii_lcell_ff \REGB_BLOCK|oQ[11] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGB_BLOCK|oQ~9_combout ),
	.sdata(\iB~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegBCommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGB_BLOCK|oQ [11]));

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iB[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iB~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iB[9]));
// synopsys translate_off
defparam \iB[9]~I .input_async_reset = "none";
defparam \iB[9]~I .input_power_up = "low";
defparam \iB[9]~I .input_register_mode = "none";
defparam \iB[9]~I .input_sync_reset = "none";
defparam \iB[9]~I .oe_async_reset = "none";
defparam \iB[9]~I .oe_power_up = "low";
defparam \iB[9]~I .oe_register_mode = "none";
defparam \iB[9]~I .oe_sync_reset = "none";
defparam \iB[9]~I .operation_mode = "input";
defparam \iB[9]~I .output_async_reset = "none";
defparam \iB[9]~I .output_power_up = "low";
defparam \iB[9]~I .output_register_mode = "none";
defparam \iB[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N16
cycloneii_lcell_comb \REGB_BLOCK|oQ~10 (
// Equation(s):
// \REGB_BLOCK|oQ~10_combout  = (\iRegBCommand~combout [0] & (\iB~combout [9])) # (!\iRegBCommand~combout [0] & ((\iB~combout [11])))

	.dataa(\iRegBCommand~combout [0]),
	.datab(\iB~combout [9]),
	.datac(vcc),
	.datad(\iB~combout [11]),
	.cin(gnd),
	.combout(\REGB_BLOCK|oQ~10_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BLOCK|oQ~10 .lut_mask = 16'hDD88;
defparam \REGB_BLOCK|oQ~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N17
cycloneii_lcell_ff \REGB_BLOCK|oQ[10] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGB_BLOCK|oQ~10_combout ),
	.sdata(\iB~combout [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegBCommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGB_BLOCK|oQ [10]));

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iA[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iA~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iA[8]));
// synopsys translate_off
defparam \iA[8]~I .input_async_reset = "none";
defparam \iA[8]~I .input_power_up = "low";
defparam \iA[8]~I .input_register_mode = "none";
defparam \iA[8]~I .input_sync_reset = "none";
defparam \iA[8]~I .oe_async_reset = "none";
defparam \iA[8]~I .oe_power_up = "low";
defparam \iA[8]~I .oe_register_mode = "none";
defparam \iA[8]~I .oe_sync_reset = "none";
defparam \iA[8]~I .operation_mode = "input";
defparam \iA[8]~I .output_async_reset = "none";
defparam \iA[8]~I .output_power_up = "low";
defparam \iA[8]~I .output_register_mode = "none";
defparam \iA[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneii_lcell_comb \REGA_BLOCK|oQ~11 (
// Equation(s):
// \REGA_BLOCK|oQ~11_combout  = (\iRegACommand~combout [0] & ((\iA~combout [8]))) # (!\iRegACommand~combout [0] & (\iA~combout [10]))

	.dataa(\iA~combout [10]),
	.datab(\iA~combout [8]),
	.datac(vcc),
	.datad(\iRegACommand~combout [0]),
	.cin(gnd),
	.combout(\REGA_BLOCK|oQ~11_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BLOCK|oQ~11 .lut_mask = 16'hCCAA;
defparam \REGA_BLOCK|oQ~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iA[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iA~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iA[9]));
// synopsys translate_off
defparam \iA[9]~I .input_async_reset = "none";
defparam \iA[9]~I .input_power_up = "low";
defparam \iA[9]~I .input_register_mode = "none";
defparam \iA[9]~I .input_sync_reset = "none";
defparam \iA[9]~I .oe_async_reset = "none";
defparam \iA[9]~I .oe_power_up = "low";
defparam \iA[9]~I .oe_register_mode = "none";
defparam \iA[9]~I .oe_sync_reset = "none";
defparam \iA[9]~I .operation_mode = "input";
defparam \iA[9]~I .output_async_reset = "none";
defparam \iA[9]~I .output_power_up = "low";
defparam \iA[9]~I .output_register_mode = "none";
defparam \iA[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y20_N23
cycloneii_lcell_ff \REGA_BLOCK|oQ[9] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGA_BLOCK|oQ~11_combout ),
	.sdata(\iA~combout [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegACommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGA_BLOCK|oQ [9]));

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iRegBCommand[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iRegBCommand~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iRegBCommand[0]));
// synopsys translate_off
defparam \iRegBCommand[0]~I .input_async_reset = "none";
defparam \iRegBCommand[0]~I .input_power_up = "low";
defparam \iRegBCommand[0]~I .input_register_mode = "none";
defparam \iRegBCommand[0]~I .input_sync_reset = "none";
defparam \iRegBCommand[0]~I .oe_async_reset = "none";
defparam \iRegBCommand[0]~I .oe_power_up = "low";
defparam \iRegBCommand[0]~I .oe_register_mode = "none";
defparam \iRegBCommand[0]~I .oe_sync_reset = "none";
defparam \iRegBCommand[0]~I .operation_mode = "input";
defparam \iRegBCommand[0]~I .output_async_reset = "none";
defparam \iRegBCommand[0]~I .output_power_up = "low";
defparam \iRegBCommand[0]~I .output_register_mode = "none";
defparam \iRegBCommand[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N10
cycloneii_lcell_comb \REGB_BLOCK|oQ~11 (
// Equation(s):
// \REGB_BLOCK|oQ~11_combout  = (\iRegBCommand~combout [0] & (\iB~combout [8])) # (!\iRegBCommand~combout [0] & ((\iB~combout [10])))

	.dataa(\iB~combout [8]),
	.datab(\iB~combout [10]),
	.datac(vcc),
	.datad(\iRegBCommand~combout [0]),
	.cin(gnd),
	.combout(\REGB_BLOCK|oQ~11_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BLOCK|oQ~11 .lut_mask = 16'hAACC;
defparam \REGB_BLOCK|oQ~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N11
cycloneii_lcell_ff \REGB_BLOCK|oQ[9] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGB_BLOCK|oQ~11_combout ),
	.sdata(\iB~combout [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegBCommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGB_BLOCK|oQ [9]));

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iB[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iB~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iB[7]));
// synopsys translate_off
defparam \iB[7]~I .input_async_reset = "none";
defparam \iB[7]~I .input_power_up = "low";
defparam \iB[7]~I .input_register_mode = "none";
defparam \iB[7]~I .input_sync_reset = "none";
defparam \iB[7]~I .oe_async_reset = "none";
defparam \iB[7]~I .oe_power_up = "low";
defparam \iB[7]~I .oe_register_mode = "none";
defparam \iB[7]~I .oe_sync_reset = "none";
defparam \iB[7]~I .operation_mode = "input";
defparam \iB[7]~I .output_async_reset = "none";
defparam \iB[7]~I .output_power_up = "low";
defparam \iB[7]~I .output_register_mode = "none";
defparam \iB[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N12
cycloneii_lcell_comb \REGB_BLOCK|oQ~12 (
// Equation(s):
// \REGB_BLOCK|oQ~12_combout  = (\iRegBCommand~combout [0] & ((\iB~combout [7]))) # (!\iRegBCommand~combout [0] & (\iB~combout [9]))

	.dataa(\iRegBCommand~combout [0]),
	.datab(\iB~combout [9]),
	.datac(vcc),
	.datad(\iB~combout [7]),
	.cin(gnd),
	.combout(\REGB_BLOCK|oQ~12_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BLOCK|oQ~12 .lut_mask = 16'hEE44;
defparam \REGB_BLOCK|oQ~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iB[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iB~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iB[8]));
// synopsys translate_off
defparam \iB[8]~I .input_async_reset = "none";
defparam \iB[8]~I .input_power_up = "low";
defparam \iB[8]~I .input_register_mode = "none";
defparam \iB[8]~I .input_sync_reset = "none";
defparam \iB[8]~I .oe_async_reset = "none";
defparam \iB[8]~I .oe_power_up = "low";
defparam \iB[8]~I .oe_register_mode = "none";
defparam \iB[8]~I .oe_sync_reset = "none";
defparam \iB[8]~I .operation_mode = "input";
defparam \iB[8]~I .output_async_reset = "none";
defparam \iB[8]~I .output_power_up = "low";
defparam \iB[8]~I .output_register_mode = "none";
defparam \iB[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X38_Y21_N13
cycloneii_lcell_ff \REGB_BLOCK|oQ[8] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGB_BLOCK|oQ~12_combout ),
	.sdata(\iB~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegBCommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGB_BLOCK|oQ [8]));

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iA[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iA~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iA[7]));
// synopsys translate_off
defparam \iA[7]~I .input_async_reset = "none";
defparam \iA[7]~I .input_power_up = "low";
defparam \iA[7]~I .input_register_mode = "none";
defparam \iA[7]~I .input_sync_reset = "none";
defparam \iA[7]~I .oe_async_reset = "none";
defparam \iA[7]~I .oe_power_up = "low";
defparam \iA[7]~I .oe_register_mode = "none";
defparam \iA[7]~I .oe_sync_reset = "none";
defparam \iA[7]~I .operation_mode = "input";
defparam \iA[7]~I .output_async_reset = "none";
defparam \iA[7]~I .output_power_up = "low";
defparam \iA[7]~I .output_register_mode = "none";
defparam \iA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneii_lcell_comb \REGA_BLOCK|oQ~12 (
// Equation(s):
// \REGA_BLOCK|oQ~12_combout  = (\iRegACommand~combout [0] & ((\iA~combout [7]))) # (!\iRegACommand~combout [0] & (\iA~combout [9]))

	.dataa(\iA~combout [9]),
	.datab(\iA~combout [7]),
	.datac(vcc),
	.datad(\iRegACommand~combout [0]),
	.cin(gnd),
	.combout(\REGA_BLOCK|oQ~12_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BLOCK|oQ~12 .lut_mask = 16'hCCAA;
defparam \REGA_BLOCK|oQ~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N17
cycloneii_lcell_ff \REGA_BLOCK|oQ[8] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGA_BLOCK|oQ~12_combout ),
	.sdata(\iA~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegACommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGA_BLOCK|oQ [8]));

// Location: LCCOMB_X36_Y22_N14
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~1 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~1_combout  = (\REGB_BLOCK|oQ [8]) # (\REGA_BLOCK|oQ [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\REGB_BLOCK|oQ [8]),
	.datad(\REGA_BLOCK|oQ [8]),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~1 .lut_mask = 16'hFFF0;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneii_lcell_comb \REGA_BLOCK|oQ~14 (
// Equation(s):
// \REGA_BLOCK|oQ~14_combout  = (\iRegACommand~combout [0] & (\iA~combout [5])) # (!\iRegACommand~combout [0] & ((\iA~combout [7])))

	.dataa(\iA~combout [5]),
	.datab(\iA~combout [7]),
	.datac(vcc),
	.datad(\iRegACommand~combout [0]),
	.cin(gnd),
	.combout(\REGA_BLOCK|oQ~14_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BLOCK|oQ~14 .lut_mask = 16'hAACC;
defparam \REGA_BLOCK|oQ~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iA[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iA~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iA[6]));
// synopsys translate_off
defparam \iA[6]~I .input_async_reset = "none";
defparam \iA[6]~I .input_power_up = "low";
defparam \iA[6]~I .input_register_mode = "none";
defparam \iA[6]~I .input_sync_reset = "none";
defparam \iA[6]~I .oe_async_reset = "none";
defparam \iA[6]~I .oe_power_up = "low";
defparam \iA[6]~I .oe_register_mode = "none";
defparam \iA[6]~I .oe_sync_reset = "none";
defparam \iA[6]~I .operation_mode = "input";
defparam \iA[6]~I .output_async_reset = "none";
defparam \iA[6]~I .output_power_up = "low";
defparam \iA[6]~I .output_register_mode = "none";
defparam \iA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y20_N25
cycloneii_lcell_ff \REGA_BLOCK|oQ[6] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGA_BLOCK|oQ~14_combout ),
	.sdata(\iA~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegACommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGA_BLOCK|oQ [6]));

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iB[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iB~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iB[5]));
// synopsys translate_off
defparam \iB[5]~I .input_async_reset = "none";
defparam \iB[5]~I .input_power_up = "low";
defparam \iB[5]~I .input_register_mode = "none";
defparam \iB[5]~I .input_sync_reset = "none";
defparam \iB[5]~I .oe_async_reset = "none";
defparam \iB[5]~I .oe_power_up = "low";
defparam \iB[5]~I .oe_register_mode = "none";
defparam \iB[5]~I .oe_sync_reset = "none";
defparam \iB[5]~I .operation_mode = "input";
defparam \iB[5]~I .output_async_reset = "none";
defparam \iB[5]~I .output_power_up = "low";
defparam \iB[5]~I .output_register_mode = "none";
defparam \iB[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
cycloneii_lcell_comb \REGB_BLOCK|oQ~14 (
// Equation(s):
// \REGB_BLOCK|oQ~14_combout  = (\iRegBCommand~combout [0] & ((\iB~combout [5]))) # (!\iRegBCommand~combout [0] & (\iB~combout [7]))

	.dataa(\iB~combout [7]),
	.datab(\iB~combout [5]),
	.datac(vcc),
	.datad(\iRegBCommand~combout [0]),
	.cin(gnd),
	.combout(\REGB_BLOCK|oQ~14_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BLOCK|oQ~14 .lut_mask = 16'hCCAA;
defparam \REGB_BLOCK|oQ~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iB[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iB~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iB[6]));
// synopsys translate_off
defparam \iB[6]~I .input_async_reset = "none";
defparam \iB[6]~I .input_power_up = "low";
defparam \iB[6]~I .input_register_mode = "none";
defparam \iB[6]~I .input_sync_reset = "none";
defparam \iB[6]~I .oe_async_reset = "none";
defparam \iB[6]~I .oe_power_up = "low";
defparam \iB[6]~I .oe_register_mode = "none";
defparam \iB[6]~I .oe_sync_reset = "none";
defparam \iB[6]~I .operation_mode = "input";
defparam \iB[6]~I .output_async_reset = "none";
defparam \iB[6]~I .output_power_up = "low";
defparam \iB[6]~I .output_register_mode = "none";
defparam \iB[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y21_N31
cycloneii_lcell_ff \REGB_BLOCK|oQ[6] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGB_BLOCK|oQ~14_combout ),
	.sdata(\iB~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegBCommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGB_BLOCK|oQ [6]));

// Location: LCCOMB_X34_Y21_N24
cycloneii_lcell_comb \REGB_BLOCK|oQ~15 (
// Equation(s):
// \REGB_BLOCK|oQ~15_combout  = (\iRegBCommand~combout [0] & (\iB~combout [4])) # (!\iRegBCommand~combout [0] & ((\iB~combout [6])))

	.dataa(\iB~combout [4]),
	.datab(\iB~combout [6]),
	.datac(vcc),
	.datad(\iRegBCommand~combout [0]),
	.cin(gnd),
	.combout(\REGB_BLOCK|oQ~15_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BLOCK|oQ~15 .lut_mask = 16'hAACC;
defparam \REGB_BLOCK|oQ~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N25
cycloneii_lcell_ff \REGB_BLOCK|oQ[5] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGB_BLOCK|oQ~15_combout ),
	.sdata(\iB~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegBCommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGB_BLOCK|oQ [5]));

// Location: LCCOMB_X34_Y20_N10
cycloneii_lcell_comb \REGA_BLOCK|oQ~15 (
// Equation(s):
// \REGA_BLOCK|oQ~15_combout  = (\iRegACommand~combout [0] & (\iA~combout [4])) # (!\iRegACommand~combout [0] & ((\iA~combout [6])))

	.dataa(\iA~combout [4]),
	.datab(\iA~combout [6]),
	.datac(vcc),
	.datad(\iRegACommand~combout [0]),
	.cin(gnd),
	.combout(\REGA_BLOCK|oQ~15_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BLOCK|oQ~15 .lut_mask = 16'hAACC;
defparam \REGA_BLOCK|oQ~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iA[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iA~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iA[5]));
// synopsys translate_off
defparam \iA[5]~I .input_async_reset = "none";
defparam \iA[5]~I .input_power_up = "low";
defparam \iA[5]~I .input_register_mode = "none";
defparam \iA[5]~I .input_sync_reset = "none";
defparam \iA[5]~I .oe_async_reset = "none";
defparam \iA[5]~I .oe_power_up = "low";
defparam \iA[5]~I .oe_register_mode = "none";
defparam \iA[5]~I .oe_sync_reset = "none";
defparam \iA[5]~I .operation_mode = "input";
defparam \iA[5]~I .output_async_reset = "none";
defparam \iA[5]~I .output_power_up = "low";
defparam \iA[5]~I .output_register_mode = "none";
defparam \iA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y20_N11
cycloneii_lcell_ff \REGA_BLOCK|oQ[5] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGA_BLOCK|oQ~15_combout ),
	.sdata(\iA~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegACommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGA_BLOCK|oQ [5]));

// Location: LCCOMB_X34_Y20_N0
cycloneii_lcell_comb \REGA_BLOCK|oQ~16 (
// Equation(s):
// \REGA_BLOCK|oQ~16_combout  = (\iRegACommand~combout [0] & (\iA~combout [3])) # (!\iRegACommand~combout [0] & ((\iA~combout [5])))

	.dataa(\iA~combout [3]),
	.datab(\iA~combout [5]),
	.datac(vcc),
	.datad(\iRegACommand~combout [0]),
	.cin(gnd),
	.combout(\REGA_BLOCK|oQ~16_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BLOCK|oQ~16 .lut_mask = 16'hAACC;
defparam \REGA_BLOCK|oQ~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iA[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iA~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iA[4]));
// synopsys translate_off
defparam \iA[4]~I .input_async_reset = "none";
defparam \iA[4]~I .input_power_up = "low";
defparam \iA[4]~I .input_register_mode = "none";
defparam \iA[4]~I .input_sync_reset = "none";
defparam \iA[4]~I .oe_async_reset = "none";
defparam \iA[4]~I .oe_power_up = "low";
defparam \iA[4]~I .oe_register_mode = "none";
defparam \iA[4]~I .oe_sync_reset = "none";
defparam \iA[4]~I .operation_mode = "input";
defparam \iA[4]~I .output_async_reset = "none";
defparam \iA[4]~I .output_power_up = "low";
defparam \iA[4]~I .output_register_mode = "none";
defparam \iA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y20_N1
cycloneii_lcell_ff \REGA_BLOCK|oQ[4] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGA_BLOCK|oQ~16_combout ),
	.sdata(\iA~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegACommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGA_BLOCK|oQ [4]));

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iA[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iA~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iA[2]));
// synopsys translate_off
defparam \iA[2]~I .input_async_reset = "none";
defparam \iA[2]~I .input_power_up = "low";
defparam \iA[2]~I .input_register_mode = "none";
defparam \iA[2]~I .input_sync_reset = "none";
defparam \iA[2]~I .oe_async_reset = "none";
defparam \iA[2]~I .oe_power_up = "low";
defparam \iA[2]~I .oe_register_mode = "none";
defparam \iA[2]~I .oe_sync_reset = "none";
defparam \iA[2]~I .operation_mode = "input";
defparam \iA[2]~I .output_async_reset = "none";
defparam \iA[2]~I .output_power_up = "low";
defparam \iA[2]~I .output_register_mode = "none";
defparam \iA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneii_lcell_comb \REGA_BLOCK|oQ~17 (
// Equation(s):
// \REGA_BLOCK|oQ~17_combout  = (\iRegACommand~combout [0] & ((\iA~combout [2]))) # (!\iRegACommand~combout [0] & (\iA~combout [4]))

	.dataa(\iA~combout [4]),
	.datab(\iA~combout [2]),
	.datac(vcc),
	.datad(\iRegACommand~combout [0]),
	.cin(gnd),
	.combout(\REGA_BLOCK|oQ~17_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BLOCK|oQ~17 .lut_mask = 16'hCCAA;
defparam \REGA_BLOCK|oQ~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iA[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iA~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iA[3]));
// synopsys translate_off
defparam \iA[3]~I .input_async_reset = "none";
defparam \iA[3]~I .input_power_up = "low";
defparam \iA[3]~I .input_register_mode = "none";
defparam \iA[3]~I .input_sync_reset = "none";
defparam \iA[3]~I .oe_async_reset = "none";
defparam \iA[3]~I .oe_power_up = "low";
defparam \iA[3]~I .oe_register_mode = "none";
defparam \iA[3]~I .oe_sync_reset = "none";
defparam \iA[3]~I .operation_mode = "input";
defparam \iA[3]~I .output_async_reset = "none";
defparam \iA[3]~I .output_power_up = "low";
defparam \iA[3]~I .output_register_mode = "none";
defparam \iA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y20_N15
cycloneii_lcell_ff \REGA_BLOCK|oQ[3] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGA_BLOCK|oQ~17_combout ),
	.sdata(\iA~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegACommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGA_BLOCK|oQ [3]));

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iB[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iB~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iB[3]));
// synopsys translate_off
defparam \iB[3]~I .input_async_reset = "none";
defparam \iB[3]~I .input_power_up = "low";
defparam \iB[3]~I .input_register_mode = "none";
defparam \iB[3]~I .input_sync_reset = "none";
defparam \iB[3]~I .oe_async_reset = "none";
defparam \iB[3]~I .oe_power_up = "low";
defparam \iB[3]~I .oe_register_mode = "none";
defparam \iB[3]~I .oe_sync_reset = "none";
defparam \iB[3]~I .operation_mode = "input";
defparam \iB[3]~I .output_async_reset = "none";
defparam \iB[3]~I .output_power_up = "low";
defparam \iB[3]~I .output_register_mode = "none";
defparam \iB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cycloneii_lcell_comb \REGB_BLOCK|oQ~18 (
// Equation(s):
// \REGB_BLOCK|oQ~18_combout  = (\iRegBCommand~combout [0] & (\iB~combout [1])) # (!\iRegBCommand~combout [0] & ((\iB~combout [3])))

	.dataa(\iB~combout [1]),
	.datab(\iB~combout [3]),
	.datac(vcc),
	.datad(\iRegBCommand~combout [0]),
	.cin(gnd),
	.combout(\REGB_BLOCK|oQ~18_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BLOCK|oQ~18 .lut_mask = 16'hAACC;
defparam \REGB_BLOCK|oQ~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iB[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iB~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iB[2]));
// synopsys translate_off
defparam \iB[2]~I .input_async_reset = "none";
defparam \iB[2]~I .input_power_up = "low";
defparam \iB[2]~I .input_register_mode = "none";
defparam \iB[2]~I .input_sync_reset = "none";
defparam \iB[2]~I .oe_async_reset = "none";
defparam \iB[2]~I .oe_power_up = "low";
defparam \iB[2]~I .oe_register_mode = "none";
defparam \iB[2]~I .oe_sync_reset = "none";
defparam \iB[2]~I .operation_mode = "input";
defparam \iB[2]~I .output_async_reset = "none";
defparam \iB[2]~I .output_power_up = "low";
defparam \iB[2]~I .output_register_mode = "none";
defparam \iB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y22_N17
cycloneii_lcell_ff \REGB_BLOCK|oQ[2] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGB_BLOCK|oQ~18_combout ),
	.sdata(\iB~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegBCommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGB_BLOCK|oQ [2]));

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iA[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iA~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iA[1]));
// synopsys translate_off
defparam \iA[1]~I .input_async_reset = "none";
defparam \iA[1]~I .input_power_up = "low";
defparam \iA[1]~I .input_register_mode = "none";
defparam \iA[1]~I .input_sync_reset = "none";
defparam \iA[1]~I .oe_async_reset = "none";
defparam \iA[1]~I .oe_power_up = "low";
defparam \iA[1]~I .oe_register_mode = "none";
defparam \iA[1]~I .oe_sync_reset = "none";
defparam \iA[1]~I .operation_mode = "input";
defparam \iA[1]~I .output_async_reset = "none";
defparam \iA[1]~I .output_power_up = "low";
defparam \iA[1]~I .output_register_mode = "none";
defparam \iA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneii_lcell_comb \REGA_BLOCK|oQ~18 (
// Equation(s):
// \REGA_BLOCK|oQ~18_combout  = (\iRegACommand~combout [0] & ((\iA~combout [1]))) # (!\iRegACommand~combout [0] & (\iA~combout [3]))

	.dataa(\iA~combout [3]),
	.datab(\iA~combout [1]),
	.datac(vcc),
	.datad(\iRegACommand~combout [0]),
	.cin(gnd),
	.combout(\REGA_BLOCK|oQ~18_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BLOCK|oQ~18 .lut_mask = 16'hCCAA;
defparam \REGA_BLOCK|oQ~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N9
cycloneii_lcell_ff \REGA_BLOCK|oQ[2] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGA_BLOCK|oQ~18_combout ),
	.sdata(\iA~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegACommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGA_BLOCK|oQ [2]));

// Location: LCCOMB_X35_Y22_N14
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~0_combout  = (\REGB_BLOCK|oQ [2] & \REGA_BLOCK|oQ [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\REGB_BLOCK|oQ [2]),
	.datad(\REGA_BLOCK|oQ [2]),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~0 .lut_mask = 16'hF000;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iB[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iB~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iB[0]));
// synopsys translate_off
defparam \iB[0]~I .input_async_reset = "none";
defparam \iB[0]~I .input_power_up = "low";
defparam \iB[0]~I .input_register_mode = "none";
defparam \iB[0]~I .input_sync_reset = "none";
defparam \iB[0]~I .oe_async_reset = "none";
defparam \iB[0]~I .oe_power_up = "low";
defparam \iB[0]~I .oe_register_mode = "none";
defparam \iB[0]~I .oe_sync_reset = "none";
defparam \iB[0]~I .operation_mode = "input";
defparam \iB[0]~I .output_async_reset = "none";
defparam \iB[0]~I .output_power_up = "low";
defparam \iB[0]~I .output_register_mode = "none";
defparam \iB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N26
cycloneii_lcell_comb \REGB_BLOCK|oQ~19 (
// Equation(s):
// \REGB_BLOCK|oQ~19_combout  = (\iRegBCommand~combout [0] & ((\iB~combout [0]))) # (!\iRegBCommand~combout [0] & (\iB~combout [2]))

	.dataa(\iB~combout [2]),
	.datab(\iRegBCommand~combout [0]),
	.datac(vcc),
	.datad(\iB~combout [0]),
	.cin(gnd),
	.combout(\REGB_BLOCK|oQ~19_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BLOCK|oQ~19 .lut_mask = 16'hEE22;
defparam \REGB_BLOCK|oQ~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iB[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iB~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iB[1]));
// synopsys translate_off
defparam \iB[1]~I .input_async_reset = "none";
defparam \iB[1]~I .input_power_up = "low";
defparam \iB[1]~I .input_register_mode = "none";
defparam \iB[1]~I .input_sync_reset = "none";
defparam \iB[1]~I .oe_async_reset = "none";
defparam \iB[1]~I .oe_power_up = "low";
defparam \iB[1]~I .oe_register_mode = "none";
defparam \iB[1]~I .oe_sync_reset = "none";
defparam \iB[1]~I .operation_mode = "input";
defparam \iB[1]~I .output_async_reset = "none";
defparam \iB[1]~I .output_power_up = "low";
defparam \iB[1]~I .output_register_mode = "none";
defparam \iB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y22_N27
cycloneii_lcell_ff \REGB_BLOCK|oQ[1] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGB_BLOCK|oQ~19_combout ),
	.sdata(\iB~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegBCommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGB_BLOCK|oQ [1]));

// Location: LCCOMB_X35_Y22_N4
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~1 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~1_combout  = (\REGB_BLOCK|oQ [2]) # (\REGA_BLOCK|oQ [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\REGB_BLOCK|oQ [2]),
	.datad(\REGA_BLOCK|oQ [2]),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~1 .lut_mask = 16'hFFF0;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneii_lcell_comb \REGB_BLOCK|oQ~2 (
// Equation(s):
// \REGB_BLOCK|oQ~2_combout  = (\iRegBCommand~combout [2] & \iB~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\iRegBCommand~combout [2]),
	.datad(\iB~combout [0]),
	.cin(gnd),
	.combout(\REGB_BLOCK|oQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BLOCK|oQ~2 .lut_mask = 16'hF000;
defparam \REGB_BLOCK|oQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iRegBCommand[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iRegBCommand~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iRegBCommand[1]));
// synopsys translate_off
defparam \iRegBCommand[1]~I .input_async_reset = "none";
defparam \iRegBCommand[1]~I .input_power_up = "low";
defparam \iRegBCommand[1]~I .input_register_mode = "none";
defparam \iRegBCommand[1]~I .input_sync_reset = "none";
defparam \iRegBCommand[1]~I .oe_async_reset = "none";
defparam \iRegBCommand[1]~I .oe_power_up = "low";
defparam \iRegBCommand[1]~I .oe_register_mode = "none";
defparam \iRegBCommand[1]~I .oe_sync_reset = "none";
defparam \iRegBCommand[1]~I .operation_mode = "input";
defparam \iRegBCommand[1]~I .output_async_reset = "none";
defparam \iRegBCommand[1]~I .output_power_up = "low";
defparam \iRegBCommand[1]~I .output_register_mode = "none";
defparam \iRegBCommand[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cycloneii_lcell_comb \REGB_BLOCK|oQ[0]~0 (
// Equation(s):
// \REGB_BLOCK|oQ[0]~0_combout  = (\iRegBCommand~combout [1] & (\REGB_BLOCK|oQ~3_combout )) # (!\iRegBCommand~combout [1] & ((\REGB_BLOCK|oQ~2_combout )))

	.dataa(\REGB_BLOCK|oQ~3_combout ),
	.datab(\REGB_BLOCK|oQ~2_combout ),
	.datac(vcc),
	.datad(\iRegBCommand~combout [1]),
	.cin(gnd),
	.combout(\REGB_BLOCK|oQ[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BLOCK|oQ[0]~0 .lut_mask = 16'hAACC;
defparam \REGB_BLOCK|oQ[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cycloneii_lcell_comb \REGB_BLOCK|oQ~4 (
// Equation(s):
// \REGB_BLOCK|oQ~4_combout  = (\iRegBCommand~combout [2] & ((\iB~combout [0]))) # (!\iRegBCommand~combout [2] & (\iB~combout [1]))

	.dataa(vcc),
	.datab(\iB~combout [1]),
	.datac(\iRegBCommand~combout [2]),
	.datad(\iB~combout [0]),
	.cin(gnd),
	.combout(\REGB_BLOCK|oQ~4_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BLOCK|oQ~4 .lut_mask = 16'hFC0C;
defparam \REGB_BLOCK|oQ~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N29
cycloneii_lcell_ff \REGB_BLOCK|oQ[0] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGB_BLOCK|oQ[0]~0_combout ),
	.sdata(\REGB_BLOCK|oQ~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\iRegBCommand~combout [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGB_BLOCK|oQ [0]));

// Location: LCCOMB_X34_Y23_N2
cycloneii_lcell_comb \REGA_BLOCK|oQ~3 (
// Equation(s):
// \REGA_BLOCK|oQ~3_combout  = (\iRegACommand~combout [2] & ((\iA~combout [0]))) # (!\iRegACommand~combout [2] & (\iA~combout [15]))

	.dataa(\iRegACommand~combout [2]),
	.datab(vcc),
	.datac(\iA~combout [15]),
	.datad(\iA~combout [0]),
	.cin(gnd),
	.combout(\REGA_BLOCK|oQ~3_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BLOCK|oQ~3 .lut_mask = 16'hFA50;
defparam \REGA_BLOCK|oQ~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cycloneii_lcell_comb \REGA_BLOCK|oQ[0]~0 (
// Equation(s):
// \REGA_BLOCK|oQ[0]~0_combout  = (\iRegACommand~combout [1] & ((\REGA_BLOCK|oQ~3_combout ))) # (!\iRegACommand~combout [1] & (\REGA_BLOCK|oQ~2_combout ))

	.dataa(\REGA_BLOCK|oQ~2_combout ),
	.datab(\iRegACommand~combout [1]),
	.datac(vcc),
	.datad(\REGA_BLOCK|oQ~3_combout ),
	.cin(gnd),
	.combout(\REGA_BLOCK|oQ[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BLOCK|oQ[0]~0 .lut_mask = 16'hEE22;
defparam \REGA_BLOCK|oQ[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cycloneii_lcell_comb \REGA_BLOCK|oQ~4 (
// Equation(s):
// \REGA_BLOCK|oQ~4_combout  = (\iRegACommand~combout [2] & ((\iA~combout [0]))) # (!\iRegACommand~combout [2] & (\iA~combout [1]))

	.dataa(\iRegACommand~combout [2]),
	.datab(vcc),
	.datac(\iA~combout [1]),
	.datad(\iA~combout [0]),
	.cin(gnd),
	.combout(\REGA_BLOCK|oQ~4_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BLOCK|oQ~4 .lut_mask = 16'hFA50;
defparam \REGA_BLOCK|oQ~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N9
cycloneii_lcell_ff \REGA_BLOCK|oQ[0] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGA_BLOCK|oQ[0]~0_combout ),
	.sdata(\REGA_BLOCK|oQ~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\iRegACommand~combout [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGA_BLOCK|oQ [0]));

// Location: LCCOMB_X35_Y22_N16
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[0].Fulladder|OR_0~0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[0].Fulladder|OR_0~0_combout  = (\REGB_BLOCK|oQ [0] & ((\REGA_BLOCK|oQ [0]) # ((\ALU_BLOCK|arith_unit|Equal1~0_combout  & \ALU_BLOCK|arith_unit|Carryflag|oQ~regout )))) # (!\REGB_BLOCK|oQ [0] & 
// (\ALU_BLOCK|arith_unit|Equal1~0_combout  & (\ALU_BLOCK|arith_unit|Carryflag|oQ~regout  & \REGA_BLOCK|oQ [0])))

	.dataa(\ALU_BLOCK|arith_unit|Equal1~0_combout ),
	.datab(\REGB_BLOCK|oQ [0]),
	.datac(\ALU_BLOCK|arith_unit|Carryflag|oQ~regout ),
	.datad(\REGA_BLOCK|oQ [0]),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[0].Fulladder|OR_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[0].Fulladder|OR_0~0 .lut_mask = 16'hEC80;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[0].Fulladder|OR_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~2 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~2_combout  = (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~1_combout  & ((\REGA_BLOCK|oQ [1] & ((\REGB_BLOCK|oQ [1]) # 
// (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[0].Fulladder|OR_0~0_combout ))) # (!\REGA_BLOCK|oQ [1] & (\REGB_BLOCK|oQ [1] & \ALU_BLOCK|arith_unit|bit16Adder|forlooping[0].Fulladder|OR_0~0_combout ))))

	.dataa(\REGA_BLOCK|oQ [1]),
	.datab(\REGB_BLOCK|oQ [1]),
	.datac(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~1_combout ),
	.datad(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[0].Fulladder|OR_0~0_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~2 .lut_mask = 16'hE080;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|OR_0~0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|OR_0~0_combout  = (\REGB_BLOCK|oQ [3] & ((\REGA_BLOCK|oQ [3]) # ((\ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~0_combout ) # 
// (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~2_combout )))) # (!\REGB_BLOCK|oQ [3] & (\REGA_BLOCK|oQ [3] & ((\ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~0_combout ) # 
// (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~2_combout ))))

	.dataa(\REGB_BLOCK|oQ [3]),
	.datab(\REGA_BLOCK|oQ [3]),
	.datac(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~0_combout ),
	.datad(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~2_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|OR_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|OR_0~0 .lut_mask = 16'hEEE8;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|OR_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[4].Fulladder|OR_0~0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[4].Fulladder|OR_0~0_combout  = (\REGB_BLOCK|oQ [4] & ((\REGA_BLOCK|oQ [4]) # (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|OR_0~0_combout ))) # (!\REGB_BLOCK|oQ [4] & (\REGA_BLOCK|oQ [4] & 
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|OR_0~0_combout ))

	.dataa(\REGB_BLOCK|oQ [4]),
	.datab(vcc),
	.datac(\REGA_BLOCK|oQ [4]),
	.datad(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|OR_0~0_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[4].Fulladder|OR_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[4].Fulladder|OR_0~0 .lut_mask = 16'hFAA0;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[4].Fulladder|OR_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[5].Fulladder|OR_0~0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[5].Fulladder|OR_0~0_combout  = (\REGB_BLOCK|oQ [5] & ((\REGA_BLOCK|oQ [5]) # (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[4].Fulladder|OR_0~0_combout ))) # (!\REGB_BLOCK|oQ [5] & (\REGA_BLOCK|oQ [5] & 
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[4].Fulladder|OR_0~0_combout ))

	.dataa(vcc),
	.datab(\REGB_BLOCK|oQ [5]),
	.datac(\REGA_BLOCK|oQ [5]),
	.datad(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[4].Fulladder|OR_0~0_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[5].Fulladder|OR_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[5].Fulladder|OR_0~0 .lut_mask = 16'hFCC0;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[5].Fulladder|OR_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[6].Fulladder|OR_0~0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[6].Fulladder|OR_0~0_combout  = (\REGA_BLOCK|oQ [6] & ((\REGB_BLOCK|oQ [6]) # (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[5].Fulladder|OR_0~0_combout ))) # (!\REGA_BLOCK|oQ [6] & (\REGB_BLOCK|oQ [6] & 
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[5].Fulladder|OR_0~0_combout ))

	.dataa(vcc),
	.datab(\REGA_BLOCK|oQ [6]),
	.datac(\REGB_BLOCK|oQ [6]),
	.datad(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[5].Fulladder|OR_0~0_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[6].Fulladder|OR_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[6].Fulladder|OR_0~0 .lut_mask = 16'hFCC0;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[6].Fulladder|OR_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cycloneii_lcell_comb \REGB_BLOCK|oQ~13 (
// Equation(s):
// \REGB_BLOCK|oQ~13_combout  = (\iRegBCommand~combout [0] & (\iB~combout [6])) # (!\iRegBCommand~combout [0] & ((\iB~combout [8])))

	.dataa(\iB~combout [6]),
	.datab(\iRegBCommand~combout [0]),
	.datac(vcc),
	.datad(\iB~combout [8]),
	.cin(gnd),
	.combout(\REGB_BLOCK|oQ~13_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BLOCK|oQ~13 .lut_mask = 16'hBB88;
defparam \REGB_BLOCK|oQ~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N9
cycloneii_lcell_ff \REGB_BLOCK|oQ[7] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGB_BLOCK|oQ~13_combout ),
	.sdata(\iB~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegBCommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGB_BLOCK|oQ [7]));

// Location: LCCOMB_X35_Y22_N12
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~2 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~2_combout  = (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~1_combout  & ((\REGA_BLOCK|oQ [7] & ((\ALU_BLOCK|arith_unit|bit16Adder|forlooping[6].Fulladder|OR_0~0_combout ) # 
// (\REGB_BLOCK|oQ [7]))) # (!\REGA_BLOCK|oQ [7] & (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[6].Fulladder|OR_0~0_combout  & \REGB_BLOCK|oQ [7]))))

	.dataa(\REGA_BLOCK|oQ [7]),
	.datab(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~1_combout ),
	.datac(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[6].Fulladder|OR_0~0_combout ),
	.datad(\REGB_BLOCK|oQ [7]),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~2 .lut_mask = 16'hC880;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|OR_0~0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|OR_0~0_combout  = (\REGA_BLOCK|oQ [9] & ((\ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~0_combout ) # ((\REGB_BLOCK|oQ [9]) # 
// (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~2_combout )))) # (!\REGA_BLOCK|oQ [9] & (\REGB_BLOCK|oQ [9] & ((\ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~0_combout ) # 
// (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~2_combout ))))

	.dataa(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~0_combout ),
	.datab(\REGA_BLOCK|oQ [9]),
	.datac(\REGB_BLOCK|oQ [9]),
	.datad(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~2_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|OR_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|OR_0~0 .lut_mask = 16'hFCE8;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|OR_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[10].Fulladder|OR_0~0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[10].Fulladder|OR_0~0_combout  = (\REGA_BLOCK|oQ [10] & ((\REGB_BLOCK|oQ [10]) # (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|OR_0~0_combout ))) # (!\REGA_BLOCK|oQ [10] & (\REGB_BLOCK|oQ [10] & 
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|OR_0~0_combout ))

	.dataa(\REGA_BLOCK|oQ [10]),
	.datab(vcc),
	.datac(\REGB_BLOCK|oQ [10]),
	.datad(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|OR_0~0_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[10].Fulladder|OR_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[10].Fulladder|OR_0~0 .lut_mask = 16'hFAA0;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[10].Fulladder|OR_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iA[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iA~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iA[10]));
// synopsys translate_off
defparam \iA[10]~I .input_async_reset = "none";
defparam \iA[10]~I .input_power_up = "low";
defparam \iA[10]~I .input_register_mode = "none";
defparam \iA[10]~I .input_sync_reset = "none";
defparam \iA[10]~I .oe_async_reset = "none";
defparam \iA[10]~I .oe_power_up = "low";
defparam \iA[10]~I .oe_register_mode = "none";
defparam \iA[10]~I .oe_sync_reset = "none";
defparam \iA[10]~I .operation_mode = "input";
defparam \iA[10]~I .output_async_reset = "none";
defparam \iA[10]~I .output_power_up = "low";
defparam \iA[10]~I .output_register_mode = "none";
defparam \iA[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneii_lcell_comb \REGA_BLOCK|oQ~9 (
// Equation(s):
// \REGA_BLOCK|oQ~9_combout  = (\iRegACommand~combout [0] & ((\iA~combout [10]))) # (!\iRegACommand~combout [0] & (\iA~combout [12]))

	.dataa(\iA~combout [12]),
	.datab(\iA~combout [10]),
	.datac(vcc),
	.datad(\iRegACommand~combout [0]),
	.cin(gnd),
	.combout(\REGA_BLOCK|oQ~9_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BLOCK|oQ~9 .lut_mask = 16'hCCAA;
defparam \REGA_BLOCK|oQ~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iA[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iA~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iA[11]));
// synopsys translate_off
defparam \iA[11]~I .input_async_reset = "none";
defparam \iA[11]~I .input_power_up = "low";
defparam \iA[11]~I .input_register_mode = "none";
defparam \iA[11]~I .input_sync_reset = "none";
defparam \iA[11]~I .oe_async_reset = "none";
defparam \iA[11]~I .oe_power_up = "low";
defparam \iA[11]~I .oe_register_mode = "none";
defparam \iA[11]~I .oe_sync_reset = "none";
defparam \iA[11]~I .operation_mode = "input";
defparam \iA[11]~I .output_async_reset = "none";
defparam \iA[11]~I .output_power_up = "low";
defparam \iA[11]~I .output_register_mode = "none";
defparam \iA[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y20_N27
cycloneii_lcell_ff \REGA_BLOCK|oQ[11] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGA_BLOCK|oQ~9_combout ),
	.sdata(\iA~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegACommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGA_BLOCK|oQ [11]));

// Location: LCCOMB_X35_Y22_N18
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~2 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~2_combout  = (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~1_combout  & ((\REGB_BLOCK|oQ [11] & ((\ALU_BLOCK|arith_unit|bit16Adder|forlooping[10].Fulladder|OR_0~0_combout ) # 
// (\REGA_BLOCK|oQ [11]))) # (!\REGB_BLOCK|oQ [11] & (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[10].Fulladder|OR_0~0_combout  & \REGA_BLOCK|oQ [11]))))

	.dataa(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~1_combout ),
	.datab(\REGB_BLOCK|oQ [11]),
	.datac(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[10].Fulladder|OR_0~0_combout ),
	.datad(\REGA_BLOCK|oQ [11]),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~2 .lut_mask = 16'hA880;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[13].Fulladder|OR_0~0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[13].Fulladder|OR_0~0_combout  = (\REGB_BLOCK|oQ [13] & ((\ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~0_combout ) # ((\REGA_BLOCK|oQ [13]) # 
// (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~2_combout )))) # (!\REGB_BLOCK|oQ [13] & (\REGA_BLOCK|oQ [13] & ((\ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~0_combout ) # 
// (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~2_combout ))))

	.dataa(\REGB_BLOCK|oQ [13]),
	.datab(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~0_combout ),
	.datac(\REGA_BLOCK|oQ [13]),
	.datad(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~2_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[13].Fulladder|OR_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[13].Fulladder|OR_0~0 .lut_mask = 16'hFAE8;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[13].Fulladder|OR_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[14].Fulladder|OR_0~0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[14].Fulladder|OR_0~0_combout  = (\REGA_BLOCK|oQ [14] & ((\REGB_BLOCK|oQ [14]) # (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[13].Fulladder|OR_0~0_combout ))) # (!\REGA_BLOCK|oQ [14] & (\REGB_BLOCK|oQ [14] & 
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[13].Fulladder|OR_0~0_combout ))

	.dataa(\REGA_BLOCK|oQ [14]),
	.datab(vcc),
	.datac(\REGB_BLOCK|oQ [14]),
	.datad(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[13].Fulladder|OR_0~0_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[14].Fulladder|OR_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[14].Fulladder|OR_0~0 .lut_mask = 16'hFAA0;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[14].Fulladder|OR_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N8
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[15].Fulladder|OR_0~0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[15].Fulladder|OR_0~0_combout  = (\REGB_BLOCK|oQ [15] & ((\REGA_BLOCK|oQ [15]) # (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[14].Fulladder|OR_0~0_combout ))) # (!\REGB_BLOCK|oQ [15] & (\REGA_BLOCK|oQ [15] & 
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[14].Fulladder|OR_0~0_combout ))

	.dataa(\REGB_BLOCK|oQ [15]),
	.datab(vcc),
	.datac(\REGA_BLOCK|oQ [15]),
	.datad(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[14].Fulladder|OR_0~0_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[15].Fulladder|OR_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[15].Fulladder|OR_0~0 .lut_mask = 16'hFAA0;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[15].Fulladder|OR_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iAluOpcode[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iAluOpcode~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iAluOpcode[1]));
// synopsys translate_off
defparam \iAluOpcode[1]~I .input_async_reset = "none";
defparam \iAluOpcode[1]~I .input_power_up = "low";
defparam \iAluOpcode[1]~I .input_register_mode = "none";
defparam \iAluOpcode[1]~I .input_sync_reset = "none";
defparam \iAluOpcode[1]~I .oe_async_reset = "none";
defparam \iAluOpcode[1]~I .oe_power_up = "low";
defparam \iAluOpcode[1]~I .oe_register_mode = "none";
defparam \iAluOpcode[1]~I .oe_sync_reset = "none";
defparam \iAluOpcode[1]~I .operation_mode = "input";
defparam \iAluOpcode[1]~I .output_async_reset = "none";
defparam \iAluOpcode[1]~I .output_power_up = "low";
defparam \iAluOpcode[1]~I .output_register_mode = "none";
defparam \iAluOpcode[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iAluOpcode[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iAluOpcode~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iAluOpcode[2]));
// synopsys translate_off
defparam \iAluOpcode[2]~I .input_async_reset = "none";
defparam \iAluOpcode[2]~I .input_power_up = "low";
defparam \iAluOpcode[2]~I .input_register_mode = "none";
defparam \iAluOpcode[2]~I .input_sync_reset = "none";
defparam \iAluOpcode[2]~I .oe_async_reset = "none";
defparam \iAluOpcode[2]~I .oe_power_up = "low";
defparam \iAluOpcode[2]~I .oe_register_mode = "none";
defparam \iAluOpcode[2]~I .oe_sync_reset = "none";
defparam \iAluOpcode[2]~I .operation_mode = "input";
defparam \iAluOpcode[2]~I .output_async_reset = "none";
defparam \iAluOpcode[2]~I .output_power_up = "low";
defparam \iAluOpcode[2]~I .output_register_mode = "none";
defparam \iAluOpcode[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|NOR_resetpin (
// Equation(s):
// \ALU_BLOCK|arith_unit|NOR_resetpin~combout  = (\iAluOpcode~combout [0] $ (!\iAluOpcode~combout [1])) # (!\iAluOpcode~combout [2])

	.dataa(\iAluOpcode~combout [0]),
	.datab(vcc),
	.datac(\iAluOpcode~combout [1]),
	.datad(\iAluOpcode~combout [2]),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|NOR_resetpin~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|NOR_resetpin .lut_mask = 16'hA5FF;
defparam \ALU_BLOCK|arith_unit|NOR_resetpin .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N9
cycloneii_lcell_ff \ALU_BLOCK|arith_unit|Carryflag|oQ (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[15].Fulladder|OR_0~0_combout ),
	.sdata(gnd),
	.aclr(\ALU_BLOCK|arith_unit|NOR_resetpin~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU_BLOCK|arith_unit|Carryflag|oQ~regout ));

// Location: LCCOMB_X36_Y22_N18
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|nAdderCin (
// Equation(s):
// \ALU_BLOCK|arith_unit|nAdderCin~combout  = (\iAluOpcode~combout [1] & (!\iAluOpcode~combout [0] & \ALU_BLOCK|arith_unit|Carryflag|oQ~regout ))

	.dataa(\iAluOpcode~combout [1]),
	.datab(\iAluOpcode~combout [0]),
	.datac(\ALU_BLOCK|arith_unit|Carryflag|oQ~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|nAdderCin~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|nAdderCin .lut_mask = 16'h2020;
defparam \ALU_BLOCK|arith_unit|nAdderCin .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cycloneii_lcell_comb \REGB_BLOCK|oQ[15]~1 (
// Equation(s):
// \REGB_BLOCK|oQ[15]~1_combout  = (\iRegBCommand~combout [2] & ((\iB~combout [15]))) # (!\iRegBCommand~combout [2] & (\iB~combout [14]))

	.dataa(\iRegBCommand~combout [2]),
	.datab(\iB~combout [14]),
	.datac(vcc),
	.datad(\iB~combout [15]),
	.cin(gnd),
	.combout(\REGB_BLOCK|oQ[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BLOCK|oQ[15]~1 .lut_mask = 16'hEE44;
defparam \REGB_BLOCK|oQ[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cycloneii_lcell_comb \REGB_BLOCK|oQ~5 (
// Equation(s):
// \REGB_BLOCK|oQ~5_combout  = (\iRegBCommand~combout [2] & (((\iB~combout [15])))) # (!\iRegBCommand~combout [2] & (\iB~combout [0] & (\iRegBCommand~combout [1])))

	.dataa(\iB~combout [0]),
	.datab(\iRegBCommand~combout [1]),
	.datac(\iRegBCommand~combout [2]),
	.datad(\iB~combout [15]),
	.cin(gnd),
	.combout(\REGB_BLOCK|oQ~5_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BLOCK|oQ~5 .lut_mask = 16'hF808;
defparam \REGB_BLOCK|oQ~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N11
cycloneii_lcell_ff \REGB_BLOCK|oQ[15] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGB_BLOCK|oQ[15]~1_combout ),
	.sdata(\REGB_BLOCK|oQ~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\iRegBCommand~combout [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGB_BLOCK|oQ [15]));

// Location: LCCOMB_X34_Y20_N6
cycloneii_lcell_comb \REGA_BLOCK|oQ~13 (
// Equation(s):
// \REGA_BLOCK|oQ~13_combout  = (\iRegACommand~combout [0] & (\iA~combout [6])) # (!\iRegACommand~combout [0] & ((\iA~combout [8])))

	.dataa(\iA~combout [6]),
	.datab(\iA~combout [8]),
	.datac(vcc),
	.datad(\iRegACommand~combout [0]),
	.cin(gnd),
	.combout(\REGA_BLOCK|oQ~13_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BLOCK|oQ~13 .lut_mask = 16'hAACC;
defparam \REGA_BLOCK|oQ~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N7
cycloneii_lcell_ff \REGA_BLOCK|oQ[7] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGA_BLOCK|oQ~13_combout ),
	.sdata(\iA~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegACommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGA_BLOCK|oQ [7]));

// Location: LCCOMB_X34_Y21_N18
cycloneii_lcell_comb \REGB_BLOCK|oQ~16 (
// Equation(s):
// \REGB_BLOCK|oQ~16_combout  = (\iRegBCommand~combout [0] & (\iB~combout [3])) # (!\iRegBCommand~combout [0] & ((\iB~combout [5])))

	.dataa(\iB~combout [3]),
	.datab(\iB~combout [5]),
	.datac(vcc),
	.datad(\iRegBCommand~combout [0]),
	.cin(gnd),
	.combout(\REGB_BLOCK|oQ~16_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BLOCK|oQ~16 .lut_mask = 16'hAACC;
defparam \REGB_BLOCK|oQ~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iB[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iB~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iB[4]));
// synopsys translate_off
defparam \iB[4]~I .input_async_reset = "none";
defparam \iB[4]~I .input_power_up = "low";
defparam \iB[4]~I .input_register_mode = "none";
defparam \iB[4]~I .input_sync_reset = "none";
defparam \iB[4]~I .oe_async_reset = "none";
defparam \iB[4]~I .oe_power_up = "low";
defparam \iB[4]~I .oe_register_mode = "none";
defparam \iB[4]~I .oe_sync_reset = "none";
defparam \iB[4]~I .operation_mode = "input";
defparam \iB[4]~I .output_async_reset = "none";
defparam \iB[4]~I .output_power_up = "low";
defparam \iB[4]~I .output_register_mode = "none";
defparam \iB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y21_N19
cycloneii_lcell_ff \REGB_BLOCK|oQ[4] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGB_BLOCK|oQ~16_combout ),
	.sdata(\iB~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegBCommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGB_BLOCK|oQ [4]));

// Location: LCCOMB_X35_Y21_N0
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|LessThan0~1 (
// Equation(s):
// \ALU_BLOCK|arith_unit|LessThan0~1_cout  = CARRY((\REGB_BLOCK|oQ [0] & !\REGA_BLOCK|oQ [0]))

	.dataa(\REGB_BLOCK|oQ [0]),
	.datab(\REGA_BLOCK|oQ [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU_BLOCK|arith_unit|LessThan0~1_cout ));
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|LessThan0~1 .lut_mask = 16'h0022;
defparam \ALU_BLOCK|arith_unit|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|LessThan0~3 (
// Equation(s):
// \ALU_BLOCK|arith_unit|LessThan0~3_cout  = CARRY((\REGA_BLOCK|oQ [1] & ((!\ALU_BLOCK|arith_unit|LessThan0~1_cout ) # (!\REGB_BLOCK|oQ [1]))) # (!\REGA_BLOCK|oQ [1] & (!\REGB_BLOCK|oQ [1] & !\ALU_BLOCK|arith_unit|LessThan0~1_cout )))

	.dataa(\REGA_BLOCK|oQ [1]),
	.datab(\REGB_BLOCK|oQ [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_BLOCK|arith_unit|LessThan0~1_cout ),
	.combout(),
	.cout(\ALU_BLOCK|arith_unit|LessThan0~3_cout ));
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|LessThan0~3 .lut_mask = 16'h002B;
defparam \ALU_BLOCK|arith_unit|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|LessThan0~5 (
// Equation(s):
// \ALU_BLOCK|arith_unit|LessThan0~5_cout  = CARRY((\REGA_BLOCK|oQ [2] & (\REGB_BLOCK|oQ [2] & !\ALU_BLOCK|arith_unit|LessThan0~3_cout )) # (!\REGA_BLOCK|oQ [2] & ((\REGB_BLOCK|oQ [2]) # (!\ALU_BLOCK|arith_unit|LessThan0~3_cout ))))

	.dataa(\REGA_BLOCK|oQ [2]),
	.datab(\REGB_BLOCK|oQ [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_BLOCK|arith_unit|LessThan0~3_cout ),
	.combout(),
	.cout(\ALU_BLOCK|arith_unit|LessThan0~5_cout ));
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|LessThan0~5 .lut_mask = 16'h004D;
defparam \ALU_BLOCK|arith_unit|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|LessThan0~7 (
// Equation(s):
// \ALU_BLOCK|arith_unit|LessThan0~7_cout  = CARRY((\REGB_BLOCK|oQ [3] & (\REGA_BLOCK|oQ [3] & !\ALU_BLOCK|arith_unit|LessThan0~5_cout )) # (!\REGB_BLOCK|oQ [3] & ((\REGA_BLOCK|oQ [3]) # (!\ALU_BLOCK|arith_unit|LessThan0~5_cout ))))

	.dataa(\REGB_BLOCK|oQ [3]),
	.datab(\REGA_BLOCK|oQ [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_BLOCK|arith_unit|LessThan0~5_cout ),
	.combout(),
	.cout(\ALU_BLOCK|arith_unit|LessThan0~7_cout ));
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|LessThan0~7 .lut_mask = 16'h004D;
defparam \ALU_BLOCK|arith_unit|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|LessThan0~9 (
// Equation(s):
// \ALU_BLOCK|arith_unit|LessThan0~9_cout  = CARRY((\REGA_BLOCK|oQ [4] & (\REGB_BLOCK|oQ [4] & !\ALU_BLOCK|arith_unit|LessThan0~7_cout )) # (!\REGA_BLOCK|oQ [4] & ((\REGB_BLOCK|oQ [4]) # (!\ALU_BLOCK|arith_unit|LessThan0~7_cout ))))

	.dataa(\REGA_BLOCK|oQ [4]),
	.datab(\REGB_BLOCK|oQ [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_BLOCK|arith_unit|LessThan0~7_cout ),
	.combout(),
	.cout(\ALU_BLOCK|arith_unit|LessThan0~9_cout ));
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|LessThan0~9 .lut_mask = 16'h004D;
defparam \ALU_BLOCK|arith_unit|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|LessThan0~11 (
// Equation(s):
// \ALU_BLOCK|arith_unit|LessThan0~11_cout  = CARRY((\REGA_BLOCK|oQ [5] & ((!\ALU_BLOCK|arith_unit|LessThan0~9_cout ) # (!\REGB_BLOCK|oQ [5]))) # (!\REGA_BLOCK|oQ [5] & (!\REGB_BLOCK|oQ [5] & !\ALU_BLOCK|arith_unit|LessThan0~9_cout )))

	.dataa(\REGA_BLOCK|oQ [5]),
	.datab(\REGB_BLOCK|oQ [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_BLOCK|arith_unit|LessThan0~9_cout ),
	.combout(),
	.cout(\ALU_BLOCK|arith_unit|LessThan0~11_cout ));
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|LessThan0~11 .lut_mask = 16'h002B;
defparam \ALU_BLOCK|arith_unit|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|LessThan0~13 (
// Equation(s):
// \ALU_BLOCK|arith_unit|LessThan0~13_cout  = CARRY((\REGB_BLOCK|oQ [6] & ((!\ALU_BLOCK|arith_unit|LessThan0~11_cout ) # (!\REGA_BLOCK|oQ [6]))) # (!\REGB_BLOCK|oQ [6] & (!\REGA_BLOCK|oQ [6] & !\ALU_BLOCK|arith_unit|LessThan0~11_cout )))

	.dataa(\REGB_BLOCK|oQ [6]),
	.datab(\REGA_BLOCK|oQ [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_BLOCK|arith_unit|LessThan0~11_cout ),
	.combout(),
	.cout(\ALU_BLOCK|arith_unit|LessThan0~13_cout ));
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|LessThan0~13 .lut_mask = 16'h002B;
defparam \ALU_BLOCK|arith_unit|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N14
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|LessThan0~15 (
// Equation(s):
// \ALU_BLOCK|arith_unit|LessThan0~15_cout  = CARRY((\REGB_BLOCK|oQ [7] & (\REGA_BLOCK|oQ [7] & !\ALU_BLOCK|arith_unit|LessThan0~13_cout )) # (!\REGB_BLOCK|oQ [7] & ((\REGA_BLOCK|oQ [7]) # (!\ALU_BLOCK|arith_unit|LessThan0~13_cout ))))

	.dataa(\REGB_BLOCK|oQ [7]),
	.datab(\REGA_BLOCK|oQ [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_BLOCK|arith_unit|LessThan0~13_cout ),
	.combout(),
	.cout(\ALU_BLOCK|arith_unit|LessThan0~15_cout ));
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|LessThan0~15 .lut_mask = 16'h004D;
defparam \ALU_BLOCK|arith_unit|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|LessThan0~17 (
// Equation(s):
// \ALU_BLOCK|arith_unit|LessThan0~17_cout  = CARRY((\REGA_BLOCK|oQ [8] & (\REGB_BLOCK|oQ [8] & !\ALU_BLOCK|arith_unit|LessThan0~15_cout )) # (!\REGA_BLOCK|oQ [8] & ((\REGB_BLOCK|oQ [8]) # (!\ALU_BLOCK|arith_unit|LessThan0~15_cout ))))

	.dataa(\REGA_BLOCK|oQ [8]),
	.datab(\REGB_BLOCK|oQ [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_BLOCK|arith_unit|LessThan0~15_cout ),
	.combout(),
	.cout(\ALU_BLOCK|arith_unit|LessThan0~17_cout ));
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|LessThan0~17 .lut_mask = 16'h004D;
defparam \ALU_BLOCK|arith_unit|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|LessThan0~19 (
// Equation(s):
// \ALU_BLOCK|arith_unit|LessThan0~19_cout  = CARRY((\REGA_BLOCK|oQ [9] & ((!\ALU_BLOCK|arith_unit|LessThan0~17_cout ) # (!\REGB_BLOCK|oQ [9]))) # (!\REGA_BLOCK|oQ [9] & (!\REGB_BLOCK|oQ [9] & !\ALU_BLOCK|arith_unit|LessThan0~17_cout )))

	.dataa(\REGA_BLOCK|oQ [9]),
	.datab(\REGB_BLOCK|oQ [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_BLOCK|arith_unit|LessThan0~17_cout ),
	.combout(),
	.cout(\ALU_BLOCK|arith_unit|LessThan0~19_cout ));
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|LessThan0~19 .lut_mask = 16'h002B;
defparam \ALU_BLOCK|arith_unit|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|LessThan0~21 (
// Equation(s):
// \ALU_BLOCK|arith_unit|LessThan0~21_cout  = CARRY((\REGA_BLOCK|oQ [10] & (\REGB_BLOCK|oQ [10] & !\ALU_BLOCK|arith_unit|LessThan0~19_cout )) # (!\REGA_BLOCK|oQ [10] & ((\REGB_BLOCK|oQ [10]) # (!\ALU_BLOCK|arith_unit|LessThan0~19_cout ))))

	.dataa(\REGA_BLOCK|oQ [10]),
	.datab(\REGB_BLOCK|oQ [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_BLOCK|arith_unit|LessThan0~19_cout ),
	.combout(),
	.cout(\ALU_BLOCK|arith_unit|LessThan0~21_cout ));
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|LessThan0~21 .lut_mask = 16'h004D;
defparam \ALU_BLOCK|arith_unit|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|LessThan0~23 (
// Equation(s):
// \ALU_BLOCK|arith_unit|LessThan0~23_cout  = CARRY((\REGA_BLOCK|oQ [11] & ((!\ALU_BLOCK|arith_unit|LessThan0~21_cout ) # (!\REGB_BLOCK|oQ [11]))) # (!\REGA_BLOCK|oQ [11] & (!\REGB_BLOCK|oQ [11] & !\ALU_BLOCK|arith_unit|LessThan0~21_cout )))

	.dataa(\REGA_BLOCK|oQ [11]),
	.datab(\REGB_BLOCK|oQ [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_BLOCK|arith_unit|LessThan0~21_cout ),
	.combout(),
	.cout(\ALU_BLOCK|arith_unit|LessThan0~23_cout ));
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|LessThan0~23 .lut_mask = 16'h002B;
defparam \ALU_BLOCK|arith_unit|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|LessThan0~25 (
// Equation(s):
// \ALU_BLOCK|arith_unit|LessThan0~25_cout  = CARRY((\REGA_BLOCK|oQ [12] & (\REGB_BLOCK|oQ [12] & !\ALU_BLOCK|arith_unit|LessThan0~23_cout )) # (!\REGA_BLOCK|oQ [12] & ((\REGB_BLOCK|oQ [12]) # (!\ALU_BLOCK|arith_unit|LessThan0~23_cout ))))

	.dataa(\REGA_BLOCK|oQ [12]),
	.datab(\REGB_BLOCK|oQ [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_BLOCK|arith_unit|LessThan0~23_cout ),
	.combout(),
	.cout(\ALU_BLOCK|arith_unit|LessThan0~25_cout ));
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|LessThan0~25 .lut_mask = 16'h004D;
defparam \ALU_BLOCK|arith_unit|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|LessThan0~27 (
// Equation(s):
// \ALU_BLOCK|arith_unit|LessThan0~27_cout  = CARRY((\REGB_BLOCK|oQ [13] & (\REGA_BLOCK|oQ [13] & !\ALU_BLOCK|arith_unit|LessThan0~25_cout )) # (!\REGB_BLOCK|oQ [13] & ((\REGA_BLOCK|oQ [13]) # (!\ALU_BLOCK|arith_unit|LessThan0~25_cout ))))

	.dataa(\REGB_BLOCK|oQ [13]),
	.datab(\REGA_BLOCK|oQ [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_BLOCK|arith_unit|LessThan0~25_cout ),
	.combout(),
	.cout(\ALU_BLOCK|arith_unit|LessThan0~27_cout ));
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|LessThan0~27 .lut_mask = 16'h004D;
defparam \ALU_BLOCK|arith_unit|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|LessThan0~29 (
// Equation(s):
// \ALU_BLOCK|arith_unit|LessThan0~29_cout  = CARRY((\REGA_BLOCK|oQ [14] & (\REGB_BLOCK|oQ [14] & !\ALU_BLOCK|arith_unit|LessThan0~27_cout )) # (!\REGA_BLOCK|oQ [14] & ((\REGB_BLOCK|oQ [14]) # (!\ALU_BLOCK|arith_unit|LessThan0~27_cout ))))

	.dataa(\REGA_BLOCK|oQ [14]),
	.datab(\REGB_BLOCK|oQ [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU_BLOCK|arith_unit|LessThan0~27_cout ),
	.combout(),
	.cout(\ALU_BLOCK|arith_unit|LessThan0~29_cout ));
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|LessThan0~29 .lut_mask = 16'h004D;
defparam \ALU_BLOCK|arith_unit|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|LessThan0~30 (
// Equation(s):
// \ALU_BLOCK|arith_unit|LessThan0~30_combout  = (\REGB_BLOCK|oQ [15] & ((\ALU_BLOCK|arith_unit|LessThan0~29_cout ) # (!\REGA_BLOCK|oQ [15]))) # (!\REGB_BLOCK|oQ [15] & (\ALU_BLOCK|arith_unit|LessThan0~29_cout  & !\REGA_BLOCK|oQ [15]))

	.dataa(vcc),
	.datab(\REGB_BLOCK|oQ [15]),
	.datac(vcc),
	.datad(\REGA_BLOCK|oQ [15]),
	.cin(\ALU_BLOCK|arith_unit|LessThan0~29_cout ),
	.combout(\ALU_BLOCK|arith_unit|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|LessThan0~30 .lut_mask = 16'hC0FC;
defparam \ALU_BLOCK|arith_unit|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N24
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|XORgate|oX[0]~0 (
// Equation(s):
// \ALU_BLOCK|logic_unit|XORgate|oX[0]~0_combout  = \REGA_BLOCK|oQ [0] $ (\REGB_BLOCK|oQ [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\REGA_BLOCK|oQ [0]),
	.datad(\REGB_BLOCK|oQ [0]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|XORgate|oX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|XORgate|oX[0]~0 .lut_mask = 16'h0FF0;
defparam \ALU_BLOCK|logic_unit|XORgate|oX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[0]~10 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[0]~10_combout  = (\ALU_BLOCK|arith_unit|Equal0~0_combout  & (((!\ALU_BLOCK|arith_unit|LessThan0~30_combout  & \ALU_BLOCK|logic_unit|XORgate|oX[0]~0_combout )))) # (!\ALU_BLOCK|arith_unit|Equal0~0_combout  & 
// (\ALU_BLOCK|arith_unit|nAdderCin~combout  $ (((\ALU_BLOCK|logic_unit|XORgate|oX[0]~0_combout )))))

	.dataa(\ALU_BLOCK|arith_unit|Equal0~0_combout ),
	.datab(\ALU_BLOCK|arith_unit|nAdderCin~combout ),
	.datac(\ALU_BLOCK|arith_unit|LessThan0~30_combout ),
	.datad(\ALU_BLOCK|logic_unit|XORgate|oX[0]~0_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[0]~10 .lut_mask = 16'h1B44;
defparam \ALU_BLOCK|arith_unit|oAccumulator[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cycloneii_lcell_comb \ALU_BLOCK|LessThan0~0 (
// Equation(s):
// \ALU_BLOCK|LessThan0~0_combout  = ((!\iAluOpcode~combout [1] & !\iAluOpcode~combout [0])) # (!\iAluOpcode~combout [2])

	.dataa(\iAluOpcode~combout [1]),
	.datab(\iAluOpcode~combout [0]),
	.datac(\iAluOpcode~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_BLOCK|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|LessThan0~0 .lut_mask = 16'h1F1F;
defparam \ALU_BLOCK|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[15]~0 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[15]~0_combout  = (!\iAluOpcode~combout [1] & (\iAluOpcode~combout [2] & !\iAluOpcode~combout [0]))

	.dataa(\iAluOpcode~combout [1]),
	.datab(\iAluOpcode~combout [2]),
	.datac(vcc),
	.datad(\iAluOpcode~combout [0]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[15]~0 .lut_mask = 16'h0044;
defparam \ALU_BLOCK|logic_unit|oX[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N18
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[0]~1 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[0]~1_combout  = (\REGB_BLOCK|oQ [0] & ((\REGA_BLOCK|oQ [0] & (\iAluOpcode~combout [1])) # (!\REGA_BLOCK|oQ [0] & ((!\iAluOpcode~combout [0]))))) # (!\REGB_BLOCK|oQ [0] & (\iAluOpcode~combout [1] $ (((\iAluOpcode~combout [0]) # 
// (!\REGA_BLOCK|oQ [0])))))

	.dataa(\REGB_BLOCK|oQ [0]),
	.datab(\iAluOpcode~combout [1]),
	.datac(\REGA_BLOCK|oQ [0]),
	.datad(\iAluOpcode~combout [0]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[0]~1 .lut_mask = 16'h91CB;
defparam \ALU_BLOCK|logic_unit|oX[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N0
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[0]~2 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[0]~2_combout  = (\iAluOpcode~combout [2] & (\ALU_BLOCK|logic_unit|oX[15]~0_combout  & (\ALU_BLOCK|logic_unit|XORgate|oX[0]~0_combout ))) # (!\iAluOpcode~combout [2] & ((\ALU_BLOCK|logic_unit|oX[0]~1_combout ) # 
// ((\ALU_BLOCK|logic_unit|oX[15]~0_combout  & \ALU_BLOCK|logic_unit|XORgate|oX[0]~0_combout ))))

	.dataa(\iAluOpcode~combout [2]),
	.datab(\ALU_BLOCK|logic_unit|oX[15]~0_combout ),
	.datac(\ALU_BLOCK|logic_unit|XORgate|oX[0]~0_combout ),
	.datad(\ALU_BLOCK|logic_unit|oX[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[0]~2 .lut_mask = 16'hD5C0;
defparam \ALU_BLOCK|logic_unit|oX[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N6
cycloneii_lcell_comb \ALU_BLOCK|oAccumulator[0]~0 (
// Equation(s):
// \ALU_BLOCK|oAccumulator[0]~0_combout  = (\ALU_BLOCK|LessThan0~0_combout  & ((\ALU_BLOCK|logic_unit|oX[0]~2_combout ))) # (!\ALU_BLOCK|LessThan0~0_combout  & (\ALU_BLOCK|arith_unit|oAccumulator[0]~10_combout ))

	.dataa(\ALU_BLOCK|arith_unit|oAccumulator[0]~10_combout ),
	.datab(\ALU_BLOCK|LessThan0~0_combout ),
	.datac(vcc),
	.datad(\ALU_BLOCK|logic_unit|oX[0]~2_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|oAccumulator[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|oAccumulator[0]~0 .lut_mask = 16'hEE22;
defparam \ALU_BLOCK|oAccumulator[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N8
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|Equal0~0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|Equal0~0_combout  = (\iAluOpcode~combout [1] & \iAluOpcode~combout [0])

	.dataa(\iAluOpcode~combout [1]),
	.datab(vcc),
	.datac(\iAluOpcode~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|Equal0~0 .lut_mask = 16'hA0A0;
defparam \ALU_BLOCK|arith_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N28
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[1]~11 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[1]~11_combout  = (!\ALU_BLOCK|arith_unit|Equal0~0_combout  & (\REGA_BLOCK|oQ [1] $ (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[0].Fulladder|OR_0~0_combout  $ (\REGB_BLOCK|oQ [1]))))

	.dataa(\REGA_BLOCK|oQ [1]),
	.datab(\ALU_BLOCK|arith_unit|Equal0~0_combout ),
	.datac(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[0].Fulladder|OR_0~0_combout ),
	.datad(\REGB_BLOCK|oQ [1]),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[1]~11 .lut_mask = 16'h2112;
defparam \ALU_BLOCK|arith_unit|oAccumulator[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneii_lcell_comb \REGA_BLOCK|oQ~19 (
// Equation(s):
// \REGA_BLOCK|oQ~19_combout  = (\iRegACommand~combout [0] & ((\iA~combout [0]))) # (!\iRegACommand~combout [0] & (\iA~combout [2]))

	.dataa(\iA~combout [2]),
	.datab(\iA~combout [0]),
	.datac(vcc),
	.datad(\iRegACommand~combout [0]),
	.cin(gnd),
	.combout(\REGA_BLOCK|oQ~19_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BLOCK|oQ~19 .lut_mask = 16'hCCAA;
defparam \REGA_BLOCK|oQ~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N31
cycloneii_lcell_ff \REGA_BLOCK|oQ[1] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGA_BLOCK|oQ~19_combout ),
	.sdata(\iA~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegACommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGA_BLOCK|oQ [1]));

// Location: LCCOMB_X37_Y22_N16
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|Halfsubtracter|oDiff (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|Halfsubtracter|oDiff~combout  = \REGB_BLOCK|oQ [1] $ (\REGA_BLOCK|oQ [1] $ (((\REGB_BLOCK|oQ [0] & !\REGA_BLOCK|oQ [0]))))

	.dataa(\REGB_BLOCK|oQ [0]),
	.datab(\REGB_BLOCK|oQ [1]),
	.datac(\REGA_BLOCK|oQ [0]),
	.datad(\REGA_BLOCK|oQ [1]),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|Halfsubtracter|oDiff~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|Halfsubtracter|oDiff .lut_mask = 16'h39C6;
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|Halfsubtracter|oDiff .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[1]~12 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[1]~12_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[1]~11_combout ) # ((\ALU_BLOCK|arith_unit|Equal0~0_combout  & (!\ALU_BLOCK|arith_unit|LessThan0~30_combout  & 
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|Halfsubtracter|oDiff~combout )))

	.dataa(\ALU_BLOCK|arith_unit|Equal0~0_combout ),
	.datab(\ALU_BLOCK|arith_unit|oAccumulator[1]~11_combout ),
	.datac(\ALU_BLOCK|arith_unit|LessThan0~30_combout ),
	.datad(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|Halfsubtracter|oDiff~combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[1]~12 .lut_mask = 16'hCECC;
defparam \ALU_BLOCK|arith_unit|oAccumulator[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[1]~3 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[1]~3_combout  = (\REGB_BLOCK|oQ [1] & ((\REGA_BLOCK|oQ [1] & ((\iAluOpcode~combout [1]))) # (!\REGA_BLOCK|oQ [1] & (!\iAluOpcode~combout [0])))) # (!\REGB_BLOCK|oQ [1] & (\iAluOpcode~combout [1] $ (((\iAluOpcode~combout [0]) # 
// (!\REGA_BLOCK|oQ [1])))))

	.dataa(\iAluOpcode~combout [0]),
	.datab(\REGB_BLOCK|oQ [1]),
	.datac(\iAluOpcode~combout [1]),
	.datad(\REGA_BLOCK|oQ [1]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[1]~3 .lut_mask = 16'hD247;
defparam \ALU_BLOCK|logic_unit|oX[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|XORgate|oX[1]~1 (
// Equation(s):
// \ALU_BLOCK|logic_unit|XORgate|oX[1]~1_combout  = \REGB_BLOCK|oQ [1] $ (\REGA_BLOCK|oQ [1])

	.dataa(vcc),
	.datab(\REGB_BLOCK|oQ [1]),
	.datac(vcc),
	.datad(\REGA_BLOCK|oQ [1]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|XORgate|oX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|XORgate|oX[1]~1 .lut_mask = 16'h33CC;
defparam \ALU_BLOCK|logic_unit|XORgate|oX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[1]~4 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[1]~4_combout  = (\iAluOpcode~combout [2] & (\ALU_BLOCK|logic_unit|oX[15]~0_combout  & ((\ALU_BLOCK|logic_unit|XORgate|oX[1]~1_combout )))) # (!\iAluOpcode~combout [2] & ((\ALU_BLOCK|logic_unit|oX[1]~3_combout ) # 
// ((\ALU_BLOCK|logic_unit|oX[15]~0_combout  & \ALU_BLOCK|logic_unit|XORgate|oX[1]~1_combout ))))

	.dataa(\iAluOpcode~combout [2]),
	.datab(\ALU_BLOCK|logic_unit|oX[15]~0_combout ),
	.datac(\ALU_BLOCK|logic_unit|oX[1]~3_combout ),
	.datad(\ALU_BLOCK|logic_unit|XORgate|oX[1]~1_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[1]~4 .lut_mask = 16'hDC50;
defparam \ALU_BLOCK|logic_unit|oX[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N30
cycloneii_lcell_comb \ALU_BLOCK|oAccumulator[1]~1 (
// Equation(s):
// \ALU_BLOCK|oAccumulator[1]~1_combout  = (\ALU_BLOCK|LessThan0~0_combout  & ((\ALU_BLOCK|logic_unit|oX[1]~4_combout ))) # (!\ALU_BLOCK|LessThan0~0_combout  & (\ALU_BLOCK|arith_unit|oAccumulator[1]~12_combout ))

	.dataa(\ALU_BLOCK|arith_unit|oAccumulator[1]~12_combout ),
	.datab(\ALU_BLOCK|LessThan0~0_combout ),
	.datac(vcc),
	.datad(\ALU_BLOCK|logic_unit|oX[1]~4_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|oAccumulator[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|oAccumulator[1]~1 .lut_mask = 16'hEE22;
defparam \ALU_BLOCK|oAccumulator[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N16
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|XORgate|oX[2]~2 (
// Equation(s):
// \ALU_BLOCK|logic_unit|XORgate|oX[2]~2_combout  = \REGA_BLOCK|oQ [2] $ (\REGB_BLOCK|oQ [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\REGA_BLOCK|oQ [2]),
	.datad(\REGB_BLOCK|oQ [2]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|XORgate|oX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|XORgate|oX[2]~2 .lut_mask = 16'h0FF0;
defparam \ALU_BLOCK|logic_unit|XORgate|oX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N26
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[2]~5 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[2]~5_combout  = (\REGB_BLOCK|oQ [2] & ((\REGA_BLOCK|oQ [2] & (\iAluOpcode~combout [1])) # (!\REGA_BLOCK|oQ [2] & ((!\iAluOpcode~combout [0]))))) # (!\REGB_BLOCK|oQ [2] & (\iAluOpcode~combout [1] $ (((\iAluOpcode~combout [0]) # 
// (!\REGA_BLOCK|oQ [2])))))

	.dataa(\REGB_BLOCK|oQ [2]),
	.datab(\REGA_BLOCK|oQ [2]),
	.datac(\iAluOpcode~combout [1]),
	.datad(\iAluOpcode~combout [0]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[2]~5 .lut_mask = 16'h85E3;
defparam \ALU_BLOCK|logic_unit|oX[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N12
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[2]~6 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[2]~6_combout  = (\iAluOpcode~combout [2] & (\ALU_BLOCK|logic_unit|oX[15]~0_combout  & (\ALU_BLOCK|logic_unit|XORgate|oX[2]~2_combout ))) # (!\iAluOpcode~combout [2] & ((\ALU_BLOCK|logic_unit|oX[2]~5_combout ) # 
// ((\ALU_BLOCK|logic_unit|oX[15]~0_combout  & \ALU_BLOCK|logic_unit|XORgate|oX[2]~2_combout ))))

	.dataa(\iAluOpcode~combout [2]),
	.datab(\ALU_BLOCK|logic_unit|oX[15]~0_combout ),
	.datac(\ALU_BLOCK|logic_unit|XORgate|oX[2]~2_combout ),
	.datad(\ALU_BLOCK|logic_unit|oX[2]~5_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[2]~6 .lut_mask = 16'hD5C0;
defparam \ALU_BLOCK|logic_unit|oX[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N14
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|Halfadder_1|oSum (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|Halfadder_1|oSum~combout  = \ALU_BLOCK|logic_unit|XORgate|oX[2]~2_combout  $ (((\REGA_BLOCK|oQ [1] & ((\ALU_BLOCK|arith_unit|bit16Adder|forlooping[0].Fulladder|OR_0~0_combout ) # (\REGB_BLOCK|oQ 
// [1]))) # (!\REGA_BLOCK|oQ [1] & (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[0].Fulladder|OR_0~0_combout  & \REGB_BLOCK|oQ [1]))))

	.dataa(\ALU_BLOCK|logic_unit|XORgate|oX[2]~2_combout ),
	.datab(\REGA_BLOCK|oQ [1]),
	.datac(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[0].Fulladder|OR_0~0_combout ),
	.datad(\REGB_BLOCK|oQ [1]),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|Halfadder_1|oSum~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|Halfadder_1|oSum .lut_mask = 16'h566A;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|Halfadder_1|oSum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|OR_0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|OR_0~combout  = (\REGA_BLOCK|oQ [1] & (!\REGA_BLOCK|oQ [0] & (\REGB_BLOCK|oQ [0] & \REGB_BLOCK|oQ [1]))) # (!\REGA_BLOCK|oQ [1] & ((\REGB_BLOCK|oQ [1]) # ((!\REGA_BLOCK|oQ [0] & 
// \REGB_BLOCK|oQ [0]))))

	.dataa(\REGA_BLOCK|oQ [1]),
	.datab(\REGA_BLOCK|oQ [0]),
	.datac(\REGB_BLOCK|oQ [0]),
	.datad(\REGB_BLOCK|oQ [1]),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|OR_0~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|OR_0 .lut_mask = 16'h7510;
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|OR_0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N4
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|Halfsubtracter|oDiff (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|Halfsubtracter|oDiff~combout  = \REGB_BLOCK|oQ [2] $ (\REGA_BLOCK|oQ [2] $ (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|OR_0~combout ))

	.dataa(\REGB_BLOCK|oQ [2]),
	.datab(vcc),
	.datac(\REGA_BLOCK|oQ [2]),
	.datad(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|OR_0~combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|Halfsubtracter|oDiff~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|Halfsubtracter|oDiff .lut_mask = 16'hA55A;
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|Halfsubtracter|oDiff .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[2]~13 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[2]~13_combout  = (\ALU_BLOCK|arith_unit|Equal0~0_combout  & (((!\ALU_BLOCK|arith_unit|LessThan0~30_combout  & \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|Halfsubtracter|oDiff~combout )))) # 
// (!\ALU_BLOCK|arith_unit|Equal0~0_combout  & (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|Halfadder_1|oSum~combout ))

	.dataa(\ALU_BLOCK|arith_unit|Equal0~0_combout ),
	.datab(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|Halfadder_1|oSum~combout ),
	.datac(\ALU_BLOCK|arith_unit|LessThan0~30_combout ),
	.datad(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|Halfsubtracter|oDiff~combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[2]~13 .lut_mask = 16'h4E44;
defparam \ALU_BLOCK|arith_unit|oAccumulator[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N2
cycloneii_lcell_comb \ALU_BLOCK|oAccumulator[2]~2 (
// Equation(s):
// \ALU_BLOCK|oAccumulator[2]~2_combout  = (\ALU_BLOCK|LessThan0~0_combout  & (\ALU_BLOCK|logic_unit|oX[2]~6_combout )) # (!\ALU_BLOCK|LessThan0~0_combout  & ((\ALU_BLOCK|arith_unit|oAccumulator[2]~13_combout )))

	.dataa(\ALU_BLOCK|logic_unit|oX[2]~6_combout ),
	.datab(\ALU_BLOCK|arith_unit|oAccumulator[2]~13_combout ),
	.datac(vcc),
	.datad(\ALU_BLOCK|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|oAccumulator[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|oAccumulator[2]~2 .lut_mask = 16'hAACC;
defparam \ALU_BLOCK|oAccumulator[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneii_lcell_comb \REGB_BLOCK|oQ~17 (
// Equation(s):
// \REGB_BLOCK|oQ~17_combout  = (\iRegBCommand~combout [0] & ((\iB~combout [2]))) # (!\iRegBCommand~combout [0] & (\iB~combout [4]))

	.dataa(\iB~combout [4]),
	.datab(\iRegBCommand~combout [0]),
	.datac(vcc),
	.datad(\iB~combout [2]),
	.cin(gnd),
	.combout(\REGB_BLOCK|oQ~17_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BLOCK|oQ~17 .lut_mask = 16'hEE22;
defparam \REGB_BLOCK|oQ~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N1
cycloneii_lcell_ff \REGB_BLOCK|oQ[3] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGB_BLOCK|oQ~17_combout ),
	.sdata(\iB~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegBCommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGB_BLOCK|oQ [3]));

// Location: LCCOMB_X36_Y21_N4
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[3]~7 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[3]~7_combout  = (\REGA_BLOCK|oQ [3] & (\iAluOpcode~combout [1] $ (((\iAluOpcode~combout [0] & !\REGB_BLOCK|oQ [3]))))) # (!\REGA_BLOCK|oQ [3] & ((\REGB_BLOCK|oQ [3] & (!\iAluOpcode~combout [0])) # (!\REGB_BLOCK|oQ [3] & 
// ((!\iAluOpcode~combout [1])))))

	.dataa(\iAluOpcode~combout [0]),
	.datab(\iAluOpcode~combout [1]),
	.datac(\REGA_BLOCK|oQ [3]),
	.datad(\REGB_BLOCK|oQ [3]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[3]~7 .lut_mask = 16'hC563;
defparam \ALU_BLOCK|logic_unit|oX[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|XORgate|oX[3]~3 (
// Equation(s):
// \ALU_BLOCK|logic_unit|XORgate|oX[3]~3_combout  = \REGA_BLOCK|oQ [3] $ (\REGB_BLOCK|oQ [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\REGA_BLOCK|oQ [3]),
	.datad(\REGB_BLOCK|oQ [3]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|XORgate|oX[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|XORgate|oX[3]~3 .lut_mask = 16'h0FF0;
defparam \ALU_BLOCK|logic_unit|XORgate|oX[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N8
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[3]~8 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[3]~8_combout  = (\iAluOpcode~combout [2] & (((\ALU_BLOCK|logic_unit|oX[15]~0_combout  & \ALU_BLOCK|logic_unit|XORgate|oX[3]~3_combout )))) # (!\iAluOpcode~combout [2] & ((\ALU_BLOCK|logic_unit|oX[3]~7_combout ) # 
// ((\ALU_BLOCK|logic_unit|oX[15]~0_combout  & \ALU_BLOCK|logic_unit|XORgate|oX[3]~3_combout ))))

	.dataa(\iAluOpcode~combout [2]),
	.datab(\ALU_BLOCK|logic_unit|oX[3]~7_combout ),
	.datac(\ALU_BLOCK|logic_unit|oX[15]~0_combout ),
	.datad(\ALU_BLOCK|logic_unit|XORgate|oX[3]~3_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[3]~8 .lut_mask = 16'hF444;
defparam \ALU_BLOCK|logic_unit|oX[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|OR_0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|OR_0~combout  = (\REGB_BLOCK|oQ [2] & ((\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|OR_0~combout ) # (!\REGA_BLOCK|oQ [2]))) # (!\REGB_BLOCK|oQ [2] & 
// (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|OR_0~combout  & !\REGA_BLOCK|oQ [2]))

	.dataa(vcc),
	.datab(\REGB_BLOCK|oQ [2]),
	.datac(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[1].Fullsubtracter|OR_0~combout ),
	.datad(\REGA_BLOCK|oQ [2]),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|OR_0~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|OR_0 .lut_mask = 16'hC0FC;
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|OR_0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[3].Fullsubtracter|Halfsubtracter|oDiff (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[3].Fullsubtracter|Halfsubtracter|oDiff~combout  = \REGB_BLOCK|oQ [3] $ (\REGA_BLOCK|oQ [3] $ (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|OR_0~combout ))

	.dataa(\REGB_BLOCK|oQ [3]),
	.datab(vcc),
	.datac(\REGA_BLOCK|oQ [3]),
	.datad(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|OR_0~combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[3].Fullsubtracter|Halfsubtracter|oDiff~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[3].Fullsubtracter|Halfsubtracter|oDiff .lut_mask = 16'hA55A;
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[3].Fullsubtracter|Halfsubtracter|oDiff .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|Halfadder_1|oSum (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|Halfadder_1|oSum~combout  = \REGB_BLOCK|oQ [3] $ (\REGA_BLOCK|oQ [3] $ (((\ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~0_combout ) # 
// (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~2_combout ))))

	.dataa(\REGB_BLOCK|oQ [3]),
	.datab(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~0_combout ),
	.datac(\REGA_BLOCK|oQ [3]),
	.datad(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[2].Fulladder|OR_0~2_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|Halfadder_1|oSum~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|Halfadder_1|oSum .lut_mask = 16'hA596;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|Halfadder_1|oSum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N2
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[15]~14 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout  = (\iAluOpcode~combout [0] & (!\ALU_BLOCK|arith_unit|LessThan0~30_combout  & \iAluOpcode~combout [1]))

	.dataa(\iAluOpcode~combout [0]),
	.datab(vcc),
	.datac(\ALU_BLOCK|arith_unit|LessThan0~30_combout ),
	.datad(\iAluOpcode~combout [1]),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[15]~14 .lut_mask = 16'h0A00;
defparam \ALU_BLOCK|arith_unit|oAccumulator[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[3]~15 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[3]~15_combout  = (\ALU_BLOCK|arith_unit|Equal0~0_combout  & (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[3].Fullsubtracter|Halfsubtracter|oDiff~combout  & ((\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout )))) # 
// (!\ALU_BLOCK|arith_unit|Equal0~0_combout  & ((\ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|Halfadder_1|oSum~combout ) # ((\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[3].Fullsubtracter|Halfsubtracter|oDiff~combout  & 
// \ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout ))))

	.dataa(\ALU_BLOCK|arith_unit|Equal0~0_combout ),
	.datab(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[3].Fullsubtracter|Halfsubtracter|oDiff~combout ),
	.datac(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|Halfadder_1|oSum~combout ),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[3]~15 .lut_mask = 16'hDC50;
defparam \ALU_BLOCK|arith_unit|oAccumulator[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N10
cycloneii_lcell_comb \ALU_BLOCK|oAccumulator[3]~3 (
// Equation(s):
// \ALU_BLOCK|oAccumulator[3]~3_combout  = (\ALU_BLOCK|LessThan0~0_combout  & (\ALU_BLOCK|logic_unit|oX[3]~8_combout )) # (!\ALU_BLOCK|LessThan0~0_combout  & ((\ALU_BLOCK|arith_unit|oAccumulator[3]~15_combout )))

	.dataa(vcc),
	.datab(\ALU_BLOCK|LessThan0~0_combout ),
	.datac(\ALU_BLOCK|logic_unit|oX[3]~8_combout ),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[3]~15_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|oAccumulator[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|oAccumulator[3]~3 .lut_mask = 16'hF3C0;
defparam \ALU_BLOCK|oAccumulator[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|XORgate|oX[4]~4 (
// Equation(s):
// \ALU_BLOCK|logic_unit|XORgate|oX[4]~4_combout  = \REGA_BLOCK|oQ [4] $ (\REGB_BLOCK|oQ [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\REGA_BLOCK|oQ [4]),
	.datad(\REGB_BLOCK|oQ [4]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|XORgate|oX[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|XORgate|oX[4]~4 .lut_mask = 16'h0FF0;
defparam \ALU_BLOCK|logic_unit|XORgate|oX[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|Halfadder|oSum (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|Halfadder|oSum~combout  = \REGB_BLOCK|oQ [4] $ (((\REGB_BLOCK|oQ [3] & ((\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|OR_0~combout ) # (!\REGA_BLOCK|oQ [3]))) # 
// (!\REGB_BLOCK|oQ [3] & (!\REGA_BLOCK|oQ [3] & \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|OR_0~combout ))))

	.dataa(\REGB_BLOCK|oQ [3]),
	.datab(\REGB_BLOCK|oQ [4]),
	.datac(\REGA_BLOCK|oQ [3]),
	.datad(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|OR_0~combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|Halfadder|oSum~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|Halfadder|oSum .lut_mask = 16'h63C6;
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|Halfadder|oSum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[4]~16 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[4]~16_combout  = (\ALU_BLOCK|arith_unit|Equal0~0_combout  & (!\ALU_BLOCK|arith_unit|LessThan0~30_combout  & (\REGA_BLOCK|oQ [4] $ (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|Halfadder|oSum~combout 
// ))))

	.dataa(\ALU_BLOCK|arith_unit|Equal0~0_combout ),
	.datab(\REGA_BLOCK|oQ [4]),
	.datac(\ALU_BLOCK|arith_unit|LessThan0~30_combout ),
	.datad(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|Halfadder|oSum~combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[4]~16 .lut_mask = 16'h0208;
defparam \ALU_BLOCK|arith_unit|oAccumulator[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[4]~17 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[4]~17_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[4]~16_combout ) # ((!\ALU_BLOCK|arith_unit|Equal0~0_combout  & (\ALU_BLOCK|logic_unit|XORgate|oX[4]~4_combout  $ 
// (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|OR_0~0_combout ))))

	.dataa(\ALU_BLOCK|arith_unit|Equal0~0_combout ),
	.datab(\ALU_BLOCK|logic_unit|XORgate|oX[4]~4_combout ),
	.datac(\ALU_BLOCK|arith_unit|oAccumulator[4]~16_combout ),
	.datad(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[3].Fulladder|OR_0~0_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[4]~17 .lut_mask = 16'hF1F4;
defparam \ALU_BLOCK|arith_unit|oAccumulator[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[4]~9 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[4]~9_combout  = (\REGA_BLOCK|oQ [4] & (\iAluOpcode~combout [1] $ (((\iAluOpcode~combout [0] & !\REGB_BLOCK|oQ [4]))))) # (!\REGA_BLOCK|oQ [4] & ((\REGB_BLOCK|oQ [4] & (!\iAluOpcode~combout [0])) # (!\REGB_BLOCK|oQ [4] & 
// ((!\iAluOpcode~combout [1])))))

	.dataa(\iAluOpcode~combout [0]),
	.datab(\iAluOpcode~combout [1]),
	.datac(\REGA_BLOCK|oQ [4]),
	.datad(\REGB_BLOCK|oQ [4]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[4]~9 .lut_mask = 16'hC563;
defparam \ALU_BLOCK|logic_unit|oX[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[4]~10 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[4]~10_combout  = (\ALU_BLOCK|logic_unit|oX[15]~0_combout  & ((\ALU_BLOCK|logic_unit|XORgate|oX[4]~4_combout ) # ((!\iAluOpcode~combout [2] & \ALU_BLOCK|logic_unit|oX[4]~9_combout )))) # (!\ALU_BLOCK|logic_unit|oX[15]~0_combout  & 
// (!\iAluOpcode~combout [2] & (\ALU_BLOCK|logic_unit|oX[4]~9_combout )))

	.dataa(\ALU_BLOCK|logic_unit|oX[15]~0_combout ),
	.datab(\iAluOpcode~combout [2]),
	.datac(\ALU_BLOCK|logic_unit|oX[4]~9_combout ),
	.datad(\ALU_BLOCK|logic_unit|XORgate|oX[4]~4_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[4]~10 .lut_mask = 16'hBA30;
defparam \ALU_BLOCK|logic_unit|oX[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cycloneii_lcell_comb \ALU_BLOCK|oAccumulator[4]~4 (
// Equation(s):
// \ALU_BLOCK|oAccumulator[4]~4_combout  = (\ALU_BLOCK|LessThan0~0_combout  & ((\ALU_BLOCK|logic_unit|oX[4]~10_combout ))) # (!\ALU_BLOCK|LessThan0~0_combout  & (\ALU_BLOCK|arith_unit|oAccumulator[4]~17_combout ))

	.dataa(vcc),
	.datab(\ALU_BLOCK|arith_unit|oAccumulator[4]~17_combout ),
	.datac(\ALU_BLOCK|LessThan0~0_combout ),
	.datad(\ALU_BLOCK|logic_unit|oX[4]~10_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|oAccumulator[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|oAccumulator[4]~4 .lut_mask = 16'hFC0C;
defparam \ALU_BLOCK|oAccumulator[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[5]~11 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[5]~11_combout  = (\REGA_BLOCK|oQ [5] & (\iAluOpcode~combout [1] $ (((\iAluOpcode~combout [0] & !\REGB_BLOCK|oQ [5]))))) # (!\REGA_BLOCK|oQ [5] & ((\REGB_BLOCK|oQ [5] & (!\iAluOpcode~combout [0])) # (!\REGB_BLOCK|oQ [5] & 
// ((!\iAluOpcode~combout [1])))))

	.dataa(\iAluOpcode~combout [0]),
	.datab(\iAluOpcode~combout [1]),
	.datac(\REGA_BLOCK|oQ [5]),
	.datad(\REGB_BLOCK|oQ [5]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[5]~11 .lut_mask = 16'hC563;
defparam \ALU_BLOCK|logic_unit|oX[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|XORgate|oX[5]~5 (
// Equation(s):
// \ALU_BLOCK|logic_unit|XORgate|oX[5]~5_combout  = \REGB_BLOCK|oQ [5] $ (\REGA_BLOCK|oQ [5])

	.dataa(\REGB_BLOCK|oQ [5]),
	.datab(vcc),
	.datac(\REGA_BLOCK|oQ [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|XORgate|oX[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|XORgate|oX[5]~5 .lut_mask = 16'h5A5A;
defparam \ALU_BLOCK|logic_unit|XORgate|oX[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[5]~12 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[5]~12_combout  = (\iAluOpcode~combout [2] & (\ALU_BLOCK|logic_unit|oX[15]~0_combout  & ((\ALU_BLOCK|logic_unit|XORgate|oX[5]~5_combout )))) # (!\iAluOpcode~combout [2] & ((\ALU_BLOCK|logic_unit|oX[5]~11_combout ) # 
// ((\ALU_BLOCK|logic_unit|oX[15]~0_combout  & \ALU_BLOCK|logic_unit|XORgate|oX[5]~5_combout ))))

	.dataa(\iAluOpcode~combout [2]),
	.datab(\ALU_BLOCK|logic_unit|oX[15]~0_combout ),
	.datac(\ALU_BLOCK|logic_unit|oX[5]~11_combout ),
	.datad(\ALU_BLOCK|logic_unit|XORgate|oX[5]~5_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[5]~12 .lut_mask = 16'hDC50;
defparam \ALU_BLOCK|logic_unit|oX[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[5]~18 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[5]~18_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout  & (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0~combout  $ (\REGB_BLOCK|oQ [5] $ (\REGA_BLOCK|oQ [5]))))

	.dataa(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0~combout ),
	.datab(\REGB_BLOCK|oQ [5]),
	.datac(\REGA_BLOCK|oQ [5]),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[5]~18 .lut_mask = 16'h9600;
defparam \ALU_BLOCK|arith_unit|oAccumulator[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[5]~19 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[5]~19_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[5]~18_combout ) # ((!\ALU_BLOCK|arith_unit|Equal0~0_combout  & (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[4].Fulladder|OR_0~0_combout  $ 
// (\ALU_BLOCK|logic_unit|XORgate|oX[5]~5_combout ))))

	.dataa(\ALU_BLOCK|arith_unit|Equal0~0_combout ),
	.datab(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[4].Fulladder|OR_0~0_combout ),
	.datac(\ALU_BLOCK|arith_unit|oAccumulator[5]~18_combout ),
	.datad(\ALU_BLOCK|logic_unit|XORgate|oX[5]~5_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[5]~19 .lut_mask = 16'hF1F4;
defparam \ALU_BLOCK|arith_unit|oAccumulator[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneii_lcell_comb \ALU_BLOCK|oAccumulator[5]~5 (
// Equation(s):
// \ALU_BLOCK|oAccumulator[5]~5_combout  = (\ALU_BLOCK|LessThan0~0_combout  & (\ALU_BLOCK|logic_unit|oX[5]~12_combout )) # (!\ALU_BLOCK|LessThan0~0_combout  & ((\ALU_BLOCK|arith_unit|oAccumulator[5]~19_combout )))

	.dataa(vcc),
	.datab(\ALU_BLOCK|logic_unit|oX[5]~12_combout ),
	.datac(\ALU_BLOCK|arith_unit|oAccumulator[5]~19_combout ),
	.datad(\ALU_BLOCK|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|oAccumulator[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|oAccumulator[5]~5 .lut_mask = 16'hCCF0;
defparam \ALU_BLOCK|oAccumulator[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|XORgate|oX[6]~6 (
// Equation(s):
// \ALU_BLOCK|logic_unit|XORgate|oX[6]~6_combout  = \REGA_BLOCK|oQ [6] $ (\REGB_BLOCK|oQ [6])

	.dataa(vcc),
	.datab(\REGA_BLOCK|oQ [6]),
	.datac(vcc),
	.datad(\REGB_BLOCK|oQ [6]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|XORgate|oX[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|XORgate|oX[6]~6 .lut_mask = 16'h33CC;
defparam \ALU_BLOCK|logic_unit|XORgate|oX[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[6]~13 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[6]~13_combout  = (\REGA_BLOCK|oQ [6] & (\iAluOpcode~combout [1] $ (((\iAluOpcode~combout [0] & !\REGB_BLOCK|oQ [6]))))) # (!\REGA_BLOCK|oQ [6] & ((\REGB_BLOCK|oQ [6] & (!\iAluOpcode~combout [0])) # (!\REGB_BLOCK|oQ [6] & 
// ((!\iAluOpcode~combout [1])))))

	.dataa(\iAluOpcode~combout [0]),
	.datab(\REGA_BLOCK|oQ [6]),
	.datac(\iAluOpcode~combout [1]),
	.datad(\REGB_BLOCK|oQ [6]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[6]~13 .lut_mask = 16'hD14B;
defparam \ALU_BLOCK|logic_unit|oX[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[6]~14 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[6]~14_combout  = (\ALU_BLOCK|logic_unit|oX[15]~0_combout  & ((\ALU_BLOCK|logic_unit|XORgate|oX[6]~6_combout ) # ((!\iAluOpcode~combout [2] & \ALU_BLOCK|logic_unit|oX[6]~13_combout )))) # (!\ALU_BLOCK|logic_unit|oX[15]~0_combout  & 
// (!\iAluOpcode~combout [2] & ((\ALU_BLOCK|logic_unit|oX[6]~13_combout ))))

	.dataa(\ALU_BLOCK|logic_unit|oX[15]~0_combout ),
	.datab(\iAluOpcode~combout [2]),
	.datac(\ALU_BLOCK|logic_unit|XORgate|oX[6]~6_combout ),
	.datad(\ALU_BLOCK|logic_unit|oX[6]~13_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[6]~14 .lut_mask = 16'hB3A0;
defparam \ALU_BLOCK|logic_unit|oX[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[6]~20 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[6]~20_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout  & (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[5].Fullsubtracter|OR_0~combout  $ (\REGA_BLOCK|oQ [6] $ (\REGB_BLOCK|oQ [6]))))

	.dataa(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[5].Fullsubtracter|OR_0~combout ),
	.datab(\REGA_BLOCK|oQ [6]),
	.datac(\REGB_BLOCK|oQ [6]),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[6]~20 .lut_mask = 16'h9600;
defparam \ALU_BLOCK|arith_unit|oAccumulator[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[6]~21 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[6]~21_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[6]~20_combout ) # ((!\ALU_BLOCK|arith_unit|Equal0~0_combout  & (\ALU_BLOCK|logic_unit|XORgate|oX[6]~6_combout  $ 
// (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[5].Fulladder|OR_0~0_combout ))))

	.dataa(\ALU_BLOCK|arith_unit|Equal0~0_combout ),
	.datab(\ALU_BLOCK|logic_unit|XORgate|oX[6]~6_combout ),
	.datac(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[5].Fulladder|OR_0~0_combout ),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[6]~20_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[6]~21 .lut_mask = 16'hFF14;
defparam \ALU_BLOCK|arith_unit|oAccumulator[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cycloneii_lcell_comb \ALU_BLOCK|oAccumulator[6]~6 (
// Equation(s):
// \ALU_BLOCK|oAccumulator[6]~6_combout  = (\ALU_BLOCK|LessThan0~0_combout  & (\ALU_BLOCK|logic_unit|oX[6]~14_combout )) # (!\ALU_BLOCK|LessThan0~0_combout  & ((\ALU_BLOCK|arith_unit|oAccumulator[6]~21_combout )))

	.dataa(\ALU_BLOCK|logic_unit|oX[6]~14_combout ),
	.datab(\ALU_BLOCK|arith_unit|oAccumulator[6]~21_combout ),
	.datac(vcc),
	.datad(\ALU_BLOCK|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|oAccumulator[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|oAccumulator[6]~6 .lut_mask = 16'hAACC;
defparam \ALU_BLOCK|oAccumulator[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|XORgate|oX[7]~7 (
// Equation(s):
// \ALU_BLOCK|logic_unit|XORgate|oX[7]~7_combout  = \REGA_BLOCK|oQ [7] $ (\REGB_BLOCK|oQ [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\REGA_BLOCK|oQ [7]),
	.datad(\REGB_BLOCK|oQ [7]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|XORgate|oX[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|XORgate|oX[7]~7 .lut_mask = 16'h0FF0;
defparam \ALU_BLOCK|logic_unit|XORgate|oX[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0~0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0~0_combout  = (\REGA_BLOCK|oQ [3] & (\REGB_BLOCK|oQ [3] & \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|OR_0~combout )) # (!\REGA_BLOCK|oQ [3] & ((\REGB_BLOCK|oQ 
// [3]) # (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|OR_0~combout )))

	.dataa(\REGA_BLOCK|oQ [3]),
	.datab(vcc),
	.datac(\REGB_BLOCK|oQ [3]),
	.datad(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[2].Fullsubtracter|OR_0~combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0~0 .lut_mask = 16'hF550;
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0~combout  = (\REGA_BLOCK|oQ [4] & (\REGB_BLOCK|oQ [4] & \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0~0_combout )) # (!\REGA_BLOCK|oQ [4] & ((\REGB_BLOCK|oQ 
// [4]) # (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0~0_combout )))

	.dataa(\REGA_BLOCK|oQ [4]),
	.datab(vcc),
	.datac(\REGB_BLOCK|oQ [4]),
	.datad(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0~0_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0 .lut_mask = 16'hF550;
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[5].Fullsubtracter|OR_0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[5].Fullsubtracter|OR_0~combout  = (\REGB_BLOCK|oQ [5] & ((\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0~combout ) # (!\REGA_BLOCK|oQ [5]))) # (!\REGB_BLOCK|oQ [5] & 
// (!\REGA_BLOCK|oQ [5] & \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0~combout ))

	.dataa(vcc),
	.datab(\REGB_BLOCK|oQ [5]),
	.datac(\REGA_BLOCK|oQ [5]),
	.datad(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[4].Fullsubtracter|OR_0~combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[5].Fullsubtracter|OR_0~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[5].Fullsubtracter|OR_0 .lut_mask = 16'hCF0C;
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[5].Fullsubtracter|OR_0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[6].Fullsubtracter|OR_0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[6].Fullsubtracter|OR_0~combout  = (\REGA_BLOCK|oQ [6] & (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[5].Fullsubtracter|OR_0~combout  & \REGB_BLOCK|oQ [6])) # (!\REGA_BLOCK|oQ [6] & 
// ((\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[5].Fullsubtracter|OR_0~combout ) # (\REGB_BLOCK|oQ [6])))

	.dataa(vcc),
	.datab(\REGA_BLOCK|oQ [6]),
	.datac(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[5].Fullsubtracter|OR_0~combout ),
	.datad(\REGB_BLOCK|oQ [6]),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[6].Fullsubtracter|OR_0~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[6].Fullsubtracter|OR_0 .lut_mask = 16'hF330;
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[6].Fullsubtracter|OR_0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[7]~22 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[7]~22_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout  & (\REGB_BLOCK|oQ [7] $ (\REGA_BLOCK|oQ [7] $ (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[6].Fullsubtracter|OR_0~combout ))))

	.dataa(\REGB_BLOCK|oQ [7]),
	.datab(\REGA_BLOCK|oQ [7]),
	.datac(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[6].Fullsubtracter|OR_0~combout ),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[7]~22 .lut_mask = 16'h9600;
defparam \ALU_BLOCK|arith_unit|oAccumulator[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[7]~23 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[7]~23_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[7]~22_combout ) # ((!\ALU_BLOCK|arith_unit|Equal0~0_combout  & (\ALU_BLOCK|logic_unit|XORgate|oX[7]~7_combout  $ 
// (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[6].Fulladder|OR_0~0_combout ))))

	.dataa(\ALU_BLOCK|arith_unit|Equal0~0_combout ),
	.datab(\ALU_BLOCK|logic_unit|XORgate|oX[7]~7_combout ),
	.datac(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[6].Fulladder|OR_0~0_combout ),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[7]~22_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[7]~23 .lut_mask = 16'hFF14;
defparam \ALU_BLOCK|arith_unit|oAccumulator[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[7]~15 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[7]~15_combout  = (\REGA_BLOCK|oQ [7] & (\iAluOpcode~combout [1] $ (((\iAluOpcode~combout [0] & !\REGB_BLOCK|oQ [7]))))) # (!\REGA_BLOCK|oQ [7] & ((\REGB_BLOCK|oQ [7] & (!\iAluOpcode~combout [0])) # (!\REGB_BLOCK|oQ [7] & 
// ((!\iAluOpcode~combout [1])))))

	.dataa(\iAluOpcode~combout [0]),
	.datab(\iAluOpcode~combout [1]),
	.datac(\REGA_BLOCK|oQ [7]),
	.datad(\REGB_BLOCK|oQ [7]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[7]~15 .lut_mask = 16'hC563;
defparam \ALU_BLOCK|logic_unit|oX[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[7]~16 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[7]~16_combout  = (\ALU_BLOCK|logic_unit|oX[15]~0_combout  & ((\ALU_BLOCK|logic_unit|XORgate|oX[7]~7_combout ) # ((!\iAluOpcode~combout [2] & \ALU_BLOCK|logic_unit|oX[7]~15_combout )))) # (!\ALU_BLOCK|logic_unit|oX[15]~0_combout  & 
// (!\iAluOpcode~combout [2] & (\ALU_BLOCK|logic_unit|oX[7]~15_combout )))

	.dataa(\ALU_BLOCK|logic_unit|oX[15]~0_combout ),
	.datab(\iAluOpcode~combout [2]),
	.datac(\ALU_BLOCK|logic_unit|oX[7]~15_combout ),
	.datad(\ALU_BLOCK|logic_unit|XORgate|oX[7]~7_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[7]~16 .lut_mask = 16'hBA30;
defparam \ALU_BLOCK|logic_unit|oX[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cycloneii_lcell_comb \ALU_BLOCK|oAccumulator[7]~7 (
// Equation(s):
// \ALU_BLOCK|oAccumulator[7]~7_combout  = (\ALU_BLOCK|LessThan0~0_combout  & ((\ALU_BLOCK|logic_unit|oX[7]~16_combout ))) # (!\ALU_BLOCK|LessThan0~0_combout  & (\ALU_BLOCK|arith_unit|oAccumulator[7]~23_combout ))

	.dataa(vcc),
	.datab(\ALU_BLOCK|LessThan0~0_combout ),
	.datac(\ALU_BLOCK|arith_unit|oAccumulator[7]~23_combout ),
	.datad(\ALU_BLOCK|logic_unit|oX[7]~16_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|oAccumulator[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|oAccumulator[7]~7 .lut_mask = 16'hFC30;
defparam \ALU_BLOCK|oAccumulator[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N14
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|XORgate|oX[8]~8 (
// Equation(s):
// \ALU_BLOCK|logic_unit|XORgate|oX[8]~8_combout  = \REGA_BLOCK|oQ [8] $ (\REGB_BLOCK|oQ [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\REGA_BLOCK|oQ [8]),
	.datad(\REGB_BLOCK|oQ [8]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|XORgate|oX[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|XORgate|oX[8]~8 .lut_mask = 16'h0FF0;
defparam \ALU_BLOCK|logic_unit|XORgate|oX[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[8]~17 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[8]~17_combout  = (\REGA_BLOCK|oQ [8] & (\iAluOpcode~combout [1] $ (((\iAluOpcode~combout [0] & !\REGB_BLOCK|oQ [8]))))) # (!\REGA_BLOCK|oQ [8] & ((\REGB_BLOCK|oQ [8] & (!\iAluOpcode~combout [0])) # (!\REGB_BLOCK|oQ [8] & 
// ((!\iAluOpcode~combout [1])))))

	.dataa(\iAluOpcode~combout [0]),
	.datab(\REGA_BLOCK|oQ [8]),
	.datac(\iAluOpcode~combout [1]),
	.datad(\REGB_BLOCK|oQ [8]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[8]~17 .lut_mask = 16'hD14B;
defparam \ALU_BLOCK|logic_unit|oX[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N10
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[8]~18 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[8]~18_combout  = (\iAluOpcode~combout [2] & (\ALU_BLOCK|logic_unit|oX[15]~0_combout  & (\ALU_BLOCK|logic_unit|XORgate|oX[8]~8_combout ))) # (!\iAluOpcode~combout [2] & ((\ALU_BLOCK|logic_unit|oX[8]~17_combout ) # 
// ((\ALU_BLOCK|logic_unit|oX[15]~0_combout  & \ALU_BLOCK|logic_unit|XORgate|oX[8]~8_combout ))))

	.dataa(\iAluOpcode~combout [2]),
	.datab(\ALU_BLOCK|logic_unit|oX[15]~0_combout ),
	.datac(\ALU_BLOCK|logic_unit|XORgate|oX[8]~8_combout ),
	.datad(\ALU_BLOCK|logic_unit|oX[8]~17_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[8]~18 .lut_mask = 16'hD5C0;
defparam \ALU_BLOCK|logic_unit|oX[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|Halfadder_1|oSum (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|Halfadder_1|oSum~combout  = \ALU_BLOCK|logic_unit|XORgate|oX[8]~8_combout  $ (((\REGB_BLOCK|oQ [7] & ((\REGA_BLOCK|oQ [7]) # (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[6].Fulladder|OR_0~0_combout 
// ))) # (!\REGB_BLOCK|oQ [7] & (\REGA_BLOCK|oQ [7] & \ALU_BLOCK|arith_unit|bit16Adder|forlooping[6].Fulladder|OR_0~0_combout ))))

	.dataa(\ALU_BLOCK|logic_unit|XORgate|oX[8]~8_combout ),
	.datab(\REGB_BLOCK|oQ [7]),
	.datac(\REGA_BLOCK|oQ [7]),
	.datad(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[6].Fulladder|OR_0~0_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|Halfadder_1|oSum~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|Halfadder_1|oSum .lut_mask = 16'h566A;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|Halfadder_1|oSum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[7].Fullsubtracter|OR_0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[7].Fullsubtracter|OR_0~combout  = (\REGA_BLOCK|oQ [7] & (\REGB_BLOCK|oQ [7] & \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[6].Fullsubtracter|OR_0~combout )) # (!\REGA_BLOCK|oQ [7] & ((\REGB_BLOCK|oQ 
// [7]) # (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[6].Fullsubtracter|OR_0~combout )))

	.dataa(vcc),
	.datab(\REGA_BLOCK|oQ [7]),
	.datac(\REGB_BLOCK|oQ [7]),
	.datad(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[6].Fullsubtracter|OR_0~combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[7].Fullsubtracter|OR_0~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[7].Fullsubtracter|OR_0 .lut_mask = 16'hF330;
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[7].Fullsubtracter|OR_0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[8]~24 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[8]~24_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout  & (\REGA_BLOCK|oQ [8] $ (\REGB_BLOCK|oQ [8] $ (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[7].Fullsubtracter|OR_0~combout ))))

	.dataa(\REGA_BLOCK|oQ [8]),
	.datab(\REGB_BLOCK|oQ [8]),
	.datac(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[7].Fullsubtracter|OR_0~combout ),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[8]~24 .lut_mask = 16'h9600;
defparam \ALU_BLOCK|arith_unit|oAccumulator[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[8]~35 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[8]~35_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[8]~24_combout ) # ((\ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|Halfadder_1|oSum~combout  & ((!\iAluOpcode~combout [0]) # (!\iAluOpcode~combout [1]))))

	.dataa(\iAluOpcode~combout [1]),
	.datab(\iAluOpcode~combout [0]),
	.datac(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|Halfadder_1|oSum~combout ),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[8]~24_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[8]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[8]~35 .lut_mask = 16'hFF70;
defparam \ALU_BLOCK|arith_unit|oAccumulator[8]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneii_lcell_comb \ALU_BLOCK|oAccumulator[8]~8 (
// Equation(s):
// \ALU_BLOCK|oAccumulator[8]~8_combout  = (\ALU_BLOCK|LessThan0~0_combout  & (\ALU_BLOCK|logic_unit|oX[8]~18_combout )) # (!\ALU_BLOCK|LessThan0~0_combout  & ((\ALU_BLOCK|arith_unit|oAccumulator[8]~35_combout )))

	.dataa(\ALU_BLOCK|logic_unit|oX[8]~18_combout ),
	.datab(\ALU_BLOCK|arith_unit|oAccumulator[8]~35_combout ),
	.datac(\ALU_BLOCK|LessThan0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_BLOCK|oAccumulator[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|oAccumulator[8]~8 .lut_mask = 16'hACAC;
defparam \ALU_BLOCK|oAccumulator[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[9]~19 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[9]~19_combout  = (\REGB_BLOCK|oQ [9] & ((\REGA_BLOCK|oQ [9] & (\iAluOpcode~combout [1])) # (!\REGA_BLOCK|oQ [9] & ((!\iAluOpcode~combout [0]))))) # (!\REGB_BLOCK|oQ [9] & (\iAluOpcode~combout [1] $ (((\iAluOpcode~combout [0]) # 
// (!\REGA_BLOCK|oQ [9])))))

	.dataa(\REGB_BLOCK|oQ [9]),
	.datab(\iAluOpcode~combout [1]),
	.datac(\iAluOpcode~combout [0]),
	.datad(\REGA_BLOCK|oQ [9]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[9]~19 .lut_mask = 16'h9C1B;
defparam \ALU_BLOCK|logic_unit|oX[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|XORgate|oX[9]~9 (
// Equation(s):
// \ALU_BLOCK|logic_unit|XORgate|oX[9]~9_combout  = \REGA_BLOCK|oQ [9] $ (\REGB_BLOCK|oQ [9])

	.dataa(vcc),
	.datab(\REGA_BLOCK|oQ [9]),
	.datac(vcc),
	.datad(\REGB_BLOCK|oQ [9]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|XORgate|oX[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|XORgate|oX[9]~9 .lut_mask = 16'h33CC;
defparam \ALU_BLOCK|logic_unit|XORgate|oX[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[9]~20 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[9]~20_combout  = (\iAluOpcode~combout [2] & (\ALU_BLOCK|logic_unit|oX[15]~0_combout  & ((\ALU_BLOCK|logic_unit|XORgate|oX[9]~9_combout )))) # (!\iAluOpcode~combout [2] & ((\ALU_BLOCK|logic_unit|oX[9]~19_combout ) # 
// ((\ALU_BLOCK|logic_unit|oX[15]~0_combout  & \ALU_BLOCK|logic_unit|XORgate|oX[9]~9_combout ))))

	.dataa(\iAluOpcode~combout [2]),
	.datab(\ALU_BLOCK|logic_unit|oX[15]~0_combout ),
	.datac(\ALU_BLOCK|logic_unit|oX[9]~19_combout ),
	.datad(\ALU_BLOCK|logic_unit|XORgate|oX[9]~9_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[9]~20 .lut_mask = 16'hDC50;
defparam \ALU_BLOCK|logic_unit|oX[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|Halfadder_1|oSum (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|Halfadder_1|oSum~combout  = \REGA_BLOCK|oQ [9] $ (\REGB_BLOCK|oQ [9] $ (((\ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~0_combout ) # 
// (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~2_combout ))))

	.dataa(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~0_combout ),
	.datab(\REGA_BLOCK|oQ [9]),
	.datac(\REGB_BLOCK|oQ [9]),
	.datad(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[8].Fulladder|OR_0~2_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|Halfadder_1|oSum~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|Halfadder_1|oSum .lut_mask = 16'hC396;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|Halfadder_1|oSum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[8].Fullsubtracter|OR_0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[8].Fullsubtracter|OR_0~combout  = (\REGA_BLOCK|oQ [8] & (\REGB_BLOCK|oQ [8] & \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[7].Fullsubtracter|OR_0~combout )) # (!\REGA_BLOCK|oQ [8] & ((\REGB_BLOCK|oQ 
// [8]) # (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[7].Fullsubtracter|OR_0~combout )))

	.dataa(vcc),
	.datab(\REGA_BLOCK|oQ [8]),
	.datac(\REGB_BLOCK|oQ [8]),
	.datad(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[7].Fullsubtracter|OR_0~combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[8].Fullsubtracter|OR_0~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[8].Fullsubtracter|OR_0 .lut_mask = 16'hF330;
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[8].Fullsubtracter|OR_0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[9]~25 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[9]~25_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout  & (\REGA_BLOCK|oQ [9] $ (\REGB_BLOCK|oQ [9] $ (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[8].Fullsubtracter|OR_0~combout ))))

	.dataa(\REGA_BLOCK|oQ [9]),
	.datab(\REGB_BLOCK|oQ [9]),
	.datac(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[8].Fullsubtracter|OR_0~combout ),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[9]~25 .lut_mask = 16'h9600;
defparam \ALU_BLOCK|arith_unit|oAccumulator[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N6
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[9]~36 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[9]~36_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[9]~25_combout ) # ((\ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|Halfadder_1|oSum~combout  & ((!\iAluOpcode~combout [0]) # (!\iAluOpcode~combout [1]))))

	.dataa(\iAluOpcode~combout [1]),
	.datab(\iAluOpcode~combout [0]),
	.datac(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|Halfadder_1|oSum~combout ),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[9]~25_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[9]~36 .lut_mask = 16'hFF70;
defparam \ALU_BLOCK|arith_unit|oAccumulator[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneii_lcell_comb \ALU_BLOCK|oAccumulator[9]~9 (
// Equation(s):
// \ALU_BLOCK|oAccumulator[9]~9_combout  = (\ALU_BLOCK|LessThan0~0_combout  & (\ALU_BLOCK|logic_unit|oX[9]~20_combout )) # (!\ALU_BLOCK|LessThan0~0_combout  & ((\ALU_BLOCK|arith_unit|oAccumulator[9]~36_combout )))

	.dataa(\ALU_BLOCK|logic_unit|oX[9]~20_combout ),
	.datab(\ALU_BLOCK|LessThan0~0_combout ),
	.datac(vcc),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[9]~36_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|oAccumulator[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|oAccumulator[9]~9 .lut_mask = 16'hBB88;
defparam \ALU_BLOCK|oAccumulator[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneii_lcell_comb \REGA_BLOCK|oQ~10 (
// Equation(s):
// \REGA_BLOCK|oQ~10_combout  = (\iRegACommand~combout [0] & ((\iA~combout [9]))) # (!\iRegACommand~combout [0] & (\iA~combout [11]))

	.dataa(\iA~combout [11]),
	.datab(\iA~combout [9]),
	.datac(vcc),
	.datad(\iRegACommand~combout [0]),
	.cin(gnd),
	.combout(\REGA_BLOCK|oQ~10_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BLOCK|oQ~10 .lut_mask = 16'hCCAA;
defparam \REGA_BLOCK|oQ~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N29
cycloneii_lcell_ff \REGA_BLOCK|oQ[10] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGA_BLOCK|oQ~10_combout ),
	.sdata(\iA~combout [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegACommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGA_BLOCK|oQ [10]));

// Location: LCCOMB_X34_Y21_N28
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|XORgate|oX[10]~10 (
// Equation(s):
// \ALU_BLOCK|logic_unit|XORgate|oX[10]~10_combout  = \REGA_BLOCK|oQ [10] $ (\REGB_BLOCK|oQ [10])

	.dataa(vcc),
	.datab(\REGA_BLOCK|oQ [10]),
	.datac(\REGB_BLOCK|oQ [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|XORgate|oX[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|XORgate|oX[10]~10 .lut_mask = 16'h3C3C;
defparam \ALU_BLOCK|logic_unit|XORgate|oX[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[9].Fullsubtracter|OR_0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[9].Fullsubtracter|OR_0~combout  = (\REGA_BLOCK|oQ [9] & (\REGB_BLOCK|oQ [9] & \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[8].Fullsubtracter|OR_0~combout )) # (!\REGA_BLOCK|oQ [9] & ((\REGB_BLOCK|oQ 
// [9]) # (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[8].Fullsubtracter|OR_0~combout )))

	.dataa(vcc),
	.datab(\REGA_BLOCK|oQ [9]),
	.datac(\REGB_BLOCK|oQ [9]),
	.datad(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[8].Fullsubtracter|OR_0~combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[9].Fullsubtracter|OR_0~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[9].Fullsubtracter|OR_0 .lut_mask = 16'hF330;
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[9].Fullsubtracter|OR_0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[10]~26 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[10]~26_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout  & (\REGB_BLOCK|oQ [10] $ (\REGA_BLOCK|oQ [10] $ (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[9].Fullsubtracter|OR_0~combout ))))

	.dataa(\REGB_BLOCK|oQ [10]),
	.datab(\REGA_BLOCK|oQ [10]),
	.datac(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[9].Fullsubtracter|OR_0~combout ),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[10]~26 .lut_mask = 16'h9600;
defparam \ALU_BLOCK|arith_unit|oAccumulator[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[10]~27 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[10]~27_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[10]~26_combout ) # ((!\ALU_BLOCK|arith_unit|Equal0~0_combout  & (\ALU_BLOCK|logic_unit|XORgate|oX[10]~10_combout  $ 
// (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|OR_0~0_combout ))))

	.dataa(\ALU_BLOCK|arith_unit|Equal0~0_combout ),
	.datab(\ALU_BLOCK|logic_unit|XORgate|oX[10]~10_combout ),
	.datac(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[9].Fulladder|OR_0~0_combout ),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[10]~26_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[10]~27 .lut_mask = 16'hFF14;
defparam \ALU_BLOCK|arith_unit|oAccumulator[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[10]~21 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[10]~21_combout  = (\REGA_BLOCK|oQ [10] & (\iAluOpcode~combout [1] $ (((\iAluOpcode~combout [0] & !\REGB_BLOCK|oQ [10]))))) # (!\REGA_BLOCK|oQ [10] & ((\REGB_BLOCK|oQ [10] & (!\iAluOpcode~combout [0])) # (!\REGB_BLOCK|oQ [10] & 
// ((!\iAluOpcode~combout [1])))))

	.dataa(\iAluOpcode~combout [0]),
	.datab(\REGA_BLOCK|oQ [10]),
	.datac(\REGB_BLOCK|oQ [10]),
	.datad(\iAluOpcode~combout [1]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[10]~21 .lut_mask = 16'hD41B;
defparam \ALU_BLOCK|logic_unit|oX[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[10]~22 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[10]~22_combout  = (\iAluOpcode~combout [2] & (\ALU_BLOCK|logic_unit|oX[15]~0_combout  & ((\ALU_BLOCK|logic_unit|XORgate|oX[10]~10_combout )))) # (!\iAluOpcode~combout [2] & ((\ALU_BLOCK|logic_unit|oX[10]~21_combout ) # 
// ((\ALU_BLOCK|logic_unit|oX[15]~0_combout  & \ALU_BLOCK|logic_unit|XORgate|oX[10]~10_combout ))))

	.dataa(\iAluOpcode~combout [2]),
	.datab(\ALU_BLOCK|logic_unit|oX[15]~0_combout ),
	.datac(\ALU_BLOCK|logic_unit|oX[10]~21_combout ),
	.datad(\ALU_BLOCK|logic_unit|XORgate|oX[10]~10_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[10]~22 .lut_mask = 16'hDC50;
defparam \ALU_BLOCK|logic_unit|oX[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cycloneii_lcell_comb \ALU_BLOCK|oAccumulator[10]~10 (
// Equation(s):
// \ALU_BLOCK|oAccumulator[10]~10_combout  = (\ALU_BLOCK|LessThan0~0_combout  & ((\ALU_BLOCK|logic_unit|oX[10]~22_combout ))) # (!\ALU_BLOCK|LessThan0~0_combout  & (\ALU_BLOCK|arith_unit|oAccumulator[10]~27_combout ))

	.dataa(\ALU_BLOCK|arith_unit|oAccumulator[10]~27_combout ),
	.datab(\ALU_BLOCK|logic_unit|oX[10]~22_combout ),
	.datac(\ALU_BLOCK|LessThan0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_BLOCK|oAccumulator[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|oAccumulator[10]~10 .lut_mask = 16'hCACA;
defparam \ALU_BLOCK|oAccumulator[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|XORgate|oX[11]~11 (
// Equation(s):
// \ALU_BLOCK|logic_unit|XORgate|oX[11]~11_combout  = \REGB_BLOCK|oQ [11] $ (\REGA_BLOCK|oQ [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\REGB_BLOCK|oQ [11]),
	.datad(\REGA_BLOCK|oQ [11]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|XORgate|oX[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|XORgate|oX[11]~11 .lut_mask = 16'h0FF0;
defparam \ALU_BLOCK|logic_unit|XORgate|oX[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[10].Fullsubtracter|OR_0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[10].Fullsubtracter|OR_0~combout  = (\REGB_BLOCK|oQ [10] & ((\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[9].Fullsubtracter|OR_0~combout ) # (!\REGA_BLOCK|oQ [10]))) # (!\REGB_BLOCK|oQ [10] & 
// (!\REGA_BLOCK|oQ [10] & \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[9].Fullsubtracter|OR_0~combout ))

	.dataa(\REGB_BLOCK|oQ [10]),
	.datab(\REGA_BLOCK|oQ [10]),
	.datac(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[9].Fullsubtracter|OR_0~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[10].Fullsubtracter|OR_0~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[10].Fullsubtracter|OR_0 .lut_mask = 16'hB2B2;
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[10].Fullsubtracter|OR_0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[11]~28 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[11]~28_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout  & (\REGA_BLOCK|oQ [11] $ (\REGB_BLOCK|oQ [11] $ (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[10].Fullsubtracter|OR_0~combout ))))

	.dataa(\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout ),
	.datab(\REGA_BLOCK|oQ [11]),
	.datac(\REGB_BLOCK|oQ [11]),
	.datad(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[10].Fullsubtracter|OR_0~combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[11]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[11]~28 .lut_mask = 16'h8228;
defparam \ALU_BLOCK|arith_unit|oAccumulator[11]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[11]~29 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[11]~29_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[11]~28_combout ) # ((!\ALU_BLOCK|arith_unit|Equal0~0_combout  & (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[10].Fulladder|OR_0~0_combout  $ 
// (\ALU_BLOCK|logic_unit|XORgate|oX[11]~11_combout ))))

	.dataa(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[10].Fulladder|OR_0~0_combout ),
	.datab(\ALU_BLOCK|arith_unit|Equal0~0_combout ),
	.datac(\ALU_BLOCK|logic_unit|XORgate|oX[11]~11_combout ),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[11]~28_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[11]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[11]~29 .lut_mask = 16'hFF12;
defparam \ALU_BLOCK|arith_unit|oAccumulator[11]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[11]~23 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[11]~23_combout  = (\REGA_BLOCK|oQ [11] & (\iAluOpcode~combout [1] $ (((\iAluOpcode~combout [0] & !\REGB_BLOCK|oQ [11]))))) # (!\REGA_BLOCK|oQ [11] & ((\REGB_BLOCK|oQ [11] & ((!\iAluOpcode~combout [0]))) # (!\REGB_BLOCK|oQ [11] & 
// (!\iAluOpcode~combout [1]))))

	.dataa(\iAluOpcode~combout [1]),
	.datab(\REGA_BLOCK|oQ [11]),
	.datac(\iAluOpcode~combout [0]),
	.datad(\REGB_BLOCK|oQ [11]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[11]~23 .lut_mask = 16'h8B59;
defparam \ALU_BLOCK|logic_unit|oX[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[11]~24 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[11]~24_combout  = (\ALU_BLOCK|logic_unit|oX[15]~0_combout  & ((\ALU_BLOCK|logic_unit|XORgate|oX[11]~11_combout ) # ((!\iAluOpcode~combout [2] & \ALU_BLOCK|logic_unit|oX[11]~23_combout )))) # 
// (!\ALU_BLOCK|logic_unit|oX[15]~0_combout  & (!\iAluOpcode~combout [2] & (\ALU_BLOCK|logic_unit|oX[11]~23_combout )))

	.dataa(\ALU_BLOCK|logic_unit|oX[15]~0_combout ),
	.datab(\iAluOpcode~combout [2]),
	.datac(\ALU_BLOCK|logic_unit|oX[11]~23_combout ),
	.datad(\ALU_BLOCK|logic_unit|XORgate|oX[11]~11_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[11]~24 .lut_mask = 16'hBA30;
defparam \ALU_BLOCK|logic_unit|oX[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cycloneii_lcell_comb \ALU_BLOCK|oAccumulator[11]~11 (
// Equation(s):
// \ALU_BLOCK|oAccumulator[11]~11_combout  = (\ALU_BLOCK|LessThan0~0_combout  & ((\ALU_BLOCK|logic_unit|oX[11]~24_combout ))) # (!\ALU_BLOCK|LessThan0~0_combout  & (\ALU_BLOCK|arith_unit|oAccumulator[11]~29_combout ))

	.dataa(\ALU_BLOCK|LessThan0~0_combout ),
	.datab(vcc),
	.datac(\ALU_BLOCK|arith_unit|oAccumulator[11]~29_combout ),
	.datad(\ALU_BLOCK|logic_unit|oX[11]~24_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|oAccumulator[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|oAccumulator[11]~11 .lut_mask = 16'hFA50;
defparam \ALU_BLOCK|oAccumulator[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|XORgate|oX[12]~12 (
// Equation(s):
// \ALU_BLOCK|logic_unit|XORgate|oX[12]~12_combout  = \REGB_BLOCK|oQ [12] $ (\REGA_BLOCK|oQ [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\REGB_BLOCK|oQ [12]),
	.datad(\REGA_BLOCK|oQ [12]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|XORgate|oX[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|XORgate|oX[12]~12 .lut_mask = 16'h0FF0;
defparam \ALU_BLOCK|logic_unit|XORgate|oX[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|Halfadder_1|oSum (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|Halfadder_1|oSum~combout  = \ALU_BLOCK|logic_unit|XORgate|oX[12]~12_combout  $ (((\REGB_BLOCK|oQ [11] & ((\REGA_BLOCK|oQ [11]) # 
// (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[10].Fulladder|OR_0~0_combout ))) # (!\REGB_BLOCK|oQ [11] & (\REGA_BLOCK|oQ [11] & \ALU_BLOCK|arith_unit|bit16Adder|forlooping[10].Fulladder|OR_0~0_combout ))))

	.dataa(\REGB_BLOCK|oQ [11]),
	.datab(\REGA_BLOCK|oQ [11]),
	.datac(\ALU_BLOCK|logic_unit|XORgate|oX[12]~12_combout ),
	.datad(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[10].Fulladder|OR_0~0_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|Halfadder_1|oSum~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|Halfadder_1|oSum .lut_mask = 16'h1E78;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|Halfadder_1|oSum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[11].Fullsubtracter|OR_0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[11].Fullsubtracter|OR_0~combout  = (\REGA_BLOCK|oQ [11] & (\REGB_BLOCK|oQ [11] & \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[10].Fullsubtracter|OR_0~combout )) # (!\REGA_BLOCK|oQ [11] & 
// ((\REGB_BLOCK|oQ [11]) # (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[10].Fullsubtracter|OR_0~combout )))

	.dataa(vcc),
	.datab(\REGA_BLOCK|oQ [11]),
	.datac(\REGB_BLOCK|oQ [11]),
	.datad(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[10].Fullsubtracter|OR_0~combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[11].Fullsubtracter|OR_0~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[11].Fullsubtracter|OR_0 .lut_mask = 16'hF330;
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[11].Fullsubtracter|OR_0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[12]~30 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[12]~30_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout  & (\REGA_BLOCK|oQ [12] $ (\REGB_BLOCK|oQ [12] $ (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[11].Fullsubtracter|OR_0~combout ))))

	.dataa(\REGA_BLOCK|oQ [12]),
	.datab(\REGB_BLOCK|oQ [12]),
	.datac(\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout ),
	.datad(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[11].Fullsubtracter|OR_0~combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[12]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[12]~30 .lut_mask = 16'h9060;
defparam \ALU_BLOCK|arith_unit|oAccumulator[12]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[12]~37 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[12]~37_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[12]~30_combout ) # ((\ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|Halfadder_1|oSum~combout  & ((!\iAluOpcode~combout [0]) # (!\iAluOpcode~combout [1]))))

	.dataa(\iAluOpcode~combout [1]),
	.datab(\iAluOpcode~combout [0]),
	.datac(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|Halfadder_1|oSum~combout ),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[12]~30_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[12]~37 .lut_mask = 16'hFF70;
defparam \ALU_BLOCK|arith_unit|oAccumulator[12]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[12]~25 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[12]~25_combout  = (\REGB_BLOCK|oQ [12] & ((\REGA_BLOCK|oQ [12] & ((\iAluOpcode~combout [1]))) # (!\REGA_BLOCK|oQ [12] & (!\iAluOpcode~combout [0])))) # (!\REGB_BLOCK|oQ [12] & (\iAluOpcode~combout [1] $ (((\iAluOpcode~combout [0]) 
// # (!\REGA_BLOCK|oQ [12])))))

	.dataa(\REGB_BLOCK|oQ [12]),
	.datab(\iAluOpcode~combout [0]),
	.datac(\REGA_BLOCK|oQ [12]),
	.datad(\iAluOpcode~combout [1]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[12]~25 .lut_mask = 16'hB247;
defparam \ALU_BLOCK|logic_unit|oX[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[12]~26 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[12]~26_combout  = (\ALU_BLOCK|logic_unit|XORgate|oX[12]~12_combout  & ((\ALU_BLOCK|logic_unit|oX[15]~0_combout ) # ((!\iAluOpcode~combout [2] & \ALU_BLOCK|logic_unit|oX[12]~25_combout )))) # 
// (!\ALU_BLOCK|logic_unit|XORgate|oX[12]~12_combout  & (!\iAluOpcode~combout [2] & (\ALU_BLOCK|logic_unit|oX[12]~25_combout )))

	.dataa(\ALU_BLOCK|logic_unit|XORgate|oX[12]~12_combout ),
	.datab(\iAluOpcode~combout [2]),
	.datac(\ALU_BLOCK|logic_unit|oX[12]~25_combout ),
	.datad(\ALU_BLOCK|logic_unit|oX[15]~0_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[12]~26 .lut_mask = 16'hBA30;
defparam \ALU_BLOCK|logic_unit|oX[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneii_lcell_comb \ALU_BLOCK|oAccumulator[12]~12 (
// Equation(s):
// \ALU_BLOCK|oAccumulator[12]~12_combout  = (\ALU_BLOCK|LessThan0~0_combout  & ((\ALU_BLOCK|logic_unit|oX[12]~26_combout ))) # (!\ALU_BLOCK|LessThan0~0_combout  & (\ALU_BLOCK|arith_unit|oAccumulator[12]~37_combout ))

	.dataa(vcc),
	.datab(\ALU_BLOCK|LessThan0~0_combout ),
	.datac(\ALU_BLOCK|arith_unit|oAccumulator[12]~37_combout ),
	.datad(\ALU_BLOCK|logic_unit|oX[12]~26_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|oAccumulator[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|oAccumulator[12]~12 .lut_mask = 16'hFC30;
defparam \ALU_BLOCK|oAccumulator[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N22
cycloneii_lcell_comb \REGB_BLOCK|oQ~7 (
// Equation(s):
// \REGB_BLOCK|oQ~7_combout  = (\iRegBCommand~combout [0] & (\iB~combout [12])) # (!\iRegBCommand~combout [0] & ((\iB~combout [14])))

	.dataa(\iRegBCommand~combout [0]),
	.datab(\iB~combout [12]),
	.datac(vcc),
	.datad(\iB~combout [14]),
	.cin(gnd),
	.combout(\REGB_BLOCK|oQ~7_combout ),
	.cout());
// synopsys translate_off
defparam \REGB_BLOCK|oQ~7 .lut_mask = 16'hDD88;
defparam \REGB_BLOCK|oQ~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N23
cycloneii_lcell_ff \REGB_BLOCK|oQ[13] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGB_BLOCK|oQ~7_combout ),
	.sdata(\iB~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegBCommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGB_BLOCK|oQ [13]));

// Location: LCCOMB_X37_Y20_N18
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|XORgate|oX[13]~13 (
// Equation(s):
// \ALU_BLOCK|logic_unit|XORgate|oX[13]~13_combout  = \REGA_BLOCK|oQ [13] $ (\REGB_BLOCK|oQ [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\REGA_BLOCK|oQ [13]),
	.datad(\REGB_BLOCK|oQ [13]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|XORgate|oX[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|XORgate|oX[13]~13 .lut_mask = 16'h0FF0;
defparam \ALU_BLOCK|logic_unit|XORgate|oX[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[13]~28 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[13]~28_combout  = (\ALU_BLOCK|logic_unit|oX[13]~27_combout  & (((\ALU_BLOCK|logic_unit|oX[15]~0_combout  & \ALU_BLOCK|logic_unit|XORgate|oX[13]~13_combout )) # (!\iAluOpcode~combout [2]))) # 
// (!\ALU_BLOCK|logic_unit|oX[13]~27_combout  & (\ALU_BLOCK|logic_unit|oX[15]~0_combout  & ((\ALU_BLOCK|logic_unit|XORgate|oX[13]~13_combout ))))

	.dataa(\ALU_BLOCK|logic_unit|oX[13]~27_combout ),
	.datab(\ALU_BLOCK|logic_unit|oX[15]~0_combout ),
	.datac(\iAluOpcode~combout [2]),
	.datad(\ALU_BLOCK|logic_unit|XORgate|oX[13]~13_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[13]~28 .lut_mask = 16'hCE0A;
defparam \ALU_BLOCK|logic_unit|oX[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[13].Fullsubtracter|Halfadder|oSum (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[13].Fullsubtracter|Halfadder|oSum~combout  = \REGB_BLOCK|oQ [13] $ (((\REGB_BLOCK|oQ [12] & ((\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[11].Fullsubtracter|OR_0~combout ) # (!\REGA_BLOCK|oQ [12]))) # 
// (!\REGB_BLOCK|oQ [12] & (!\REGA_BLOCK|oQ [12] & \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[11].Fullsubtracter|OR_0~combout ))))

	.dataa(\REGB_BLOCK|oQ [13]),
	.datab(\REGB_BLOCK|oQ [12]),
	.datac(\REGA_BLOCK|oQ [12]),
	.datad(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[11].Fullsubtracter|OR_0~combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[13].Fullsubtracter|Halfadder|oSum~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[13].Fullsubtracter|Halfadder|oSum .lut_mask = 16'h65A6;
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[13].Fullsubtracter|Halfadder|oSum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[13]~31 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[13]~31_combout  = (!\ALU_BLOCK|arith_unit|Equal0~0_combout  & (\ALU_BLOCK|logic_unit|XORgate|oX[13]~13_combout  $ (((\ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~0_combout ) # 
// (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~2_combout )))))

	.dataa(\ALU_BLOCK|arith_unit|Equal0~0_combout ),
	.datab(\ALU_BLOCK|logic_unit|XORgate|oX[13]~13_combout ),
	.datac(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~0_combout ),
	.datad(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[12].Fulladder|OR_0~2_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[13]~31 .lut_mask = 16'h1114;
defparam \ALU_BLOCK|arith_unit|oAccumulator[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[13]~32 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[13]~32_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[13]~31_combout ) # ((\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout  & (\REGA_BLOCK|oQ [13] $ 
// (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[13].Fullsubtracter|Halfadder|oSum~combout ))))

	.dataa(\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout ),
	.datab(\REGA_BLOCK|oQ [13]),
	.datac(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[13].Fullsubtracter|Halfadder|oSum~combout ),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[13]~31_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[13]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[13]~32 .lut_mask = 16'hFF28;
defparam \ALU_BLOCK|arith_unit|oAccumulator[13]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cycloneii_lcell_comb \ALU_BLOCK|oAccumulator[13]~13 (
// Equation(s):
// \ALU_BLOCK|oAccumulator[13]~13_combout  = (\ALU_BLOCK|LessThan0~0_combout  & (\ALU_BLOCK|logic_unit|oX[13]~28_combout )) # (!\ALU_BLOCK|LessThan0~0_combout  & ((\ALU_BLOCK|arith_unit|oAccumulator[13]~32_combout )))

	.dataa(\ALU_BLOCK|logic_unit|oX[13]~28_combout ),
	.datab(\ALU_BLOCK|arith_unit|oAccumulator[13]~32_combout ),
	.datac(vcc),
	.datad(\ALU_BLOCK|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|oAccumulator[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|oAccumulator[13]~13 .lut_mask = 16'hAACC;
defparam \ALU_BLOCK|oAccumulator[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneii_lcell_comb \REGA_BLOCK|oQ~6 (
// Equation(s):
// \REGA_BLOCK|oQ~6_combout  = (\iRegACommand~combout [0] & ((\iA~combout [13]))) # (!\iRegACommand~combout [0] & (\iA~combout [15]))

	.dataa(\iA~combout [15]),
	.datab(\iA~combout [13]),
	.datac(vcc),
	.datad(\iRegACommand~combout [0]),
	.cin(gnd),
	.combout(\REGA_BLOCK|oQ~6_combout ),
	.cout());
// synopsys translate_off
defparam \REGA_BLOCK|oQ~6 .lut_mask = 16'hCCAA;
defparam \REGA_BLOCK|oQ~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N5
cycloneii_lcell_ff \REGA_BLOCK|oQ[14] (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\REGA_BLOCK|oQ~6_combout ),
	.sdata(\iA~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\iRegACommand~combout [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REGA_BLOCK|oQ [14]));

// Location: LCCOMB_X37_Y20_N14
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[14]~38 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[14]~38_combout  = (!\ALU_BLOCK|arith_unit|Equal0~0_combout  & (\REGB_BLOCK|oQ [14] $ (\REGA_BLOCK|oQ [14] $ (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[13].Fulladder|OR_0~0_combout ))))

	.dataa(\REGB_BLOCK|oQ [14]),
	.datab(\ALU_BLOCK|arith_unit|Equal0~0_combout ),
	.datac(\REGA_BLOCK|oQ [14]),
	.datad(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[13].Fulladder|OR_0~0_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[14]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[14]~38 .lut_mask = 16'h2112;
defparam \ALU_BLOCK|arith_unit|oAccumulator[14]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[12].Fullsubtracter|OR_0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[12].Fullsubtracter|OR_0~combout  = (\REGB_BLOCK|oQ [12] & ((\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[11].Fullsubtracter|OR_0~combout ) # (!\REGA_BLOCK|oQ [12]))) # (!\REGB_BLOCK|oQ [12] & 
// (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[11].Fullsubtracter|OR_0~combout  & !\REGA_BLOCK|oQ [12]))

	.dataa(\REGB_BLOCK|oQ [12]),
	.datab(vcc),
	.datac(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[11].Fullsubtracter|OR_0~combout ),
	.datad(\REGA_BLOCK|oQ [12]),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[12].Fullsubtracter|OR_0~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[12].Fullsubtracter|OR_0 .lut_mask = 16'hA0FA;
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[12].Fullsubtracter|OR_0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[14].Fullsubtracter|Halfadder|oSum (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[14].Fullsubtracter|Halfadder|oSum~combout  = \REGB_BLOCK|oQ [14] $ (((\REGA_BLOCK|oQ [13] & (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[12].Fullsubtracter|OR_0~combout  & \REGB_BLOCK|oQ [13])) # 
// (!\REGA_BLOCK|oQ [13] & ((\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[12].Fullsubtracter|OR_0~combout ) # (\REGB_BLOCK|oQ [13])))))

	.dataa(\REGA_BLOCK|oQ [13]),
	.datab(\REGB_BLOCK|oQ [14]),
	.datac(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[12].Fullsubtracter|OR_0~combout ),
	.datad(\REGB_BLOCK|oQ [13]),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[14].Fullsubtracter|Halfadder|oSum~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[14].Fullsubtracter|Halfadder|oSum .lut_mask = 16'h399C;
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[14].Fullsubtracter|Halfadder|oSum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[14]~33 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[14]~33_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[14]~38_combout ) # ((\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout  & (\REGA_BLOCK|oQ [14] $ 
// (\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[14].Fullsubtracter|Halfadder|oSum~combout ))))

	.dataa(\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout ),
	.datab(\REGA_BLOCK|oQ [14]),
	.datac(\ALU_BLOCK|arith_unit|oAccumulator[14]~38_combout ),
	.datad(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[14].Fullsubtracter|Halfadder|oSum~combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[14]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[14]~33 .lut_mask = 16'hF2F8;
defparam \ALU_BLOCK|arith_unit|oAccumulator[14]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N30
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[14]~29 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[14]~29_combout  = (\REGA_BLOCK|oQ [14] & (\iAluOpcode~combout [1] $ (((\iAluOpcode~combout [0] & !\REGB_BLOCK|oQ [14]))))) # (!\REGA_BLOCK|oQ [14] & ((\REGB_BLOCK|oQ [14] & ((!\iAluOpcode~combout [0]))) # (!\REGB_BLOCK|oQ [14] & 
// (!\iAluOpcode~combout [1]))))

	.dataa(\iAluOpcode~combout [1]),
	.datab(\REGA_BLOCK|oQ [14]),
	.datac(\iAluOpcode~combout [0]),
	.datad(\REGB_BLOCK|oQ [14]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[14]~29 .lut_mask = 16'h8B59;
defparam \ALU_BLOCK|logic_unit|oX[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|XORgate|oX[14]~14 (
// Equation(s):
// \ALU_BLOCK|logic_unit|XORgate|oX[14]~14_combout  = \REGA_BLOCK|oQ [14] $ (\REGB_BLOCK|oQ [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\REGA_BLOCK|oQ [14]),
	.datad(\REGB_BLOCK|oQ [14]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|XORgate|oX[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|XORgate|oX[14]~14 .lut_mask = 16'h0FF0;
defparam \ALU_BLOCK|logic_unit|XORgate|oX[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[14]~30 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[14]~30_combout  = (\iAluOpcode~combout [2] & (((\ALU_BLOCK|logic_unit|oX[15]~0_combout  & \ALU_BLOCK|logic_unit|XORgate|oX[14]~14_combout )))) # (!\iAluOpcode~combout [2] & ((\ALU_BLOCK|logic_unit|oX[14]~29_combout ) # 
// ((\ALU_BLOCK|logic_unit|oX[15]~0_combout  & \ALU_BLOCK|logic_unit|XORgate|oX[14]~14_combout ))))

	.dataa(\iAluOpcode~combout [2]),
	.datab(\ALU_BLOCK|logic_unit|oX[14]~29_combout ),
	.datac(\ALU_BLOCK|logic_unit|oX[15]~0_combout ),
	.datad(\ALU_BLOCK|logic_unit|XORgate|oX[14]~14_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[14]~30 .lut_mask = 16'hF444;
defparam \ALU_BLOCK|logic_unit|oX[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneii_lcell_comb \ALU_BLOCK|oAccumulator[14]~14 (
// Equation(s):
// \ALU_BLOCK|oAccumulator[14]~14_combout  = (\ALU_BLOCK|LessThan0~0_combout  & ((\ALU_BLOCK|logic_unit|oX[14]~30_combout ))) # (!\ALU_BLOCK|LessThan0~0_combout  & (\ALU_BLOCK|arith_unit|oAccumulator[14]~33_combout ))

	.dataa(\ALU_BLOCK|arith_unit|oAccumulator[14]~33_combout ),
	.datab(\ALU_BLOCK|LessThan0~0_combout ),
	.datac(vcc),
	.datad(\ALU_BLOCK|logic_unit|oX[14]~30_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|oAccumulator[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|oAccumulator[14]~14 .lut_mask = 16'hEE22;
defparam \ALU_BLOCK|oAccumulator[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N20
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[15]~31 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[15]~31_combout  = (\REGB_BLOCK|oQ [15] & ((\REGA_BLOCK|oQ [15] & (\iAluOpcode~combout [1])) # (!\REGA_BLOCK|oQ [15] & ((!\iAluOpcode~combout [0]))))) # (!\REGB_BLOCK|oQ [15] & (\iAluOpcode~combout [1] $ (((\iAluOpcode~combout [0]) 
// # (!\REGA_BLOCK|oQ [15])))))

	.dataa(\REGB_BLOCK|oQ [15]),
	.datab(\iAluOpcode~combout [1]),
	.datac(\iAluOpcode~combout [0]),
	.datad(\REGA_BLOCK|oQ [15]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[15]~31 .lut_mask = 16'h9C1B;
defparam \ALU_BLOCK|logic_unit|oX[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|XORgate|oX[15]~15 (
// Equation(s):
// \ALU_BLOCK|logic_unit|XORgate|oX[15]~15_combout  = \REGB_BLOCK|oQ [15] $ (\REGA_BLOCK|oQ [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(\REGB_BLOCK|oQ [15]),
	.datad(\REGA_BLOCK|oQ [15]),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|XORgate|oX[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|XORgate|oX[15]~15 .lut_mask = 16'h0FF0;
defparam \ALU_BLOCK|logic_unit|XORgate|oX[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N6
cycloneii_lcell_comb \ALU_BLOCK|logic_unit|oX[15]~32 (
// Equation(s):
// \ALU_BLOCK|logic_unit|oX[15]~32_combout  = (\iAluOpcode~combout [2] & (\ALU_BLOCK|logic_unit|oX[15]~0_combout  & ((\ALU_BLOCK|logic_unit|XORgate|oX[15]~15_combout )))) # (!\iAluOpcode~combout [2] & ((\ALU_BLOCK|logic_unit|oX[15]~31_combout ) # 
// ((\ALU_BLOCK|logic_unit|oX[15]~0_combout  & \ALU_BLOCK|logic_unit|XORgate|oX[15]~15_combout ))))

	.dataa(\iAluOpcode~combout [2]),
	.datab(\ALU_BLOCK|logic_unit|oX[15]~0_combout ),
	.datac(\ALU_BLOCK|logic_unit|oX[15]~31_combout ),
	.datad(\ALU_BLOCK|logic_unit|XORgate|oX[15]~15_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|logic_unit|oX[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|logic_unit|oX[15]~32 .lut_mask = 16'hDC50;
defparam \ALU_BLOCK|logic_unit|oX[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16Adder|forlooping[15].Fulladder|Halfadder_1|oSum (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16Adder|forlooping[15].Fulladder|Halfadder_1|oSum~combout  = \ALU_BLOCK|logic_unit|XORgate|oX[15]~15_combout  $ (((\REGB_BLOCK|oQ [14] & ((\REGA_BLOCK|oQ [14]) # 
// (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[13].Fulladder|OR_0~0_combout ))) # (!\REGB_BLOCK|oQ [14] & (\REGA_BLOCK|oQ [14] & \ALU_BLOCK|arith_unit|bit16Adder|forlooping[13].Fulladder|OR_0~0_combout ))))

	.dataa(\REGB_BLOCK|oQ [14]),
	.datab(\ALU_BLOCK|logic_unit|XORgate|oX[15]~15_combout ),
	.datac(\REGA_BLOCK|oQ [14]),
	.datad(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[13].Fulladder|OR_0~0_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[15].Fulladder|Halfadder_1|oSum~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[15].Fulladder|Halfadder_1|oSum .lut_mask = 16'h366C;
defparam \ALU_BLOCK|arith_unit|bit16Adder|forlooping[15].Fulladder|Halfadder_1|oSum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~0 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~0_combout  = (\REGB_BLOCK|oQ [13] & ((\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[12].Fullsubtracter|OR_0~combout ) # (!\REGA_BLOCK|oQ [13]))) # (!\REGB_BLOCK|oQ 
// [13] & (!\REGA_BLOCK|oQ [13] & \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[12].Fullsubtracter|OR_0~combout ))

	.dataa(\REGB_BLOCK|oQ [13]),
	.datab(vcc),
	.datac(\REGA_BLOCK|oQ [13]),
	.datad(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[12].Fullsubtracter|OR_0~combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~0 .lut_mask = 16'hAF0A;
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~1 (
// Equation(s):
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~1_combout  = \ALU_BLOCK|logic_unit|XORgate|oX[15]~15_combout  $ (((\REGB_BLOCK|oQ [14] & 
// ((\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~0_combout ) # (!\REGA_BLOCK|oQ [14]))) # (!\REGB_BLOCK|oQ [14] & (!\REGA_BLOCK|oQ [14] & 
// \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~0_combout ))))

	.dataa(\REGB_BLOCK|oQ [14]),
	.datab(\ALU_BLOCK|logic_unit|XORgate|oX[15]~15_combout ),
	.datac(\REGA_BLOCK|oQ [14]),
	.datad(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~0_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~1 .lut_mask = 16'h63C6;
defparam \ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneii_lcell_comb \ALU_BLOCK|arith_unit|oAccumulator[15]~34 (
// Equation(s):
// \ALU_BLOCK|arith_unit|oAccumulator[15]~34_combout  = (\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout  & ((\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~1_combout ) # ((!\ALU_BLOCK|arith_unit|Equal0~0_combout  
// & \ALU_BLOCK|arith_unit|bit16Adder|forlooping[15].Fulladder|Halfadder_1|oSum~combout )))) # (!\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout  & (!\ALU_BLOCK|arith_unit|Equal0~0_combout  & 
// (\ALU_BLOCK|arith_unit|bit16Adder|forlooping[15].Fulladder|Halfadder_1|oSum~combout )))

	.dataa(\ALU_BLOCK|arith_unit|oAccumulator[15]~14_combout ),
	.datab(\ALU_BLOCK|arith_unit|Equal0~0_combout ),
	.datac(\ALU_BLOCK|arith_unit|bit16Adder|forlooping[15].Fulladder|Halfadder_1|oSum~combout ),
	.datad(\ALU_BLOCK|arith_unit|bit16subtracter|forlooping[15].Fullsubtracter|Halfsubtracter|oDiff~1_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|arith_unit|oAccumulator[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|arith_unit|oAccumulator[15]~34 .lut_mask = 16'hBA30;
defparam \ALU_BLOCK|arith_unit|oAccumulator[15]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cycloneii_lcell_comb \ALU_BLOCK|oAccumulator[15]~15 (
// Equation(s):
// \ALU_BLOCK|oAccumulator[15]~15_combout  = (\ALU_BLOCK|LessThan0~0_combout  & (\ALU_BLOCK|logic_unit|oX[15]~32_combout )) # (!\ALU_BLOCK|LessThan0~0_combout  & ((\ALU_BLOCK|arith_unit|oAccumulator[15]~34_combout )))

	.dataa(vcc),
	.datab(\ALU_BLOCK|LessThan0~0_combout ),
	.datac(\ALU_BLOCK|logic_unit|oX[15]~32_combout ),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[15]~34_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|oAccumulator[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|oAccumulator[15]~15 .lut_mask = 16'hF3C0;
defparam \ALU_BLOCK|oAccumulator[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iClock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iClock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iClock));
// synopsys translate_off
defparam \iClock~I .input_async_reset = "none";
defparam \iClock~I .input_power_up = "low";
defparam \iClock~I .input_register_mode = "none";
defparam \iClock~I .input_sync_reset = "none";
defparam \iClock~I .oe_async_reset = "none";
defparam \iClock~I .oe_power_up = "low";
defparam \iClock~I .oe_register_mode = "none";
defparam \iClock~I .oe_sync_reset = "none";
defparam \iClock~I .operation_mode = "input";
defparam \iClock~I .output_async_reset = "none";
defparam \iClock~I .output_power_up = "low";
defparam \iClock~I .output_register_mode = "none";
defparam \iClock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \iClock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\iClock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\iClock~clkctrl_outclk ));
// synopsys translate_off
defparam \iClock~clkctrl .clock_type = "global clock";
defparam \iClock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cycloneii_lcell_comb \ALU_BLOCK|nZeroflagin~3 (
// Equation(s):
// \ALU_BLOCK|nZeroflagin~3_combout  = (!\ALU_BLOCK|logic_unit|oX[8]~18_combout  & (!\ALU_BLOCK|logic_unit|oX[9]~20_combout  & (!\ALU_BLOCK|logic_unit|oX[10]~22_combout  & !\ALU_BLOCK|logic_unit|oX[11]~24_combout )))

	.dataa(\ALU_BLOCK|logic_unit|oX[8]~18_combout ),
	.datab(\ALU_BLOCK|logic_unit|oX[9]~20_combout ),
	.datac(\ALU_BLOCK|logic_unit|oX[10]~22_combout ),
	.datad(\ALU_BLOCK|logic_unit|oX[11]~24_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|nZeroflagin~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|nZeroflagin~3 .lut_mask = 16'h0001;
defparam \ALU_BLOCK|nZeroflagin~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneii_lcell_comb \ALU_BLOCK|nZeroflagin~4 (
// Equation(s):
// \ALU_BLOCK|nZeroflagin~4_combout  = (!\ALU_BLOCK|logic_unit|oX[13]~28_combout  & (!\ALU_BLOCK|logic_unit|oX[12]~26_combout  & (!\ALU_BLOCK|logic_unit|oX[15]~32_combout  & !\ALU_BLOCK|logic_unit|oX[14]~30_combout )))

	.dataa(\ALU_BLOCK|logic_unit|oX[13]~28_combout ),
	.datab(\ALU_BLOCK|logic_unit|oX[12]~26_combout ),
	.datac(\ALU_BLOCK|logic_unit|oX[15]~32_combout ),
	.datad(\ALU_BLOCK|logic_unit|oX[14]~30_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|nZeroflagin~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|nZeroflagin~4 .lut_mask = 16'h0001;
defparam \ALU_BLOCK|nZeroflagin~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cycloneii_lcell_comb \ALU_BLOCK|nZeroflagin~1 (
// Equation(s):
// \ALU_BLOCK|nZeroflagin~1_combout  = (!\ALU_BLOCK|logic_unit|oX[5]~12_combout  & (!\ALU_BLOCK|logic_unit|oX[4]~10_combout  & (!\ALU_BLOCK|logic_unit|oX[6]~14_combout  & !\ALU_BLOCK|logic_unit|oX[7]~16_combout )))

	.dataa(\ALU_BLOCK|logic_unit|oX[5]~12_combout ),
	.datab(\ALU_BLOCK|logic_unit|oX[4]~10_combout ),
	.datac(\ALU_BLOCK|logic_unit|oX[6]~14_combout ),
	.datad(\ALU_BLOCK|logic_unit|oX[7]~16_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|nZeroflagin~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|nZeroflagin~1 .lut_mask = 16'h0001;
defparam \ALU_BLOCK|nZeroflagin~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N22
cycloneii_lcell_comb \ALU_BLOCK|nZeroflagin~2 (
// Equation(s):
// \ALU_BLOCK|nZeroflagin~2_combout  = (\ALU_BLOCK|nZeroflagin~0_combout  & (!\ALU_BLOCK|logic_unit|oX[3]~8_combout  & (\ALU_BLOCK|nZeroflagin~1_combout  & !\ALU_BLOCK|logic_unit|oX[2]~6_combout )))

	.dataa(\ALU_BLOCK|nZeroflagin~0_combout ),
	.datab(\ALU_BLOCK|logic_unit|oX[3]~8_combout ),
	.datac(\ALU_BLOCK|nZeroflagin~1_combout ),
	.datad(\ALU_BLOCK|logic_unit|oX[2]~6_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|nZeroflagin~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|nZeroflagin~2 .lut_mask = 16'h0020;
defparam \ALU_BLOCK|nZeroflagin~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N2
cycloneii_lcell_comb \ALU_BLOCK|nZeroflagin~5 (
// Equation(s):
// \ALU_BLOCK|nZeroflagin~5_combout  = (\ALU_BLOCK|nZeroflagin~3_combout  & (\ALU_BLOCK|nZeroflagin~4_combout  & \ALU_BLOCK|nZeroflagin~2_combout ))

	.dataa(vcc),
	.datab(\ALU_BLOCK|nZeroflagin~3_combout ),
	.datac(\ALU_BLOCK|nZeroflagin~4_combout ),
	.datad(\ALU_BLOCK|nZeroflagin~2_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|nZeroflagin~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|nZeroflagin~5 .lut_mask = 16'hC000;
defparam \ALU_BLOCK|nZeroflagin~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneii_lcell_comb \ALU_BLOCK|nZeroflagin~8 (
// Equation(s):
// \ALU_BLOCK|nZeroflagin~8_combout  = (\ALU_BLOCK|nZeroflagin~7_combout  & (!\ALU_BLOCK|arith_unit|oAccumulator[6]~21_combout  & (!\ALU_BLOCK|arith_unit|oAccumulator[8]~35_combout  & !\ALU_BLOCK|arith_unit|oAccumulator[7]~23_combout )))

	.dataa(\ALU_BLOCK|nZeroflagin~7_combout ),
	.datab(\ALU_BLOCK|arith_unit|oAccumulator[6]~21_combout ),
	.datac(\ALU_BLOCK|arith_unit|oAccumulator[8]~35_combout ),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[7]~23_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|nZeroflagin~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|nZeroflagin~8 .lut_mask = 16'h0002;
defparam \ALU_BLOCK|nZeroflagin~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cycloneii_lcell_comb \ALU_BLOCK|nZeroflagin~9 (
// Equation(s):
// \ALU_BLOCK|nZeroflagin~9_combout  = (!\ALU_BLOCK|arith_unit|oAccumulator[10]~27_combout  & (!\ALU_BLOCK|arith_unit|oAccumulator[11]~29_combout  & (!\ALU_BLOCK|arith_unit|oAccumulator[9]~36_combout  & \ALU_BLOCK|nZeroflagin~8_combout )))

	.dataa(\ALU_BLOCK|arith_unit|oAccumulator[10]~27_combout ),
	.datab(\ALU_BLOCK|arith_unit|oAccumulator[11]~29_combout ),
	.datac(\ALU_BLOCK|arith_unit|oAccumulator[9]~36_combout ),
	.datad(\ALU_BLOCK|nZeroflagin~8_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|nZeroflagin~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|nZeroflagin~9 .lut_mask = 16'h0100;
defparam \ALU_BLOCK|nZeroflagin~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cycloneii_lcell_comb \ALU_BLOCK|nZeroflagin~10 (
// Equation(s):
// \ALU_BLOCK|nZeroflagin~10_combout  = (!\ALU_BLOCK|arith_unit|oAccumulator[13]~32_combout  & (\ALU_BLOCK|nZeroflagin~9_combout  & !\ALU_BLOCK|arith_unit|oAccumulator[12]~37_combout ))

	.dataa(vcc),
	.datab(\ALU_BLOCK|arith_unit|oAccumulator[13]~32_combout ),
	.datac(\ALU_BLOCK|nZeroflagin~9_combout ),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[12]~37_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|nZeroflagin~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|nZeroflagin~10 .lut_mask = 16'h0030;
defparam \ALU_BLOCK|nZeroflagin~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cycloneii_lcell_comb \ALU_BLOCK|nZeroflagin~11 (
// Equation(s):
// \ALU_BLOCK|nZeroflagin~11_combout  = (\ALU_BLOCK|nZeroflagin~5_combout ) # ((!\ALU_BLOCK|arith_unit|oAccumulator[14]~33_combout  & (\ALU_BLOCK|nZeroflagin~10_combout  & !\ALU_BLOCK|arith_unit|oAccumulator[15]~34_combout )))

	.dataa(\ALU_BLOCK|arith_unit|oAccumulator[14]~33_combout ),
	.datab(\ALU_BLOCK|nZeroflagin~5_combout ),
	.datac(\ALU_BLOCK|nZeroflagin~10_combout ),
	.datad(\ALU_BLOCK|arith_unit|oAccumulator[15]~34_combout ),
	.cin(gnd),
	.combout(\ALU_BLOCK|nZeroflagin~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_BLOCK|nZeroflagin~11 .lut_mask = 16'hCCDC;
defparam \ALU_BLOCK|nZeroflagin~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N1
cycloneii_lcell_ff \ALU_BLOCK|Zeroflag|oQ (
	.clk(\iClock~clkctrl_outclk ),
	.datain(\ALU_BLOCK|nZeroflagin~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU_BLOCK|Zeroflag|oQ~regout ));

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAccumulator[0]~I (
	.datain(\ALU_BLOCK|oAccumulator[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAccumulator[0]));
// synopsys translate_off
defparam \oAccumulator[0]~I .input_async_reset = "none";
defparam \oAccumulator[0]~I .input_power_up = "low";
defparam \oAccumulator[0]~I .input_register_mode = "none";
defparam \oAccumulator[0]~I .input_sync_reset = "none";
defparam \oAccumulator[0]~I .oe_async_reset = "none";
defparam \oAccumulator[0]~I .oe_power_up = "low";
defparam \oAccumulator[0]~I .oe_register_mode = "none";
defparam \oAccumulator[0]~I .oe_sync_reset = "none";
defparam \oAccumulator[0]~I .operation_mode = "output";
defparam \oAccumulator[0]~I .output_async_reset = "none";
defparam \oAccumulator[0]~I .output_power_up = "low";
defparam \oAccumulator[0]~I .output_register_mode = "none";
defparam \oAccumulator[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAccumulator[1]~I (
	.datain(\ALU_BLOCK|oAccumulator[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAccumulator[1]));
// synopsys translate_off
defparam \oAccumulator[1]~I .input_async_reset = "none";
defparam \oAccumulator[1]~I .input_power_up = "low";
defparam \oAccumulator[1]~I .input_register_mode = "none";
defparam \oAccumulator[1]~I .input_sync_reset = "none";
defparam \oAccumulator[1]~I .oe_async_reset = "none";
defparam \oAccumulator[1]~I .oe_power_up = "low";
defparam \oAccumulator[1]~I .oe_register_mode = "none";
defparam \oAccumulator[1]~I .oe_sync_reset = "none";
defparam \oAccumulator[1]~I .operation_mode = "output";
defparam \oAccumulator[1]~I .output_async_reset = "none";
defparam \oAccumulator[1]~I .output_power_up = "low";
defparam \oAccumulator[1]~I .output_register_mode = "none";
defparam \oAccumulator[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAccumulator[2]~I (
	.datain(\ALU_BLOCK|oAccumulator[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAccumulator[2]));
// synopsys translate_off
defparam \oAccumulator[2]~I .input_async_reset = "none";
defparam \oAccumulator[2]~I .input_power_up = "low";
defparam \oAccumulator[2]~I .input_register_mode = "none";
defparam \oAccumulator[2]~I .input_sync_reset = "none";
defparam \oAccumulator[2]~I .oe_async_reset = "none";
defparam \oAccumulator[2]~I .oe_power_up = "low";
defparam \oAccumulator[2]~I .oe_register_mode = "none";
defparam \oAccumulator[2]~I .oe_sync_reset = "none";
defparam \oAccumulator[2]~I .operation_mode = "output";
defparam \oAccumulator[2]~I .output_async_reset = "none";
defparam \oAccumulator[2]~I .output_power_up = "low";
defparam \oAccumulator[2]~I .output_register_mode = "none";
defparam \oAccumulator[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAccumulator[3]~I (
	.datain(\ALU_BLOCK|oAccumulator[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAccumulator[3]));
// synopsys translate_off
defparam \oAccumulator[3]~I .input_async_reset = "none";
defparam \oAccumulator[3]~I .input_power_up = "low";
defparam \oAccumulator[3]~I .input_register_mode = "none";
defparam \oAccumulator[3]~I .input_sync_reset = "none";
defparam \oAccumulator[3]~I .oe_async_reset = "none";
defparam \oAccumulator[3]~I .oe_power_up = "low";
defparam \oAccumulator[3]~I .oe_register_mode = "none";
defparam \oAccumulator[3]~I .oe_sync_reset = "none";
defparam \oAccumulator[3]~I .operation_mode = "output";
defparam \oAccumulator[3]~I .output_async_reset = "none";
defparam \oAccumulator[3]~I .output_power_up = "low";
defparam \oAccumulator[3]~I .output_register_mode = "none";
defparam \oAccumulator[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAccumulator[4]~I (
	.datain(\ALU_BLOCK|oAccumulator[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAccumulator[4]));
// synopsys translate_off
defparam \oAccumulator[4]~I .input_async_reset = "none";
defparam \oAccumulator[4]~I .input_power_up = "low";
defparam \oAccumulator[4]~I .input_register_mode = "none";
defparam \oAccumulator[4]~I .input_sync_reset = "none";
defparam \oAccumulator[4]~I .oe_async_reset = "none";
defparam \oAccumulator[4]~I .oe_power_up = "low";
defparam \oAccumulator[4]~I .oe_register_mode = "none";
defparam \oAccumulator[4]~I .oe_sync_reset = "none";
defparam \oAccumulator[4]~I .operation_mode = "output";
defparam \oAccumulator[4]~I .output_async_reset = "none";
defparam \oAccumulator[4]~I .output_power_up = "low";
defparam \oAccumulator[4]~I .output_register_mode = "none";
defparam \oAccumulator[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAccumulator[5]~I (
	.datain(\ALU_BLOCK|oAccumulator[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAccumulator[5]));
// synopsys translate_off
defparam \oAccumulator[5]~I .input_async_reset = "none";
defparam \oAccumulator[5]~I .input_power_up = "low";
defparam \oAccumulator[5]~I .input_register_mode = "none";
defparam \oAccumulator[5]~I .input_sync_reset = "none";
defparam \oAccumulator[5]~I .oe_async_reset = "none";
defparam \oAccumulator[5]~I .oe_power_up = "low";
defparam \oAccumulator[5]~I .oe_register_mode = "none";
defparam \oAccumulator[5]~I .oe_sync_reset = "none";
defparam \oAccumulator[5]~I .operation_mode = "output";
defparam \oAccumulator[5]~I .output_async_reset = "none";
defparam \oAccumulator[5]~I .output_power_up = "low";
defparam \oAccumulator[5]~I .output_register_mode = "none";
defparam \oAccumulator[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAccumulator[6]~I (
	.datain(\ALU_BLOCK|oAccumulator[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAccumulator[6]));
// synopsys translate_off
defparam \oAccumulator[6]~I .input_async_reset = "none";
defparam \oAccumulator[6]~I .input_power_up = "low";
defparam \oAccumulator[6]~I .input_register_mode = "none";
defparam \oAccumulator[6]~I .input_sync_reset = "none";
defparam \oAccumulator[6]~I .oe_async_reset = "none";
defparam \oAccumulator[6]~I .oe_power_up = "low";
defparam \oAccumulator[6]~I .oe_register_mode = "none";
defparam \oAccumulator[6]~I .oe_sync_reset = "none";
defparam \oAccumulator[6]~I .operation_mode = "output";
defparam \oAccumulator[6]~I .output_async_reset = "none";
defparam \oAccumulator[6]~I .output_power_up = "low";
defparam \oAccumulator[6]~I .output_register_mode = "none";
defparam \oAccumulator[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAccumulator[7]~I (
	.datain(\ALU_BLOCK|oAccumulator[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAccumulator[7]));
// synopsys translate_off
defparam \oAccumulator[7]~I .input_async_reset = "none";
defparam \oAccumulator[7]~I .input_power_up = "low";
defparam \oAccumulator[7]~I .input_register_mode = "none";
defparam \oAccumulator[7]~I .input_sync_reset = "none";
defparam \oAccumulator[7]~I .oe_async_reset = "none";
defparam \oAccumulator[7]~I .oe_power_up = "low";
defparam \oAccumulator[7]~I .oe_register_mode = "none";
defparam \oAccumulator[7]~I .oe_sync_reset = "none";
defparam \oAccumulator[7]~I .operation_mode = "output";
defparam \oAccumulator[7]~I .output_async_reset = "none";
defparam \oAccumulator[7]~I .output_power_up = "low";
defparam \oAccumulator[7]~I .output_register_mode = "none";
defparam \oAccumulator[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAccumulator[8]~I (
	.datain(\ALU_BLOCK|oAccumulator[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAccumulator[8]));
// synopsys translate_off
defparam \oAccumulator[8]~I .input_async_reset = "none";
defparam \oAccumulator[8]~I .input_power_up = "low";
defparam \oAccumulator[8]~I .input_register_mode = "none";
defparam \oAccumulator[8]~I .input_sync_reset = "none";
defparam \oAccumulator[8]~I .oe_async_reset = "none";
defparam \oAccumulator[8]~I .oe_power_up = "low";
defparam \oAccumulator[8]~I .oe_register_mode = "none";
defparam \oAccumulator[8]~I .oe_sync_reset = "none";
defparam \oAccumulator[8]~I .operation_mode = "output";
defparam \oAccumulator[8]~I .output_async_reset = "none";
defparam \oAccumulator[8]~I .output_power_up = "low";
defparam \oAccumulator[8]~I .output_register_mode = "none";
defparam \oAccumulator[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAccumulator[9]~I (
	.datain(\ALU_BLOCK|oAccumulator[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAccumulator[9]));
// synopsys translate_off
defparam \oAccumulator[9]~I .input_async_reset = "none";
defparam \oAccumulator[9]~I .input_power_up = "low";
defparam \oAccumulator[9]~I .input_register_mode = "none";
defparam \oAccumulator[9]~I .input_sync_reset = "none";
defparam \oAccumulator[9]~I .oe_async_reset = "none";
defparam \oAccumulator[9]~I .oe_power_up = "low";
defparam \oAccumulator[9]~I .oe_register_mode = "none";
defparam \oAccumulator[9]~I .oe_sync_reset = "none";
defparam \oAccumulator[9]~I .operation_mode = "output";
defparam \oAccumulator[9]~I .output_async_reset = "none";
defparam \oAccumulator[9]~I .output_power_up = "low";
defparam \oAccumulator[9]~I .output_register_mode = "none";
defparam \oAccumulator[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAccumulator[10]~I (
	.datain(\ALU_BLOCK|oAccumulator[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAccumulator[10]));
// synopsys translate_off
defparam \oAccumulator[10]~I .input_async_reset = "none";
defparam \oAccumulator[10]~I .input_power_up = "low";
defparam \oAccumulator[10]~I .input_register_mode = "none";
defparam \oAccumulator[10]~I .input_sync_reset = "none";
defparam \oAccumulator[10]~I .oe_async_reset = "none";
defparam \oAccumulator[10]~I .oe_power_up = "low";
defparam \oAccumulator[10]~I .oe_register_mode = "none";
defparam \oAccumulator[10]~I .oe_sync_reset = "none";
defparam \oAccumulator[10]~I .operation_mode = "output";
defparam \oAccumulator[10]~I .output_async_reset = "none";
defparam \oAccumulator[10]~I .output_power_up = "low";
defparam \oAccumulator[10]~I .output_register_mode = "none";
defparam \oAccumulator[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAccumulator[11]~I (
	.datain(\ALU_BLOCK|oAccumulator[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAccumulator[11]));
// synopsys translate_off
defparam \oAccumulator[11]~I .input_async_reset = "none";
defparam \oAccumulator[11]~I .input_power_up = "low";
defparam \oAccumulator[11]~I .input_register_mode = "none";
defparam \oAccumulator[11]~I .input_sync_reset = "none";
defparam \oAccumulator[11]~I .oe_async_reset = "none";
defparam \oAccumulator[11]~I .oe_power_up = "low";
defparam \oAccumulator[11]~I .oe_register_mode = "none";
defparam \oAccumulator[11]~I .oe_sync_reset = "none";
defparam \oAccumulator[11]~I .operation_mode = "output";
defparam \oAccumulator[11]~I .output_async_reset = "none";
defparam \oAccumulator[11]~I .output_power_up = "low";
defparam \oAccumulator[11]~I .output_register_mode = "none";
defparam \oAccumulator[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAccumulator[12]~I (
	.datain(\ALU_BLOCK|oAccumulator[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAccumulator[12]));
// synopsys translate_off
defparam \oAccumulator[12]~I .input_async_reset = "none";
defparam \oAccumulator[12]~I .input_power_up = "low";
defparam \oAccumulator[12]~I .input_register_mode = "none";
defparam \oAccumulator[12]~I .input_sync_reset = "none";
defparam \oAccumulator[12]~I .oe_async_reset = "none";
defparam \oAccumulator[12]~I .oe_power_up = "low";
defparam \oAccumulator[12]~I .oe_register_mode = "none";
defparam \oAccumulator[12]~I .oe_sync_reset = "none";
defparam \oAccumulator[12]~I .operation_mode = "output";
defparam \oAccumulator[12]~I .output_async_reset = "none";
defparam \oAccumulator[12]~I .output_power_up = "low";
defparam \oAccumulator[12]~I .output_register_mode = "none";
defparam \oAccumulator[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAccumulator[13]~I (
	.datain(\ALU_BLOCK|oAccumulator[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAccumulator[13]));
// synopsys translate_off
defparam \oAccumulator[13]~I .input_async_reset = "none";
defparam \oAccumulator[13]~I .input_power_up = "low";
defparam \oAccumulator[13]~I .input_register_mode = "none";
defparam \oAccumulator[13]~I .input_sync_reset = "none";
defparam \oAccumulator[13]~I .oe_async_reset = "none";
defparam \oAccumulator[13]~I .oe_power_up = "low";
defparam \oAccumulator[13]~I .oe_register_mode = "none";
defparam \oAccumulator[13]~I .oe_sync_reset = "none";
defparam \oAccumulator[13]~I .operation_mode = "output";
defparam \oAccumulator[13]~I .output_async_reset = "none";
defparam \oAccumulator[13]~I .output_power_up = "low";
defparam \oAccumulator[13]~I .output_register_mode = "none";
defparam \oAccumulator[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAccumulator[14]~I (
	.datain(\ALU_BLOCK|oAccumulator[14]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAccumulator[14]));
// synopsys translate_off
defparam \oAccumulator[14]~I .input_async_reset = "none";
defparam \oAccumulator[14]~I .input_power_up = "low";
defparam \oAccumulator[14]~I .input_register_mode = "none";
defparam \oAccumulator[14]~I .input_sync_reset = "none";
defparam \oAccumulator[14]~I .oe_async_reset = "none";
defparam \oAccumulator[14]~I .oe_power_up = "low";
defparam \oAccumulator[14]~I .oe_register_mode = "none";
defparam \oAccumulator[14]~I .oe_sync_reset = "none";
defparam \oAccumulator[14]~I .operation_mode = "output";
defparam \oAccumulator[14]~I .output_async_reset = "none";
defparam \oAccumulator[14]~I .output_power_up = "low";
defparam \oAccumulator[14]~I .output_register_mode = "none";
defparam \oAccumulator[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAccumulator[15]~I (
	.datain(\ALU_BLOCK|oAccumulator[15]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAccumulator[15]));
// synopsys translate_off
defparam \oAccumulator[15]~I .input_async_reset = "none";
defparam \oAccumulator[15]~I .input_power_up = "low";
defparam \oAccumulator[15]~I .input_register_mode = "none";
defparam \oAccumulator[15]~I .input_sync_reset = "none";
defparam \oAccumulator[15]~I .oe_async_reset = "none";
defparam \oAccumulator[15]~I .oe_power_up = "low";
defparam \oAccumulator[15]~I .oe_register_mode = "none";
defparam \oAccumulator[15]~I .oe_sync_reset = "none";
defparam \oAccumulator[15]~I .operation_mode = "output";
defparam \oAccumulator[15]~I .output_async_reset = "none";
defparam \oAccumulator[15]~I .output_power_up = "low";
defparam \oAccumulator[15]~I .output_register_mode = "none";
defparam \oAccumulator[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \nCarryflagout~I (
	.datain(\ALU_BLOCK|arith_unit|Carryflag|oQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nCarryflagout));
// synopsys translate_off
defparam \nCarryflagout~I .input_async_reset = "none";
defparam \nCarryflagout~I .input_power_up = "low";
defparam \nCarryflagout~I .input_register_mode = "none";
defparam \nCarryflagout~I .input_sync_reset = "none";
defparam \nCarryflagout~I .oe_async_reset = "none";
defparam \nCarryflagout~I .oe_power_up = "low";
defparam \nCarryflagout~I .oe_register_mode = "none";
defparam \nCarryflagout~I .oe_sync_reset = "none";
defparam \nCarryflagout~I .operation_mode = "output";
defparam \nCarryflagout~I .output_async_reset = "none";
defparam \nCarryflagout~I .output_power_up = "low";
defparam \nCarryflagout~I .output_register_mode = "none";
defparam \nCarryflagout~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \nZeroflagout~I (
	.datain(\ALU_BLOCK|Zeroflag|oQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nZeroflagout));
// synopsys translate_off
defparam \nZeroflagout~I .input_async_reset = "none";
defparam \nZeroflagout~I .input_power_up = "low";
defparam \nZeroflagout~I .input_register_mode = "none";
defparam \nZeroflagout~I .input_sync_reset = "none";
defparam \nZeroflagout~I .oe_async_reset = "none";
defparam \nZeroflagout~I .oe_power_up = "low";
defparam \nZeroflagout~I .oe_register_mode = "none";
defparam \nZeroflagout~I .oe_sync_reset = "none";
defparam \nZeroflagout~I .operation_mode = "output";
defparam \nZeroflagout~I .output_async_reset = "none";
defparam \nZeroflagout~I .output_power_up = "low";
defparam \nZeroflagout~I .output_register_mode = "none";
defparam \nZeroflagout~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
