          // CS552 2008 student tests
          // Original Authors: Vaishali Karanth, Janaki Jillela
          
          //This program accesses data memory 127 times, all the accesses should 
          //result in cache miss. The memory locations are generated in such way
          //that cache line needs to be filled for every request. 
          //Expected hit rate is zero.
          
0000 c000 lbi r0, 0   //used as address register
0002 c17f lbi r1, 127 //loop counter
0004 c201 lbi r2, 1  
0006      .loop:
0006 8000 st r0, r0, 0
0008 4808 addi r0, r0, 8 //forces main memory access
000a da25 sub r1, r2, r1 //decrement loop counter
000c 79f8 bgez r1, .loop
000e 0000 halt
