{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671201557090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671201557090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 21:39:17 2022 " "Processing started: Fri Dec 16 21:39:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671201557090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671201557090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab9_and_Lab10 -c Lab9_and_Lab10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9_and_Lab10 -c Lab9_and_Lab10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671201557090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671201557235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671201557235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671201561983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671201561983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9part1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab9part1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9Part1 " "Found entity 1: Lab9Part1" {  } { { "Lab9Part1.bdf" "" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/Lab9Part1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671201561983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671201561983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671201561984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671201561984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671201561985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671201561985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/addsub.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671201561986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671201561986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab9Part1 " "Elaborating entity \"Lab9Part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671201562005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:inst " "Elaborating entity \"proc\" for hierarchy \"proc:inst\"" {  } { { "Lab9Part1.bdf" "inst" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/Lab9Part1.bdf" { { 176 448 648 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671201562006 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(34) " "Verilog HDL Case Statement warning at proc.v(34): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 34 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1671201562008 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Tstep_D proc.v(25) " "Verilog HDL Always Construct warning at proc.v(25): inferring latch(es) for variable \"Tstep_D\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671201562008 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(71) " "Verilog HDL Case Statement warning at proc.v(71): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1671201562008 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(100) " "Verilog HDL Case Statement warning at proc.v(100): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 100 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1671201562008 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(116) " "Verilog HDL Case Statement warning at proc.v(116): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 116 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1671201562008 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN proc.v(163) " "Verilog HDL Always Construct warning at proc.v(163): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671201562009 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G proc.v(164) " "Verilog HDL Always Construct warning at proc.v(164): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671201562009 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 proc.v(165) " "Verilog HDL Always Construct warning at proc.v(165): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671201562009 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 proc.v(166) " "Verilog HDL Always Construct warning at proc.v(166): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671201562009 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 proc.v(167) " "Verilog HDL Always Construct warning at proc.v(167): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671201562009 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 proc.v(168) " "Verilog HDL Always Construct warning at proc.v(168): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671201562009 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 proc.v(169) " "Verilog HDL Always Construct warning at proc.v(169): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671201562009 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 proc.v(170) " "Verilog HDL Always Construct warning at proc.v(170): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671201562009 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 proc.v(171) " "Verilog HDL Always Construct warning at proc.v(171): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671201562009 "|Lab9Part1|proc:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 proc.v(172) " "Verilog HDL Always Construct warning at proc.v(172): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1671201562009 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proc.v(162) " "Verilog HDL Case Statement information at proc.v(162): all case item expressions in this case statement are onehot" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 162 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1671201562009 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tstep_D.T3 proc.v(25) " "Inferred latch for \"Tstep_D.T3\" at proc.v(25)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671201562010 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tstep_D.T2 proc.v(25) " "Inferred latch for \"Tstep_D.T2\" at proc.v(25)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671201562010 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tstep_D.T1 proc.v(25) " "Inferred latch for \"Tstep_D.T1\" at proc.v(25)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671201562010 "|Lab9Part1|proc:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tstep_D.T0 proc.v(25) " "Inferred latch for \"Tstep_D.T0\" at proc.v(25)" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671201562010 "|Lab9Part1|proc:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 proc:inst\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"proc:inst\|dec3to8:decX\"" {  } { { "proc.v" "decX" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671201562020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:inst\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"proc:inst\|regn:reg_0\"" {  } { { "proc.v" "reg_0" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671201562021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub proc:inst\|addsub:AS " "Elaborating entity \"addsub\" for hierarchy \"proc:inst\|addsub:AS\"" {  } { { "proc.v" "AS" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671201562026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addsub.v" "LPM_ADD_SUB_component" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/addsub.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671201562040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addsub.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/addsub.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671201562045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671201562045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671201562045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671201562045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671201562045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671201562045 ""}  } { { "addsub.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/addsub.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671201562045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oqg " "Found entity 1: add_sub_oqg" {  } { { "db/add_sub_oqg.tdf" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/db/add_sub_oqg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671201562070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671201562070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oqg proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_oqg:auto_generated " "Elaborating entity \"add_sub_oqg\" for hierarchy \"proc:inst\|addsub:AS\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_oqg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671201562070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:inst\|Tstep_D.T0_283 " "Latch proc:inst\|Tstep_D.T0_283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:inst\|Tstep_Q.T1 " "Ports D and ENA on the latch are fed by the same signal proc:inst\|Tstep_Q.T1" {  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671201562328 ""}  } { { "proc.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/proc.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671201562328 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671201562399 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671201562641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671201562764 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671201562764 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Resetn " "No output dependent on input pin \"Resetn\"" {  } { { "Lab9Part1.bdf" "" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab9_and_Lab10/Lab9Part1.bdf" { { 216 280 448 232 "Resetn" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671201562788 "|Lab9Part1|Resetn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1671201562788 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "264 " "Implemented 264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671201562788 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671201562788 ""} { "Info" "ICUT_CUT_TM_LCELLS" "242 " "Implemented 242 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671201562788 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671201562788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671201562796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 21:39:22 2022 " "Processing ended: Fri Dec 16 21:39:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671201562796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671201562796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671201562796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671201562796 ""}
