-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Sun Oct 26 17:10:13 2025
-- Host        : DESKTOP-P2RT53N running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/workspace/fpga/vivado/digital_tube/digital_tube.srcs/sources_1/ip/hann_window_rom/hann_window_rom_sim_netlist.vhdl
-- Design      : hann_window_rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hann_window_rom_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    douta_array : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hann_window_rom_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end hann_window_rom_blk_mem_gen_mux;

architecture STRUCTURE of hann_window_rom_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC;
  signal sel_pipe_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[0]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[10]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \douta[11]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \douta[12]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[13]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[14]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[15]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[1]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[2]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[3]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[4]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[5]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[8]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[9]_INST_0\ : label is "soft_lutpair4";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(16),
      I1 => sel_pipe_d1,
      I2 => douta_array(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(26),
      I1 => sel_pipe_d1,
      I2 => douta_array(10),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(27),
      I1 => sel_pipe_d1,
      I2 => douta_array(11),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(28),
      I1 => sel_pipe_d1,
      I2 => douta_array(12),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(29),
      I1 => sel_pipe_d1,
      I2 => douta_array(13),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(30),
      I1 => sel_pipe_d1,
      I2 => douta_array(14),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(31),
      I1 => sel_pipe_d1,
      I2 => douta_array(15),
      O => douta(15)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(17),
      I1 => sel_pipe_d1,
      I2 => douta_array(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(18),
      I1 => sel_pipe_d1,
      I2 => douta_array(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(19),
      I1 => sel_pipe_d1,
      I2 => douta_array(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(20),
      I1 => sel_pipe_d1,
      I2 => douta_array(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(21),
      I1 => sel_pipe_d1,
      I2 => douta_array(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(22),
      I1 => sel_pipe_d1,
      I2 => douta_array(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(23),
      I1 => sel_pipe_d1,
      I2 => douta_array(7),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(24),
      I1 => sel_pipe_d1,
      I2 => douta_array(8),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(25),
      I1 => sel_pipe_d1,
      I2 => douta_array(9),
      O => douta(9)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe,
      Q => sel_pipe_d1,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hann_window_rom_blk_mem_gen_prim_wrapper_init is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hann_window_rom_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end hann_window_rom_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of hann_window_rom_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFF8000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"000000000000FFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000007FFFFFFFFF00000000007FFFFFFFFFF000000000001FFFFFFFFFFFF80",
      INITP_03 => X"000007FFFFFFE00000007FFFFFFF800000007FFFFFFFC00000000FFFFFFFFF00",
      INITP_04 => X"001FFFFFE0000007FFFFFC000000FFFFFFC0000007FFFFFF0000000FFFFFFF00",
      INITP_05 => X"FFE000007FFFFF000003FFFFF800000FFFFFE000003FFFFFC000003FFFFFC000",
      INITP_06 => X"FFC00001FFFFF000007FFFFC00001FFFFF800003FFFFF000007FFFFE000007FF",
      INITP_07 => X"FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFF00000FFFFF800003FF",
      INITP_08 => X"003FFFFE00001FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFE00000",
      INITP_09 => X"001FFFFF800003FFFFF000007FFFFE00000FFFFF800003FFFFE00000FFFFF800",
      INITP_0A => X"FFF8000003FFFFF8000007FFFFF800000FFFFFE000007FFFFF000003FFFFF800",
      INITP_0B => X"FE0000000FFFFFFE0000001FFFFFF8000000FFFFFF8000001FFFFFF0000007FF",
      INITP_0C => X"FF000000001FFFFFFFFC00000001FFFFFFFE00000003FFFFFFF80000003FFFFF",
      INITP_0D => X"FE0000000000007FFFFFFFFFFE00000000001FFFFFFFFFF0000000001FFFFFFF",
      INITP_0E => X"000000000000000001FFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000",
      INIT_00 => X"0504040404030303030202020202010101010101010000000000000000000000",
      INIT_01 => X"131312111110100F0F0E0E0D0D0C0C0B0B0A0A09090908080707070606060505",
      INIT_02 => X"2B2B2A2928272625242423222120201F1E1D1D1C1B1A1A191818171616151414",
      INIT_03 => X"4E4C4B4A4948474544434241403F3E3C3B3A393837363534333231302F2E2D2C",
      INIT_04 => X"7A7877757472716F6E6C6B69686765646261605E5D5C5A59585655545351504F",
      INIT_05 => X"B0AEACAAA8A6A5A3A19F9E9C9A9897959392908E8D8B898886858381807E7D7B",
      INIT_06 => X"EFEDEBE9E7E5E2E0DEDCDAD8D6D4D2D0CECCCAC8C6C4C2C0BFBDBBB9B7B5B3B1",
      INIT_07 => X"383634312F2C2A282523201E1C19171513100E0C0907050301FEFCFAF8F6F3F1",
      INIT_08 => X"8B898683817E7B787673706E6B696663615E5C595654514F4C4A474542403D3B",
      INIT_09 => X"E8E5E2DFDCD9D6D3D0CDCAC7C4C1BEBBB9B6B3B0ADAAA7A5A29F9C999694918E",
      INIT_0A => X"4E4B4844413E3A3734312D2A2724201D1A1714100D0A070401FEFAF7F4F1EEEB",
      INIT_0B => X"BEBAB7B3B0ACA8A5A19E9A97938F8C8885817E7B7774706D6966625F5C585552",
      INIT_0C => X"37332F2B2824201C1814100C090501FDF9F6F2EEEAE7E3DFDBD8D4D0CDC9C5C2",
      INIT_0D => X"BAB5B1ADA9A5A19C9894908C88847F7B77736F6B67635F5B57534F4B47433F3B",
      INIT_0E => X"46413D38342F2B26221D1914100C0703FEFAF6F1EDE9E4E0DCD8D3CFCBC6C2BE",
      INIT_0F => X"DBD6D1CCC7C3BEB9B4B0ABA6A29D98948F8A86817C78736F6A65615C58534F4A",
      INIT_10 => X"79746F6A655F5A55504B46413C37322E29241F1A15100B0601FCF8F3EEE9E4DF",
      INIT_11 => X"201B15100B0500FBF5F0EBE6E0DBD6D1CBC6C1BCB6B1ACA7A29D97928D88837E",
      INIT_12 => X"D0CAC5BFBAB4AEA9A39E98938D88827C77716C66615C56514B46403B36302B25",
      INIT_13 => X"89837D77716C66605A544E49433D37312C26201A140F0903FEF8F2ECE7E1DBD6",
      INIT_14 => X"4B453E38322C26201A130D0701FBF5EFE9E3DDD7D1CBC5BFB9B3ADA7A19B958F",
      INIT_15 => X"150F0802FBF5EEE8E2DBD5CFC8C2BBB5AFA8A29C968F89837D76706A645D5751",
      INIT_16 => X"E8E1DAD4CDC6C0B9B2ACA59E98918A847D77706A635C564F49423C352F28221B",
      INIT_17 => X"C3BCB5AEA7A099928B847D777069625B544D474039322B251E17100903FCF5EE",
      INIT_18 => X"A69F989089827B746C655E575049423B332C251E17100902FBF4EDE6DFD8D1CA",
      INIT_19 => X"918A827B746C655D564E4740383129221B130C05FDF6EFE7E0D9D2CAC3BCB5AD",
      INIT_1A => X"857D756E665E564F473F3830292119120A02FBF3ECE4DDD5CEC6BEB7AFA8A099",
      INIT_1B => X"8078706860585048403830292119110901F9F2EAE2DAD2CBC3BBB3ABA49C948C",
      INIT_1C => X"827A726A625A5149413931292118100800F8F0E8E0D8D0C8C0B8B0A8A0989088",
      INIT_1D => X"8D847C736B635A52494139302820170F07FEF6EEE5DDD5CDC4BCB4ACA39B938B",
      INIT_1E => X"9E968D847C736A625951483F372E261D150C03FBF2EAE1D9D0C8BFB7AEA69E95",
      INIT_1F => X"B7AEA59C938B827970675E564D443B322A21180F07FEF5ECE4DBD2CAC1B8B0A7",
      INIT_20 => X"D6CDC4BBB2A9A0978E857C736A61584F463D342B22191007FEF5ECE3DAD2C9C0",
      INIT_21 => X"FDF4EAE1D8CEC5BCB3A9A0978E857B726960564D443B32291F160D04FBF2E9E0",
      INIT_22 => X"2A21170E04FBF1E8DED5CBC2B8AFA59C938980766D645A51483E352C22191006",
      INIT_23 => X"5E544A40372D231A1006FDF3E9E0D6CDC3B9B0A69D938980766D635A50473D34",
      INIT_24 => X"978D847A70665C52483E352B21170D04FAF0E6DCD3C9BFB5ABA2988E847B7167",
      INIT_25 => X"D7CDC3B9AFA59B91877D73695F554B41372D23190F05FBF1E7DDD3C9BFB5ABA1",
      INIT_26 => X"1D1309FEF4EAE0D5CBC1B7ACA2988E84796F655B51473C32281E140A00F6EBE1",
      INIT_27 => X"695E54493F342A20150B00F6ECE1D7CCC2B8ADA3998E847A6F655B50463C3227",
      INIT_28 => X"B9AFA49A8F847A6F655A50453A30251B1006FBF1E6DCD1C7BCB2A79D92887D73",
      INIT_29 => X"1005FAEFE5DACFC4BAAFA4998F84796F64594F44392F24190F04F9EFE4D9CFC4",
      INIT_2A => X"6B60554A3F342A1F1409FEF3E8DDD2C8BDB2A79C91877C71665B50463B30251A",
      INIT_2B => X"CBC0B5AA9F94897E73685D52473C31261B1005FAEFE4D9CEC3B8ADA2978C8176",
      INIT_2C => X"30251A0E03F8EDE2D6CBC0B5AA9F93887D72675C50453A2F24190E03F8ECE1D6",
      INIT_2D => X"998E83776C61554A3F33281D1106FBEFE4D9CEC2B7ACA0958A7F73685D52463B",
      INIT_2E => X"07FBF0E4D9CDC2B7ABA094897D72665B5044392D22170B00F4E9DED2C7BBB0A5",
      INIT_2F => X"786D61564A3E33271C1004F9EDE2D6CBBFB4A89C91857A6E63574C4035291E12",
      INIT_30 => X"EEE2D6CBBFB3A79C9084796D61564A3E33271B1004F8EDE1D5CABEB2A79B9084",
      INIT_31 => X"675B4F43372B201408FCF0E5D9CDC1B5AA9E92867B6F63574C4034281D1105F9",
      INIT_32 => X"E3D7CBBFB3A79B8F83776C6054483C3024180C01F5E9DDD1C5B9AEA2968A7E72",
      INIT_33 => X"62564A3E32261A0E02F6EADED2C6BAAEA2968A7E72665A4E42362A1E1207FBEF",
      INIT_34 => X"E4D8CCC0B4A89C8F83776B5F53473B2F23170BFFF3E6DACEC2B6AA9E92867A6E",
      INIT_35 => X"695D5144382C201408FBEFE3D7CBBFB2A69A8E82766A5D5145392D211509FCF0",
      INIT_36 => X"F0E4D8CBBFB3A79A8E8276695D5145392C201408FBEFE3D7CBBEB2A69A8E8175",
      INIT_37 => X"7A6D6155483C3023170BFEF2E6DACDC1B5A89C9084776B5F52463A2E211509FC",
      INIT_38 => X"05F9ECE0D3C7BBAEA296897D7064584B3F33261A0E01F5E9DCD0C4B7AB9F9286",
      INIT_39 => X"9285796D6054473B2F221609FDF0E4D8CBBFB2A69A8D8174685C4F43362A1E11",
      INIT_3A => X"201407FBEFE2D6C9BDB0A4978B7E7265594D4034271B0E02F5E9DDD0C4B7AB9E",
      INIT_3B => X"B0A4978B7E7265594C4033271A0E01F5E8DCCFC3B6AA9D9184786B5F5246392D",
      INIT_3C => X"4134281B0F02F6E9DCD0C3B7AA9E9185786C5F53463A2D211408FBEFE2D6C9BD",
      INIT_3D => X"D2C6B9ACA093877A6E6155483B2F221609FDF0E4D7CBBEB2A5988C7F73665A4D",
      INIT_3E => X"64574B3E3225190CFFF3E6DACDC1B4A89B8E8275695C5043372A1D1104F8EBDF",
      INIT_3F => X"F6EADDD0C4B7AB9E9285786C5F53463A2D201407FBEEE2D5C8BCAFA3968A7D71",
      INIT_40 => X"887C6F6356493D3024170BFEF1E5D8CCBFB3A6998D8074675B4E4135281C0F03",
      INIT_41 => X"1A0E01F4E8DBCFC2B6A99D9083776A5E5145382C1F1206F9EDE0D4C7BAAEA195",
      INIT_42 => X"AB9F9286796D6054473B2E221508FCEFE3D6CABDB1A4988B7E7265594C403327",
      INIT_43 => X"3C3023170AFEF1E5D8CCBFB3A69A8D8074675B4E4235291C1003F7EADED1C5B8",
      INIT_44 => X"CCBFB3A69A8E8175685C4F43362A1D1104F8EBDFD2C6B9ADA094877B6E625549",
      INIT_45 => X"5A4E4235291C1003F7EADED2C5B9ACA093877A6E6255493C3023170AFEF1E5D8",
      INIT_46 => X"E8DBCFC2B6AA9D9184786C5F53463A2E211508FCF0E3D7CABEB1A5998C807367",
      INIT_47 => X"73675A4E4235291D1004F8EBDFD2C6BAADA195887C7063574B3E3225190D00F4",
      INIT_48 => X"FCF0E4D8CBBFB3A69A8E8275695D5044382C1F1307FAEEE2D5C9BDB1A4988C7F",
      INIT_49 => X"84786B5F53473B2E22160AFDF1E5D9CDC0B4A89C8F83776B5E52463A2D211509",
      INIT_4A => X"09FDF0E4D8CCC0B4A89B8F83776B5F53463A2E22160AFEF1E5D9CDC1B4A89C90",
      INIT_4B => X"8B7F73675B4F43372B1F1306FAEEE2D6CABEB2A69A8E8276695D5145392D2115",
      INIT_4C => X"0AFEF2E7DBCFC3B7AB9F93877B6F63574B3F33271B0F03F7EBDFD3C7BBAFA397",
      INIT_4D => X"877B6F63574B4034281C1004F8EDE1D5C9BDB1A5998D82766A5E52463A2E2216",
      INIT_4E => X"00F4E8DDD1C5B9AEA2968A7F73675B4F44382C201409FDF1E5D9CEC2B6AA9E93",
      INIT_4F => X"756A5E52473B2F24180D01F5EADED2C7BBAFA4988C8175695D52463A2F23170B",
      INIT_50 => X"E7DBD0C4B9ADA2968B7F74685D51463A2F23170C00F5E9DED2C6BBAFA4988C81",
      INIT_51 => X"55493E33271C1005FAEEE3D7CCC1B5AA9E93877C71655A4E43372C201509FEF2",
      INIT_52 => X"BEB3A89C91867B6F64594E42372C20150AFFF3E8DDD1C6BBAFA4998D82776B60",
      INIT_53 => X"23180D02F7ECE1D5CABFB4A99E93887C71665B5045392E23180D01F6EBE0D5C9",
      INIT_54 => X"84796E63584D42372C21160B00F5EADFD4C9BEB3A89D92877C71665B4F44392E",
      INIT_55 => X"DFD4CABFB4A99E94897E73685D53483D32271C1107FCF1E6DBD0C5BAAFA4998F",
      INIT_56 => X"362B20160B00F6EBE0D6CBC0B6ABA0968B80766B60554B40352B20150AFFF5EA",
      INIT_57 => X"877C72675D52483E33291E1409FEF4E9DFD4CABFB5AAA0958A80756B60554B40",
      INIT_58 => X"D3C8BEB4A99F958A80766B61574C42382D23190E04F9EFE5DAD0C5BBB1A69C91",
      INIT_59 => X"190E04FAF0E6DCD2C8BDB3A99F958B80766C62584D43392F251A1006FCF1E7DD",
      INIT_5A => X"594F453B31271D1309FFF5EBE1D7CDC3B9AFA59B91877D73695F554B41372D23",
      INIT_5B => X"93897F766C62584F453B31281E140A00F7EDE3D9CFC5BCB2A89E948A80766D63",
      INIT_5C => X"C7BDB4AAA1978D847A71675E544A41372E241A1107FDF4EAE0D7CDC3BAB0A69D",
      INIT_5D => X"F4EBE1D8CFC5BCB3A9A0978D847A71685E554B42382F261C130900F6EDE3DAD0",
      INIT_5E => X"1B120900F6EDE4DBD2C9BFB6ADA49B92887F766D635A51483E352C23191007FD",
      INIT_5F => X"3B322920170E05FCF3EBE2D9D0C7BEB5ACA39A91887F766D635A51483F362D24",
      INIT_60 => X"544B423A312820170E06FDF4EBE3DAD1C8BFB7AEA59C938B827970675E554D44",
      INIT_61 => X"665D554C443B332A2219110800F7EFE6DED5CDC4BBB3AAA29990887F766E655C",
      INIT_62 => X"706860584F473F372E261E150D05FCF4ECE4DBD3CAC2BAB1A9A19890877F776E",
      INIT_63 => X"736B635B534B433B332B231B130B03FBF3EBE2DAD2CAC2BAB2AAA19991898178",
      INIT_64 => X"6F675F575048403831292119110902FAF2EAE2DAD2CBC3BBB3ABA39B938B837B",
      INIT_65 => X"625B534C443D352E261F170F0800F9F1E9E2DAD3CBC3BCB4ACA59D958E867E76",
      INIT_66 => X"4E474038312A221B140D05FEF7EFE8E1D9D2CAC3BCB4ADA59E978F888079716A",
      INIT_67 => X"322B241D160F0801FAF3EBE4DDD6CFC8C1BAB3ACA49D968F888179726B645D55",
      INIT_68 => X"0D0600F9F2EBE5DED7D0CAC3BCB5AEA7A09A938C857E777069625C554E474039",
      INIT_69 => X"E0DAD3CDC6C0B9B3ACA69F99928C857E78716B645D575049433C352F28211B14",
      INIT_6A => X"ABA59F98928C867F79736D66605A534D47403A342D27211A140D0701FAF4EDE7",
      INIT_6B => X"6D67615B554F49433D37312B251F19130D0701FBF5EFE9E2DCD6D0CAC4BEB7B1",
      INIT_6C => X"26211B15100A04FFF9F3EDE8E2DCD6D1CBC5BFB9B4AEA8A29C96908B857F7973",
      INIT_6D => X"D7D2CCC7C1BCB7B1ACA6A19B96908B85807A756F6A645F59534E48433D37322C",
      INIT_6E => X"7F79746F6A65605B56504B46413C36312C27211C17120C0702FCF7F2ECE7E2DC",
      INIT_6F => X"1D18140F0A0500FBF6F1EDE8E3DED9D4CFCAC5C0BBB6B1ACA7A29D98938E8984",
      INIT_70 => X"B3AEAAA5A09C97938E8A85807C77726E6964605B56524D48433F3A35302C2722",
      INIT_71 => X"3F3B36322E2A25211D1814100B0703FEFAF6F1EDE8E4DFDBD7D2CEC9C5C0BCB7",
      INIT_72 => X"C2BEBAB6B2AEAAA6A29E9A96928E8A86827D7975716D6965615C5854504C4743",
      INIT_73 => X"3C3834312D2925221E1A17130F0B070400FCF8F4F1EDE9E5E1DDD9D6D2CECAC6",
      INIT_74 => X"ACA8A5A29E9B9794918D8A86837F7C7875716E6A6763605C5855514E4A46433F",
      INIT_75 => X"120F0C09060300FDFAF6F3F0EDEAE7E3E0DDDAD7D3D0CDCAC6C3C0BCB9B6B2AF",
      INIT_76 => X"6F6D6A6764625F5C595653514E4B4845423F3C393633302E2B2825221F1B1815",
      INIT_77 => X"C3C0BEBBB9B6B4B1AFACAAA7A5A2A09D9A989593908D8B888583807D7A787572",
      INIT_78 => X"0D0B0806040200FDFBF9F7F4F2F0EEEBE9E7E4E2E0DDDBD9D6D4D1CFCDCAC8C5",
      INIT_79 => X"4D4B4947454341403E3C3A38363432302E2C2A28262422201E1C19171513110F",
      INIT_7A => X"8381807E7D7B7A7876757371706E6C6B6967666462605F5D5B5958565452504F",
      INIT_7B => X"AFAEADACAAA9A8A7A5A4A3A1A09F9D9C9A999896959392908F8E8C8B89888685",
      INIT_7C => X"D2D1D0CFCECDCCCBCAC9C8C7C6C5C4C3C2C1C0BFBEBCBBBAB9B8B7B6B4B3B2B1",
      INIT_7D => X"EBEAEAE9E8E8E7E6E6E5E4E4E3E2E1E1E0DFDEDDDDDCDBDAD9D8D8D7D6D5D4D3",
      INIT_7E => X"FAFAF9F9F9F8F8F7F7F7F6F6F5F5F5F4F4F3F3F2F2F1F1F0F0EFEFEEEDEDECEC",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFEFDFDFDFDFDFCFCFCFCFBFBFBFBFA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hann_window_rom_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hann_window_rom_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \hann_window_rom_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \hann_window_rom_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFFFF800000000000000000",
      INITP_02 => X"FFFFFFF8000000000FFFFFFFFFF800000000007FFFFFFFFFFE0000000000007F",
      INITP_03 => X"FFFFFC0000001FFFFFFFC00000007FFFFFFF800000003FFFFFFFF800000000FF",
      INITP_04 => X"FFE000000FFFFFF8000001FFFFFF0000001FFFFFF80000007FFFFFF00000007F",
      INITP_05 => X"001FFFFFC00000FFFFFE000007FFFFF000001FFFFFE000001FFFFFC000001FFF",
      INITP_06 => X"001FFFFF000007FFFFC00001FFFFF000007FFFFE00000FFFFFC00001FFFFF800",
      INITP_07 => X"000007FFFF800007FFFFC00003FFFFE00001FFFFF00000FFFFF800007FFFFC00",
      INITP_08 => X"FFC00001FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFF00000FFFFF",
      INITP_09 => X"FFE000007FFFFE00000FFFFFC00001FFFFF800003FFFFE00000FFFFF800003FF",
      INITP_0A => X"0003FFFFFC000003FFFFFC000007FFFFF000001FFFFFC00000FFFFFE000007FF",
      INITP_0B => X"00FFFFFFF0000000FFFFFFE0000003FFFFFF0000003FFFFFE0000007FFFFF800",
      INITP_0C => X"00FFFFFFFFF000000003FFFFFFFE00000001FFFFFFFE00000007FFFFFFE00000",
      INITP_0D => X"01FFFFFFFFFFFF800000000000FFFFFFFFFFE0000000000FFFFFFFFFE0000000",
      INITP_0E => X"FFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFF000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000001FFFFFF",
      INIT_00 => X"FAFBFBFBFBFCFCFCFCFDFDFDFDFDFEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"ECECEDEDEEEFEFF0F0F1F1F2F2F3F3F4F4F5F5F5F6F6F7F7F7F8F8F9F9F9FAFA",
      INIT_02 => X"D3D4D5D6D7D8D8D9DADBDCDDDDDEDFE0E1E1E2E3E4E4E5E6E6E7E8E8E9EAEAEB",
      INIT_03 => X"B1B2B3B4B6B7B8B9BABBBCBEBFC0C1C2C3C4C5C6C7C8C9CACBCCCDCECFD0D1D2",
      INIT_04 => X"858688898B8C8E8F909293959698999A9C9D9FA0A1A3A4A5A7A8A9AAACADAEAF",
      INIT_05 => X"4F5052545658595B5D5F6062646667696B6C6E7071737576787A7B7D7E808183",
      INIT_06 => X"0F11131517191C1E20222426282A2C2E30323436383A3C3E4041434547494B4D",
      INIT_07 => X"C5C8CACDCFD1D4D6D9DBDDE0E2E4E7E9EBEEF0F2F4F7F9FBFD00020406080B0D",
      INIT_08 => X"7275787A7D808385888B8D909395989A9DA0A2A5A7AAACAFB1B4B6B9BBBEC0C3",
      INIT_09 => X"15181B1F2225282B2E303336393C3F4245484B4E515356595C5F6264676A6D6F",
      INIT_0A => X"AFB2B6B9BCC0C3C6CACDD0D3D7DADDE0E3E7EAEDF0F3F6FAFD000306090C0F12",
      INIT_0B => X"3F43464A4E5155585C6063676A6E7175787C7F83868A8D9194979B9EA2A5A8AC",
      INIT_0C => X"C6CACED2D6D9DDE1E5E9EDF1F4F8FC0004070B0F13171A1E2225292D3134383C",
      INIT_0D => X"43474C5054585C6165696D7175797D82868A8E92969A9EA2A6AAAEB2B6BABEC2",
      INIT_0E => X"B7BCC0C5C9CED2D7DBDFE4E8EDF1F6FAFE03070B1014181D21252A2E32363B3F",
      INIT_0F => X"22272C30353A3F43484D52565B6064696E72777C80858A8E93979CA0A5AAAEB3",
      INIT_10 => X"84898E93989DA2A7ACB1B6BBC0C5CACFD4D9DEE3E8EDF1F6FB00050A0F14181D",
      INIT_11 => X"DCE2E7ECF2F7FC02070C12171C21272C31363C41464B50565B60656A6F74797F",
      INIT_12 => X"2C32373D43484E53595F646A6F757A80858B90969BA1A6ACB1B7BCC1C7CCD2D7",
      INIT_13 => X"73797F858B90969CA2A8AEB4B9BFC5CBD1D6DCE2E8EDF3F9FF040A10151B2126",
      INIT_14 => X"B1B7BEC4CAD0D6DCE2E9EFF5FB01070D13191F252B31373D43494F555B61676D",
      INIT_15 => X"E7EDF4FA01070D141A21272D343A40474D535A60666D73797F868C92989FA5AB",
      INIT_16 => X"141B21282F353C434950575D646B71787E858C92999FA6ACB3B9C0C6CDD3DAE0",
      INIT_17 => X"3940474E555C626970777E858C939AA0A7AEB5BCC3CAD0D7DEE5EBF2F900060D",
      INIT_18 => X"555D646B727981888F969DA4ACB3BAC1C8CFD6DDE4EBF3FA01080F161D242B32",
      INIT_19 => X"6A717980888F979EA5ADB4BCC3CAD2D9E1E8EFF7FE050D141B222A313840474E",
      INIT_1A => X"767E868E959DA5ACB4BCC3CBD3DAE2E9F1F900080F171F262E353D444C535B62",
      INIT_1B => X"7B838B939BA3ABB3BBC3CBD2DAE2EAF2FA0209111921293138404850575F676F",
      INIT_1C => X"7881899199A1AAB2BAC2CAD2DAE2EBF3FB030B131B232B333B434B535B636B73",
      INIT_1D => X"6E777F879098A1A9B1BAC2CAD3DBE4ECF4FC050D151E262E373F474F58606870",
      INIT_1E => X"5C656E767F889099A2AAB3BBC4CDD5DEE6EFF700081119222A333B444C555D66",
      INIT_1F => X"444D555E677079828B939CA5AEB7BFC8D1DAE3EBF4FD060E172028313A424B54",
      INIT_20 => X"242D363F48515A636D767F88919AA3ACB5BEC7D0D9E2EBF3FC050E172029323B",
      INIT_21 => X"FD071019232C353E48515A636D767F88929BA4ADB6BFC9D2DBE4EDF60009121B",
      INIT_22 => X"D0DAE3EDF60009131C262F38424B555E68717A848D97A0A9B3BCC5CFD8E1EBF4",
      INIT_23 => X"9DA6B0BAC3CDD7E0EAF4FD07111A242E37414A545E67717A848D97A1AAB4BDC7",
      INIT_24 => X"636D76808A949EA8B2BCC5CFD9E3EDF7000A141E28313B454F58626C767F8993",
      INIT_25 => X"232D37414B555F69737D87919BA5AFB9C3CDD7E1EBF5FF09131D27313B454F59",
      INIT_26 => X"DDE7F1FC06101A252F39434D58626C76808B959FA9B3BDC8D2DCE6F0FA040E19",
      INIT_27 => X"919CA6B1BBC5D0DAE5EFF9040E19232D38424C57616B76808A959FA9B4BEC8D3",
      INIT_28 => X"404B55606B75808A95A0AAB5BFCAD4DFE9F4FE09141E29333E48525D67727C87",
      INIT_29 => X"EAF5FF0A15202B35404B55606B76808B96A0ABB6C0CBD6E0EBF6000B16202B36",
      INIT_2A => X"8F99A4AFBAC5D0DBE6F1FC07111C27323D48535D68737E89949EA9B4BFCAD4DF",
      INIT_2B => X"2E39444F5B66717C87929DA8B3BEC9D4DFEAF5000B16212C37424D58636E7984",
      INIT_2C => X"C9D5E0EBF6010D18232E3945505B66717C88939EA9B4BFCAD5E1ECF7020D1823",
      INIT_2D => X"606B77828D99A4AFBBC6D1DDE8F3FF0A15202C37424E59646F7B86919CA8B3BE",
      INIT_2E => X"F2FE0915202C37434E5A65717C87939EAAB5C1CCD7E3EEFA05101C27333E4955",
      INIT_2F => X"818C98A4AFBBC6D2DEE9F5000C17232F3A46515D68747F8B96A2ADB9C4D0DBE7",
      INIT_30 => X"0B17232F3A46525D6975818C98A4AFBBC7D2DEEAF5010D18242F3B47525E6A75",
      INIT_31 => X"939EAAB6C2CED9E5F1FD0914202C38444F5B67737F8A96A2AEB9C5D1DDE8F400",
      INIT_32 => X"16222E3A46525E6A76828D99A5B1BDC9D5E1EDF804101C2834404B57636F7B87",
      INIT_33 => X"97A3AFBBC7D3DFEBF7030F1B27333F4B57636F7B87939FABB7C3CFDBE7F2FE0A",
      INIT_34 => X"15212D3945515D6976828E9AA6B2BECAD6E2EEFA06131F2B37434F5B67737F8B",
      INIT_35 => X"909CA8B4C1CDD9E5F1FE0A16222E3A46535F6B77838F9BA8B4C0CCD8E4F0FD09",
      INIT_36 => X"0915212D3A46525E6B77838F9CA8B4C0CDD9E5F1FD0A16222E3B47535F6B7884",
      INIT_37 => X"7F8C98A4B1BDC9D5E2EEFA07131F2C3844505D6975828E9AA6B3BFCBD8E4F0FC",
      INIT_38 => X"F4000D1925323E4B5763707C8895A1ADBAC6D2DFEBF804101D2935424E5A6773",
      INIT_39 => X"6773808C99A5B1BECAD7E3F0FC0815212E3A46535F6C7884919DAAB6C2CFDBE8",
      INIT_3A => X"D8E5F1FE0A1723303C4955626E7A8793A0ACB9C5D2DEEAF703101C2935424E5A",
      INIT_3B => X"4955626E7B8794A0ADB9C6D2DFEBF804111D2A36434F5C6875818E9AA6B3BFCC",
      INIT_3C => X"B8C5D1DEEAF703101C2935424E5B6774808D9AA6B3BFCCD8E5F1FE0A1723303C",
      INIT_3D => X"2733404C5965727E8B98A4B1BDCAD6E3EFFC0815222E3B4754606D7986929FAB",
      INIT_3E => X"95A1AEBAC7D4E0EDF906121F2C3845515E6A7783909DA9B6C2CFDBE8F4010E1A",
      INIT_3F => X"030F1C2835414E5B6774808D99A6B3BFCCD8E5F1FE0B1724303D4956636F7C88",
      INIT_40 => X"717D8A96A3AFBCC8D5E2EEFB0714202D3A46535F6C7885929EABB7C4D0DDEAF6",
      INIT_41 => X"DFEBF804111D2A3743505C6975828E9BA8B4C1CDDAE6F3FF0C1925323E4B5764",
      INIT_42 => X"4D5A66737F8C98A5B2BECBD7E4F0FD0916222F3B4855616E7A8793A0ACB9C6D2",
      INIT_43 => X"BDC9D6E2EFFB0814212D3A46535F6C7885919EAAB7C3D0DCE9F6020F1B283441",
      INIT_44 => X"2D3946525F6B7884919DAAB6C3CFDCE8F5010E1A2733404C5965727E8B97A4B0",
      INIT_45 => X"9EABB7C4D0DDE9F5020E1B2734404D5965727E8B97A4B0BDC9D6E2EFFB071420",
      INIT_46 => X"111E2A36434F5C6874818D9AA6B2BFCBD8E4F0FD0916222F3B4754606D798592",
      INIT_47 => X"86929FABB7C4D0DCE9F5010E1A26333F4B5864707D8996A2AEBBC7D3E0ECF905",
      INIT_48 => X"FC0915212E3A46525F6B7784909CA8B5C1CDDAE6F2FE0B1723303C4855616D7A",
      INIT_49 => X"75818E9AA6B2BECBD7E3EFFB0814202C3945515D6976828E9AA7B3BFCBD8E4F0",
      INIT_4A => X"F0FC0915212D3945515D6A76828E9AA6B2BFCBD7E3EFFB0814202C3844515D69",
      INIT_4B => X"6E7A86929EAAB6C2CEDAE6F3FF0B17232F3B47535F6B77838F9CA8B4C0CCD8E4",
      INIT_4C => X"EFFB07121E2A36424E5A66727E8A96A2AEBAC6D2DEEAF6020E1A26323E4A5662",
      INIT_4D => X"727E8A96A2AEB9C5D1DDE9F5010C1824303C4854606C77838F9BA7B3BFCBD7E3",
      INIT_4E => X"F905111D2834404C57636F7B86929EAAB5C1CDD9E5F0FC0814202B37434F5B67",
      INIT_4F => X"84909BA7B2BECAD5E1EDF804101B27333E4A56616D7984909CA7B3BFCBD6E2EE",
      INIT_50 => X"121E2935404C57636E7A85919CA8B4BFCBD6E2EDF904101C27333E4A56616D78",
      INIT_51 => X"A5B0BBC7D2DEE9F4000B17222D3944505B66727D8994A0ABB7C2CDD9E4F0FB07",
      INIT_52 => X"3B46525D68737F8A95A0ACB7C2CED9E4EFFB06111D28333F4A55616C77838E99",
      INIT_53 => X"D6E1ECF8030E19242F3A45505C67727D88939FAAB5C0CBD6E2EDF8030E1A2530",
      INIT_54 => X"76818C97A2ADB8C3CED9E4EFFA05101B26313C47525D68737E89949FAAB5C0CB",
      INIT_55 => X"1A25303B46505B66717C87919CA7B2BDC8D2DDE8F3FE09141F2A343F4A55606B",
      INIT_56 => X"C4CFD9E4EFF9040F19242F39444F59646F79848F99A4AFBAC4CFDAE5EFFA0510",
      INIT_57 => X"737D88929DA7B2BCC7D1DCE6F1FB06101B25303A45505A656F7A848F9AA4AFB9",
      INIT_58 => X"27323C46505B656F7A848E99A3ADB8C2CCD7E1ECF6000B15202A343F49545E69",
      INIT_59 => X"E1EBF6000A141E28323C47515B656F79848E98A2ACB7C1CBD5E0EAF4FE09131D",
      INIT_5A => X"A1ABB5BFC9D3DDE7F1FB050F19232D37414B555F69737D87919BA5AFB9C3CDD7",
      INIT_5B => X"67717B848E98A2ABB5BFC9D3DCE6F0FA040D17212B353E48525C66707A848D97",
      INIT_5C => X"343D47505A636D768089939DA6B0B9C3CDD6E0E9F3FD06101A232D37404A545E",
      INIT_5D => X"061019222C353E48515A646D768089939CA5AFB8C2CBD5DEE8F1FB040E17212A",
      INIT_5E => X"E0E9F2FB040D161F29323B444D566069727B858E97A0A9B3BCC5CED8E1EAF4FD",
      INIT_5F => X"C0C9D2DAE3ECF5FE071019222B343D464F58616A737C858E97A0A9B2BBC4CDD6",
      INIT_60 => X"A7B0B8C1CAD2DBE4ECF5FE070F18212A323B444D565E677079828B939CA5AEB7",
      INIT_61 => X"959EA6AEB7BFC8D0D9E1EAF2FB030C151D262E373F485159626A737C848D969E",
      INIT_62 => X"8B939BA3ACB4BCC4CDD5DDE5EEF6FE070F17202830394149525A636B737C848D",
      INIT_63 => X"889098A0A8B0B8C0C8D0D8E0E8F0F800081018212931394149515A626A727A82",
      INIT_64 => X"8C949CA4ABB3BBC3CBD2DAE2EAF2F90109111921293038404850586068707880",
      INIT_65 => X"99A0A8AFB7BEC6CED5DDE4ECF3FB020A1219212930383F474F565E666E757D85",
      INIT_66 => X"ADB5BCC3CAD2D9E0E7EFF6FD050C131B2229313840474E565D656C747B828A91",
      INIT_67 => X"CAD1D8DFE6EDF4FB020910171E252C333B424950575E656C747B828990989FA6",
      INIT_68 => X"EEF5FC030910171E252B323940474D545B626970777D848B9299A0A7AEB5BCC3",
      INIT_69 => X"1B22282F353C42494F565C636A70777D848A91989EA5ACB2B9C0C6CDD4DAE1E8",
      INIT_6A => X"51575D646A70767D83898F969CA2A8AFB5BBC2C8CFD5DBE2E8EEF5FB02080F15",
      INIT_6B => X"8F959BA1A7ADB3B9BFC5CBD1D7DDE3E9EFF5FB01070D131A20262C32383E454B",
      INIT_6C => X"D6DBE1E7ECF2F8FE03090F141A20262C31373D43494E545A60666C71777D8389",
      INIT_6D => X"252B30363B40464B51565C61666C71777C82888D93989EA3A9AEB4BABFC5CAD0",
      INIT_6E => X"7E83888D92979DA2A7ACB1B6BCC1C6CBD1D6DBE0E6EBF0F5FB00050B10151B20",
      INIT_6F => X"DFE4E9EEF3F8FC01060B10151A1F24292E32373C41464B50555A5F656A6F7479",
      INIT_70 => X"4A4F53585C61656A6F73787C81868A8F94989DA2A6ABB0B4B9BEC3C7CCD1D6DB",
      INIT_71 => X"BEC2C6CBCFD3D8DCE0E4E9EDF1F6FAFE03070C1014191D22262B2F34383D4146",
      INIT_72 => X"3B3F43474B4F53575B5F63676B6F73777B7F84888C9094989CA1A5A9ADB1B5BA",
      INIT_73 => X"C2C5C9CDD0D4D8DBDFE3E7EAEEF2F6F9FD0105090C1014181C2024282B2F3337",
      INIT_74 => X"5255585C5F6266696D7074777B7E8185888C8F93979A9EA1A5A8ACB0B3B7BABE",
      INIT_75 => X"EBEEF1F4F7FAFE0104070A0D1014171A1D2024272A2D3134373A3E4144484B4E",
      INIT_76 => X"8E919496999C9FA2A5A7AAADB0B3B6B9BBBEC1C4C7CACDD0D3D6D9DCDFE2E5E8",
      INIT_77 => X"3B3D404245474A4C4F515456595C5E616366696B6E707376787B7E818386898B",
      INIT_78 => X"F1F3F6F8FAFCFE01030507090C0E10131517191C1E202325282A2C2F31343638",
      INIT_79 => X"B1B3B5B7B9BBBDBFC0C2C4C6C8CACCCED0D2D4D6D8DADCDEE0E2E5E7E9EBEDEF",
      INIT_7A => X"7B7D7E808183858688898B8D8E9092939597989A9C9E9FA1A3A5A6A8AAACAEB0",
      INIT_7B => X"4F50515354555658595A5C5D5E60616264656768696B6C6E6F7172747577787A",
      INIT_7C => X"2C2D2E2F303132333435363738393A3B3C3E3F4041424344454748494A4B4C4E",
      INIT_7D => X"1414151616171818191A1A1B1C1D1D1E1F2020212223242425262728292A2B2B",
      INIT_7E => X"050506060607070708080909090A0A0B0B0C0C0D0D0E0E0F0F10101111121313",
      INIT_7F => X"0000000000000000000000010101010101010202020202030303030404040405",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hann_window_rom_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hann_window_rom_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \hann_window_rom_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \hann_window_rom_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \^ena_array\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  ena_array(0) <= \^ena_array\(0);
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0101010101010101010101010101010101010101010101010100000000000000",
      INIT_0B => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0C => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0D => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0E => X"0202020202020202020202020202020201010101010101010101010101010101",
      INIT_0F => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_10 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_11 => X"0303030303030302020202020202020202020202020202020202020202020202",
      INIT_12 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_13 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_14 => X"0404040404040404040404040403030303030303030303030303030303030303",
      INIT_15 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_16 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_17 => X"0505050505050505050505050505050505050505050505050505050505040404",
      INIT_18 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_19 => X"0606060606060606060606060606060606060606050505050505050505050505",
      INIT_1A => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_1B => X"0707070707070707070707070707070707060606060606060606060606060606",
      INIT_1C => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_1D => X"0808080808080808080808080808080808070707070707070707070707070707",
      INIT_1E => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_1F => X"0909090909090909090909090909090909090909090808080808080808080808",
      INIT_20 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_21 => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A09090909",
      INIT_22 => X"0B0B0B0B0B0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_23 => X"0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_24 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_25 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_26 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0C0C",
      INIT_27 => X"0E0E0E0E0E0E0E0E0E0E0E0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_28 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_29 => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E",
      INIT_2A => X"101010101010101010100F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_2B => X"1010101010101010101010101010101010101010101010101010101010101010",
      INIT_2C => X"1111111111111111111111111111111111111111111111111111111110101010",
      INIT_2D => X"1212121212121212121212121212111111111111111111111111111111111111",
      INIT_2E => X"1312121212121212121212121212121212121212121212121212121212121212",
      INIT_2F => X"1313131313131313131313131313131313131313131313131313131313131313",
      INIT_30 => X"1414141414141414141414141414141414141414141313131313131313131313",
      INIT_31 => X"1515151515151515151414141414141414141414141414141414141414141414",
      INIT_32 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_33 => X"1616161616161616161616161616161616161616161616161616161616161515",
      INIT_34 => X"1717171717171717171717171717171717171716161616161616161616161616",
      INIT_35 => X"1818181818181818181717171717171717171717171717171717171717171717",
      INIT_36 => X"1818181818181818181818181818181818181818181818181818181818181818",
      INIT_37 => X"1919191919191919191919191919191919191919191919191919191919191918",
      INIT_38 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A19191919191919191919",
      INIT_39 => X"1B1B1B1B1B1B1B1B1B1B1B1B1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_3A => X"1C1C1C1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_3B => X"1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C",
      INIT_3C => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1C1C1C1C1C1C",
      INIT_3D => X"1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_3E => X"1F1F1F1F1F1F1F1F1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E",
      INIT_3F => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_40 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_41 => X"2121212121212121212121212121212121212121212121202020202020202020",
      INIT_42 => X"2222222222222222222222222222212121212121212121212121212121212121",
      INIT_43 => X"2323232323222222222222222222222222222222222222222222222222222222",
      INIT_44 => X"2323232323232323232323232323232323232323232323232323232323232323",
      INIT_45 => X"2424242424242424242424242424242424242424242424242424242423232323",
      INIT_46 => X"2525252525252525252525252525252525252524242424242424242424242424",
      INIT_47 => X"2626262626262626262625252525252525252525252525252525252525252525",
      INIT_48 => X"2626262626262626262626262626262626262626262626262626262626262626",
      INIT_49 => X"2727272727272727272727272727272727272727272727272727272727272727",
      INIT_4A => X"2828282828282828282828282828282828282828282827272727272727272727",
      INIT_4B => X"2929292929292929292929292828282828282828282828282828282828282828",
      INIT_4C => X"2A29292929292929292929292929292929292929292929292929292929292929",
      INIT_4D => X"2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A",
      INIT_4E => X"2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2A2A2A2A2A2A2A2A2A2A",
      INIT_4F => X"2C2C2C2C2C2C2C2C2C2C2C2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B",
      INIT_50 => X"2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_51 => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2C2C",
      INIT_52 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D",
      INIT_53 => X"2F2F2F2F2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_54 => X"2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F",
      INIT_55 => X"3030303030303030303030303030303030303030302F2F2F2F2F2F2F2F2F2F2F",
      INIT_56 => X"3131313131313030303030303030303030303030303030303030303030303030",
      INIT_57 => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_58 => X"3232323232323232323232323232323232323232323131313131313131313131",
      INIT_59 => X"3333333232323232323232323232323232323232323232323232323232323232",
      INIT_5A => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_5B => X"3434343434343434343434343434343433333333333333333333333333333333",
      INIT_5C => X"3434343434343434343434343434343434343434343434343434343434343434",
      INIT_5D => X"3535353535353535353535353535353535353535353535353535353434343434",
      INIT_5E => X"3636363635353535353535353535353535353535353535353535353535353535",
      INIT_5F => X"3636363636363636363636363636363636363636363636363636363636363636",
      INIT_60 => X"3737373737373737373736363636363636363636363636363636363636363636",
      INIT_61 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_62 => X"3838383838383838383838383838373737373737373737373737373737373737",
      INIT_63 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_64 => X"3939393939393939393939393939393838383838383838383838383838383838",
      INIT_65 => X"3939393939393939393939393939393939393939393939393939393939393939",
      INIT_66 => X"3A3A3A3A3A3A3A3A3A3A3A393939393939393939393939393939393939393939",
      INIT_67 => X"3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_68 => X"3B3B3B3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_69 => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_6A => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_6B => X"3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_6C => X"3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C",
      INIT_6D => X"3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C",
      INIT_6E => X"3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3C3C3C3C3C3C3C",
      INIT_6F => X"3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_70 => X"3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_71 => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_72 => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_73 => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_74 => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_75 => X"3F3F3F3F3F3F3F3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_76 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_77 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_78 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_79 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7A => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7C => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => douta_array(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena_array\(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \^ena_array\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hann_window_rom_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hann_window_rom_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \hann_window_rom_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \hann_window_rom_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_01 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_02 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_03 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_04 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_05 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_06 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_07 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_08 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_09 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0A => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3F3F3F3F3F3F3F",
      INIT_0B => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_0C => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_0D => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_0E => X"3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_0F => X"3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_10 => X"3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_11 => X"3C3C3C3C3C3C3C3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_12 => X"3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C",
      INIT_13 => X"3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C",
      INIT_14 => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C",
      INIT_15 => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_16 => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_17 => X"3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3B3B3B",
      INIT_18 => X"3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_19 => X"3939393939393939393939393939393939393939393A3A3A3A3A3A3A3A3A3A3A",
      INIT_1A => X"3939393939393939393939393939393939393939393939393939393939393939",
      INIT_1B => X"3838383838383838383838383838383838393939393939393939393939393939",
      INIT_1C => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_1D => X"3737373737373737373737373737373737373838383838383838383838383838",
      INIT_1E => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_1F => X"3636363636363636363636363636363636363636363637373737373737373737",
      INIT_20 => X"3636363636363636363636363636363636363636363636363636363636363636",
      INIT_21 => X"3535353535353535353535353535353535353535353535353535353536363636",
      INIT_22 => X"3434343434353535353535353535353535353535353535353535353535353535",
      INIT_23 => X"3434343434343434343434343434343434343434343434343434343434343434",
      INIT_24 => X"3333333333333333333333333333333334343434343434343434343434343434",
      INIT_25 => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_26 => X"3232323232323232323232323232323232323232323232323232323232333333",
      INIT_27 => X"3131313131313131313131323232323232323232323232323232323232323232",
      INIT_28 => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_29 => X"3030303030303030303030303030303030303030303030303030313131313131",
      INIT_2A => X"2F2F2F2F2F2F2F2F2F2F2F303030303030303030303030303030303030303030",
      INIT_2B => X"2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F",
      INIT_2C => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2F2F2F2F",
      INIT_2D => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_2E => X"2C2C2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D",
      INIT_2F => X"2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_30 => X"2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C2C2C2C2C2C2C2C2C2C",
      INIT_31 => X"2A2A2A2A2A2A2A2A2A2A2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B",
      INIT_32 => X"2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A",
      INIT_33 => X"292929292929292929292929292929292929292929292929292929292929292A",
      INIT_34 => X"2828282828282828282828282828282828282828292929292929292929292929",
      INIT_35 => X"2727272727272727272728282828282828282828282828282828282828282828",
      INIT_36 => X"2727272727272727272727272727272727272727272727272727272727272727",
      INIT_37 => X"2626262626262626262626262626262626262626262626262626262626262626",
      INIT_38 => X"2525252525252525252525252525252525252525252526262626262626262626",
      INIT_39 => X"2424242424242424242424242425252525252525252525252525252525252525",
      INIT_3A => X"2323232324242424242424242424242424242424242424242424242424242424",
      INIT_3B => X"2323232323232323232323232323232323232323232323232323232323232323",
      INIT_3C => X"2222222222222222222222222222222222222222222222222222222323232323",
      INIT_3D => X"2121212121212121212121212121212121212222222222222222222222222222",
      INIT_3E => X"2020202020202020202121212121212121212121212121212121212121212121",
      INIT_3F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_40 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_41 => X"1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1F1F1F1F1F1F1F1F",
      INIT_42 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E",
      INIT_43 => X"1C1C1C1C1C1C1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_44 => X"1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C",
      INIT_45 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1C1C1C",
      INIT_46 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_47 => X"191919191919191919191A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_48 => X"1819191919191919191919191919191919191919191919191919191919191919",
      INIT_49 => X"1818181818181818181818181818181818181818181818181818181818181818",
      INIT_4A => X"1717171717171717171717171717171717171717171717181818181818181818",
      INIT_4B => X"1616161616161616161616161617171717171717171717171717171717171717",
      INIT_4C => X"1515161616161616161616161616161616161616161616161616161616161616",
      INIT_4D => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_4E => X"1414141414141414141414141414141414141414141414151515151515151515",
      INIT_4F => X"1313131313131313131313141414141414141414141414141414141414141414",
      INIT_50 => X"1313131313131313131313131313131313131313131313131313131313131313",
      INIT_51 => X"1212121212121212121212121212121212121212121212121212121212121213",
      INIT_52 => X"1111111111111111111111111111111111111212121212121212121212121212",
      INIT_53 => X"1010101011111111111111111111111111111111111111111111111111111111",
      INIT_54 => X"1010101010101010101010101010101010101010101010101010101010101010",
      INIT_55 => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F10101010101010101010",
      INIT_56 => X"0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_57 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_58 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E",
      INIT_59 => X"0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_5A => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_5B => X"0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_5C => X"0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_5D => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0B0B0B0B0B",
      INIT_5E => X"090909090A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_5F => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_60 => X"0808080808080808080808090909090909090909090909090909090909090909",
      INIT_61 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_62 => X"0707070707070707070707070707070808080808080808080808080808080808",
      INIT_63 => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_64 => X"0606060606060606060606060606060707070707070707070707070707070707",
      INIT_65 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_66 => X"0505050505050505050505050606060606060606060606060606060606060606",
      INIT_67 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_68 => X"0404040505050505050505050505050505050505050505050505050505050505",
      INIT_69 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_6A => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_6B => X"0303030303030303030303030303030303030304040404040404040404040404",
      INIT_6C => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_6D => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_6E => X"0202020202020202020202020202020202020202020202020203030303030303",
      INIT_6F => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_70 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_71 => X"0101010101010101010101010101010102020202020202020202020202020202",
      INIT_72 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_73 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_74 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_75 => X"0000000000000001010101010101010101010101010101010101010101010101",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => douta_array(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hann_window_rom_blk_mem_gen_prim_width is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hann_window_rom_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end hann_window_rom_blk_mem_gen_prim_width;

architecture STRUCTURE of hann_window_rom_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.hann_window_rom_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hann_window_rom_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hann_window_rom_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \hann_window_rom_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \hann_window_rom_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\hann_window_rom_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hann_window_rom_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hann_window_rom_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \hann_window_rom_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \hann_window_rom_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\hann_window_rom_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(6 downto 0) => dina(6 downto 0),
      douta_array(6 downto 0) => douta_array(6 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \hann_window_rom_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \hann_window_rom_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \hann_window_rom_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \hann_window_rom_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\hann_window_rom_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(6 downto 0) => dina(6 downto 0),
      douta_array(6 downto 0) => douta_array(6 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hann_window_rom_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hann_window_rom_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end hann_window_rom_blk_mem_gen_generic_cstr;

architecture STRUCTURE of hann_window_rom_blk_mem_gen_generic_cstr is
  signal douta_array : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\has_mux_a.A\: entity work.hann_window_rom_blk_mem_gen_mux
     port map (
      addra(0) => addra(12),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      douta_array(31 downto 0) => douta_array(31 downto 0)
    );
\ramloop[0].ram.r\: entity work.hann_window_rom_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\hann_window_rom_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(24 downto 16),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\hann_window_rom_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(6 downto 0) => dina(15 downto 9),
      douta_array(6 downto 0) => douta_array(15 downto 9),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\hann_window_rom_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(6 downto 0) => dina(15 downto 9),
      douta_array(6 downto 0) => douta_array(31 downto 25),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hann_window_rom_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hann_window_rom_blk_mem_gen_top : entity is "blk_mem_gen_top";
end hann_window_rom_blk_mem_gen_top;

architecture STRUCTURE of hann_window_rom_blk_mem_gen_top is
begin
\valid.cstr\: entity work.hann_window_rom_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hann_window_rom_blk_mem_gen_v8_4_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hann_window_rom_blk_mem_gen_v8_4_3_synth : entity is "blk_mem_gen_v8_4_3_synth";
end hann_window_rom_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of hann_window_rom_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.hann_window_rom_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hann_window_rom_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of hann_window_rom_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of hann_window_rom_blk_mem_gen_v8_4_3 : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of hann_window_rom_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of hann_window_rom_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of hann_window_rom_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of hann_window_rom_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     5.43875 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of hann_window_rom_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of hann_window_rom_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of hann_window_rom_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of hann_window_rom_blk_mem_gen_v8_4_3 : entity is "hann_window_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of hann_window_rom_blk_mem_gen_v8_4_3 : entity is "hann_window_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of hann_window_rom_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of hann_window_rom_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of hann_window_rom_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of hann_window_rom_blk_mem_gen_v8_4_3 : entity is "READ_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of hann_window_rom_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of hann_window_rom_blk_mem_gen_v8_4_3 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of hann_window_rom_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hann_window_rom_blk_mem_gen_v8_4_3 : entity is "blk_mem_gen_v8_4_3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of hann_window_rom_blk_mem_gen_v8_4_3 : entity is "yes";
end hann_window_rom_blk_mem_gen_v8_4_3;

architecture STRUCTURE of hann_window_rom_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.hann_window_rom_blk_mem_gen_v8_4_3_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hann_window_rom is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of hann_window_rom : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of hann_window_rom : entity is "hann_window_rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of hann_window_rom : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of hann_window_rom : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end hann_window_rom;

architecture STRUCTURE of hann_window_rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.43875 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "hann_window_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "hann_window_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "READ_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.hann_window_rom_blk_mem_gen_v8_4_3
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
