 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : UNITY_DECODER
Version: Q-2019.12-SP5-5
Date   : Thu Apr  6 13:16:20 2023
****************************************

Operating Conditions: SSGWC0P9V125C   Library: um28nchllogl35hsl140f_ssgwc0p9v125c
Wire Load Model Mode: enclosed

  Startpoint: codeword_in[41]
              (input port clocked by vclk)
  Endpoint: data_out[27]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UNITY_DECODER      ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword_in[41] (in)                     0.00       0.00 r
  U2208/X (STQ_EN2_8)                      0.05       0.05 r
  U1954/X (STQ_EN2_8)                      0.03       0.08 f
  U1951/X (STQ_EN2_6)                      0.03       0.11 r
  U2189/X (STQ_INV_2)                      0.01       0.12 f
  U1163/X (STQ_EN3_6)                      0.06       0.18 r
  U962/X (STQ_INV_6)                       0.02       0.20 f
  U2158/X (STQ_NR2_6)                      0.02       0.22 r
  U2063/X (STQ_ND2_S_10)                   0.01       0.23 f
  U1736/X (STQ_OR2_12)                     0.02       0.25 f
  U1177/X (STQ_NR2_G_12)                   0.02       0.27 r
  U908/X (STQ_INV_S_5)                     0.01       0.28 f
  U814/X (STQ_NR2_G_2P5)                   0.02       0.29 r
  U1870/X (STQ_NR3_G_5)                    0.01       0.30 f
  U708/X (STQ_ND2_5)                       0.01       0.31 r
  U1714/X (STQ_AN4B_8)                     0.01       0.32 f
  U1236/X (STQ_ND2_S_10)                   0.01       0.33 r
  U1701/X (STQ_NR2_8)                      0.01       0.35 f
  U648/X (STQ_OR2_2P5)                     0.02       0.37 f
  U2679/X (STQ_EN3_3)                      0.05       0.42 f
  U2086/X (STQ_EN3_6)                      0.07       0.49 r
  U1303/X (STQ_INV_12)                     0.01       0.50 f
  U636/X (STQ_INV_15)                      0.01       0.51 r
  U628/X (STQ_INV_18)                      0.01       0.52 f
  U2504/X (STQ_ND2_24)                     0.01       0.53 r
  U1090/X (STQ_NR2_G_6)                    0.01       0.54 f
  U1298/X (STQ_NR2_6)                      0.01       0.55 r
  U1978/X (STQ_ND2_G_2)                    0.01       0.56 f
  U1144/X (STQ_OR3_4)                      0.03       0.59 f
  U370/X (STQ_NR2_G_2P5)                   0.02       0.61 r
  U1271/X (STQ_ND2_S_10)                   0.01       0.62 f
  U1270/X (STQ_ND2_G_3)                    0.01       0.63 r
  U1233/X (STQ_ND2_G_4)                    0.01       0.64 f
  U1101/X (STQ_NR3_G_8)                    0.01       0.65 r
  U318/X (STQ_OAI22_4)                     0.02       0.67 f
  U2027/X (STQ_EN3_3)                      0.03       0.70 f
  U2298/X (STQ_EN3_6)                      0.06       0.76 r
  U1053/X (STQ_ND2_G_2)                    0.01       0.77 f
  U2760/X (STQ_EN2_S_2)                    0.03       0.81 r
  U2001/X (STQ_OAI21_0P5)                  0.01       0.81 f
  data_out[27] (out)                       0.00       0.81 f
  data arrival time                                   0.81

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.56


  Startpoint: codeword_in[41]
              (input port clocked by vclk)
  Endpoint: data_out[27]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UNITY_DECODER      ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword_in[41] (in)                     0.00       0.00 r
  U2208/X (STQ_EN2_8)                      0.05       0.05 r
  U1954/X (STQ_EN2_8)                      0.03       0.08 f
  U1951/X (STQ_EN2_6)                      0.03       0.11 r
  U2189/X (STQ_INV_2)                      0.01       0.12 f
  U1163/X (STQ_EN3_6)                      0.06       0.18 r
  U962/X (STQ_INV_6)                       0.02       0.20 f
  U2158/X (STQ_NR2_6)                      0.02       0.22 r
  U2063/X (STQ_ND2_S_10)                   0.01       0.23 f
  U1736/X (STQ_OR2_12)                     0.02       0.25 f
  U1177/X (STQ_NR2_G_12)                   0.02       0.27 r
  U908/X (STQ_INV_S_5)                     0.01       0.28 f
  U814/X (STQ_NR2_G_2P5)                   0.02       0.29 r
  U1870/X (STQ_NR3_G_5)                    0.01       0.30 f
  U708/X (STQ_ND2_5)                       0.01       0.31 r
  U1714/X (STQ_AN4B_8)                     0.01       0.32 f
  U1236/X (STQ_ND2_S_10)                   0.01       0.33 r
  U1701/X (STQ_NR2_8)                      0.01       0.35 f
  U648/X (STQ_OR2_2P5)                     0.02       0.37 f
  U2679/X (STQ_EN3_3)                      0.05       0.42 f
  U2086/X (STQ_EN3_6)                      0.07       0.49 r
  U1303/X (STQ_INV_12)                     0.01       0.50 f
  U636/X (STQ_INV_15)                      0.01       0.51 r
  U628/X (STQ_INV_18)                      0.01       0.52 f
  U2504/X (STQ_ND2_24)                     0.01       0.53 r
  U1090/X (STQ_NR2_G_6)                    0.01       0.54 f
  U1298/X (STQ_NR2_6)                      0.01       0.55 r
  U1978/X (STQ_ND2_G_2)                    0.01       0.56 f
  U1144/X (STQ_OR3_4)                      0.03       0.59 f
  U370/X (STQ_NR2_G_2P5)                   0.02       0.61 r
  U1271/X (STQ_ND2_S_10)                   0.01       0.62 f
  U1270/X (STQ_ND2_G_3)                    0.01       0.63 r
  U1233/X (STQ_ND2_G_4)                    0.01       0.64 f
  U1101/X (STQ_NR3_G_8)                    0.01       0.65 r
  U318/X (STQ_OAI22_4)                     0.02       0.67 f
  U2027/X (STQ_EN3_3)                      0.03       0.70 f
  U2298/X (STQ_EN3_6)                      0.06       0.76 r
  U1053/X (STQ_ND2_G_2)                    0.01       0.77 f
  U2760/X (STQ_EN2_S_2)                    0.03       0.81 r
  U2001/X (STQ_OAI21_0P5)                  0.01       0.81 f
  data_out[27] (out)                       0.00       0.81 f
  data arrival time                                   0.81

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.56


  Startpoint: codeword_in[59]
              (input port clocked by vclk)
  Endpoint: data_out[27]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UNITY_DECODER      ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword_in[59] (in)                     0.00       0.00 r
  U2287/X (STQ_EN2_8)                      0.04       0.04 f
  U1954/X (STQ_EN2_8)                      0.03       0.08 r
  U1951/X (STQ_EN2_6)                      0.03       0.11 f
  U2190/X (STQ_EN3_3)                      0.06       0.17 r
  U2497/X (STQ_EN3_6)                      0.03       0.20 r
  U1311/X (STQ_INV_18)                     0.02       0.22 f
  U2070/X (STQ_INV_S_24)                   0.02       0.23 r
  U1844/X (STQ_NR2_G_16)                   0.01       0.24 f
  U1287/X (STQ_ND2_10)                     0.01       0.26 r
  U775/X (STQ_INV_6)                       0.01       0.27 f
  U2268/X (STQ_OAI31_G_4)                  0.02       0.29 r
  U1930/X (STQ_ND4_8)                      0.02       0.31 f
  U1234/X (STQ_NR2_G_4)                    0.02       0.33 r
  U1947/X (STQ_ND2_5)                      0.01       0.34 f
  U1890/X (STQ_NR2_8)                      0.02       0.36 r
  U1006/X (STQ_INV_6)                      0.01       0.36 f
  U2033/X (STQ_ND2_G_4)                    0.01       0.37 r
  U2679/X (STQ_EN3_3)                      0.05       0.42 f
  U2086/X (STQ_EN3_6)                      0.07       0.49 r
  U1303/X (STQ_INV_12)                     0.01       0.50 f
  U636/X (STQ_INV_15)                      0.01       0.51 r
  U628/X (STQ_INV_18)                      0.01       0.52 f
  U2504/X (STQ_ND2_24)                     0.01       0.53 r
  U1090/X (STQ_NR2_G_6)                    0.01       0.54 f
  U1298/X (STQ_NR2_6)                      0.01       0.55 r
  U1978/X (STQ_ND2_G_2)                    0.01       0.56 f
  U1144/X (STQ_OR3_4)                      0.03       0.59 f
  U370/X (STQ_NR2_G_2P5)                   0.02       0.61 r
  U1271/X (STQ_ND2_S_10)                   0.01       0.62 f
  U1270/X (STQ_ND2_G_3)                    0.01       0.63 r
  U1233/X (STQ_ND2_G_4)                    0.01       0.64 f
  U1101/X (STQ_NR3_G_8)                    0.01       0.65 r
  U318/X (STQ_OAI22_4)                     0.02       0.67 f
  U2027/X (STQ_EN3_3)                      0.03       0.70 f
  U2298/X (STQ_EN3_6)                      0.06       0.76 r
  U1053/X (STQ_ND2_G_2)                    0.01       0.77 f
  U2760/X (STQ_EN2_S_2)                    0.03       0.81 r
  U2001/X (STQ_OAI21_0P5)                  0.01       0.81 f
  data_out[27] (out)                       0.00       0.81 f
  data arrival time                                   0.81

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.56


  Startpoint: codeword_in[59]
              (input port clocked by vclk)
  Endpoint: data_out[27]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UNITY_DECODER      ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword_in[59] (in)                     0.00       0.00 r
  U2287/X (STQ_EN2_8)                      0.04       0.04 f
  U1954/X (STQ_EN2_8)                      0.03       0.08 r
  U1951/X (STQ_EN2_6)                      0.03       0.11 f
  U2190/X (STQ_EN3_3)                      0.06       0.17 r
  U2497/X (STQ_EN3_6)                      0.03       0.20 r
  U1311/X (STQ_INV_18)                     0.02       0.22 f
  U2070/X (STQ_INV_S_24)                   0.02       0.23 r
  U1844/X (STQ_NR2_G_16)                   0.01       0.24 f
  U1287/X (STQ_ND2_10)                     0.01       0.26 r
  U775/X (STQ_INV_6)                       0.01       0.27 f
  U2268/X (STQ_OAI31_G_4)                  0.02       0.29 r
  U1930/X (STQ_ND4_8)                      0.02       0.31 f
  U1234/X (STQ_NR2_G_4)                    0.02       0.33 r
  U1947/X (STQ_ND2_5)                      0.01       0.34 f
  U1890/X (STQ_NR2_8)                      0.02       0.36 r
  U1006/X (STQ_INV_6)                      0.01       0.36 f
  U2033/X (STQ_ND2_G_4)                    0.01       0.37 r
  U2679/X (STQ_EN3_3)                      0.05       0.42 f
  U2086/X (STQ_EN3_6)                      0.07       0.49 r
  U1303/X (STQ_INV_12)                     0.01       0.50 f
  U636/X (STQ_INV_15)                      0.01       0.51 r
  U628/X (STQ_INV_18)                      0.01       0.52 f
  U2504/X (STQ_ND2_24)                     0.01       0.53 r
  U1090/X (STQ_NR2_G_6)                    0.01       0.54 f
  U1298/X (STQ_NR2_6)                      0.01       0.55 r
  U1978/X (STQ_ND2_G_2)                    0.01       0.56 f
  U1144/X (STQ_OR3_4)                      0.03       0.59 f
  U370/X (STQ_NR2_G_2P5)                   0.02       0.61 r
  U1271/X (STQ_ND2_S_10)                   0.01       0.62 f
  U1270/X (STQ_ND2_G_3)                    0.01       0.63 r
  U1233/X (STQ_ND2_G_4)                    0.01       0.64 f
  U1101/X (STQ_NR3_G_8)                    0.01       0.65 r
  U318/X (STQ_OAI22_4)                     0.02       0.67 f
  U2027/X (STQ_EN3_3)                      0.03       0.70 f
  U2298/X (STQ_EN3_6)                      0.06       0.76 r
  U1053/X (STQ_ND2_G_2)                    0.01       0.77 f
  U2760/X (STQ_EN2_S_2)                    0.03       0.81 r
  U2001/X (STQ_OAI21_0P5)                  0.01       0.81 f
  data_out[27] (out)                       0.00       0.81 f
  data arrival time                                   0.81

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.56


  Startpoint: codeword_in[46]
              (input port clocked by vclk)
  Endpoint: data_out[27]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UNITY_DECODER      ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword_in[46] (in)                     0.00       0.00 f
  U983/X (STQ_EO2_1)                       0.07       0.07 r
  U2279/X (STQ_EN3_3)                      0.05       0.12 f
  U1163/X (STQ_EN3_6)                      0.06       0.18 r
  U962/X (STQ_INV_6)                       0.02       0.20 f
  U2158/X (STQ_NR2_6)                      0.02       0.22 r
  U2063/X (STQ_ND2_S_10)                   0.01       0.23 f
  U1736/X (STQ_OR2_12)                     0.02       0.25 f
  U1177/X (STQ_NR2_G_12)                   0.02       0.27 r
  U908/X (STQ_INV_S_5)                     0.01       0.28 f
  U814/X (STQ_NR2_G_2P5)                   0.02       0.29 r
  U1870/X (STQ_NR3_G_5)                    0.01       0.30 f
  U708/X (STQ_ND2_5)                       0.01       0.31 r
  U1714/X (STQ_AN4B_8)                     0.01       0.32 f
  U1236/X (STQ_ND2_S_10)                   0.01       0.33 r
  U1701/X (STQ_NR2_8)                      0.01       0.35 f
  U648/X (STQ_OR2_2P5)                     0.02       0.37 f
  U2679/X (STQ_EN3_3)                      0.05       0.42 f
  U2086/X (STQ_EN3_6)                      0.07       0.49 r
  U1303/X (STQ_INV_12)                     0.01       0.50 f
  U636/X (STQ_INV_15)                      0.01       0.51 r
  U628/X (STQ_INV_18)                      0.01       0.52 f
  U2504/X (STQ_ND2_24)                     0.01       0.53 r
  U1090/X (STQ_NR2_G_6)                    0.01       0.54 f
  U1298/X (STQ_NR2_6)                      0.01       0.55 r
  U1978/X (STQ_ND2_G_2)                    0.01       0.56 f
  U1144/X (STQ_OR3_4)                      0.03       0.59 f
  U370/X (STQ_NR2_G_2P5)                   0.02       0.61 r
  U1271/X (STQ_ND2_S_10)                   0.01       0.62 f
  U1270/X (STQ_ND2_G_3)                    0.01       0.63 r
  U1233/X (STQ_ND2_G_4)                    0.01       0.64 f
  U1101/X (STQ_NR3_G_8)                    0.01       0.65 r
  U318/X (STQ_OAI22_4)                     0.02       0.67 f
  U2027/X (STQ_EN3_3)                      0.03       0.70 f
  U2298/X (STQ_EN3_6)                      0.06       0.76 r
  U1053/X (STQ_ND2_G_2)                    0.01       0.77 f
  U2760/X (STQ_EN2_S_2)                    0.03       0.81 r
  U2001/X (STQ_OAI21_0P5)                  0.01       0.81 f
  data_out[27] (out)                       0.00       0.81 f
  data arrival time                                   0.81

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.56


  Startpoint: codeword_in[46]
              (input port clocked by vclk)
  Endpoint: data_out[27]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UNITY_DECODER      ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword_in[46] (in)                     0.00       0.00 f
  U983/X (STQ_EO2_1)                       0.07       0.07 r
  U2279/X (STQ_EN3_3)                      0.05       0.12 f
  U1163/X (STQ_EN3_6)                      0.06       0.18 r
  U962/X (STQ_INV_6)                       0.02       0.20 f
  U2158/X (STQ_NR2_6)                      0.02       0.22 r
  U2063/X (STQ_ND2_S_10)                   0.01       0.23 f
  U1736/X (STQ_OR2_12)                     0.02       0.25 f
  U1177/X (STQ_NR2_G_12)                   0.02       0.27 r
  U908/X (STQ_INV_S_5)                     0.01       0.28 f
  U814/X (STQ_NR2_G_2P5)                   0.02       0.29 r
  U1870/X (STQ_NR3_G_5)                    0.01       0.30 f
  U708/X (STQ_ND2_5)                       0.01       0.31 r
  U1714/X (STQ_AN4B_8)                     0.01       0.32 f
  U1236/X (STQ_ND2_S_10)                   0.01       0.33 r
  U1701/X (STQ_NR2_8)                      0.01       0.35 f
  U648/X (STQ_OR2_2P5)                     0.02       0.37 f
  U2679/X (STQ_EN3_3)                      0.05       0.42 f
  U2086/X (STQ_EN3_6)                      0.07       0.49 r
  U1303/X (STQ_INV_12)                     0.01       0.50 f
  U636/X (STQ_INV_15)                      0.01       0.51 r
  U628/X (STQ_INV_18)                      0.01       0.52 f
  U2504/X (STQ_ND2_24)                     0.01       0.53 r
  U1090/X (STQ_NR2_G_6)                    0.01       0.54 f
  U1298/X (STQ_NR2_6)                      0.01       0.55 r
  U1978/X (STQ_ND2_G_2)                    0.01       0.56 f
  U1144/X (STQ_OR3_4)                      0.03       0.59 f
  U370/X (STQ_NR2_G_2P5)                   0.02       0.61 r
  U1271/X (STQ_ND2_S_10)                   0.01       0.62 f
  U1270/X (STQ_ND2_G_3)                    0.01       0.63 r
  U1233/X (STQ_ND2_G_4)                    0.01       0.64 f
  U1101/X (STQ_NR3_G_8)                    0.01       0.65 r
  U318/X (STQ_OAI22_4)                     0.02       0.67 f
  U2027/X (STQ_EN3_3)                      0.03       0.70 f
  U2298/X (STQ_EN3_6)                      0.06       0.76 r
  U1053/X (STQ_ND2_G_2)                    0.01       0.77 f
  U2760/X (STQ_EN2_S_2)                    0.03       0.80 r
  U2001/X (STQ_OAI21_0P5)                  0.01       0.81 f
  data_out[27] (out)                       0.00       0.81 f
  data arrival time                                   0.81

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.56


  Startpoint: codeword_in[59]
              (input port clocked by vclk)
  Endpoint: data_out[27]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UNITY_DECODER      ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword_in[59] (in)                     0.00       0.00 r
  U2287/X (STQ_EN2_8)                      0.04       0.04 f
  U1954/X (STQ_EN2_8)                      0.03       0.08 r
  U1951/X (STQ_EN2_6)                      0.03       0.11 f
  U2190/X (STQ_EN3_3)                      0.06       0.17 r
  U2497/X (STQ_EN3_6)                      0.03       0.20 r
  U1311/X (STQ_INV_18)                     0.02       0.22 f
  U2545/X (STQ_AN2_12)                     0.03       0.24 f
  U1191/X (STQ_ND2_16)                     0.01       0.25 r
  U864/X (STQ_INV_S_5)                     0.01       0.26 f
  U765/X (STQ_AOI21_2)                     0.02       0.28 r
  U1930/X (STQ_ND4_8)                      0.03       0.31 f
  U1234/X (STQ_NR2_G_4)                    0.02       0.33 r
  U1947/X (STQ_ND2_5)                      0.01       0.34 f
  U1890/X (STQ_NR2_8)                      0.02       0.36 r
  U1006/X (STQ_INV_6)                      0.01       0.36 f
  U2033/X (STQ_ND2_G_4)                    0.01       0.37 r
  U2679/X (STQ_EN3_3)                      0.05       0.42 f
  U2086/X (STQ_EN3_6)                      0.07       0.49 r
  U1303/X (STQ_INV_12)                     0.01       0.50 f
  U636/X (STQ_INV_15)                      0.01       0.51 r
  U628/X (STQ_INV_18)                      0.01       0.52 f
  U2504/X (STQ_ND2_24)                     0.01       0.53 r
  U1090/X (STQ_NR2_G_6)                    0.01       0.54 f
  U1298/X (STQ_NR2_6)                      0.01       0.55 r
  U1978/X (STQ_ND2_G_2)                    0.01       0.56 f
  U1144/X (STQ_OR3_4)                      0.03       0.59 f
  U370/X (STQ_NR2_G_2P5)                   0.02       0.61 r
  U1271/X (STQ_ND2_S_10)                   0.01       0.62 f
  U1270/X (STQ_ND2_G_3)                    0.01       0.63 r
  U1233/X (STQ_ND2_G_4)                    0.01       0.64 f
  U1101/X (STQ_NR3_G_8)                    0.01       0.65 r
  U318/X (STQ_OAI22_4)                     0.02       0.67 f
  U2027/X (STQ_EN3_3)                      0.03       0.70 f
  U2298/X (STQ_EN3_6)                      0.06       0.76 r
  U1053/X (STQ_ND2_G_2)                    0.01       0.77 f
  U2760/X (STQ_EN2_S_2)                    0.03       0.80 r
  U2001/X (STQ_OAI21_0P5)                  0.01       0.81 f
  data_out[27] (out)                       0.00       0.81 f
  data arrival time                                   0.81

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.56


  Startpoint: codeword_in[59]
              (input port clocked by vclk)
  Endpoint: data_out[27]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UNITY_DECODER      ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword_in[59] (in)                     0.00       0.00 r
  U2287/X (STQ_EN2_8)                      0.04       0.04 f
  U1954/X (STQ_EN2_8)                      0.03       0.08 r
  U1951/X (STQ_EN2_6)                      0.03       0.11 f
  U2190/X (STQ_EN3_3)                      0.06       0.17 r
  U2497/X (STQ_EN3_6)                      0.03       0.20 r
  U1311/X (STQ_INV_18)                     0.02       0.22 f
  U2545/X (STQ_AN2_12)                     0.03       0.24 f
  U1191/X (STQ_ND2_16)                     0.01       0.25 r
  U864/X (STQ_INV_S_5)                     0.01       0.26 f
  U765/X (STQ_AOI21_2)                     0.02       0.28 r
  U1930/X (STQ_ND4_8)                      0.03       0.31 f
  U1234/X (STQ_NR2_G_4)                    0.02       0.33 r
  U1947/X (STQ_ND2_5)                      0.01       0.34 f
  U1890/X (STQ_NR2_8)                      0.02       0.36 r
  U1006/X (STQ_INV_6)                      0.01       0.36 f
  U2033/X (STQ_ND2_G_4)                    0.01       0.37 r
  U2679/X (STQ_EN3_3)                      0.05       0.42 f
  U2086/X (STQ_EN3_6)                      0.07       0.49 r
  U1303/X (STQ_INV_12)                     0.01       0.50 f
  U636/X (STQ_INV_15)                      0.01       0.51 r
  U628/X (STQ_INV_18)                      0.01       0.52 f
  U2504/X (STQ_ND2_24)                     0.01       0.53 r
  U1090/X (STQ_NR2_G_6)                    0.01       0.54 f
  U1298/X (STQ_NR2_6)                      0.01       0.55 r
  U1978/X (STQ_ND2_G_2)                    0.01       0.56 f
  U1144/X (STQ_OR3_4)                      0.03       0.59 f
  U370/X (STQ_NR2_G_2P5)                   0.02       0.61 r
  U1271/X (STQ_ND2_S_10)                   0.01       0.62 f
  U1270/X (STQ_ND2_G_3)                    0.01       0.63 r
  U1233/X (STQ_ND2_G_4)                    0.01       0.64 f
  U1101/X (STQ_NR3_G_8)                    0.01       0.65 r
  U318/X (STQ_OAI22_4)                     0.02       0.67 f
  U2027/X (STQ_EN3_3)                      0.03       0.70 f
  U2298/X (STQ_EN3_6)                      0.06       0.76 r
  U1053/X (STQ_ND2_G_2)                    0.01       0.77 f
  U2760/X (STQ_EN2_S_2)                    0.03       0.80 r
  U2001/X (STQ_OAI21_0P5)                  0.01       0.81 f
  data_out[27] (out)                       0.00       0.81 f
  data arrival time                                   0.81

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.56


  Startpoint: codeword_in[41]
              (input port clocked by vclk)
  Endpoint: data_out[27]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UNITY_DECODER      ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword_in[41] (in)                     0.00       0.00 r
  U2208/X (STQ_EN2_8)                      0.05       0.05 r
  U1954/X (STQ_EN2_8)                      0.03       0.08 f
  U1951/X (STQ_EN2_6)                      0.03       0.11 r
  U2189/X (STQ_INV_2)                      0.01       0.12 f
  U1163/X (STQ_EN3_6)                      0.06       0.18 r
  U962/X (STQ_INV_6)                       0.02       0.20 f
  U2158/X (STQ_NR2_6)                      0.02       0.22 r
  U2063/X (STQ_ND2_S_10)                   0.01       0.23 f
  U1736/X (STQ_OR2_12)                     0.02       0.25 f
  U1177/X (STQ_NR2_G_12)                   0.02       0.27 r
  U908/X (STQ_INV_S_5)                     0.01       0.28 f
  U814/X (STQ_NR2_G_2P5)                   0.02       0.29 r
  U1870/X (STQ_NR3_G_5)                    0.01       0.30 f
  U708/X (STQ_ND2_5)                       0.01       0.31 r
  U1714/X (STQ_AN4B_8)                     0.01       0.32 f
  U1236/X (STQ_ND2_S_10)                   0.01       0.33 r
  U1701/X (STQ_NR2_8)                      0.01       0.35 f
  U648/X (STQ_OR2_2P5)                     0.02       0.37 f
  U2679/X (STQ_EN3_3)                      0.05       0.42 f
  U2086/X (STQ_EN3_6)                      0.07       0.49 r
  U1303/X (STQ_INV_12)                     0.01       0.50 f
  U636/X (STQ_INV_15)                      0.01       0.51 r
  U628/X (STQ_INV_18)                      0.01       0.52 f
  U2504/X (STQ_ND2_24)                     0.01       0.53 r
  U1090/X (STQ_NR2_G_6)                    0.01       0.54 f
  U1298/X (STQ_NR2_6)                      0.01       0.55 r
  U1978/X (STQ_ND2_G_2)                    0.01       0.56 f
  U1144/X (STQ_OR3_4)                      0.03       0.59 f
  U370/X (STQ_NR2_G_2P5)                   0.02       0.61 r
  U1271/X (STQ_ND2_S_10)                   0.01       0.62 f
  U1270/X (STQ_ND2_G_3)                    0.01       0.63 r
  U1233/X (STQ_ND2_G_4)                    0.01       0.64 f
  U1101/X (STQ_NR3_G_8)                    0.01       0.65 r
  U318/X (STQ_OAI22_4)                     0.02       0.67 f
  U2027/X (STQ_EN3_3)                      0.03       0.70 f
  U2298/X (STQ_EN3_6)                      0.06       0.76 r
  U1053/X (STQ_ND2_G_2)                    0.01       0.77 f
  U2760/X (STQ_EN2_S_2)                    0.03       0.80 r
  U2001/X (STQ_OAI21_0P5)                  0.01       0.81 f
  data_out[27] (out)                       0.00       0.81 f
  data arrival time                                   0.81

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.56


  Startpoint: codeword_in[41]
              (input port clocked by vclk)
  Endpoint: data_out[27]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UNITY_DECODER      ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword_in[41] (in)                     0.00       0.00 r
  U2208/X (STQ_EN2_8)                      0.05       0.05 r
  U1954/X (STQ_EN2_8)                      0.03       0.08 f
  U1951/X (STQ_EN2_6)                      0.03       0.11 r
  U2189/X (STQ_INV_2)                      0.01       0.12 f
  U1163/X (STQ_EN3_6)                      0.06       0.18 r
  U962/X (STQ_INV_6)                       0.02       0.20 f
  U2158/X (STQ_NR2_6)                      0.02       0.22 r
  U2063/X (STQ_ND2_S_10)                   0.01       0.23 f
  U1736/X (STQ_OR2_12)                     0.02       0.25 f
  U1177/X (STQ_NR2_G_12)                   0.02       0.27 r
  U908/X (STQ_INV_S_5)                     0.01       0.28 f
  U814/X (STQ_NR2_G_2P5)                   0.02       0.29 r
  U1870/X (STQ_NR3_G_5)                    0.01       0.30 f
  U708/X (STQ_ND2_5)                       0.01       0.31 r
  U1714/X (STQ_AN4B_8)                     0.01       0.32 f
  U1236/X (STQ_ND2_S_10)                   0.01       0.33 r
  U1701/X (STQ_NR2_8)                      0.01       0.35 f
  U648/X (STQ_OR2_2P5)                     0.02       0.37 f
  U2679/X (STQ_EN3_3)                      0.05       0.42 f
  U2086/X (STQ_EN3_6)                      0.07       0.49 r
  U1303/X (STQ_INV_12)                     0.01       0.50 f
  U636/X (STQ_INV_15)                      0.01       0.51 r
  U628/X (STQ_INV_18)                      0.01       0.52 f
  U2504/X (STQ_ND2_24)                     0.01       0.53 r
  U1090/X (STQ_NR2_G_6)                    0.01       0.54 f
  U1298/X (STQ_NR2_6)                      0.01       0.55 r
  U1978/X (STQ_ND2_G_2)                    0.01       0.56 f
  U1144/X (STQ_OR3_4)                      0.03       0.59 f
  U370/X (STQ_NR2_G_2P5)                   0.02       0.61 r
  U1271/X (STQ_ND2_S_10)                   0.01       0.62 f
  U1270/X (STQ_ND2_G_3)                    0.01       0.63 r
  U1233/X (STQ_ND2_G_4)                    0.01       0.64 f
  U1101/X (STQ_NR3_G_8)                    0.01       0.65 r
  U318/X (STQ_OAI22_4)                     0.02       0.67 f
  U2027/X (STQ_EN3_3)                      0.03       0.70 f
  U2298/X (STQ_EN3_6)                      0.06       0.76 r
  U1053/X (STQ_ND2_G_2)                    0.01       0.77 f
  U2760/X (STQ_EN2_S_2)                    0.03       0.80 r
  U2001/X (STQ_OAI21_0P5)                  0.01       0.81 f
  data_out[27] (out)                       0.00       0.81 f
  data arrival time                                   0.81

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.56


1
