module decod_status(X, A);
	
	input [1:0]A;
	output [3:0]X;
	
	wire not_A0;
	
	not Inv0(not_A0, A[0]);
	
	and And0(X[1], A[0], A[1]);
	and And1(X[0], not_A0, A[1]);
	
endmodule