

================================================================
== Vitis HLS Report for 'StreamingDataWidthConverter_hls_1'
================================================================
* Date:           Fri Nov  8 14:19:45 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_StreamingDataWidthConverter_hls_1
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.591 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   194692|   194692|  1.947 ms|  1.947 ms|  194691|  194691|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                     |                                                    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                       Instance                      |                       Module                       |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-----------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |StreamingDataWidthConverter_Batch_6u_54u_194688u_U0  |StreamingDataWidthConverter_Batch_6u_54u_194688u_s  |   194690|   194690|  1.947 ms|  1.947 ms|  194690|  194690|       no|
        |StreamingDataWidthConverter_Batch_54u_27u_21632u_U0  |StreamingDataWidthConverter_Batch_54u_27u_21632u_s  |    43267|    43267|  0.433 ms|  0.433 ms|   43267|   43267|       no|
        +-----------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|      99|     68|    -|
|Instance         |        -|    -|     199|    514|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     298|    582|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                      |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |StreamingDataWidthConverter_Batch_54u_27u_21632u_U0  |StreamingDataWidthConverter_Batch_54u_27u_21632u_s  |        0|   0|   87|  291|    0|
    |StreamingDataWidthConverter_Batch_6u_54u_194688u_U0  |StreamingDataWidthConverter_Batch_6u_54u_194688u_s  |        0|   0|  112|  223|    0|
    +-----------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                |                                                    |        0|   0|  199|  514|    0|
    +-----------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------+---------+----+----+-----+------+-----+---------+
    |      Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------+---------+----+----+-----+------+-----+---------+
    |intermediate_U  |        0|  99|   0|    -|     2|   54|      108|
    +----------------+---------+----+----+-----+------+-----+---------+
    |Total           |        0|  99|   0|    0|     2|   54|      108|
    +----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+-----------------------------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   |           Source Object           |    C Type    |
+--------------+-----+-----+--------------+-----------------------------------+--------------+
|in0_V_TDATA   |   in|    8|          axis|                              in0_V|       pointer|
|in0_V_TVALID  |   in|    1|          axis|                              in0_V|       pointer|
|in0_V_TREADY  |  out|    1|          axis|                              in0_V|       pointer|
|out_V_TDATA   |  out|   32|          axis|                              out_V|       pointer|
|out_V_TVALID  |  out|    1|          axis|                              out_V|       pointer|
|out_V_TREADY  |   in|    1|          axis|                              out_V|       pointer|
|ap_clk        |   in|    1|  ap_ctrl_none|  StreamingDataWidthConverter_hls_1|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|  StreamingDataWidthConverter_hls_1|  return value|
+--------------+-----+-----+--------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%intermediate = alloca i64 1" [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_1_s6worver/top_StreamingDataWidthConverter_hls_1.cpp:23]   --->   Operation 7 'alloca' 'intermediate' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 54> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln24 = call void @StreamingDataWidthConverter_Batch<6u, 54u, 194688u>, i8 %in0_V, i54 %intermediate" [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_1_s6worver/top_StreamingDataWidthConverter_hls_1.cpp:24]   --->   Operation 8 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln24 = call void @StreamingDataWidthConverter_Batch<6u, 54u, 194688u>, i8 %in0_V, i54 %intermediate" [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_1_s6worver/top_StreamingDataWidthConverter_hls_1.cpp:24]   --->   Operation 9 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln25 = call void @StreamingDataWidthConverter_Batch<54u, 27u, 21632u>, i54 %intermediate, i32 %out_V" [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_1_s6worver/top_StreamingDataWidthConverter_hls_1.cpp:25]   --->   Operation 10 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln25 = call void @StreamingDataWidthConverter_Batch<54u, 27u, 21632u>, i54 %intermediate, i32 %out_V" [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_1_s6worver/top_StreamingDataWidthConverter_hls_1.cpp:25]   --->   Operation 11 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 12 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln22 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_1" [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_1_s6worver/top_StreamingDataWidthConverter_hls_1.cpp:22]   --->   Operation 12 'specdataflowpipeline' 'specdataflowpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln17 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_1_s6worver/top_StreamingDataWidthConverter_hls_1.cpp:17]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln17 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_1_s6worver/top_StreamingDataWidthConverter_hls_1.cpp:17]   --->   Operation 14 'specinterface' 'specinterface_ln17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in0_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in0_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @intermediate_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i54 %intermediate, i54 %intermediate"   --->   Operation 19 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i54 %intermediate, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln26 = ret" [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_1_s6worver/top_StreamingDataWidthConverter_hls_1.cpp:26]   --->   Operation 21 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
intermediate              (alloca              ) [ 0011111]
call_ln24                 (call                ) [ 0000000]
call_ln25                 (call                ) [ 0000000]
specdataflowpipeline_ln22 (specdataflowpipeline) [ 0000000]
spectopmodule_ln17        (spectopmodule       ) [ 0000000]
specinterface_ln17        (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
empty                     (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
ret_ln26                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamingDataWidthConverter_Batch<6u, 54u, 194688u>"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamingDataWidthConverter_Batch<54u, 27u, 21632u>"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="intermediate_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="intermediate_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="intermediate/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_StreamingDataWidthConverter_Batch_6u_54u_194688u_s_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="0" index="2" bw="54" slack="1"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_StreamingDataWidthConverter_Batch_54u_27u_21632u_s_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="0" slack="0"/>
<pin id="57" dir="0" index="1" bw="54" slack="3"/>
<pin id="58" dir="0" index="2" bw="32" slack="0"/>
<pin id="59" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/4 "/>
</bind>
</comp>

<comp id="62" class="1005" name="intermediate_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="54" slack="1"/>
<pin id="64" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="intermediate "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="55" pin=2"/></net>

<net id="65"><net_src comp="44" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="66"><net_src comp="62" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="67"><net_src comp="62" pin="1"/><net_sink comp="55" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {4 5 }
 - Input state : 
	Port: StreamingDataWidthConverter_hls_1 : in0_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|
| Operation|                        Functional Unit                       |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|
|   call   | grp_StreamingDataWidthConverter_Batch_6u_54u_194688u_s_fu_48 |    0    |   106   |    95   |
|          | grp_StreamingDataWidthConverter_Batch_54u_27u_21632u_s_fu_55 |  1.588  |   163   |   152   |
|----------|--------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                              |  1.588  |   269   |   247   |
|----------|--------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|intermediate_reg_62|   54   |
+-------------------+--------+
|       Total       |   54   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   269  |   247  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   54   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   323  |   247  |
+-----------+--------+--------+--------+
