# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/RISCV_types.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:21 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/RISCV_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package RISCV_types
# -- Compiling package body RISCV_types
# -- Loading package RISCV_types
# End time: 11:40:21 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/reg_array.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:22 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/reg_array.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_array
# End time: 11:40:22 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/adder-subtractor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:33 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/adder-subtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_subtractor
# -- Compiling architecture structural of adder_subtractor
# End time: 11:40:33 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:33 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture Structural of adder
# End time: 11:40:33 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:33 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity ALUUnit
# -- Compiling architecture structural of ALUUnit
# End time: 11:40:33 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/and_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:33 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/and_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_32bit
# -- Compiling architecture structural of and_32bit
# End time: 11:40:33 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:33 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 11:40:33 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/bitExtender.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:33 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/bitExtender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bitExtender
# -- Compiling architecture Behavioral of bitExtender
# End time: 11:40:33 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/Control_Unit_2.0.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:33 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/Control_Unit_2.0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Control_Unit_2
# -- Compiling architecture dataflow of control_Unit_2
# End time: 11:40:33 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/dffg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:33 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 11:40:34 on Oct 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/full_reg_file.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:34 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/full_reg_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_array
# -- Compiling entity full_reg_file
# -- Compiling architecture structural of full_reg_file
# End time: 11:40:34 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/goblinBarrel.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:34 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/goblinBarrel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity goblinBarrel
# -- Compiling architecture Behavioral of goblinBarrel
# End time: 11:40:34 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/invg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:34 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 11:40:34 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux2t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:34 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture Structural of mux2t1
# End time: 11:40:34 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux2t1_dataflow.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:34 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux2t1_dataflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 11:40:34 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:34 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 11:40:34 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux4by32.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:34 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux4by32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1_32
# -- Compiling architecture structural of mux4t1_32
# End time: 11:40:34 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux4t1 .vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:34 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux4t1 .vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1
# -- Compiling architecture structural of mux4t1
# End time: 11:40:34 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux32x4t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:34 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux32x4t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity mux4x32t1
# -- Compiling architecture dataflow of mux4x32t1
# End time: 11:40:34 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux_32by32.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:34 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux_32by32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_array
# -- Compiling entity mux_32by32
# -- Compiling architecture dataflow of mux_32by32
# End time: 11:40:34 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/n-bit_adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:34 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/n-bit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Nbit_adder
# -- Compiling architecture structural of Nbit_adder
# End time: 11:40:34 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/nbit-register.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:34 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/nbit-register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitRegister
# -- Compiling architecture Structural of nbitRegister
# End time: 11:40:34 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/nBit_ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:34 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/nBit_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nBit_ALU
# -- Compiling architecture rtl of nBit_ALU
# End time: 11:40:34 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/nor_32t1bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:34 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/nor_32t1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nor_32t1bit
# -- Compiling architecture behavioral of nor_32t1bit
# End time: 11:40:34 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/norg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:34 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/norg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity norg2
# -- Compiling architecture dataflow of norg2
# End time: 11:40:34 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/ones_complementor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:34 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/ones_complementor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ones_complementor
# -- Compiling architecture structural of ones_complementor
# End time: 11:40:34 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/onescomp.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:34 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/onescomp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity onescomp
# -- Compiling architecture structural of onescomp
# End time: 11:40:34 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/or_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:34 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/or_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_32bit
# -- Compiling architecture structural of or_32bit
# End time: 11:40:34 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/org2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:34 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 11:40:35 on Oct 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/PC-register.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:35 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/PC-register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCRegister
# -- Compiling architecture Structural of PCRegister
# End time: 11:40:35 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/xor_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:35 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/xor_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_32bit
# -- Compiling architecture structural of xor_32bit
# End time: 11:40:35 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/xorg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:35 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 11:40:35 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/mem.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:43:07 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 11:43:07 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:43:08 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package RISCV_types
# -- Loading package reg_array
# -- Compiling entity RISCV_Processor
# -- Compiling architecture structure of RISCV_Processor
# End time: 11:43:08 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.riscv_processor
# vsim work.riscv_processor 
# Start time: 11:44:13 on Oct 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(406): (vopt-1270) Bad default binding for component instance "rs2_or_imm_mux: mux2t1_N".
#  (Component port "i_D1" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/ALUUnit.vhd(145): (vopt-1270) Bad default binding for component instance "muxBeforeResult: mux2t1_N".
#  (Component port "o_O" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(442): (vopt-1270) Bad default binding for component instance "slt_or_slti_mux: mux2t1_N".
#  (Component port "i_D1" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(451): (vopt-1270) Bad default binding for component instance "sltiu_mux: mux2t1_N".
#  (Component port "i_D1" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(460): (vopt-1270) Bad default binding for component instance "slt_sltiu_mux: mux2t1_N".
#  (Component port "i_D1" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(497): (vopt-1270) Bad default binding for component instance "bitExtend_or_ALU_mux: mux2t1_N".
#  (Component port "i_D1" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(513): (vopt-1270) Bad default binding for component instance "ALU_BS_mux: mux2t1_N".
#  (Component port "i_D1" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(522): (vopt-1270) Bad default binding for component instance "pc_or_zero_mux: mux2t1_N".
#  (Component port "i_D1" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(549): (vopt-1270) Bad default binding for component instance "pc4_or_branch_mux: mux2t1_N".
#  (Component port "i_D1" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(570): (vopt-1270) Bad default binding for component instance "mem_to_reg_mux: mux2t1_N".
#  (Component port "i_D1" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=10, Warnings=0.
# Error loading design
# End time: 11:44:13 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vsim work.riscv_processor -voptargs=+acc
# vsim work.riscv_processor -voptargs="+acc" 
# Start time: 11:44:24 on Oct 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(406): (vopt-1270) Bad default binding for component instance "rs2_or_imm_mux: mux2t1_N".
#  (Component port "i_D1" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/ALUUnit.vhd(145): (vopt-1270) Bad default binding for component instance "muxBeforeResult: mux2t1_N".
#  (Component port "o_O" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(442): (vopt-1270) Bad default binding for component instance "slt_or_slti_mux: mux2t1_N".
#  (Component port "i_D1" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(451): (vopt-1270) Bad default binding for component instance "sltiu_mux: mux2t1_N".
#  (Component port "i_D1" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(460): (vopt-1270) Bad default binding for component instance "slt_sltiu_mux: mux2t1_N".
#  (Component port "i_D1" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(497): (vopt-1270) Bad default binding for component instance "bitExtend_or_ALU_mux: mux2t1_N".
#  (Component port "i_D1" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(513): (vopt-1270) Bad default binding for component instance "ALU_BS_mux: mux2t1_N".
#  (Component port "i_D1" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(522): (vopt-1270) Bad default binding for component instance "pc_or_zero_mux: mux2t1_N".
#  (Component port "i_D1" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(549): (vopt-1270) Bad default binding for component instance "pc4_or_branch_mux: mux2t1_N".
#  (Component port "i_D1" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(570): (vopt-1270) Bad default binding for component instance "mem_to_reg_mux: mux2t1_N".
#  (Component port "i_D1" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=10, Warnings=1.
# Error loading design
# End time: 11:44:24 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 10, Warnings: 1
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:47:29 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package RISCV_types
# -- Loading package reg_array
# -- Compiling entity RISCV_Processor
# -- Compiling architecture structure of RISCV_Processor
# End time: 11:47:30 on Oct 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.riscv_processor
# vsim -voptargs="+acc" work.riscv_processor 
# Start time: 11:47:44 on Oct 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/ALUUnit.vhd(145): (vopt-1270) Bad default binding for component instance "muxBeforeResult: mux2t1_N".
#  (Component port "o_O" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 11:47:45 on Oct 22,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:48:47 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package RISCV_types
# -- Loading package reg_array
# -- Compiling entity RISCV_Processor
# -- Compiling architecture structure of RISCV_Processor
# End time: 11:48:47 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.riscv_processor
# vsim -voptargs="+acc" work.riscv_processor 
# Start time: 11:48:56 on Oct 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/ALUUnit.vhd(145): (vopt-1270) Bad default binding for component instance "muxBeforeResult: mux2t1_N".
#  (Component port "o_O" is not on the entity "work.mux2t1_N".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 11:48:56 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/adder-subtractor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:45 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/adder-subtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_subtractor
# -- Compiling architecture structural of adder_subtractor
# End time: 11:49:45 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:45 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture Structural of adder
# End time: 11:49:45 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:45 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity ALUUnit
# -- Compiling architecture structural of ALUUnit
# End time: 11:49:45 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/and_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:45 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/and_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_32bit
# -- Compiling architecture structural of and_32bit
# End time: 11:49:45 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:45 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 11:49:45 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/bitExtender.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:45 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/bitExtender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bitExtender
# -- Compiling architecture Behavioral of bitExtender
# End time: 11:49:45 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/Control_Unit_2.0.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:45 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/Control_Unit_2.0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Control_Unit_2
# -- Compiling architecture dataflow of control_Unit_2
# End time: 11:49:45 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/dffg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:45 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 11:49:45 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/full_reg_file.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:45 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/full_reg_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_array
# -- Compiling entity full_reg_file
# -- Compiling architecture structural of full_reg_file
# End time: 11:49:46 on Oct 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/goblinBarrel.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:46 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/goblinBarrel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity goblinBarrel
# -- Compiling architecture Behavioral of goblinBarrel
# End time: 11:49:46 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/invg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:46 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 11:49:46 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux2t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:46 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture Structural of mux2t1
# End time: 11:49:46 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux2t1_dataflow.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:46 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux2t1_dataflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 11:49:46 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:46 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 11:49:46 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux4by32.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:46 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux4by32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1_32
# -- Compiling architecture structural of mux4t1_32
# End time: 11:49:46 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux4t1 .vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:46 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux4t1 .vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1
# -- Compiling architecture structural of mux4t1
# End time: 11:49:46 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux32x4t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:46 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux32x4t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity mux4x32t1
# -- Compiling architecture dataflow of mux4x32t1
# End time: 11:49:46 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux_32by32.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:46 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/mux_32by32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_array
# -- Compiling entity mux_32by32
# -- Compiling architecture dataflow of mux_32by32
# End time: 11:49:46 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/n-bit_adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:46 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/n-bit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Nbit_adder
# -- Compiling architecture structural of Nbit_adder
# End time: 11:49:46 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/nbit-register.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:46 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/nbit-register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitRegister
# -- Compiling architecture Structural of nbitRegister
# End time: 11:49:46 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/nBit_ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:46 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/nBit_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nBit_ALU
# -- Compiling architecture rtl of nBit_ALU
# End time: 11:49:46 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/nor_32t1bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:46 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/nor_32t1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nor_32t1bit
# -- Compiling architecture behavioral of nor_32t1bit
# End time: 11:49:46 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/norg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:46 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/norg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity norg2
# -- Compiling architecture dataflow of norg2
# End time: 11:49:46 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/ones_complementor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:46 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/ones_complementor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ones_complementor
# -- Compiling architecture structural of ones_complementor
# End time: 11:49:46 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/onescomp.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:46 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/onescomp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity onescomp
# -- Compiling architecture structural of onescomp
# End time: 11:49:46 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/or_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:46 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/or_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_32bit
# -- Compiling architecture structural of or_32bit
# End time: 11:49:46 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/org2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:46 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 11:49:46 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/PC-register.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:46 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/PC-register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCRegister
# -- Compiling architecture Structural of PCRegister
# End time: 11:49:46 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/xor_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:47 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/xor_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_32bit
# -- Compiling architecture structural of xor_32bit
# End time: 11:49:47 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/xorg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:47 on Oct 22,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/Components/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 11:49:47 on Oct 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.riscv_processor
# vsim -voptargs="+acc" work.riscv_processor 
# Start time: 11:49:55 on Oct 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(337): (vopt-3473) Component instance "PCCounter_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(381): (vopt-3473) Component instance "decoder_inst : decoder5to32" is not bound.
#         Region: /RISCV_Processor
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(1)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(2)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(3)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(4)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(5)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(6)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(7)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(8)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(9)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(10)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(11)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(12)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(13)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(14)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(15)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(16)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(17)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(18)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(19)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(20)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(21)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(22)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(23)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(24)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(25)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(26)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(27)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(28)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(29)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(30)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd(388): (vopt-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#         Region: /RISCV_Processor/gen_regs(31)
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=34.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.riscv_types(body)
# Loading work.reg_array
# Loading work.riscv_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# ** Warning: (vsim-3473) Component instance "PCCounter_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /riscv_processor File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# Loading work.nbit_adder(structural)#1
# Loading work.adder(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.xorg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.control_unit_2(dataflow)#1
# ** Warning: (vsim-3473) Component instance "decoder_inst : decoder5to32" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /riscv_processor File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(1) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(2) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(3) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(4) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(5) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(6) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(7) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(8) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(9) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(10) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(11) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(12) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(13) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(14) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(15) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(16) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(17) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(18) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(19) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(20) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(21) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(22) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(23) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(24) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(25) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(26) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(27) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(28) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(29) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(30) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# ** Warning: (vsim-3473) Component instance "reg_inst : Nbit_reg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /riscv_processor/gen_regs(31) File: /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/proj/src/TopLevel/RISCV_Processor.vhd
# Loading work.mux_32by32(dataflow)#1
# Loading work.bitextender(behavioral)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.aluunit(structural)#1
# Loading work.and_32bit(structural)#1
# Loading work.or_32bit(structural)#1
# Loading work.xor_32bit(structural)#1
# Loading work.nbit_alu(rtl)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.mux4x32t1(dataflow)#1
# Loading work.mux4t1(structural)#1
# Loading work.goblinbarrel(behavioral)#1
# Loading work.mux4t1_32(structural)#1
quit -sim
# End time: 11:50:04 on Oct 22,2025, Elapsed time: 0:00:09
# Errors: 0, Warnings: 67
