v 4
file . "implementation.vhdl" "d2d7466ca0c60f208707423ea59259880221c8ee" "20250617194941.205":
  entity implementation at 1( 0) + 0 on 51;
  architecture structural of implementation at 25( 737) + 0 on 52;
file . "pre_processing/input_pre_processing.vhdl" "358a653fd8c9b1d4eea3d89915a920f50bd07361" "20250617194941.092":
  entity input_pre_processing at 1( 0) + 0 on 47;
  architecture behavioral of input_pre_processing at 19( 514) + 0 on 48;
file . "queue/queue.vhdl" "cc5ec518e7881be86f7f5de0704b9a87a764cb16" "20250617194940.973":
  entity queue at 1( 0) + 0 on 43;
  architecture behavioral of queue at 31( 773) + 0 on 44;
file . "llc/b_output_stream_entity.vhdl" "191a2fb394e0f623d8ac29627aea9664a24b57be" "20250617194940.776":
  entity b_output_stream_entity at 1( 0) + 0 on 39;
  architecture behavioral of b_output_stream_entity at 31( 746) + 0 on 40;
file . "llc/evaluator.vhdl" "e162173eee62e8483865dc4aceb965ac82650f7c" "20250617194940.536":
  entity evaluator at 1( 0) + 0 on 35;
  architecture mixed of evaluator at 34( 787) + 0 on 36;
file . "llc/a_output_stream_entity.vhdl" "35d7eca42c5411d7608383242c58d630923d1e29" "20250617194940.349":
  entity a_output_stream_entity at 1( 0) + 0 on 31;
  architecture behavioral of a_output_stream_entity at 33( 730) + 0 on 32;
file . "hlc/time_unit.vhdl" "0d2361b4c77963ba87339db5070c27014f4d48b1" "20250617194940.169":
  entity time_unit at 1( 0) + 0 on 27;
  architecture behavioral of time_unit at 13( 228) + 0 on 28;
file . "hlc/scheduler.vhdl" "6e138829a746b11c4c1358d32e5a24dcab20e305" "20250617194940.031":
  entity scheduler at 1( 0) + 0 on 23;
  architecture behavioral of scheduler at 22( 525) + 0 on 24;
file . "hlc/check_new_input.vhdl" "0372bc4d5f396e0a5fc13de56eb7c4171e9214b0" "20250617194939.837":
  entity check_new_input at 1( 0) + 0 on 19;
  architecture behavioral of check_new_input at 14( 266) + 0 on 20;
file . "hlc/hl_qinterface.vhdl" "39ea7d1a109bd17dd680f90cbd4a5294ebe22efc" "20250617194939.651":
  entity hlqinterface at 1( 0) + 0 on 15;
  architecture behavioral of hlqinterface at 39( 965) + 0 on 16;
file . "my_array_package.vhdl" "3d61f698155627714a2abc59d9c87daf7a038737" "20250617194939.444":
  package array_type_pkg at 1( 0) + 0 on 11 body;
  package body array_type_pkg at 26( 1377) + 0 on 12;
file . "my_math_package.vhdl" "688f5ee99530b4bd8b0dd7201a9fc94ac53674a7" "20250617194939.538":
  package my_math_pkg at 1( 0) + 0 on 13 body;
  package body my_math_pkg at 14( 438) + 0 on 14;
file . "hlc/high_level_controller.vhdl" "dc5080977a91f08511df2e600e28677349ec040f" "20250617194939.752":
  entity high_level_controller at 1( 0) + 0 on 17;
  architecture mixed of high_level_controller at 26( 716) + 0 on 18;
file . "hlc/event_delay.vhdl" "390fb1465409110ad536d9b6f62443abdc69e4eb" "20250617194939.923":
  entity event_delay at 1( 0) + 0 on 21;
  architecture behavioral of event_delay at 24( 590) + 0 on 22;
file . "hlc/extInterface.vhdl" "d16a50fa8441211461fa3b19088d25d365f13f03" "20250617194940.150":
  entity extinterface at 1( 0) + 0 on 25;
  architecture behavioral of extinterface at 21( 508) + 0 on 26;
file . "llc/xx_output_stream_entity.vhdl" "ed484a9a6cea3b54d02a7136a362ba9c4beaf66b" "20250617194940.261":
  entity xx_output_stream_entity at 1( 0) + 0 on 29;
  architecture behavioral of xx_output_stream_entity at 29( 695) + 0 on 30;
file . "llc/c_output_stream_entity.vhdl" "d96d1fbb9f47df3139e4b6547e7e3d2ab89fe17b" "20250617194940.440":
  entity c_output_stream_entity at 1( 0) + 0 on 33;
  architecture behavioral of c_output_stream_entity at 32( 767) + 0 on 34;
file . "llc/low_level_controller.vhdl" "f0022cddec3b79c2bb2a25562124b30607b16307" "20250617194940.664":
  entity low_level_controller at 1( 0) + 0 on 37;
  architecture mixed of low_level_controller at 27( 637) + 0 on 38;
file . "llc/x_input_stream_entity.vhdl" "7554a6a449ffbefad3e013ffcb49785b19ae1d1f" "20250617194940.875":
  entity x_input_stream_entity at 1( 0) + 0 on 41;
  architecture behavioral of x_input_stream_entity at 24( 558) + 0 on 42;
file . "monitor.vhdl" "cb00891a2354269b370306a331866ae18c98e5b6" "20250617194941.071":
  entity monitor at 1( 0) + 0 on 45;
  architecture mixed of monitor at 24( 729) + 0 on 46;
file . "pre_processing/clock_pre_processing.vhdl" "f79bdce42c8045e867f60590ddcd0a419cf6a4fb" "20250617194941.112":
  entity clock_pre_processing at 1( 0) + 0 on 49;
  architecture behaviour of clock_pre_processing at 15( 275) + 0 on 50;
