// Seed: 1435922115
module module_0;
  assign id_1 = id_1;
endmodule
module module_1;
  wire id_1;
  assign id_1 = id_1;
  always @(posedge 1) #1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply1 id_0,
    input supply1 id_1,
    output wor id_2,
    input tri0 id_3,
    output supply1 id_4
);
  supply1 id_6 = 1'b0;
  module_0 modCall_1 ();
  assign id_4 = id_3 == 1;
endmodule
module module_3 (
    input  uwire id_0,
    input  wire  id_1,
    output logic id_2
);
  always @(posedge id_1) begin : LABEL_0
    id_2 <= 1;
  end
  module_0 modCall_1 ();
endmodule
