CAPI=2:
name: jb:interfaces:seven_seg_de1_soc:0.1
description: 7-segment display layout for DE1-SoC board

filesets:
  rtl:
    files:
      - rtl/seven_seg/seven_seg_pkg.vhd
      - rtl/seven_seg/seven_seg_display.vhd
    file_type: vhdlSource-2008
    logical_name: seven_seg
    depend:
      - jb:interfaces:seven_seg_types

  rtl_hw:
    files:
      - rtl/seven_seg_hw/seven_seg_hw_pkg.vhd
    file_type: vhdlSource-2008
    logical_name: seven_seg_hw
    depend:
      - jb:interfaces:seven_seg_types

  config:
    files:
        - pinmap.tcl : {file_type : tclSource}
  tb:
    files:
      - tb/seven_seg_tb.vhd
    file_type: vhdlSource-2008

targets:
  default:
    filesets:
      - rtl_hw
      - rtl
      - config

  sim:
    filesets:
      - rtl_hw
      - rtl
      - tb
    toplevel: tb
    default_tool: vunit
    tools:
      vunit:
        vunit_options: []
