// Seed: 3995248515
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  tri0 id_4 = -1;
  wire id_5;
  genvar id_6;
  wire id_7;
  wire id_8 = id_3;
  assign id_2 = 1;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_9,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_11, id_12;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_8,
      id_5,
      id_6
  );
endmodule
