+incdir+${DESIGN}/${DIGITAL}/STD_COMPONENTS/inc

${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_and.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_and3.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_and4.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_buf.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_clk_gate_latch.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_delay.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_ff.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_inv.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_mask.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_mux.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_mux4.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_nand.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_or.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_or3.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_or4.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/sync_sram.sv