{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:25 2024 " "Processing started: Mon Nov 11 20:27:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off d_trig -c d_trig " "Command: quartus_map --read_settings_files=on --write_settings_files=off d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731331646314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_trig.bdf 1 1 " "Using design file d_trig.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_trig " "Found entity 1: d_trig" {  } { { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1731331646756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d_trig " "Elaborating entity \"d_trig\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731331646759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst3 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst3\"" {  } { { "d_trig.bdf" "inst3" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 480 288 432 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331646937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""}  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731331646938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_okh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_okh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_okh " "Found entity 1: cntr_okh" {  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_okh lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated " "Elaborating entity \"cntr_okh\" for hierarchy \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 lpm_decode0:inst " "Elaborating entity \"lpm_decode0\" for hierarchy \"lpm_decode0:inst\"" {  } { { "d_trig.bdf" "inst" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 128 528 656 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "LPM_DECODE_component" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""}  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731331647060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/decode_c8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331647109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331647109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated " "Elaborating entity \"decode_c8f\" for hierarchy \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731331647586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331647586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731331647630 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731331647630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731331647630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731331647630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:27 2024 " "Processing ended: Mon Nov 11 20:27:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:25 2024 " "Processing started: Mon Nov 11 20:27:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off d_trig -c d_trig " "Command: quartus_map --read_settings_files=on --write_settings_files=off d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731331646314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_trig.bdf 1 1 " "Using design file d_trig.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_trig " "Found entity 1: d_trig" {  } { { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1731331646756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d_trig " "Elaborating entity \"d_trig\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731331646759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst3 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst3\"" {  } { { "d_trig.bdf" "inst3" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 480 288 432 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331646937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""}  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731331646938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_okh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_okh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_okh " "Found entity 1: cntr_okh" {  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_okh lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated " "Elaborating entity \"cntr_okh\" for hierarchy \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 lpm_decode0:inst " "Elaborating entity \"lpm_decode0\" for hierarchy \"lpm_decode0:inst\"" {  } { { "d_trig.bdf" "inst" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 128 528 656 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "LPM_DECODE_component" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""}  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731331647060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/decode_c8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331647109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331647109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated " "Elaborating entity \"decode_c8f\" for hierarchy \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731331647586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331647586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731331647630 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731331647630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731331647630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731331647630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:27 2024 " "Processing ended: Mon Nov 11 20:27:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731331648752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331648753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:28 2024 " "Processing started: Mon Nov 11 20:27:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331648753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731331648753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off d_trig -c d_trig " "Command: quartus_fit --read_settings_files=off --write_settings_files=off d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731331648753 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1731331648861 ""}
{ "Info" "0" "" "Project  = d_trig" {  } {  } 0 0 "Project  = d_trig" 0 0 "Fitter" 0 0 1731331648861 ""}
{ "Info" "0" "" "Revision = d_trig" {  } {  } 0 0 "Revision = d_trig" 0 0 "Fitter" 0 0 1731331648862 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:25 2024 " "Processing started: Mon Nov 11 20:27:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off d_trig -c d_trig " "Command: quartus_map --read_settings_files=on --write_settings_files=off d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731331646314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_trig.bdf 1 1 " "Using design file d_trig.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_trig " "Found entity 1: d_trig" {  } { { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1731331646756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d_trig " "Elaborating entity \"d_trig\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731331646759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst3 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst3\"" {  } { { "d_trig.bdf" "inst3" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 480 288 432 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331646937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""}  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731331646938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_okh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_okh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_okh " "Found entity 1: cntr_okh" {  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_okh lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated " "Elaborating entity \"cntr_okh\" for hierarchy \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 lpm_decode0:inst " "Elaborating entity \"lpm_decode0\" for hierarchy \"lpm_decode0:inst\"" {  } { { "d_trig.bdf" "inst" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 128 528 656 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "LPM_DECODE_component" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""}  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731331647060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/decode_c8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331647109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331647109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated " "Elaborating entity \"decode_c8f\" for hierarchy \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731331647586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331647586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731331647630 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731331647630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731331647630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731331647630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:27 2024 " "Processing ended: Mon Nov 11 20:27:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1731331648975 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "d_trig EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"d_trig\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731331648981 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731331649007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731331649007 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731331649050 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731331649061 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731331649275 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731331649276 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Pin C not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 488 1056 1232 504 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D " "Pin D not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 160 1056 1232 176 "D" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_dlanch " "Pin Q_dlanch not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_dlanch } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 232 1056 1232 248 "Q_dlanch" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_dlanch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_dff " "Pin Q_dff not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_dff } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 320 1056 1232 336 "Q_dff" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_dff } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[3\] " "Pin X\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[3] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[2\] " "Pin X\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[2] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[1\] " "Pin X\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[1] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[0\] " "Pin X\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[0] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 504 88 256 520 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1731331649296 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1731331649367 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "d_trig.sdc " "Synopsys Design Constraints File file not found: 'd_trig.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731331649368 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731331649368 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731331649371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 504 88 256 520 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731331649379 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "Automatically promoted node lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|counter_comb_bita1 " "Destination node lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|counter_comb_bita1" {  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 39 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst4~0 " "Destination node inst4~0" {  } { { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 160 760 824 304 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C " "Destination node C" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 488 1056 1232 504 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "X\[1\] " "Destination node X\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[1] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 54 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731331649379 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731331649411 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731331649411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731331649423 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731331649424 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731331649424 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731331649425 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731331649425 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731331649726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731331649773 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731331649979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731331650015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731331650235 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731331650235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331650295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731331650297 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731331650297 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731331650300 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731331650301 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C 0 " "Pin \"C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D 0 " "Pin \"D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_dlanch 0 " "Pin \"Q_dlanch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_dff 0 " "Pin \"Q_dff\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[3\] 0 " "Pin \"X\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[2\] 0 " "Pin \"X\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[1\] 0 " "Pin \"X\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[0\] 0 " "Pin \"X\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1731331650302 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731331650340 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731331650350 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731331650376 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331650464 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1731331650481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/output_files/d_trig.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/output_files/d_trig.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731331650542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5218 " "Peak virtual memory: 5218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:30 2024 " "Processing ended: Mon Nov 11 20:27:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731331650664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:25 2024 " "Processing started: Mon Nov 11 20:27:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off d_trig -c d_trig " "Command: quartus_map --read_settings_files=on --write_settings_files=off d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731331646314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_trig.bdf 1 1 " "Using design file d_trig.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_trig " "Found entity 1: d_trig" {  } { { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1731331646756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d_trig " "Elaborating entity \"d_trig\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731331646759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst3 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst3\"" {  } { { "d_trig.bdf" "inst3" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 480 288 432 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331646937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""}  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731331646938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_okh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_okh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_okh " "Found entity 1: cntr_okh" {  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_okh lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated " "Elaborating entity \"cntr_okh\" for hierarchy \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 lpm_decode0:inst " "Elaborating entity \"lpm_decode0\" for hierarchy \"lpm_decode0:inst\"" {  } { { "d_trig.bdf" "inst" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 128 528 656 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "LPM_DECODE_component" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""}  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731331647060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/decode_c8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331647109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331647109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated " "Elaborating entity \"decode_c8f\" for hierarchy \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731331647586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331647586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731331647630 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731331647630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731331647630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731331647630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:27 2024 " "Processing ended: Mon Nov 11 20:27:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1731331648975 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "d_trig EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"d_trig\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731331648981 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731331649007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731331649007 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731331649050 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731331649061 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731331649275 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731331649276 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Pin C not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 488 1056 1232 504 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D " "Pin D not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 160 1056 1232 176 "D" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_dlanch " "Pin Q_dlanch not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_dlanch } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 232 1056 1232 248 "Q_dlanch" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_dlanch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_dff " "Pin Q_dff not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_dff } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 320 1056 1232 336 "Q_dff" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_dff } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[3\] " "Pin X\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[3] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[2\] " "Pin X\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[2] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[1\] " "Pin X\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[1] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[0\] " "Pin X\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[0] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 504 88 256 520 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1731331649296 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1731331649367 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "d_trig.sdc " "Synopsys Design Constraints File file not found: 'd_trig.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731331649368 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731331649368 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731331649371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 504 88 256 520 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731331649379 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "Automatically promoted node lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|counter_comb_bita1 " "Destination node lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|counter_comb_bita1" {  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 39 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst4~0 " "Destination node inst4~0" {  } { { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 160 760 824 304 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C " "Destination node C" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 488 1056 1232 504 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "X\[1\] " "Destination node X\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[1] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 54 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731331649379 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731331649411 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731331649411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731331649423 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731331649424 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731331649424 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731331649425 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731331649425 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731331649726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731331649773 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731331649979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731331650015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731331650235 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731331650235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331650295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731331650297 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731331650297 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731331650300 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731331650301 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C 0 " "Pin \"C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D 0 " "Pin \"D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_dlanch 0 " "Pin \"Q_dlanch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_dff 0 " "Pin \"Q_dff\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[3\] 0 " "Pin \"X\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[2\] 0 " "Pin \"X\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[1\] 0 " "Pin \"X\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[0\] 0 " "Pin \"X\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1731331650302 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731331650340 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731331650350 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731331650376 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331650464 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1731331650481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/output_files/d_trig.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/output_files/d_trig.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731331650542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5218 " "Peak virtual memory: 5218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:30 2024 " "Processing ended: Mon Nov 11 20:27:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731331650664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1731331651620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331651620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:31 2024 " "Processing started: Mon Nov 11 20:27:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331651620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731331651620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off d_trig -c d_trig " "Command: quartus_asm --read_settings_files=off --write_settings_files=off d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731331651620 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:25 2024 " "Processing started: Mon Nov 11 20:27:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off d_trig -c d_trig " "Command: quartus_map --read_settings_files=on --write_settings_files=off d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731331646314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_trig.bdf 1 1 " "Using design file d_trig.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_trig " "Found entity 1: d_trig" {  } { { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1731331646756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d_trig " "Elaborating entity \"d_trig\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731331646759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst3 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst3\"" {  } { { "d_trig.bdf" "inst3" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 480 288 432 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331646937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""}  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731331646938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_okh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_okh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_okh " "Found entity 1: cntr_okh" {  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_okh lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated " "Elaborating entity \"cntr_okh\" for hierarchy \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 lpm_decode0:inst " "Elaborating entity \"lpm_decode0\" for hierarchy \"lpm_decode0:inst\"" {  } { { "d_trig.bdf" "inst" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 128 528 656 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "LPM_DECODE_component" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""}  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731331647060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/decode_c8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331647109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331647109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated " "Elaborating entity \"decode_c8f\" for hierarchy \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731331647586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331647586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731331647630 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731331647630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731331647630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731331647630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:27 2024 " "Processing ended: Mon Nov 11 20:27:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1731331648975 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "d_trig EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"d_trig\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731331648981 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731331649007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731331649007 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731331649050 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731331649061 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731331649275 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731331649276 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Pin C not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 488 1056 1232 504 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D " "Pin D not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 160 1056 1232 176 "D" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_dlanch " "Pin Q_dlanch not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_dlanch } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 232 1056 1232 248 "Q_dlanch" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_dlanch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_dff " "Pin Q_dff not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_dff } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 320 1056 1232 336 "Q_dff" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_dff } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[3\] " "Pin X\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[3] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[2\] " "Pin X\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[2] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[1\] " "Pin X\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[1] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[0\] " "Pin X\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[0] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 504 88 256 520 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1731331649296 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1731331649367 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "d_trig.sdc " "Synopsys Design Constraints File file not found: 'd_trig.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731331649368 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731331649368 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731331649371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 504 88 256 520 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731331649379 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "Automatically promoted node lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|counter_comb_bita1 " "Destination node lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|counter_comb_bita1" {  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 39 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst4~0 " "Destination node inst4~0" {  } { { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 160 760 824 304 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C " "Destination node C" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 488 1056 1232 504 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "X\[1\] " "Destination node X\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[1] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 54 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731331649379 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731331649411 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731331649411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731331649423 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731331649424 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731331649424 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731331649425 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731331649425 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731331649726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731331649773 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731331649979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731331650015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731331650235 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731331650235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331650295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731331650297 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731331650297 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731331650300 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731331650301 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C 0 " "Pin \"C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D 0 " "Pin \"D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_dlanch 0 " "Pin \"Q_dlanch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_dff 0 " "Pin \"Q_dff\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[3\] 0 " "Pin \"X\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[2\] 0 " "Pin \"X\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[1\] 0 " "Pin \"X\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[0\] 0 " "Pin \"X\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1731331650302 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731331650340 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731331650350 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731331650376 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331650464 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1731331650481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/output_files/d_trig.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/output_files/d_trig.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731331650542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5218 " "Peak virtual memory: 5218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:30 2024 " "Processing ended: Mon Nov 11 20:27:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731331650664 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731331652102 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731331652113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331652381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:32 2024 " "Processing ended: Mon Nov 11 20:27:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331652381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331652381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331652381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731331652381 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:25 2024 " "Processing started: Mon Nov 11 20:27:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off d_trig -c d_trig " "Command: quartus_map --read_settings_files=on --write_settings_files=off d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731331646314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_trig.bdf 1 1 " "Using design file d_trig.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_trig " "Found entity 1: d_trig" {  } { { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1731331646756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d_trig " "Elaborating entity \"d_trig\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731331646759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst3 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst3\"" {  } { { "d_trig.bdf" "inst3" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 480 288 432 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331646937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""}  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731331646938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_okh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_okh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_okh " "Found entity 1: cntr_okh" {  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_okh lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated " "Elaborating entity \"cntr_okh\" for hierarchy \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 lpm_decode0:inst " "Elaborating entity \"lpm_decode0\" for hierarchy \"lpm_decode0:inst\"" {  } { { "d_trig.bdf" "inst" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 128 528 656 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "LPM_DECODE_component" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""}  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731331647060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/decode_c8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331647109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331647109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated " "Elaborating entity \"decode_c8f\" for hierarchy \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731331647586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331647586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731331647630 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731331647630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731331647630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731331647630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:27 2024 " "Processing ended: Mon Nov 11 20:27:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1731331648975 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "d_trig EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"d_trig\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731331648981 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731331649007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731331649007 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731331649050 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731331649061 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731331649275 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731331649276 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Pin C not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 488 1056 1232 504 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D " "Pin D not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 160 1056 1232 176 "D" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_dlanch " "Pin Q_dlanch not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_dlanch } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 232 1056 1232 248 "Q_dlanch" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_dlanch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_dff " "Pin Q_dff not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_dff } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 320 1056 1232 336 "Q_dff" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_dff } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[3\] " "Pin X\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[3] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[2\] " "Pin X\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[2] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[1\] " "Pin X\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[1] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[0\] " "Pin X\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[0] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 504 88 256 520 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1731331649296 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1731331649367 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "d_trig.sdc " "Synopsys Design Constraints File file not found: 'd_trig.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731331649368 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731331649368 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731331649371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 504 88 256 520 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731331649379 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "Automatically promoted node lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|counter_comb_bita1 " "Destination node lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|counter_comb_bita1" {  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 39 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst4~0 " "Destination node inst4~0" {  } { { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 160 760 824 304 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C " "Destination node C" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 488 1056 1232 504 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "X\[1\] " "Destination node X\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[1] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 54 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731331649379 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731331649411 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731331649411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731331649423 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731331649424 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731331649424 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731331649425 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731331649425 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731331649726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731331649773 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731331649979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731331650015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731331650235 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731331650235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331650295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731331650297 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731331650297 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731331650300 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731331650301 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C 0 " "Pin \"C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D 0 " "Pin \"D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_dlanch 0 " "Pin \"Q_dlanch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_dff 0 " "Pin \"Q_dff\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[3\] 0 " "Pin \"X\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[2\] 0 " "Pin \"X\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[1\] 0 " "Pin \"X\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[0\] 0 " "Pin \"X\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1731331650302 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731331650340 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731331650350 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731331650376 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331650464 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1731331650481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/output_files/d_trig.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/output_files/d_trig.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731331650542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5218 " "Peak virtual memory: 5218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:30 2024 " "Processing ended: Mon Nov 11 20:27:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731331650664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731331651620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331651620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:31 2024 " "Processing started: Mon Nov 11 20:27:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331651620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731331651620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off d_trig -c d_trig " "Command: quartus_asm --read_settings_files=off --write_settings_files=off d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731331651620 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731331652102 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731331652113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331652381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:32 2024 " "Processing ended: Mon Nov 11 20:27:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331652381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331652381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331652381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731331652381 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1731331653135 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1731331653622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331653623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:33 2024 " "Processing started: Mon Nov 11 20:27:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331653623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731331653623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta d_trig -c d_trig " "Command: quartus_sta d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731331653623 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1731331653754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731331653932 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731331653960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731331653960 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1731331654014 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "d_trig.sdc " "Synopsys Design Constraints File file not found: 'd_trig.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1731331654034 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1731331654035 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654035 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " "create_clock -period 1.000 -name lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654035 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654035 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1731331654038 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1731331654053 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731331654063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.101 " "Worst-case setup slack is -3.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.101        -3.980 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -3.101        -3.980 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.099        -3.488 clk  " "   -1.099        -3.488 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.906 " "Worst-case hold slack is -1.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.906        -4.674 clk  " "   -1.906        -4.674 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.121        -1.121 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -1.121        -1.121 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731331654094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731331654097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941        -7.877 clk  " "   -1.941        -7.877 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -0.742        -1.484 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654106 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1731331654158 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1731331654159 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731331654167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.920 " "Worst-case setup slack is -0.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.920        -0.920 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -0.920        -0.920 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310         0.000 clk  " "    0.310         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.241 " "Worst-case hold slack is -1.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.241        -3.412 clk  " "   -1.241        -3.412 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.842        -0.842 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -0.842        -0.842 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731331654181 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731331654189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -5.380 clk  " "   -1.380        -5.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -0.500        -1.000 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654192 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1731331654244 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731331654360 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731331654360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331654432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:34 2024 " "Processing ended: Mon Nov 11 20:27:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331654432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331654432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331654432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731331654431 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:25 2024 " "Processing started: Mon Nov 11 20:27:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off d_trig -c d_trig " "Command: quartus_map --read_settings_files=on --write_settings_files=off d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731331646314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_trig.bdf 1 1 " "Using design file d_trig.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_trig " "Found entity 1: d_trig" {  } { { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1731331646756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d_trig " "Elaborating entity \"d_trig\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731331646759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst3 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst3\"" {  } { { "d_trig.bdf" "inst3" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 480 288 432 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331646937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""}  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731331646938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_okh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_okh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_okh " "Found entity 1: cntr_okh" {  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_okh lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated " "Elaborating entity \"cntr_okh\" for hierarchy \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 lpm_decode0:inst " "Elaborating entity \"lpm_decode0\" for hierarchy \"lpm_decode0:inst\"" {  } { { "d_trig.bdf" "inst" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 128 528 656 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "LPM_DECODE_component" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""}  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731331647060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/decode_c8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331647109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331647109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated " "Elaborating entity \"decode_c8f\" for hierarchy \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731331647586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331647586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731331647630 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731331647630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731331647630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731331647630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:27 2024 " "Processing ended: Mon Nov 11 20:27:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1731331648975 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "d_trig EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"d_trig\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731331648981 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731331649007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731331649007 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731331649050 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731331649061 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731331649275 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731331649276 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Pin C not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 488 1056 1232 504 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D " "Pin D not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 160 1056 1232 176 "D" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_dlanch " "Pin Q_dlanch not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_dlanch } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 232 1056 1232 248 "Q_dlanch" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_dlanch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_dff " "Pin Q_dff not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_dff } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 320 1056 1232 336 "Q_dff" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_dff } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[3\] " "Pin X\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[3] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[2\] " "Pin X\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[2] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[1\] " "Pin X\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[1] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[0\] " "Pin X\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[0] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 504 88 256 520 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1731331649296 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1731331649367 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "d_trig.sdc " "Synopsys Design Constraints File file not found: 'd_trig.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731331649368 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731331649368 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731331649371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 504 88 256 520 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731331649379 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "Automatically promoted node lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|counter_comb_bita1 " "Destination node lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|counter_comb_bita1" {  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 39 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst4~0 " "Destination node inst4~0" {  } { { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 160 760 824 304 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C " "Destination node C" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 488 1056 1232 504 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "X\[1\] " "Destination node X\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[1] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 54 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731331649379 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731331649411 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731331649411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731331649423 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731331649424 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731331649424 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731331649425 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731331649425 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731331649726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731331649773 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731331649979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731331650015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731331650235 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731331650235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331650295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731331650297 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731331650297 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731331650300 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731331650301 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C 0 " "Pin \"C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D 0 " "Pin \"D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_dlanch 0 " "Pin \"Q_dlanch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_dff 0 " "Pin \"Q_dff\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[3\] 0 " "Pin \"X\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[2\] 0 " "Pin \"X\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[1\] 0 " "Pin \"X\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[0\] 0 " "Pin \"X\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1731331650302 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731331650340 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731331650350 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731331650376 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331650464 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1731331650481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/output_files/d_trig.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/output_files/d_trig.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731331650542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5218 " "Peak virtual memory: 5218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:30 2024 " "Processing ended: Mon Nov 11 20:27:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731331650664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731331651620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331651620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:31 2024 " "Processing started: Mon Nov 11 20:27:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331651620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731331651620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off d_trig -c d_trig " "Command: quartus_asm --read_settings_files=off --write_settings_files=off d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731331651620 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731331652102 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731331652113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331652381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:32 2024 " "Processing ended: Mon Nov 11 20:27:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331652381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331652381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331652381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731331652381 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731331653622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331653623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:33 2024 " "Processing started: Mon Nov 11 20:27:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331653623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731331653623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta d_trig -c d_trig " "Command: quartus_sta d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731331653623 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1731331653754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731331653932 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731331653960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731331653960 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1731331654014 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "d_trig.sdc " "Synopsys Design Constraints File file not found: 'd_trig.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1731331654034 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1731331654035 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654035 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " "create_clock -period 1.000 -name lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654035 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654035 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1731331654038 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1731331654053 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731331654063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.101 " "Worst-case setup slack is -3.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.101        -3.980 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -3.101        -3.980 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.099        -3.488 clk  " "   -1.099        -3.488 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.906 " "Worst-case hold slack is -1.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.906        -4.674 clk  " "   -1.906        -4.674 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.121        -1.121 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -1.121        -1.121 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731331654094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731331654097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941        -7.877 clk  " "   -1.941        -7.877 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -0.742        -1.484 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654106 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1731331654158 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1731331654159 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731331654167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.920 " "Worst-case setup slack is -0.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.920        -0.920 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -0.920        -0.920 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310         0.000 clk  " "    0.310         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.241 " "Worst-case hold slack is -1.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.241        -3.412 clk  " "   -1.241        -3.412 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.842        -0.842 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -0.842        -0.842 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731331654181 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731331654189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -5.380 clk  " "   -1.380        -5.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -0.500        -1.000 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654192 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1731331654244 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731331654360 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731331654360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331654432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:34 2024 " "Processing ended: Mon Nov 11 20:27:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331654432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331654432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331654432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731331654431 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731331655427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331655428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:35 2024 " "Processing started: Mon Nov 11 20:27:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331655428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731331655428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off d_trig -c d_trig " "Command: quartus_eda --read_settings_files=off --write_settings_files=off d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731331655428 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:25 2024 " "Processing started: Mon Nov 11 20:27:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off d_trig -c d_trig " "Command: quartus_map --read_settings_files=on --write_settings_files=off d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731331646314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_trig.bdf 1 1 " "Using design file d_trig.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_trig " "Found entity 1: d_trig" {  } { { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1731331646756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d_trig " "Elaborating entity \"d_trig\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731331646759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst3 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst3\"" {  } { { "d_trig.bdf" "inst3" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 480 288 432 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331646937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""}  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731331646938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_okh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_okh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_okh " "Found entity 1: cntr_okh" {  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_okh lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated " "Elaborating entity \"cntr_okh\" for hierarchy \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 lpm_decode0:inst " "Elaborating entity \"lpm_decode0\" for hierarchy \"lpm_decode0:inst\"" {  } { { "d_trig.bdf" "inst" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 128 528 656 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "LPM_DECODE_component" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""}  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731331647060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/decode_c8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331647109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331647109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated " "Elaborating entity \"decode_c8f\" for hierarchy \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731331647586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331647586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731331647630 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731331647630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731331647630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731331647630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:27 2024 " "Processing ended: Mon Nov 11 20:27:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1731331648975 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "d_trig EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"d_trig\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731331648981 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731331649007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731331649007 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731331649050 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731331649061 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731331649275 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731331649276 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Pin C not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 488 1056 1232 504 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D " "Pin D not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 160 1056 1232 176 "D" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_dlanch " "Pin Q_dlanch not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_dlanch } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 232 1056 1232 248 "Q_dlanch" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_dlanch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_dff " "Pin Q_dff not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_dff } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 320 1056 1232 336 "Q_dff" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_dff } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[3\] " "Pin X\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[3] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[2\] " "Pin X\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[2] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[1\] " "Pin X\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[1] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[0\] " "Pin X\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[0] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 504 88 256 520 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1731331649296 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1731331649367 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "d_trig.sdc " "Synopsys Design Constraints File file not found: 'd_trig.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731331649368 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731331649368 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731331649371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 504 88 256 520 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731331649379 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "Automatically promoted node lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|counter_comb_bita1 " "Destination node lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|counter_comb_bita1" {  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 39 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst4~0 " "Destination node inst4~0" {  } { { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 160 760 824 304 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C " "Destination node C" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 488 1056 1232 504 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "X\[1\] " "Destination node X\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[1] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 54 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731331649379 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731331649411 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731331649411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731331649423 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731331649424 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731331649424 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731331649425 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731331649425 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731331649726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731331649773 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731331649979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731331650015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731331650235 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731331650235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331650295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731331650297 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731331650297 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731331650300 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731331650301 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C 0 " "Pin \"C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D 0 " "Pin \"D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_dlanch 0 " "Pin \"Q_dlanch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_dff 0 " "Pin \"Q_dff\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[3\] 0 " "Pin \"X\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[2\] 0 " "Pin \"X\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[1\] 0 " "Pin \"X\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[0\] 0 " "Pin \"X\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1731331650302 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731331650340 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731331650350 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731331650376 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331650464 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1731331650481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/output_files/d_trig.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/output_files/d_trig.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731331650542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5218 " "Peak virtual memory: 5218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:30 2024 " "Processing ended: Mon Nov 11 20:27:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731331650664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731331651620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331651620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:31 2024 " "Processing started: Mon Nov 11 20:27:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331651620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731331651620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off d_trig -c d_trig " "Command: quartus_asm --read_settings_files=off --write_settings_files=off d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731331651620 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731331652102 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731331652113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331652381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:32 2024 " "Processing ended: Mon Nov 11 20:27:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331652381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331652381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331652381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731331652381 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731331653622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331653623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:33 2024 " "Processing started: Mon Nov 11 20:27:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331653623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731331653623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta d_trig -c d_trig " "Command: quartus_sta d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731331653623 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1731331653754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731331653932 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731331653960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731331653960 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1731331654014 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "d_trig.sdc " "Synopsys Design Constraints File file not found: 'd_trig.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1731331654034 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1731331654035 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654035 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " "create_clock -period 1.000 -name lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654035 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654035 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1731331654038 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1731331654053 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731331654063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.101 " "Worst-case setup slack is -3.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.101        -3.980 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -3.101        -3.980 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.099        -3.488 clk  " "   -1.099        -3.488 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.906 " "Worst-case hold slack is -1.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.906        -4.674 clk  " "   -1.906        -4.674 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.121        -1.121 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -1.121        -1.121 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731331654094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731331654097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941        -7.877 clk  " "   -1.941        -7.877 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -0.742        -1.484 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654106 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1731331654158 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1731331654159 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731331654167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.920 " "Worst-case setup slack is -0.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.920        -0.920 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -0.920        -0.920 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310         0.000 clk  " "    0.310         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.241 " "Worst-case hold slack is -1.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.241        -3.412 clk  " "   -1.241        -3.412 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.842        -0.842 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -0.842        -0.842 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731331654181 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731331654189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -5.380 clk  " "   -1.380        -5.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -0.500        -1.000 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654192 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1731331654244 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731331654360 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731331654360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331654432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:34 2024 " "Processing ended: Mon Nov 11 20:27:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331654432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331654432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331654432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731331654431 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "d_trig.vo C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/simulation/modelsim/ simulation " "Generated file d_trig.vo in folder \"C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731331655776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331655821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:35 2024 " "Processing ended: Mon Nov 11 20:27:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331655821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331655821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331655821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731331655821 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:25 2024 " "Processing started: Mon Nov 11 20:27:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off d_trig -c d_trig " "Command: quartus_map --read_settings_files=on --write_settings_files=off d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731331645947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731331646314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646709 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_trig.bdf 1 1 " "Using design file d_trig.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_trig " "Found entity 1: d_trig" {  } { { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1731331646756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d_trig " "Elaborating entity \"d_trig\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731331646759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst3 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst3\"" {  } { { "d_trig.bdf" "inst3" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 480 288 432 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331646937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646938 ""}  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_counter0.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731331646938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_okh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_okh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_okh " "Found entity 1: cntr_okh" {  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331646991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331646991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_okh lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated " "Elaborating entity \"cntr_okh\" for hierarchy \"lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331646993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 lpm_decode0:inst " "Elaborating entity \"lpm_decode0\" for hierarchy \"lpm_decode0:inst\"" {  } { { "d_trig.bdf" "inst" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 128 528 656 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "LPM_DECODE_component" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode0:inst\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647060 ""}  } { { "lpm_decode0.vhd" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/lpm_decode0.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731331647060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/decode_c8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731331647109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731331647109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated " "Elaborating entity \"decode_c8f\" for hierarchy \"lpm_decode0:inst\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731331647110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731331647586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731331647586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731331647630 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731331647630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731331647630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731331647630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:27 2024 " "Processing ended: Mon Nov 11 20:27:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731331647664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1731331648975 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "d_trig EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"d_trig\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731331648981 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731331649007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731331649007 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731331649050 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731331649061 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731331649275 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731331649275 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731331649276 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731331649276 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Pin C not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 488 1056 1232 504 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D " "Pin D not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 160 1056 1232 176 "D" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_dlanch " "Pin Q_dlanch not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_dlanch } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 232 1056 1232 248 "Q_dlanch" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_dlanch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_dff " "Pin Q_dff not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_dff } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 320 1056 1232 336 "Q_dff" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_dff } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[3\] " "Pin X\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[3] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[2\] " "Pin X\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[2] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[1\] " "Pin X\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[1] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[0\] " "Pin X\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[0] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 504 88 256 520 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731331649296 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1731331649296 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1731331649367 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "d_trig.sdc " "Synopsys Design Constraints File file not found: 'd_trig.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731331649368 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731331649368 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731331649371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 504 88 256 520 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731331649379 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "Automatically promoted node lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|counter_comb_bita1 " "Destination node lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|counter_comb_bita1" {  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 39 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst4~0 " "Destination node inst4~0" {  } { { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 160 760 824 304 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C " "Destination node C" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 488 1056 1232 504 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "X\[1\] " "Destination node X\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { X[1] } } } { "d_trig.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731331649379 ""}  } { { "db/cntr_okh.tdf" "" { Text "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/db/cntr_okh.tdf" 54 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_okh:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731331649379 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731331649409 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731331649410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731331649411 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731331649411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731331649423 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731331649424 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731331649424 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731331649425 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1731331649425 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731331649425 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731331649726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731331649773 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731331649979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331649979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731331650015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731331650235 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731331650235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331650295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731331650297 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731331650297 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731331650300 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731331650301 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C 0 " "Pin \"C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D 0 " "Pin \"D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_dlanch 0 " "Pin \"Q_dlanch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_dff 0 " "Pin \"Q_dff\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[3\] 0 " "Pin \"X\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[2\] 0 " "Pin \"X\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[1\] 0 " "Pin \"X\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X\[0\] 0 " "Pin \"X\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731331650302 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1731331650302 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731331650340 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731331650350 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731331650376 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731331650464 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1731331650481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/output_files/d_trig.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/output_files/d_trig.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731331650542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5218 " "Peak virtual memory: 5218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:30 2024 " "Processing ended: Mon Nov 11 20:27:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331650664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731331650664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731331651620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331651620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:31 2024 " "Processing started: Mon Nov 11 20:27:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331651620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731331651620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off d_trig -c d_trig " "Command: quartus_asm --read_settings_files=off --write_settings_files=off d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731331651620 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731331652102 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731331652113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331652381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:32 2024 " "Processing ended: Mon Nov 11 20:27:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331652381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331652381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331652381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731331652381 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731331653622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331653623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:33 2024 " "Processing started: Mon Nov 11 20:27:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331653623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731331653623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta d_trig -c d_trig " "Command: quartus_sta d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731331653623 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1731331653754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731331653932 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731331653960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731331653960 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1731331654014 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "d_trig.sdc " "Synopsys Design Constraints File file not found: 'd_trig.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1731331654034 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1731331654035 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654035 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " "create_clock -period 1.000 -name lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654035 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654035 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1731331654038 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1731331654053 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731331654063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.101 " "Worst-case setup slack is -3.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.101        -3.980 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -3.101        -3.980 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.099        -3.488 clk  " "   -1.099        -3.488 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.906 " "Worst-case hold slack is -1.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.906        -4.674 clk  " "   -1.906        -4.674 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.121        -1.121 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -1.121        -1.121 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731331654094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731331654097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941        -7.877 clk  " "   -1.941        -7.877 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -0.742        -1.484 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654106 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1731331654158 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1731331654159 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731331654167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.920 " "Worst-case setup slack is -0.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.920        -0.920 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -0.920        -0.920 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310         0.000 clk  " "    0.310         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.241 " "Worst-case hold slack is -1.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.241        -3.412 clk  " "   -1.241        -3.412 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.842        -0.842 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -0.842        -0.842 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731331654181 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731331654189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -5.380 clk  " "   -1.380        -5.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\]  " "   -0.500        -1.000 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_okh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731331654192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731331654192 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1731331654244 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731331654360 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731331654360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331654432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:34 2024 " "Processing ended: Mon Nov 11 20:27:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331654432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331654432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331654432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731331654431 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731331655427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731331655428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:27:35 2024 " "Processing started: Mon Nov 11 20:27:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731331655428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731331655428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off d_trig -c d_trig " "Command: quartus_eda --read_settings_files=off --write_settings_files=off d_trig -c d_trig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731331655428 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "d_trig.vo C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/simulation/modelsim/ simulation " "Generated file d_trig.vo in folder \"C:/altera/13.0sp1/quartus/bin64/work/LR1_4/lab3/d_trig/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731331655776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731331655821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:27:35 2024 " "Processing ended: Mon Nov 11 20:27:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731331655821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731331655821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731331655821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731331655821 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731331656517 ""}
