
---------- Begin Simulation Statistics ----------
final_tick                               18651246063021                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 126723                       # Simulator instruction rate (inst/s)
host_mem_usage                               17137432                       # Number of bytes of host memory used
host_op_rate                                   233094                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7891.08                       # Real time elapsed on the host
host_tick_rate                                9834037                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999983075                       # Number of instructions simulated
sim_ops                                    1839363419                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077601                       # Number of seconds simulated
sim_ticks                                 77601171816                       # Number of ticks simulated
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          283                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       833148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         2953                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      1665819                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         2957                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  22                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu0.num_int_insts                          25                       # number of integer instructions
system.cpu0.num_int_register_reads                 51                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        25                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         13                       # Number of instructions committed
system.cpu1.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          275                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       833313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         2531                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      1666139                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         2531                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  22                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu1.num_int_insts                          25                       # number of integer instructions
system.cpu1.num_int_register_reads                 51                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu1.num_load_insts                          4                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         13                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          255                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       833196                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         2651                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      1665890                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         2654                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  22                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu2.num_int_insts                          25                       # number of integer instructions
system.cpu2.num_int_register_reads                 51                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         13                       # Number of instructions committed
system.cpu3.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          272                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       832922                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2654                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      1665372                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2654                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  22                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu3.num_int_insts                          25                       # number of integer instructions
system.cpu3.num_int_register_reads                 51                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu3.num_load_insts                          4                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       211208                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         433740                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         66373                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        318666661                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       224813602                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249997546                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            459843852                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.932155                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.932155                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads          1975916                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes         1431600                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 193890                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      5862736                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        60471818                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.796168                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           133029605                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          33045361                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       40227756                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    123921657                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          107                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts       160101                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     41202813                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    793563780                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     99984244                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     11233211                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    651609192                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         12944                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       165636                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       5214516                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       177702                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        40559                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      3219963                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2642773                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        877961236                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            646680195                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.572701                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        502809714                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.775017                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             650380482                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       996375060                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      571006765                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.072783                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.072783                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      3357558      0.51%      0.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    511619633     77.19%     77.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2778052      0.42%     78.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv      6876753      1.04%     79.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd        48629      0.01%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt          378      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        45072      0.01%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt           24      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       118366      0.02%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd       113712      0.02%     79.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt       247980      0.04%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv         3051      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    102543317     15.47%     94.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     33167001      5.00%     99.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead      1025310      0.15%     99.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       897567      0.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     662842403                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses        2611092                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads      5133085                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses      2426924                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes      3910238                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           11701240                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.017653                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        9741889     83.26%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             3      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1428495     12.21%     95.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       437427      3.74%     99.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead        56349      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        37077      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     668574993                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1568396024                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    644253271                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   1123412275                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         793526600                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        662842403                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded        37180                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    333719904                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      3300432                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        31784                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    479825624                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    232842631                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.846740                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.613863                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     72526896     31.15%     31.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22614314      9.71%     40.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     22243702      9.55%     50.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     22151725      9.51%     59.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     23053863      9.90%     69.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     22291502      9.57%     79.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     21144676      9.08%     88.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     15783132      6.78%     95.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     11032821      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232842631                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.844371                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      7004033                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      4691795                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    123921657                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     41202813                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      259059440                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               233036521                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   1045                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        318670927                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       224815726                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            459848022                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.932146                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.932146                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads          1976015                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes         1431607                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 195188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      5862573                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        60475323                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.796264                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           133038490                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          33048597                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       40225072                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    123927844                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          109                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts       160011                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     41206344                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    793593991                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     99989893                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     11232479                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    651631699                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         12824                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       170321                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       5214264                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       182197                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        40677                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      3219648                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2642925                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        877979479                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            646702613                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.572710                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        502827205                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.775113                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             650402799                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       996415476                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      571022460                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.072793                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.072793                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      3357349      0.51%      0.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    511633844     77.19%     77.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2777945      0.42%     78.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv      6876844      1.04%     79.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd        48665      0.01%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt          346      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        45163      0.01%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt           24      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc       118352      0.02%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd       113718      0.02%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt       247982      0.04%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv         3025      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    102548730     15.47%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     33169618      5.00%     99.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead      1024990      0.15%     99.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite       897583      0.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     662864178                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses        2610849                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads      5132579                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses      2427013                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes      3910436                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           11702628                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.017655                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        9743933     83.26%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             3      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1427194     12.20%     95.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       438111      3.74%     99.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead        56278      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite        37109      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     668598608                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1568439451                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    644275600                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   1123468474                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         793556809                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        662864178                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded        37182                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    333745969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      3299713                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        31786                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    479842307                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    232841333                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.846849                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.613925                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     72529973     31.15%     31.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22605450      9.71%     40.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     22244943      9.55%     50.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     22152303      9.51%     59.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     23048996      9.90%     69.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     22291365      9.57%     79.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     21150421      9.08%     88.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     15786458      6.78%     95.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     11031424      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    232841333                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.844465                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      6980971                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      4699593                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    123927844                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     41206344                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      259072848                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               233036521                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    996                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        318652311                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       224792802                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249987194                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            459826353                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.932194                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.932194                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads          1975516                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         1431275                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 198049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      5861998                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        60472003                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.796093                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           133028737                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          33046420                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       40229637                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    123922521                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          106                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts       159652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     41203092                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    793556676                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     99982317                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts     11233836                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    651591868                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         13060                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       167106                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       5214231                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       179312                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        40613                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      3219214                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      2642784                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        877941146                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            646663510                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.572699                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        502796260                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.774945                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             650363711                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       996353375                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      570989629                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.072738                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.072738                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      3356987      0.51%      0.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    511604990     77.19%     77.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2777961      0.42%     78.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv      6876895      1.04%     79.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd        48600      0.01%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt          378      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        45071      0.01%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt           24      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc       118343      0.02%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd       113703      0.02%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt       247876      0.04%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv         3034      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    102541886     15.47%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     33167491      5.00%     99.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead      1024923      0.15%     99.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite       897543      0.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     662825705                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses        2610610                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads      5132074                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses      2426494                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes      3910194                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           11700880                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.017653                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        9742782     83.27%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             3      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1427651     12.20%     95.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       436912      3.73%     99.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead        56291      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        37241      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     668558988                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1568358621                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    644237016                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   1123415744                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         793519486                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        662825705                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        37190                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    333730314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      3299934                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        31794                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined    479846903                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    232838472                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.846719                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.613898                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     72529605     31.15%     31.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22612416      9.71%     40.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     22241610      9.55%     50.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     22152342      9.51%     59.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     23050188      9.90%     69.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     22290201      9.57%     79.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     21144796      9.08%     88.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     15786002      6.78%     95.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     11031312      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    232838472                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.844300                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      6989948                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      4733200                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    123922521                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     41203092                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      259058080                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               233036521                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                   1058                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        318660738                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       224810951                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249998283                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            459845092                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.932152                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.932152                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads          1976061                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         1431678                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 196154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      5861941                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        60472431                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.796236                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           133036613                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          33048199                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       40231942                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    123928624                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          109                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts       160344                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     41203741                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    793587998                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     99988414                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     11233804                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    651625134                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         12938                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       174447                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       5213957                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       186563                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        40630                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      3219435                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      2642506                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        877975078                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            646694473                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.572708                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        502823615                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.775078                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             650396492                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       996399879                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      571019180                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.072786                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.072786                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      3357167      0.51%      0.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    511630927     77.19%     77.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2777948      0.42%     78.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv      6876655      1.04%     79.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd        48602      0.01%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt          340      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        45192      0.01%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt           24      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc       118362      0.02%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd       113716      0.02%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt       247959      0.04%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv         3038      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    102547056     15.47%     94.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     33169152      5.00%     99.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      1025178      0.15%     99.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite       897626      0.14%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     662858942                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses        2611067                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads      5133026                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses      2427034                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes      3910400                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           11701888                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.017654                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        9743340     83.26%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             3      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1427434     12.20%     95.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       437676      3.74%     99.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead        56298      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        37137      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     668592596                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1568426382                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    644267439                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes   1123459315                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         793550817                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        662858942                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        37181                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    333742815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      3299273                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        31785                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    479852746                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    232840367                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.846839                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.613946                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     72526821     31.15%     31.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22612808      9.71%     40.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     22241527      9.55%     50.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     22151939      9.51%     59.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     23049848      9.90%     69.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     22290253      9.57%     79.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     21147934      9.08%     88.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     15784894      6.78%     95.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     11034343      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    232840367                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.844442                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      7004378                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      4746545                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    123928624                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     41203741                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      259068871                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               233036521                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1006                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    110194861                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       110194863                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            2                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    110236026                       # number of overall hits
system.cpu0.dcache.overall_hits::total      110236028                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      1787951                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1787953                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      1796321                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1796323                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  10495819341                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10495819341                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  10495819341                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10495819341                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    111982812                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    111982816                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    112032347                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    112032351                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.015966                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015966                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.016034                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016034                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  5870.305921                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  5870.299354                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  5842.953092                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  5842.946586                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          713                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.125000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       809712                       # number of writebacks
system.cpu0.dcache.writebacks::total           809712                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       982006                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       982006                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       982006                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       982006                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       805945                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       805945                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       811720                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       811720                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   5324827509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5324827509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   5353689285                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5353689285                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.007197                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.007197                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.007245                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.007245                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  6606.936589                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  6606.936589                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  6595.487711                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  6595.487711                       # average overall mshr miss latency
system.cpu0.dcache.replacements                809712                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     85237132                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       85237134                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      1625131                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1625133                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data   9132879645                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9132879645                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     86862263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     86862267                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.018709                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018709                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  5619.780587                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  5619.773671                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       981369                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       981369                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       643762                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       643762                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   4018980996                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4018980996                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  6242.960902                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  6242.960902                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     24957729                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      24957729                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       162820                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       162820                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1362939696                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1362939696                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     25120549                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25120549                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.006482                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006482                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  8370.837096                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  8370.837096                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          637                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          637                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       162183                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       162183                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1305846513                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1305846513                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.006456                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006456                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  8051.685522                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  8051.685522                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        41165                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        41165                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data         8370                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         8370                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        49535                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        49535                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.168971                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.168971                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         5775                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         5775                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     28861776                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     28861776                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.116584                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.116584                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  4997.710130                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  4997.710130                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.697773                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          111047793                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           810224                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           137.058138                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18573644891871                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.026127                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.671646                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000051                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999359                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999410                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        897069032                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       897069032                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     81604329                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        81604347                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     81604329                       # number of overall hits
system.cpu0.icache.overall_hits::total       81604347                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst        24192                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         24193                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst        24192                       # number of overall misses
system.cpu0.icache.overall_misses::total        24193                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    273478914                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    273478914                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    273478914                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    273478914                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           19                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     81628521                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     81628540                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           19                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     81628521                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     81628540                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.052632                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000296                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000296                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.052632                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000296                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000296                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 11304.518601                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 11304.051337                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 11304.518601                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 11304.051337                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21936                       # number of writebacks
system.cpu0.icache.writebacks::total            21936                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         1745                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1745                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         1745                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1745                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst        22447                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        22447                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst        22447                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        22447                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    226995111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    226995111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    226995111                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    226995111                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000275                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000275                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000275                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000275                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 10112.492137                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 10112.492137                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 10112.492137                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 10112.492137                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21936                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     81604329                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       81604347                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst        24192                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        24193                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    273478914                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    273478914                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     81628521                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     81628540                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.052632                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000296                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000296                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 11304.518601                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 11304.051337                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         1745                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1745                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst        22447                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        22447                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    226995111                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    226995111                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000275                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000275                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 10112.492137                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10112.492137                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          501.222430                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           81626795                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            22448                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3636.261360                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.225674                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   500.996756                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000441                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.978509                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.978950                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        653050768                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       653050768                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         671963                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       392299                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       495684                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         1499                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         1499                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        160709                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       160709                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       671963                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        66832                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2433158                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            2499990                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2840576                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    103675904                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           106516480                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                        56335                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                3605440                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        890506                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.003644                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.060330                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              887265     99.64%     99.64% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                3237      0.36%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   4      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          890506                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1108594296                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy       22524153                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      809917253                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst        20652                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       755759                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         776411                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst        20652                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       755759                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        776411                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1795                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        54463                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        56261                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1795                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        54463                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        56261                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    134727804                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   1954364346                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   2089092150                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    134727804                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   1954364346                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   2089092150                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst        22447                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       810222                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       832672                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst        22447                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       810222                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       832672                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.079966                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.067220                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.067567                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.079966                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.067220                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.067567                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 75057.272423                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 35884.258047                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 37132.154601                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 75057.272423                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 35884.258047                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 37132.154601                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks        56335                       # number of writebacks
system.cpu0.l2cache.writebacks::total           56335                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1795                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        54463                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        56258                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1795                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        54463                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        56258                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    134130069                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   1936228167                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   2070358236                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    134130069                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   1936228167                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   2070358236                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.079966                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.067220                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.067563                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.079966                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.067220                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.067563                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 74724.272423                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 35551.258047                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 36801.134701                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 74724.272423                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 35551.258047                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 36801.134701                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                56335                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       377134                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       377134                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       377134                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       377134                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       454231                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       454231                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       454231                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       454231                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         1497                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         1497                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data            2                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        18315                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         1499                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         1499                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.001334                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.001334                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data  9157.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  9157.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.001334                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.001334                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        17982                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       152878                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       152878                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         7831                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         7831                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    589036707                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    589036707                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       160709                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       160709                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.048728                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.048728                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 75218.580896                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 75218.580896                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         7831                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         7831                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    586428984                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    586428984                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.048728                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.048728                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 74885.580896                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 74885.580896                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst        20652                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       602881                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       623533                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1795                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        46632                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        48430                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    134727804                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   1365327639                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   1500055443                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst        22447                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       649513                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       671963                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.079966                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.071795                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.072072                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 75057.272423                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 29278.770780                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 30973.682490                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1795                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        46632                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        48427                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    134130069                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   1349799183                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   1483929252                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.079966                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.071795                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.072068                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 74724.272423                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 28945.770780                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 30642.601276                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2436.153202                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           1665535                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           58863                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           28.295109                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   109.612072                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     1.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.019652                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   365.002136                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  1960.519342                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.026761                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000244                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000005                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.089112                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.478642                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.594764                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2528                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          758                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1482                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        26707439                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       26707439                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18573644901528                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  77601161493                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31180.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31180.numOps                      0                       # Number of Ops committed
system.cpu0.thread31180.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    110201959                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       110201961                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    110243093                       # number of overall hits
system.cpu1.dcache.overall_hits::total      110243095                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      1787554                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1787556                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      1795909                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1795911                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  10479853656                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10479853656                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  10479853656                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10479853656                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    111989513                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    111989517                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    112039002                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    112039006                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.015962                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.015962                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.016029                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016029                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  5862.678082                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  5862.671522                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  5835.403495                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  5835.396997                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1225                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   153.125000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       809720                       # number of writebacks
system.cpu1.dcache.writebacks::total           809720                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       981580                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       981580                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       981580                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       981580                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       805974                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       805974                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       811744                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       811744                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   5316532812                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5316532812                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   5345337645                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5345337645                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.007197                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.007197                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.007245                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.007245                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  6596.407343                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  6596.407343                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  6585.004195                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  6585.004195                       # average overall mshr miss latency
system.cpu1.dcache.replacements                809720                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     85244043                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       85244045                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      1624709                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1624711                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data   9116470737                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9116470737                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     86868752                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     86868756                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.018703                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018703                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  5611.140664                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  5611.133757                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       980944                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       980944                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       643765                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       643765                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   4010210442                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4010210442                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  6229.307965                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  6229.307965                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     24957916                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      24957916                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       162845                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       162845                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1363382919                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1363382919                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     25120761                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25120761                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.006482                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006482                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  8372.273751                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  8372.273751                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          636                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          636                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       162209                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       162209                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1306322370                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1306322370                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.006457                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.006457                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  8053.328545                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  8053.328545                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data        41134                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        41134                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data         8355                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         8355                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        49489                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        49489                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.168825                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.168825                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         5770                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         5770                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data     28804833                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     28804833                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.116592                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.116592                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  4992.172097                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  4992.172097                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.697514                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          111054882                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           810232                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           137.065534                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18573644891871                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.026127                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.671387                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000051                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999358                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999409                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        897122280                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       897122280                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     81608280                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        81608298                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     81608280                       # number of overall hits
system.cpu1.icache.overall_hits::total       81608298                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        24358                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24359                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        24358                       # number of overall misses
system.cpu1.icache.overall_misses::total        24359                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    272598129                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    272598129                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    272598129                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    272598129                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           19                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     81632638                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     81632657                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           19                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     81632638                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     81632657                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.052632                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000298                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000298                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.052632                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000298                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000298                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 11191.318212                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 11190.858779                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 11191.318212                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 11190.858779                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22079                       # number of writebacks
system.cpu1.icache.writebacks::total            22079                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         1766                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1766                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         1766                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1766                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        22592                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22592                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        22592                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22592                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    226884888                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    226884888                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    226884888                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    226884888                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000277                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000277                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000277                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000277                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 10042.709278                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 10042.709278                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 10042.709278                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 10042.709278                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22079                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     81608280                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       81608298                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        24358                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24359                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    272598129                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    272598129                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     81632638                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     81632657                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.052632                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000298                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000298                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 11191.318212                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 11190.858779                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         1766                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1766                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        22592                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22592                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    226884888                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    226884888                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000277                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000277                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 10042.709278                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10042.709278                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          501.189688                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           81630891                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22593                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3613.105431                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.225672                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   500.964016                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000441                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.978445                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.978886                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        653083849                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       653083849                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         672104                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       392327                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       494328                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq         1515                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp         1515                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        160721                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       160721                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       672104                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        67263                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      2433214                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            2500477                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port      2858880                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    103676928                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           106535808                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        54858                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                3510912                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        889196                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.003157                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.056097                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              886389     99.68%     99.68% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                2807      0.32%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          889196                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      1108801422                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy       22668676                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      809930905                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst        20870                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       756806                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         777676                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst        20870                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       756806                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        777676                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1720                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        53424                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        55147                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1720                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        53424                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        55147                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    133702497                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   1942255134                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   2075957631                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    133702497                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   1942255134                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   2075957631                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst        22590                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       810230                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       832823                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst        22590                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       810230                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       832823                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.076140                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.065937                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.066217                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.076140                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.065937                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.066217                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 77734.009884                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 36355.479447                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 37644.071862                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 77734.009884                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 36355.479447                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 37644.071862                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        54856                       # number of writebacks
system.cpu1.l2cache.writebacks::total           54856                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1720                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        53424                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        55144                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1720                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        53424                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        55144                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    133129737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   1924464942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   2057594679                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    133129737                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   1924464942                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   2057594679                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.076140                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.065937                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.066213                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.076140                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.065937                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.066213                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 77401.009884                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 36022.479447                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 37313.119814                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 77401.009884                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 36022.479447                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 37313.119814                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                54856                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       377211                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       377211                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       377211                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       377211                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       454316                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       454316                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       454316                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       454316                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data         1511                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         1511                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            4                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            4                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data         1515                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         1515                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.002640                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.002640                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data 13736.250000                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 13736.250000                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            4                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            4                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        71928                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        71928                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.002640                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.002640                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       152880                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       152880                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data         7841                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         7841                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data    589554189                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    589554189                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       160721                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       160721                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.048786                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.048786                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 75188.648004                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 75188.648004                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data         7841                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         7841                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    586943136                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    586943136                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.048786                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.048786                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 74855.648004                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 74855.648004                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst        20870                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       603926                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       624796                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1720                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        45583                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        47306                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    133702497                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   1352700945                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   1486403442                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst        22590                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       649509                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       672102                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.076140                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.070181                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.070385                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 77734.009884                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 29675.557664                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 31421.034161                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1720                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        45583                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        47303                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    133129737                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   1337521806                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   1470651543                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.076140                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.070181                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.070381                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 77401.009884                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 29342.557664                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 31090.026912                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2412.651051                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           1665864                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           57353                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           29.045804                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   110.837498                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     1.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.036926                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   341.277832                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1959.498795                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.027060                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000244                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000009                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.083320                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.478393                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.589026                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2497                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          257                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          750                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1451                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.609619                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        26711209                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       26711209                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18573644901528                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  77601161493                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31180.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31180.numOps                      0                       # Number of Ops committed
system.cpu1.thread31180.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    110191286                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       110191288                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    110232392                       # number of overall hits
system.cpu2.dcache.overall_hits::total      110232394                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1788826                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1788828                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      1797184                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1797186                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  10489765068                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10489765068                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  10489765068                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10489765068                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    111980112                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    111980116                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    112029576                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    112029580                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.015974                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.015975                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.016042                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.016042                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  5864.049979                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  5864.043423                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  5836.778576                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  5836.772080                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          834                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   104.250000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       809974                       # number of writebacks
system.cpu2.dcache.writebacks::total           809974                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       982584                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       982584                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       982584                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       982584                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       806242                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       806242                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       812009                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       812009                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   5324725611                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5324725611                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   5353814493                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5353814493                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.007200                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.007200                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.007248                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.007248                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  6604.376367                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  6604.376367                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  6593.294524                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  6593.294524                       # average overall mshr miss latency
system.cpu2.dcache.replacements                809974                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     85234651                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       85234653                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1625970                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1625972                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data   9123810390                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9123810390                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     86860621                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     86860625                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.018719                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018719                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  5611.303031                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  5611.296129                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       981951                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       981951                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       644019                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       644019                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   4016237742                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4016237742                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.007414                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007414                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  6236.210022                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  6236.210022                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     24956635                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      24956635                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       162856                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       162856                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1365954678                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1365954678                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     25119491                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     25119491                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.006483                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.006483                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  8387.499865                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  8387.499865                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          633                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          633                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       162223                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       162223                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1308487869                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1308487869                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.006458                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.006458                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  8065.982438                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  8065.982438                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data        41106                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        41106                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data         8358                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total         8358                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data        49464                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        49464                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.168971                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.168971                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data         5767                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total         5767                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data     29088882                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total     29088882                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.116590                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.116590                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data  5044.023236                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  5044.023236                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.696717                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          111044448                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           810486                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           137.009705                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18573644891871                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.026139                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.670578                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000051                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999357                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999408                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        897047126                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       897047126                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     81605327                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        81605345                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     81605327                       # number of overall hits
system.cpu2.icache.overall_hits::total       81605345                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst        23962                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         23963                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst        23962                       # number of overall misses
system.cpu2.icache.overall_misses::total        23963                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    271863531                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    271863531                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    271863531                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    271863531                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           19                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     81629289                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     81629308                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           19                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     81629289                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     81629308                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.052632                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000294                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000294                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.052632                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000294                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000294                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 11345.611009                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 11345.137545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 11345.611009                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 11345.137545                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        21693                       # number of writebacks
system.cpu2.icache.writebacks::total            21693                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         1756                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1756                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         1756                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1756                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst        22206                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        22206                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst        22206                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        22206                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    223456986                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    223456986                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    223456986                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    223456986                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000272                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000272                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000272                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000272                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 10062.910295                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 10062.910295                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 10062.910295                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 10062.910295                       # average overall mshr miss latency
system.cpu2.icache.replacements                 21693                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     81605327                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       81605345                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            1                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst        23962                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        23963                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    271863531                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    271863531                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     81629289                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     81629308                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.052632                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000294                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000294                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 11345.611009                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 11345.137545                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         1756                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1756                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst        22206                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        22206                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    223456986                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    223456986                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000272                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000272                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 10062.910295                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 10062.910295                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          501.192484                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           81627552                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            22207                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3675.757734                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.225600                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   500.966884                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.000441                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.978451                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.978892                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        653056671                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       653056671                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         671963                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       392627                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       494544                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         1530                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         1530                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        160730                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       160730                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       671963                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        66105                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      2434006                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            2500111                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port      2809472                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    103709440                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           106518912                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        55506                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                3552384                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        889727                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.003274                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.057184                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              886817     99.67%     99.67% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                2907      0.33%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   3      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          889727                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1108630593                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy       22277418                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      810189314                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst        20464                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       756506                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         776970                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst        20464                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       756506                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        776970                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         1740                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        53978                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        55721                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         1740                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        53978                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        55721                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    132039162                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   1951034346                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   2083073508                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    132039162                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   1951034346                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   2083073508                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst        22204                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       810484                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       832691                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst        22204                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       810484                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       832691                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.078364                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.066600                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.066917                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.078364                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.066600                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.066917                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 75884.575862                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 36144.991404                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 37383.993611                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 75884.575862                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 36144.991404                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 37383.993611                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        55504                       # number of writebacks
system.cpu2.l2cache.writebacks::total           55504                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         1740                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        53978                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        55718                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         1740                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        53978                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        55718                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    131459742                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   1933059672                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   2064519414                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    131459742                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   1933059672                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   2064519414                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.078364                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.066600                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.066913                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.078364                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.066600                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.066913                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 75551.575862                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 35811.991404                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 37053.006461                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 75551.575862                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 35811.991404                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 37053.006461                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                55504                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       377361                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       377361                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       377361                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       377361                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       454055                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       454055                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       454055                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       454055                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         1527                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         1527                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            3                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         1530                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         1530                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.001961                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.001961                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data        12210                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        12210                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            3                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.001961                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.001961                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       152803                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       152803                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data         7927                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         7927                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data    591450624                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    591450624                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       160730                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       160730                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.049319                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.049319                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 74612.163996                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 74612.163996                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data         7927                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         7927                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    588810933                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    588810933                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.049319                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.049319                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 74279.163996                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 74279.163996                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst        20464                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       603703                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       624167                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         1740                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        46051                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        47794                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    132039162                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   1359583722                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   1491622884                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst        22204                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       649754                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       671961                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.078364                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.070875                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.071126                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 75884.575862                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 29523.435365                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 31209.417165                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1740                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        46051                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        47791                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    131459742                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   1344248739                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   1475708481                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.078364                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.070875                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.071122                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 75551.575862                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 29190.435365                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 30878.376284                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2433.487623                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           1665636                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           58031                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           28.702521                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   112.601306                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     1.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     2.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   366.852840                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  1951.033478                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.027491                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000244                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000488                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.089564                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.476327                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.594113                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2527                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          777                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1466                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.616943                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        26708223                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       26708223                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18573644901528                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  77601161493                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31180.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31180.numOps                      0                       # Number of Ops committed
system.cpu2.thread31180.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            2                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    110200276                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       110200278                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            2                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    110241431                       # number of overall hits
system.cpu3.dcache.overall_hits::total      110241433                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      1787213                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1787215                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      1795567                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1795569                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  10491156342                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10491156342                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  10491156342                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10491156342                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    111987489                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    111987493                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    112036998                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    112037002                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.015959                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.015959                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.016027                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.016027                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  5870.120876                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  5870.114307                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  5842.809732                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  5842.803224                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1053                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   131.625000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       809773                       # number of writebacks
system.cpu3.dcache.writebacks::total           809773                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       981203                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       981203                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       981203                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       981203                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       806010                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       806010                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       811782                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       811782                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   5320740933                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5320740933                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   5349732912                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5349732912                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.007197                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.007197                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.007246                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.007246                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  6601.333647                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  6601.333647                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  6590.110291                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  6590.110291                       # average overall mshr miss latency
system.cpu3.dcache.replacements                809773                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     85242520                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       85242522                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      1624375                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1624377                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   9125569629                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9125569629                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     86866895                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     86866899                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.018700                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.018700                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  5617.895885                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  5617.888969                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       980551                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       980551                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       643824                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       643824                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   4012725591                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4012725591                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.007412                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.007412                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  6232.643690                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  6232.643690                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     24957756                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      24957756                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       162838                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       162838                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1365586713                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1365586713                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     25120594                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     25120594                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.006482                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006482                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  8386.167314                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  8386.167314                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          652                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          652                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       162186                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       162186                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1308015342                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1308015342                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.006456                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.006456                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  8064.909067                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  8064.909067                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data        41155                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        41155                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data         8354                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         8354                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data        49509                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        49509                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.168737                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.168737                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data         5772                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         5772                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     28991979                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     28991979                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.116585                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.116585                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  5022.865385                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  5022.865385                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.696106                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          111053257                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           810285                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           137.054564                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18573644891871                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.026140                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.669967                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000051                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999355                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999406                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        897106301                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       897106301                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     81606997                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        81607015                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     81606997                       # number of overall hits
system.cpu3.icache.overall_hits::total       81607015                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        23893                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         23894                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        23893                       # number of overall misses
system.cpu3.icache.overall_misses::total        23894                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    268496901                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    268496901                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    268496901                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    268496901                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           19                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     81630890                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     81630909                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           19                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     81630890                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     81630909                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.052632                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000293                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000293                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.052632                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000293                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000293                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 11237.471268                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 11237.000963                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 11237.471268                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 11237.000963                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        21648                       # number of writebacks
system.cpu3.icache.writebacks::total            21648                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         1731                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1731                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         1731                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1731                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        22162                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        22162                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        22162                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        22162                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    222342102                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    222342102                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    222342102                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    222342102                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000271                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000271                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000271                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000271                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 10032.582890                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 10032.582890                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 10032.582890                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 10032.582890                       # average overall mshr miss latency
system.cpu3.icache.replacements                 21648                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     81606997                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       81607015                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            1                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        23893                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        23894                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    268496901                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    268496901                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     81630890                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     81630909                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.052632                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000293                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000293                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 11237.471268                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 11237.000963                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         1731                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1731                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        22162                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        22162                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    222342102                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    222342102                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 10032.582890                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 10032.582890                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          501.226947                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           81629178                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            22163                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          3683.128548                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.225601                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   501.001346                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000441                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.978518                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978959                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        653069435                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       653069435                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         671732                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       392424                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       494246                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         1503                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         1503                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        160716                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       160716                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       671732                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        65971                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      2433349                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            2499320                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      2803712                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    103683712                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           106487424                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        55252                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                3536128                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        889200                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.003292                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.057279                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              886273     99.67%     99.67% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                2927      0.33%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          889200                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1108294263                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       22237114                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      809979192                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        20431                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       756591                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         777022                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        20431                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       756591                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        777022                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1728                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        53692                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        55423                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1728                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        53692                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        55423                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    131104764                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   1947139911                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   2078244675                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    131104764                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   1947139911                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   2078244675                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        22159                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       810283                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       832445                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        22159                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       810283                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       832445                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.077982                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.066263                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.066579                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.077982                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.066263                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.066579                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 75870.812500                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 36264.991265                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 37497.874078                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 75870.812500                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 36264.991265                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 37497.874078                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        55249                       # number of writebacks
system.cpu3.l2cache.writebacks::total           55249                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1728                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        53692                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        55420                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1728                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        53692                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        55420                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    130529340                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   1929260475                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   2059789815                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    130529340                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   1929260475                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   2059789815                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.077982                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.066263                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.066575                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.077982                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.066263                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.066575                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 75537.812500                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 35931.991265                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 37166.903916                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 75537.812500                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 35931.991265                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 37166.903916                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                55249                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       377234                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       377234                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       377234                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       377234                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       453921                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       453921                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       453921                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       453921                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         1501                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         1501                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        18315                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         1503                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         1503                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.001331                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.001331                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data  9157.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total  9157.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.001331                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.001331                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       152816                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       152816                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data         7900                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         7900                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data    591136938                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    591136938                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       160716                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       160716                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.049155                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.049155                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 74827.460506                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 74827.460506                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data         7900                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         7900                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    588506238                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    588506238                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.049155                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.049155                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 74494.460506                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 74494.460506                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        20431                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       603775                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       624206                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1728                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        45792                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        47523                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    131104764                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   1356002973                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   1487107737                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        22159                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       649567                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       671729                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.077982                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.070496                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.070747                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 75870.812500                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 29612.224253                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 31292.379206                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1728                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        45792                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        47520                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    130529340                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   1340754237                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   1471283577                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.077982                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.070496                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.070743                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 75537.812500                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 29279.224253                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 30961.354735                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2415.926990                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           1665102                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           57746                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           28.834932                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   110.433866                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     1.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   340.512736                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  1961.980389                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.026961                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000244                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.083133                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.478999                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.589826                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2497                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          764                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1448                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.609619                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        26699410                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       26699410                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18573644901528                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  77601161493                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              191053                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         62097                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        150440                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              2650                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                12                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               12                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              31498                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             31498                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         191053                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       165909                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       162634                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       164306                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       163454                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                  656303                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      7017216                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      6878656                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      6949056                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      6913664                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 27758592                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                              4010                       # Total snoops (count)
system.l3bus.snoopTraffic                       87040                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             226573                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   226573    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               226573                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            214753365                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            37481774                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            36735536                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            37119147                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            36923333                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst          612                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data        40050                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst          537                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data        39031                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst          557                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        39573                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst          545                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data        39283                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              160188                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst          612                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data        40050                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst          537                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data        39031                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst          557                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        39573                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst          545                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data        39283                       # number of overall hits
system.l3cache.overall_hits::total             160188                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1183                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        14413                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1183                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        14393                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1183                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        14405                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1183                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        14408                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             62363                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1183                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        14413                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1183                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        14393                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1183                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        14405                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1183                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        14408                       # number of overall misses
system.l3cache.overall_misses::total            62363                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    118365849                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   1158005835                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    118714167                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   1164648186                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    116687862                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   1163460375                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    115974576                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   1164827007                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   5120683857                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    118365849                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   1158005835                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    118714167                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   1164648186                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    116687862                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   1163460375                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    115974576                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   1164827007                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   5120683857                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1795                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        54463                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1720                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        53424                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         1740                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        53978                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1728                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        53691                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          222551                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1795                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        54463                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1720                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        53424                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         1740                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        53978                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1728                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        53691                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         222551                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.659053                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.264638                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.687791                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.269411                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.679885                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.266868                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.684606                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.268350                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.280219                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.659053                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.264638                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.687791                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.269411                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.679885                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.266868                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.684606                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.268350                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.280219                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 100055.662722                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 80344.538611                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 100350.098901                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 80917.681234                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 98637.245985                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 80767.814995                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 98034.299239                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 80845.850014                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 82110.928868                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 100055.662722                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 80344.538611                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 100350.098901                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 80917.681234                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 98637.245985                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 80767.814995                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 98034.299239                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 80845.850014                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 82110.928868                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks           1360                       # number of writebacks
system.l3cache.writebacks::total                 1360                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1183                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        14413                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1183                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        14393                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1183                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        14405                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1183                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        14408                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        62351                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1183                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        14413                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1183                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        14393                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1183                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        14405                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1183                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        14408                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        62351                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    110487069                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   1062015255                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    110835387                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   1068790806                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    108809082                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   1067523075                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    108095796                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   1068869727                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   4705426197                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    110487069                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   1062015255                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    110835387                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   1068790806                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    108809082                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   1067523075                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    108095796                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   1068869727                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   4705426197                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.659053                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.264638                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.687791                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.269411                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.679885                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.266868                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.684606                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.268350                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.280165                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.659053                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.264638                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.687791                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.269411                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.679885                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.266868                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.684606                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.268350                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.280165                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 93395.662722                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 73684.538611                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 93690.098901                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 74257.681234                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 91977.245985                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 74107.814995                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 91374.299239                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 74185.850014                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 75466.731841                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 93395.662722                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 73684.538611                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 93690.098901                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 74257.681234                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 91977.245985                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 74107.814995                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 91374.299239                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 74185.850014                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 75466.731841                       # average overall mshr miss latency
system.l3cache.replacements                      4010                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        60737                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        60737                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        60737                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        60737                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       150440                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       150440                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       150440                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       150440                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              12                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           12                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          456                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data          466                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          554                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          524                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             2000                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data         7375                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data         7375                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data         7373                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data         7375                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          29498                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    548634483                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data    548966817                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    549246537                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data    549463986                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   2196311823                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data         7831                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data         7841                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data         7927                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data         7899                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        31498                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.941770                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.940569                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.930112                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.933662                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.936504                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 74391.116339                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 74436.178576                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 74494.308558                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 74503.591322                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 74456.296122                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         7375                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data         7375                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data         7373                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data         7375                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        29498                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    499516983                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    499849317                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    500142357                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    500346486                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   1999855143                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.941770                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.940569                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.930112                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.933662                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.936504                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 67731.116339                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 67776.178576                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 67834.308558                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 67843.591322                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 67796.296122                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst          612                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        39594                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst          537                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data        38565                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst          557                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        39019                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst          545                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data        38759                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       158188                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1183                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data         7038                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1183                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data         7018                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1183                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data         7032                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1183                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data         7033                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total        32865                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    118365849                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data    609371352                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    118714167                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data    615681369                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    116687862                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data    614213838                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    115974576                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data    615363021                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total   2924372034                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1795                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        46632                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1720                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        45583                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         1740                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        46051                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1728                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        45792                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       191053                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.659053                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.150926                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.687791                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.153961                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.679885                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.152700                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.684606                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.153586                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.172020                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 100055.662722                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 86583.028133                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 100350.098901                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 87728.892704                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 98637.245985                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 87345.540102                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 98034.299239                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 87496.519409                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 88981.348973                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1183                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         7038                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1183                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         7018                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1183                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data         7032                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1183                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         7033                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total        32853                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    110487069                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    562498272                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    110835387                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    568941489                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    108809082                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data    567380718                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    108095796                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    568523241                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total   2705571054                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.659053                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.150926                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.687791                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.153961                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.679885                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.152700                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.684606                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.153586                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.171958                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 93395.662722                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 79923.028133                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 93690.098901                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 81068.892704                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 91977.245985                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 80685.540102                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 91374.299239                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 80836.519409                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 82353.850607                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            35263.072468                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 371377                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               211171                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.758655                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18573902603235                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 35263.072468                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.538072                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.538072                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        46961                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          831                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         5067                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        40922                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.716568                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses              7151011                       # Number of tag accesses
system.l3cache.tags.data_accesses             7151011                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     14402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     14381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     14394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     14398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015215149970                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           73                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           73                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              142486                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1239                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       62351                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1360                       # Number of write requests accepted
system.mem_ctrls.readBursts                     62351                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1360                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     44                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      43.73                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 62351                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1360                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   21424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           73                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     852.863014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4695.325448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           68     93.15%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      1.37%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            2      2.74%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      1.37%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-39935            1      1.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            73                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           73                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.863014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.850653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.652241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                7      9.59%      9.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               62     84.93%     94.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      5.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            73                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3990464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                87040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     51.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   77588157177                       # Total gap between requests
system.mem_ctrls.avgGap                    1217814.15                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        75712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data       921728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        75712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data       920384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        75712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data       921216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        75712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data       921472                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        83456                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 975655.369992615422                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 11877758.781600715593                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 975655.369992615422                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 11860439.455506172031                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 975655.369992615422                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 11871160.943088509142                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 975655.369992615422                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 11874459.862344613299                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1075447.677489746828                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1183                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        14413                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1183                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        14393                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1183                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        14405                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1183                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        14408                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1360                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     66151321                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data    521671874                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     66498138                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data    529139772                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     64478409                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data    527399964                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     63760179                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data    528640146                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3174168588953                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     55918.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     36194.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     56211.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     36763.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     54504.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     36612.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     53897.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     36690.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 2333947491.88                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        75712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data       922432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        75712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data       921152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        75712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data       921920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        75712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data       922112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3991232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        75712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        75712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        75712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        75712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       303104                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        87040                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        87040                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        14413                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        14393                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        14405                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        14408                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          62363                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1360                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1360                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         1649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         1649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         1649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         1649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       975655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     11886831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       975655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     11870336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       975655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     11880233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       975655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     11882707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         51432625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       975655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       975655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       975655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       975655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3905920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1121633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1121633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1121633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         1649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         1649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         1649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         1649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       975655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     11886831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       975655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     11870336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       975655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     11880233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       975655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     11882707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        52554258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                62307                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1304                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2118                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2215                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2086                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         2004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         2001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         2581                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         2603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         1760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         1719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         1418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         1474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         1378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         1322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         1790                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         1792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         1461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         1578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         1680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         1603                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           29                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           50                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1277865759                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             207606924                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2367739803                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20509.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38001.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               46821                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                424                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.15                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           32.52                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        16366                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   248.753758                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   145.294284                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   320.863977                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5648     34.51%     34.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7305     44.64%     79.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          512      3.13%     82.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          251      1.53%     83.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          178      1.09%     84.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          137      0.84%     85.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          130      0.79%     86.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          129      0.79%     87.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2076     12.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        16366                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3987648                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              83456                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               51.386441                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.075448                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.27                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    51041495.231995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    67859013.532800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   262082980.857587                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  4901078.784000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 27665991215.187557                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 15258582984.458317                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 38933885078.050400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  82244343846.089920                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1059.833788                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  59302504282                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6989500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  11309157211                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32865                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1360                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2650                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29498                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29498                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          32865                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       128736                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       128736                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 128736                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port      4078272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total      4078272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4078272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             62363                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   62363    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               62363                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy            23909733                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          115229386                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       98960177                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     69395286                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      5474745                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     45135918                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       44355254                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.270415                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed       13009006                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect         1150                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       113999                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        99800                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        14199                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          437                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    332025499                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      5148659                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    187609862                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.451064                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.759624                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     50732410     27.04%     27.04% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     55453376     29.56%     56.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     15974810      8.51%     65.11% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     19031599     10.14%     75.26% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      8542449      4.55%     79.81% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      4213325      2.25%     82.06% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3313363      1.77%     83.82% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2558780      1.36%     85.19% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     27789750     14.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    187609862                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249997546                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     459843852                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           94322515                       # Number of memory references committed
system.switch_cpus0.commit.loads             69206316                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          44716824                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating           1967938                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          456288524                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6687359                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2969196      0.65%      0.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    352569365     76.67%     77.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      2723499      0.59%     77.91% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv      6755289      1.47%     79.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd        32287      0.01%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        34388      0.01%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       107721      0.02%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd       103567      0.02%     79.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt       224686      0.05%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     68377969     14.87%     94.36% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     24491309      5.33%     99.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       828347      0.18%     99.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       624890      0.14%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    459843852                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     27789750                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        22330908                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     83432093                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         95528307                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     26336796                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       5214516                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     40267545                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred       342998                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     881290334                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts      1950728                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           99985681                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           33049733                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               131172                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 5751                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      4988047                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             535811165                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           98960177                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     57464060                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            222311084                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles       11081728                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles          300                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles         2336                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         81628521                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        11762                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    232842631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     4.176117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.379831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        68109985     29.25%     29.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1        12384722      5.32%     34.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         9605433      4.13%     38.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3        14996083      6.44%     45.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        10952515      4.70%     49.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        16049470      6.89%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6        11986394      5.15%     61.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7        10245803      4.40%     66.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        78512226     33.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    232842631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.424655                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.299258                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           81628876                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  448                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           13031229                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       54715338                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses        64567                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        40559                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      16086612                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        40063                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  77601171816                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       5214516                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        33586510                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       43441170                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles        109682123                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     40918296                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     849467456                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       382655                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      30889545                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       2311844                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       3482187                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus0.rename.renamedOperands   1066865144                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         2186250505                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1365174801                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups          2569254                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    585176105                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       481689010                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         95760105                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               951277766                       # The number of ROB reads
system.switch_cpus0.rob.writes             1629370994                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249997546                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          459843852                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       98958133                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     69391451                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      5474717                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     45136355                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       44355540                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    98.270097                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed       13009619                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect         1149                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       114242                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        99788                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        14454                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          431                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    332052503                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      5148298                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    187604510                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.451157                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.759583                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     50720389     27.04%     27.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     55458910     29.56%     56.60% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     15975047      8.52%     65.11% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     19033761     10.15%     75.26% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      8541876      4.55%     79.81% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      4214361      2.25%     82.06% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3312128      1.77%     83.82% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2558646      1.36%     85.19% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     27789392     14.81%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    187604510                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     459848022                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           94323510                       # Number of memory references committed
system.switch_cpus1.commit.loads             69207099                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          44717219                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating           1967972                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          456292687                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      6687416                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass      2969199      0.65%      0.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    352572518     76.67%     77.32% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      2723514      0.59%     77.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv      6755289      1.47%     79.38% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd        32287      0.01%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        34388      0.01%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc       107722      0.02%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd       103568      0.02%     79.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt       224688      0.05%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     68378736     14.87%     94.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     24491507      5.33%     99.68% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       828363      0.18%     99.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       624904      0.14%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    459848022                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     27789392                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        22328266                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     83428114                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         95535219                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     26335459                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       5214264                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     40268266                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred       343271                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     881314752                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts      1953173                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           99991324                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           33052969                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               131198                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 5781                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      4985738                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             535830698                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           98958133                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     57464947                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            222311815                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles       11081934                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles          325                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles         2488                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         81632638                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes        11914                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    232841333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     4.176215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.379788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        68106538     29.25%     29.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1        12384856      5.32%     34.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         9602796      4.12%     38.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        14995702      6.44%     45.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        10952529      4.70%     49.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        16052442      6.89%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6        11990453      5.15%     61.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7        10245273      4.40%     66.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        78510744     33.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    232841333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.424646                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.299342                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           81633017                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  473                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           13030433                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       54720745                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        64661                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        40677                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      16089933                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads        40028                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  77601171816                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       5214264                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        33583024                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       43450636                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles        109687851                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     40905542                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     849494453                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       378947                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      30887418                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       2303526                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       3480305                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus1.rename.renamedOperands   1066903459                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         2186312343                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1365232325                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups          2570361                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    585181309                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       481722145                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         95752187                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               951303946                       # The number of ROB reads
system.switch_cpus1.rob.writes             1629437051                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          459848022                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       98956517                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     69392234                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      5474860                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     45134256                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       44354386                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    98.272111                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed       13008347                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect         1123                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       113217                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       100248                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        12969                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          419                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    332036768                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      5148257                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    187603927                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.451049                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.759525                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     50723759     27.04%     27.04% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     55458402     29.56%     56.60% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     15973872      8.51%     65.11% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     19032846     10.15%     75.26% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      8543372      4.55%     79.81% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      4212749      2.25%     82.06% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3313741      1.77%     83.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2559498      1.36%     85.19% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     27785688     14.81%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    187603927                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249987194                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     459826353                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           94318645                       # Number of memory references committed
system.switch_cpus2.commit.loads             69203504                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          44715176                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating           1967872                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          456271063                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      6687066                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass      2969183      0.65%      0.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    352555827     76.67%     77.32% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      2723441      0.59%     77.91% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv      6755289      1.47%     79.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd        32287      0.01%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        34388      0.01%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc       107716      0.02%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd       103562      0.02%     79.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt       224676      0.05%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     68375185     14.87%     94.36% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     24490269      5.33%     99.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead       828319      0.18%     99.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       624872      0.14%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    459826353                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     27785688                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        22328594                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     83430094                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         95529449                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     26336093                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       5214231                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     40265782                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred       343407                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     881276387                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts      1953881                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           99983753                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           33050791                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               131262                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 5772                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      4985184                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             535807954                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           98956517                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     57462981                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            222309275                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles       11082202                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          310                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         2602                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         81629289                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes        11681                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    232838472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.176129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.379837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        68108383     29.25%     29.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1        12385279      5.32%     34.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         9604840      4.13%     38.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        14996843      6.44%     45.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        10949704      4.70%     49.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        16049719      6.89%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6        11986683      5.15%     61.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7        10245672      4.40%     66.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        78511349     33.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    232838472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.424640                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.299245                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           81629658                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  463                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           13030961                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       54719016                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses        64443                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        40613                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      16087951                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads        40044                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  77601171816                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       5214231                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        33583972                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       43444906                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles        109683100                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     40912247                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     849453648                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       381271                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      30887233                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       2308828                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3482117                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus2.rename.renamedOperands   1066849115                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         2186220512                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1365174803                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups          2570081                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    585154117                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       481694968                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         95762136                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               951269663                       # The number of ROB reads
system.switch_cpus2.rob.writes             1629360109                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249987194                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          459826353                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       98957233                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     69393356                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      5474124                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     45133324                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       44353340                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    98.271822                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed       13008489                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect         1120                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       113552                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       100326                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        13226                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          429                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    332049236                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      5148050                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    187604864                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.451136                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.759593                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     50721685     27.04%     27.04% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     55460320     29.56%     56.60% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     15974068      8.51%     65.11% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     19031291     10.14%     75.26% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8542322      4.55%     79.81% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      4214574      2.25%     82.06% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3312749      1.77%     83.82% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2558729      1.36%     85.19% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     27789126     14.81%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    187604864                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249998283                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     459845092                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           94322796                       # Number of memory references committed
system.switch_cpus3.commit.loads             69206551                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          44716935                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating           1967950                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          456289763                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      6687373                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      2969197      0.65%      0.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    352570319     76.67%     77.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      2723503      0.59%     77.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv      6755289      1.47%     79.38% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd        32287      0.01%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        34388      0.01%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc       107721      0.02%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd       103567      0.02%     79.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt       224686      0.05%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     68378198     14.87%     94.36% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     24491349      5.33%     99.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       828353      0.18%     99.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       624896      0.14%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    459845092                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     27789126                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        22328776                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     83428349                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         95531376                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     26337898                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       5213957                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     40266051                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       342852                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     881311185                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts      1952038                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           99989841                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           33052572                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               131234                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 5768                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      4985189                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             535824398                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           98957233                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     57462155                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            222312183                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles       11080584                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles          300                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles         2403                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         81630890                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        11604                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    232840367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.176147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.379791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        68108177     29.25%     29.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        12384443      5.32%     34.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         9604487      4.12%     38.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        14994240      6.44%     45.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        10951946      4.70%     49.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        16052198      6.89%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6        11991615      5.15%     61.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7        10245182      4.40%     66.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        78508079     33.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    232840367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.424643                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.299315                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           81631246                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  450                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651246063021                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           13030744                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       54722048                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses        64674                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        40630                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      16087494                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads        40051                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  77601171816                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       5213957                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        33583916                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       43446575                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles        109686061                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     40909842                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     849491207                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       379579                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      30892198                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2308869                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       3474404                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus3.rename.renamedOperands   1066903168                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         2186296900                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1365210195                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups          2570099                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    585177724                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       481725307                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         95767423                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               951298369                       # The number of ROB reads
system.switch_cpus3.rob.writes             1629423389                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249998283                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          459845092                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
