vlib work

# compile all verilog modules in mux.v to working dir
# could also have multiple verilog files
vlog audiotuner.v

#load simulation using mux as the top level simulation module
vsim compareWithNote
log {/*}
#log all signals a
add wave {/*}
add wave {allData}
add wave {fA4/*}

force {clock} 0 0ns, 1 {5ns} -r 10ns
force {finalResult} 0 0 -cancel 0
force {allData} 0 0 -cancel 0
force {fA4/max} 0 0 -cancel 0
#-2: {1111111111111111111111111111111111111111111110}
force {fA4/min} 0 0 -cancel 0
force {fA4/sampleOf20} 0 0 -cancel 0

force {A4arr} 0 0 -cancel 0
force {deltaA4} 0 0 -cancel 0
force {deltaAs4} 0 0 -cancel 0
force {deltaB4} 0 0 -cancel 0
force {deltaC5} 0 0 -cancel 0
force {deltaCs5} 0 0 -cancel 0
force {deltaD5} 0 0 -cancel 0
force {deltaDs5} 0 0 -cancel 0
force {deltaE5} 0 0 -cancel 0
force {deltaF5} 0 0 -cancel 0
force {deltaFs5} 0 0 -cancel 0
force {deltaG5} 0 0 -cancel 0
force {deltaGs5} 0 0 -cancel 0
force {deltaA5} 0 0 -cancel 0

force {enable} 0 0 -cancel 0
force {isUpdateArr} 0 0 -cancel 0
force {fA4/count} 0 0 -cancel 0
force {fA4/isCalculating} 0 0 -cancel 0
#force {fA4/isComparing} 1 0 -cancel 0
force {fA4/temp} 1 0 -cancel 0

force {weightedData} {1111111111111111111111111111111111111111111111}
#-1
run 250ns

force {weightedData} {10#256}
run 250ns

force {weightedData} {1111111111111111111111111111111111111110000101}
#-123
run 250ns
force {weightedData} {1111111111111111111111111111111111111111111011}
#-5
run 250ns

force {weightedData} {10#128}
run 250ns

force {weightedData} {1111111111111111111111111111111111111111111101}
#-3
run 250ns
force {weightedData} {1111111111111111111111111111111111111010011100}
#-356
run 250ns
#force {weightedData} {1111111111111111111111111111111111111110101000}
#-88
#run 250ns



