// Seed: 2891567274
module module_0 (
    input logic id_0,
    output id_1,
    input tri id_2,
    input id_3,
    input id_4,
    output logic id_5,
    input id_6,
    output id_7
);
  type_14(
      id_2[1'd0 : 1'b0], id_1, 1, 1
  );
  logic id_8;
  logic id_9;
  wor   id_10 = id_2;
endmodule
