void __init s3c2416_init_clocks(int xtal)\r\n{\r\nu32 epllcon = __raw_readl(S3C2443_EPLLCON);\r\nu32 epllcon1 = __raw_readl(S3C2443_EPLLCON+4);\r\nint ptr;\r\nclk_epll.rate = s3c_get_pll6553x(xtal, epllcon, epllcon1);\r\nclk_epll.parent = &clk_epllref.clk;\r\ns3c2443_common_init_clocks(xtal, s3c2416_get_pll,\r\narmdiv, ARRAY_SIZE(armdiv),\r\nS3C2416_CLKDIV0_ARMDIV_MASK);\r\nfor (ptr = 0; ptr < ARRAY_SIZE(clksrcs); ptr++)\r\ns3c_register_clksrc(clksrcs[ptr], 1);\r\ns3c24xx_register_clock(&hsmmc0_clk);\r\nclkdev_add_table(s3c2416_clk_lookup, ARRAY_SIZE(s3c2416_clk_lookup));\r\n}
