# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do Multiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+E:/Lab-5 {E:/Lab-5/xfp.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:35:47 on Feb 18,2018
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Lab-5" E:/Lab-5/xfp.sv 
# -- Compiling module xfp
# 
# Top level modules:
# 	xfp
# End time: 23:35:47 on Feb 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Lab-5 {E:/Lab-5/Synchronizers.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:35:47 on Feb 18,2018
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Lab-5" E:/Lab-5/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 23:35:47 on Feb 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Lab-5 {E:/Lab-5/Reg_8.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:35:47 on Feb 18,2018
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Lab-5" E:/Lab-5/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 23:35:47 on Feb 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Lab-5 {E:/Lab-5/HexDriver.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:35:47 on Feb 18,2018
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Lab-5" E:/Lab-5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:35:48 on Feb 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Lab-5 {E:/Lab-5/Control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:35:48 on Feb 18,2018
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Lab-5" E:/Lab-5/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:35:48 on Feb 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Lab-5 {E:/Lab-5/adder.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:35:48 on Feb 18,2018
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Lab-5" E:/Lab-5/adder.sv 
# -- Compiling module sign_extend_adder
# -- Compiling module full_adder
# 
# Top level modules:
# 	sign_extend_adder
# End time: 23:35:48 on Feb 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Lab-5 {E:/Lab-5/Register_unit.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:35:49 on Feb 18,2018
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Lab-5" E:/Lab-5/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 23:35:50 on Feb 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Lab-5 {E:/Lab-5/multiplier.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:35:50 on Feb 18,2018
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Lab-5" E:/Lab-5/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 23:35:50 on Feb 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/Lab-5 {E:/Lab-5/testbemch.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:35:50 on Feb 18,2018
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Lab-5" E:/Lab-5/testbemch.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:35:50 on Feb 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -gui "+altera" -l msim_transcript -do "Multiplier_run_msim_rtl_verilog.do" 
# Start time: 23:35:50 on Feb 18,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.register_unit
# Loading work.reg_8
# Loading work.sign_extend_adder
# Loading work.full_adder
# Loading work.control
# Loading work.xfp
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: cwu72  Hostname: linux-a2.ews.illinois.edu  ProcessID: 3899
# 
#           Attempting to use alternate WLF file "./wlft681k9c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft681k9c
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 3000 ns
# ** Warning: (vsim-8315) E:/Lab-5/Control.sv(27): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) E:/Lab-5/Control.sv(27): No condition is true in the unique/priority if/case statement.
# 
# success!
# End time: 23:47:49 on Feb 18,2018, Elapsed time: 0:11:59
# Errors: 0, Warnings: 4
