// Seed: 2208656358
module module_0 ();
  parameter id_1 = 1 ? 1 !== 1 && -1'b0 : 1;
  assign module_2._id_4 = 0;
  assign module_1.id_9  = 0;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input wand id_2,
    input wire id_3,
    output wand id_4[1 : 1],
    input supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output uwire id_8,
    output wor id_9
);
  logic id_11 = -1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_4 = 32'd99
) (
    input uwire id_0,
    input wand id_1,
    input wand id_2,
    input wand id_3,
    input uwire _id_4,
    input wire id_5,
    output wor id_6,
    output tri1 id_7[id_4  &  -1 : -1],
    output supply1 void id_8,
    input uwire id_9
    , id_11
);
  module_0 modCall_1 ();
endmodule
