### Verilog-verification-automation-tool
---
### Verilog-verification-automation-tool
---
1. ì „ì²´ êµ¬ì¡° (íŒŒì¼ ê°„ ê´€ê³„)
  - generate_input.py	: ëœë¤ 8ë¹„íŠ¸ ì…ë ¥ê°’(A, B, Cin) ìƒì„± ë° ì €ì¥ (input.txt)
  - run_verilog.py : Verilog ì‹œë®¬ë ˆì´í„° ì‹¤í–‰ ìë™í™” (verilog & pyverilog)
---
2. Pythonìœ¼ë¡œ ì…ë ¥ ë°ì´í„° ìƒì„±(generate_input.py)
  - Pyverilog ê¸°ëŠ¥
  - (1) code parser
  - (2) dataflow analyzer
  - (3) control-flow analyzer
  - (4) code generator
  - 
  - VerilogDataflowAnalyzerë¡œ code generator ê¸°ëŠ¥ì„ ì‚¬ìš©
  - ì‹¤í–‰ ê²°ê³¼ë¥¼ verilog_output.txtë¡œ ì €ì¥
  - verilog_output.txtì™€ ì‹¤ì œ verilog ê²°ê³¼ ê°’ê³¼ ë¹„êµë¡œ ê²€ì¦
---
# Verilog-verification-automation-tool
## ğŸ“Œ Develop Branch Guide

ğŸš€ **ì´ ë¸Œëœì¹˜ëŠ” ê°œë°œ ì¤‘ì¸ ì½”ë“œê°€ í¬í•¨ëœ `develop` ë¸Œëœì¹˜ì…ë‹ˆë‹¤.**
ëª¨ë“  ìƒˆë¡œìš´ ê¸°ëŠ¥(`feature/*`)ì€ ì´ ë¸Œëœì¹˜ì—ì„œ ê°œë°œë˜ë©°, ì•ˆì •ì„±ì´ í™•ë³´ëœ í›„ `main` ë¸Œëœì¹˜ë¡œ ë³‘í•©ë©ë‹ˆë‹¤.


## ğŸ“Œ ìµœì‹  ë³€ê²½ ì‚¬í•­
ğŸ“Œ ì „ì²´ ë³€ê²½ ë‚´ì—­ì€ [CHANGELOG.md](CHANGELOG.md)ì—ì„œ í™•ì¸í•˜ì„¸ìš”.
