/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~((celloutsig_1_0z[14] | celloutsig_1_5z) & celloutsig_1_6z[12]);
  assign celloutsig_1_4z = in_data[124] | ~(in_data[164]);
  assign celloutsig_1_18z = celloutsig_1_5z | ~(celloutsig_1_13z[4]);
  assign celloutsig_0_11z = ~(celloutsig_0_8z ^ celloutsig_0_4z[2]);
  reg [10:0] _04_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _04_ <= 11'h000;
    else _04_ <= { celloutsig_0_0z[7:1], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z };
  assign out_data[42:32] = _04_;
  assign celloutsig_0_4z = celloutsig_0_0z[5:0] & in_data[52:47];
  assign celloutsig_0_1z = { in_data[66], celloutsig_0_0z } & in_data[36:28];
  assign celloutsig_1_6z = { celloutsig_1_3z[10:5], celloutsig_1_4z, celloutsig_1_3z } & in_data[135:118];
  assign celloutsig_0_6z = in_data[47:39] == { celloutsig_0_0z[0], celloutsig_0_0z };
  assign celloutsig_0_2z = celloutsig_0_0z[3:0] == in_data[62:59];
  assign celloutsig_0_7z = celloutsig_0_4z > { celloutsig_0_1z[5:2], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_1z = celloutsig_1_0z[2:0] > in_data[105:103];
  assign celloutsig_0_0z = in_data[63:56] % { 1'h1, in_data[47:41] };
  assign celloutsig_1_3z = - celloutsig_1_0z[12:2];
  assign celloutsig_1_19z = celloutsig_1_6z[15:10] | { celloutsig_1_13z, celloutsig_1_18z };
  assign celloutsig_1_2z = in_data[119:113] | in_data[134:128];
  assign celloutsig_0_8z = celloutsig_0_2z & celloutsig_0_7z;
  assign celloutsig_1_13z = in_data[123:119] - { celloutsig_1_3z[3:1], celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_0z = in_data[167:153] ^ in_data[189:175];
  assign celloutsig_0_5z = ~((celloutsig_0_0z[5] & celloutsig_0_2z) | (celloutsig_0_4z[3] & celloutsig_0_1z[4]));
  assign celloutsig_1_5z = ~((celloutsig_1_2z[4] & celloutsig_1_2z[6]) | (celloutsig_1_1z & celloutsig_1_4z));
  assign { out_data[128], out_data[101:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z };
endmodule
