-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.3
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity setup_calc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m : IN STD_LOGIC_VECTOR (15 downto 0);
    mA : IN STD_LOGIC_VECTOR (15 downto 0);
    mB : IN STD_LOGIC_VECTOR (15 downto 0);
    inxtab_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inxtab_0_ap_vld : OUT STD_LOGIC;
    inxtab_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inxtab_1_ap_vld : OUT STD_LOGIC;
    inxtab_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inxtab_2_ap_vld : OUT STD_LOGIC;
    numb : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_buf8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_buf8_ce0 : OUT STD_LOGIC;
    Lam_buf8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_buf8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_buf8_ce1 : OUT STD_LOGIC;
    Lam_buf8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_buf10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_buf10_ce0 : OUT STD_LOGIC;
    Lam_buf10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_buf10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_buf10_ce1 : OUT STD_LOGIC;
    Lam_buf10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_buf10a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_buf10a_ce0 : OUT STD_LOGIC;
    Lam_buf10a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_buf10a_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_buf10a_ce1 : OUT STD_LOGIC;
    Lam_buf10a_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    SpEtaPrev_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SpEtaPrev_ce0 : OUT STD_LOGIC;
    SpEtaPrev_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevC_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SpEtaPrevC_ce0 : OUT STD_LOGIC;
    SpEtaPrevC_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Lam_bufAa_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufAa_ce0 : OUT STD_LOGIC;
    Lam_bufAa_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufAa_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufAa_ce1 : OUT STD_LOGIC;
    Lam_bufAa_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufAb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufAb_ce0 : OUT STD_LOGIC;
    Lam_bufAb_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufAb_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufAb_ce1 : OUT STD_LOGIC;
    Lam_bufAb_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufAc_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufAc_ce0 : OUT STD_LOGIC;
    Lam_bufAc_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufAc_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufAc_ce1 : OUT STD_LOGIC;
    Lam_bufAc_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA1_ce0 : OUT STD_LOGIC;
    Lam_bufA1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA1_ce1 : OUT STD_LOGIC;
    Lam_bufA1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA2a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA2a_ce0 : OUT STD_LOGIC;
    Lam_bufA2a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA2a_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA2a_ce1 : OUT STD_LOGIC;
    Lam_bufA2a_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA2b_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA2b_ce0 : OUT STD_LOGIC;
    Lam_bufA2b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA2b_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA2b_ce1 : OUT STD_LOGIC;
    Lam_bufA2b_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA2c_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA2c_ce0 : OUT STD_LOGIC;
    Lam_bufA2c_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA2c_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA2c_ce1 : OUT STD_LOGIC;
    Lam_bufA2c_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA3_ce0 : OUT STD_LOGIC;
    Lam_bufA3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA3_ce1 : OUT STD_LOGIC;
    Lam_bufA3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA4a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA4a_ce0 : OUT STD_LOGIC;
    Lam_bufA4a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA4a_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA4a_ce1 : OUT STD_LOGIC;
    Lam_bufA4a_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA4b_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA4b_ce0 : OUT STD_LOGIC;
    Lam_bufA4b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA4b_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA4b_ce1 : OUT STD_LOGIC;
    Lam_bufA4b_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA4c_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA4c_ce0 : OUT STD_LOGIC;
    Lam_bufA4c_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA4c_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA4c_ce1 : OUT STD_LOGIC;
    Lam_bufA4c_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA5_ce0 : OUT STD_LOGIC;
    Lam_bufA5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA5_ce1 : OUT STD_LOGIC;
    Lam_bufA5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA6_ce0 : OUT STD_LOGIC;
    Lam_bufA6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA6_ce1 : OUT STD_LOGIC;
    Lam_bufA6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA7_ce0 : OUT STD_LOGIC;
    Lam_bufA7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA7_ce1 : OUT STD_LOGIC;
    Lam_bufA7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA9_ce0 : OUT STD_LOGIC;
    Lam_bufA9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA9_ce1 : OUT STD_LOGIC;
    Lam_bufA9_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA10a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA10a_ce0 : OUT STD_LOGIC;
    Lam_bufA10a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA10a_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA10a_ce1 : OUT STD_LOGIC;
    Lam_bufA10a_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA10b_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA10b_ce0 : OUT STD_LOGIC;
    Lam_bufA10b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA10b_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA10b_ce1 : OUT STD_LOGIC;
    Lam_bufA10b_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA10c_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA10c_ce0 : OUT STD_LOGIC;
    Lam_bufA10c_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufA10c_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufA10c_ce1 : OUT STD_LOGIC;
    Lam_bufA10c_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    SpEtaPrevA_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SpEtaPrevA_ce0 : OUT STD_LOGIC;
    SpEtaPrevA_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    SpEtaPrevAa_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SpEtaPrevAa_ce0 : OUT STD_LOGIC;
    SpEtaPrevAa_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevAb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    SpEtaPrevAb_ce0 : OUT STD_LOGIC;
    SpEtaPrevAb_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevAc_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    SpEtaPrevAc_ce0 : OUT STD_LOGIC;
    SpEtaPrevAc_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevAd_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    SpEtaPrevAd_ce0 : OUT STD_LOGIC;
    SpEtaPrevAd_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevD_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SpEtaPrevD_ce0 : OUT STD_LOGIC;
    SpEtaPrevD_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    SpEtaPrevDa_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SpEtaPrevDa_ce0 : OUT STD_LOGIC;
    SpEtaPrevDa_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevDb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    SpEtaPrevDb_ce0 : OUT STD_LOGIC;
    SpEtaPrevDb_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevDc_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    SpEtaPrevDc_ce0 : OUT STD_LOGIC;
    SpEtaPrevDc_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevDd_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    SpEtaPrevDd_ce0 : OUT STD_LOGIC;
    SpEtaPrevDd_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Lam_bufB_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB_ce0 : OUT STD_LOGIC;
    Lam_bufB_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB_ce1 : OUT STD_LOGIC;
    Lam_bufB_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB1a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB1a_ce0 : OUT STD_LOGIC;
    Lam_bufB1a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB1a_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB1a_ce1 : OUT STD_LOGIC;
    Lam_bufB1a_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB1b_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB1b_ce0 : OUT STD_LOGIC;
    Lam_bufB1b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB1b_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB1b_ce1 : OUT STD_LOGIC;
    Lam_bufB1b_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB1c_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB1c_ce0 : OUT STD_LOGIC;
    Lam_bufB1c_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB1c_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB1c_ce1 : OUT STD_LOGIC;
    Lam_bufB1c_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB2_ce0 : OUT STD_LOGIC;
    Lam_bufB2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB2_ce1 : OUT STD_LOGIC;
    Lam_bufB2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB3a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB3a_ce0 : OUT STD_LOGIC;
    Lam_bufB3a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB3a_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB3a_ce1 : OUT STD_LOGIC;
    Lam_bufB3a_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB3b_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB3b_ce0 : OUT STD_LOGIC;
    Lam_bufB3b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB3b_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB3b_ce1 : OUT STD_LOGIC;
    Lam_bufB3b_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB3c_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB3c_ce0 : OUT STD_LOGIC;
    Lam_bufB3c_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB3c_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB3c_ce1 : OUT STD_LOGIC;
    Lam_bufB3c_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB4_ce0 : OUT STD_LOGIC;
    Lam_bufB4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB4_ce1 : OUT STD_LOGIC;
    Lam_bufB4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB5a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB5a_ce0 : OUT STD_LOGIC;
    Lam_bufB5a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB5a_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB5a_ce1 : OUT STD_LOGIC;
    Lam_bufB5a_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB5b_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB5b_ce0 : OUT STD_LOGIC;
    Lam_bufB5b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB5b_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB5b_ce1 : OUT STD_LOGIC;
    Lam_bufB5b_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB5c_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB5c_ce0 : OUT STD_LOGIC;
    Lam_bufB5c_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB5c_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB5c_ce1 : OUT STD_LOGIC;
    Lam_bufB5c_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB6_ce0 : OUT STD_LOGIC;
    Lam_bufB6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB6_ce1 : OUT STD_LOGIC;
    Lam_bufB6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB7a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB7a_ce0 : OUT STD_LOGIC;
    Lam_bufB7a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB7a_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB7a_ce1 : OUT STD_LOGIC;
    Lam_bufB7a_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB7b_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB7b_ce0 : OUT STD_LOGIC;
    Lam_bufB7b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB7b_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB7b_ce1 : OUT STD_LOGIC;
    Lam_bufB7b_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB9a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB9a_ce0 : OUT STD_LOGIC;
    Lam_bufB9a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB9a_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB9a_ce1 : OUT STD_LOGIC;
    Lam_bufB9a_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB9b_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB9b_ce0 : OUT STD_LOGIC;
    Lam_bufB9b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB9b_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB9b_ce1 : OUT STD_LOGIC;
    Lam_bufB9b_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB10_ce0 : OUT STD_LOGIC;
    Lam_bufB10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_bufB10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Lam_bufB10_ce1 : OUT STD_LOGIC;
    Lam_bufB10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    SpEtaPrevB_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SpEtaPrevB_ce0 : OUT STD_LOGIC;
    SpEtaPrevB_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    SpEtaPrevBa_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SpEtaPrevBa_ce0 : OUT STD_LOGIC;
    SpEtaPrevBa_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevBb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    SpEtaPrevBb_ce0 : OUT STD_LOGIC;
    SpEtaPrevBb_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevBc_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    SpEtaPrevBc_ce0 : OUT STD_LOGIC;
    SpEtaPrevBc_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevBd_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    SpEtaPrevBd_ce0 : OUT STD_LOGIC;
    SpEtaPrevBd_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevE_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SpEtaPrevE_ce0 : OUT STD_LOGIC;
    SpEtaPrevE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    SpEtaPrevEa_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SpEtaPrevEa_ce0 : OUT STD_LOGIC;
    SpEtaPrevEa_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevEb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    SpEtaPrevEb_ce0 : OUT STD_LOGIC;
    SpEtaPrevEb_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevEc_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    SpEtaPrevEc_ce0 : OUT STD_LOGIC;
    SpEtaPrevEc_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    SpEtaPrevEd_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    SpEtaPrevEd_ce0 : OUT STD_LOGIC;
    SpEtaPrevEd_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    nIterationCounter : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabx_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabx_0_ap_vld : OUT STD_LOGIC;
    Eta_tabx_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabx_1_ap_vld : OUT STD_LOGIC;
    Eta_tabx_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabx_2_ap_vld : OUT STD_LOGIC;
    Lam_tabx_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabx_0_ap_vld : OUT STD_LOGIC;
    Lam_tabx_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabx_1_ap_vld : OUT STD_LOGIC;
    Lam_tabx_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabx_2_ap_vld : OUT STD_LOGIC;
    Peta_tabx_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabx_0_ap_vld : OUT STD_LOGIC;
    Peta_tabx_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabx_1_ap_vld : OUT STD_LOGIC;
    Peta_tabx_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabx_2_ap_vld : OUT STD_LOGIC;
    Eta_taby_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_0_ap_vld : OUT STD_LOGIC;
    Eta_taby_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_1_ap_vld : OUT STD_LOGIC;
    Eta_taby_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_2_ap_vld : OUT STD_LOGIC;
    Eta_taby_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_3_ap_vld : OUT STD_LOGIC;
    Eta_taby_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_4_ap_vld : OUT STD_LOGIC;
    Eta_taby_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_5_ap_vld : OUT STD_LOGIC;
    Eta_taby_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_6_ap_vld : OUT STD_LOGIC;
    Eta_taby_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_7_ap_vld : OUT STD_LOGIC;
    Eta_taby_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_8_ap_vld : OUT STD_LOGIC;
    Eta_taby_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_9_ap_vld : OUT STD_LOGIC;
    Eta_taby_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_10_ap_vld : OUT STD_LOGIC;
    Eta_taby_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_11_ap_vld : OUT STD_LOGIC;
    Eta_taby_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_12_ap_vld : OUT STD_LOGIC;
    Eta_taby_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_13_ap_vld : OUT STD_LOGIC;
    Eta_taby_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_14_ap_vld : OUT STD_LOGIC;
    Eta_taby_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_15_ap_vld : OUT STD_LOGIC;
    Eta_taby_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_16_ap_vld : OUT STD_LOGIC;
    Eta_taby_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_taby_17_ap_vld : OUT STD_LOGIC;
    Lam_taby_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_0_ap_vld : OUT STD_LOGIC;
    Lam_taby_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_1_ap_vld : OUT STD_LOGIC;
    Lam_taby_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_2_ap_vld : OUT STD_LOGIC;
    Lam_taby_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_3_ap_vld : OUT STD_LOGIC;
    Lam_taby_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_4_ap_vld : OUT STD_LOGIC;
    Lam_taby_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_5_ap_vld : OUT STD_LOGIC;
    Lam_taby_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_6_ap_vld : OUT STD_LOGIC;
    Lam_taby_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_7_ap_vld : OUT STD_LOGIC;
    Lam_taby_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_8_ap_vld : OUT STD_LOGIC;
    Lam_taby_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_9_ap_vld : OUT STD_LOGIC;
    Lam_taby_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_10_ap_vld : OUT STD_LOGIC;
    Lam_taby_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_11_ap_vld : OUT STD_LOGIC;
    Lam_taby_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_12_ap_vld : OUT STD_LOGIC;
    Lam_taby_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_13_ap_vld : OUT STD_LOGIC;
    Lam_taby_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_14_ap_vld : OUT STD_LOGIC;
    Lam_taby_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_15_ap_vld : OUT STD_LOGIC;
    Lam_taby_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_16_ap_vld : OUT STD_LOGIC;
    Lam_taby_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_17_ap_vld : OUT STD_LOGIC;
    Peta_taby_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_0_ap_vld : OUT STD_LOGIC;
    Peta_taby_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_1_ap_vld : OUT STD_LOGIC;
    Peta_taby_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_2_ap_vld : OUT STD_LOGIC;
    Peta_taby_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_3_ap_vld : OUT STD_LOGIC;
    Peta_taby_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_4_ap_vld : OUT STD_LOGIC;
    Peta_taby_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_5_ap_vld : OUT STD_LOGIC;
    Peta_taby_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_6_ap_vld : OUT STD_LOGIC;
    Peta_taby_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_7_ap_vld : OUT STD_LOGIC;
    Peta_taby_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_8_ap_vld : OUT STD_LOGIC;
    Peta_taby_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_9_ap_vld : OUT STD_LOGIC;
    Peta_taby_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_10_ap_vld : OUT STD_LOGIC;
    Peta_taby_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_11_ap_vld : OUT STD_LOGIC;
    Peta_taby_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_12_ap_vld : OUT STD_LOGIC;
    Peta_taby_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_13_ap_vld : OUT STD_LOGIC;
    Peta_taby_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_14_ap_vld : OUT STD_LOGIC;
    Peta_taby_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_15_ap_vld : OUT STD_LOGIC;
    Peta_taby_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_16_ap_vld : OUT STD_LOGIC;
    Peta_taby_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_17_ap_vld : OUT STD_LOGIC;
    Eta_tabz_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_0_ap_vld : OUT STD_LOGIC;
    Eta_tabz_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_1_ap_vld : OUT STD_LOGIC;
    Eta_tabz_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_2_ap_vld : OUT STD_LOGIC;
    Eta_tabz_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_3_ap_vld : OUT STD_LOGIC;
    Eta_tabz_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_4_ap_vld : OUT STD_LOGIC;
    Eta_tabz_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_5_ap_vld : OUT STD_LOGIC;
    Eta_tabz_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_6_ap_vld : OUT STD_LOGIC;
    Eta_tabz_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_7_ap_vld : OUT STD_LOGIC;
    Eta_tabz_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_8_ap_vld : OUT STD_LOGIC;
    Eta_tabz_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_9_ap_vld : OUT STD_LOGIC;
    Eta_tabz_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_10_ap_vld : OUT STD_LOGIC;
    Eta_tabz_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_11_ap_vld : OUT STD_LOGIC;
    Eta_tabz_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_12_ap_vld : OUT STD_LOGIC;
    Eta_tabz_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_13_ap_vld : OUT STD_LOGIC;
    Eta_tabz_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_14_ap_vld : OUT STD_LOGIC;
    Eta_tabz_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_15_ap_vld : OUT STD_LOGIC;
    Eta_tabz_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_16_ap_vld : OUT STD_LOGIC;
    Eta_tabz_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabz_17_ap_vld : OUT STD_LOGIC;
    Lam_tabz_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_0_ap_vld : OUT STD_LOGIC;
    Lam_tabz_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_1_ap_vld : OUT STD_LOGIC;
    Lam_tabz_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_2_ap_vld : OUT STD_LOGIC;
    Lam_tabz_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_3_ap_vld : OUT STD_LOGIC;
    Lam_tabz_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_4_ap_vld : OUT STD_LOGIC;
    Lam_tabz_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_5_ap_vld : OUT STD_LOGIC;
    Lam_tabz_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_6_ap_vld : OUT STD_LOGIC;
    Lam_tabz_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_7_ap_vld : OUT STD_LOGIC;
    Lam_tabz_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_8_ap_vld : OUT STD_LOGIC;
    Lam_tabz_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_9_ap_vld : OUT STD_LOGIC;
    Lam_tabz_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_10_ap_vld : OUT STD_LOGIC;
    Lam_tabz_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_11_ap_vld : OUT STD_LOGIC;
    Lam_tabz_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_12_ap_vld : OUT STD_LOGIC;
    Lam_tabz_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_13_ap_vld : OUT STD_LOGIC;
    Lam_tabz_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_14_ap_vld : OUT STD_LOGIC;
    Lam_tabz_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_15_ap_vld : OUT STD_LOGIC;
    Lam_tabz_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_16_ap_vld : OUT STD_LOGIC;
    Lam_tabz_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_17_ap_vld : OUT STD_LOGIC;
    Peta_tabz_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_0_ap_vld : OUT STD_LOGIC;
    Peta_tabz_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_1_ap_vld : OUT STD_LOGIC;
    Peta_tabz_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_2_ap_vld : OUT STD_LOGIC;
    Peta_tabz_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_3_ap_vld : OUT STD_LOGIC;
    Peta_tabz_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_4_ap_vld : OUT STD_LOGIC;
    Peta_tabz_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_5_ap_vld : OUT STD_LOGIC;
    Peta_tabz_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_6_ap_vld : OUT STD_LOGIC;
    Peta_tabz_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_7_ap_vld : OUT STD_LOGIC;
    Peta_tabz_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_8_ap_vld : OUT STD_LOGIC;
    Peta_tabz_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_9_ap_vld : OUT STD_LOGIC;
    Peta_tabz_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_10_ap_vld : OUT STD_LOGIC;
    Peta_tabz_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_11_ap_vld : OUT STD_LOGIC;
    Peta_tabz_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_12_ap_vld : OUT STD_LOGIC;
    Peta_tabz_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_13_ap_vld : OUT STD_LOGIC;
    Peta_tabz_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_14_ap_vld : OUT STD_LOGIC;
    Peta_tabz_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_15_ap_vld : OUT STD_LOGIC;
    Peta_tabz_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_16_ap_vld : OUT STD_LOGIC;
    Peta_tabz_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_17_ap_vld : OUT STD_LOGIC;
    Eta_tabe_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabe_0_ap_vld : OUT STD_LOGIC;
    Eta_tabe_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabe_1_ap_vld : OUT STD_LOGIC;
    Eta_tabe_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabe_2_ap_vld : OUT STD_LOGIC;
    Lam_tabe_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabe_0_ap_vld : OUT STD_LOGIC;
    Lam_tabe_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabe_1_ap_vld : OUT STD_LOGIC;
    Lam_tabe_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabe_2_ap_vld : OUT STD_LOGIC;
    Peta_tabe_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabe_0_ap_vld : OUT STD_LOGIC;
    Peta_tabe_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabe_1_ap_vld : OUT STD_LOGIC;
    Peta_tabe_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabe_2_ap_vld : OUT STD_LOGIC;
    Eta_tabf_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_0_ap_vld : OUT STD_LOGIC;
    Eta_tabf_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_1_ap_vld : OUT STD_LOGIC;
    Eta_tabf_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_2_ap_vld : OUT STD_LOGIC;
    Eta_tabf_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_3_ap_vld : OUT STD_LOGIC;
    Eta_tabf_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_4_ap_vld : OUT STD_LOGIC;
    Eta_tabf_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_5_ap_vld : OUT STD_LOGIC;
    Eta_tabf_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_6_ap_vld : OUT STD_LOGIC;
    Eta_tabf_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_7_ap_vld : OUT STD_LOGIC;
    Eta_tabf_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_8_ap_vld : OUT STD_LOGIC;
    Eta_tabf_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_9_ap_vld : OUT STD_LOGIC;
    Eta_tabf_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_10_ap_vld : OUT STD_LOGIC;
    Eta_tabf_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_11_ap_vld : OUT STD_LOGIC;
    Eta_tabf_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_12_ap_vld : OUT STD_LOGIC;
    Eta_tabf_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_13_ap_vld : OUT STD_LOGIC;
    Eta_tabf_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_14_ap_vld : OUT STD_LOGIC;
    Eta_tabf_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_15_ap_vld : OUT STD_LOGIC;
    Eta_tabf_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_16_ap_vld : OUT STD_LOGIC;
    Eta_tabf_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabf_17_ap_vld : OUT STD_LOGIC;
    Lam_tabf_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_0_ap_vld : OUT STD_LOGIC;
    Lam_tabf_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_1_ap_vld : OUT STD_LOGIC;
    Lam_tabf_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_2_ap_vld : OUT STD_LOGIC;
    Lam_tabf_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_3_ap_vld : OUT STD_LOGIC;
    Lam_tabf_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_4_ap_vld : OUT STD_LOGIC;
    Lam_tabf_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_5_ap_vld : OUT STD_LOGIC;
    Lam_tabf_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_6_ap_vld : OUT STD_LOGIC;
    Lam_tabf_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_7_ap_vld : OUT STD_LOGIC;
    Lam_tabf_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_8_ap_vld : OUT STD_LOGIC;
    Lam_tabf_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_9_ap_vld : OUT STD_LOGIC;
    Lam_tabf_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_10_ap_vld : OUT STD_LOGIC;
    Lam_tabf_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_11_ap_vld : OUT STD_LOGIC;
    Lam_tabf_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_12_ap_vld : OUT STD_LOGIC;
    Lam_tabf_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_13_ap_vld : OUT STD_LOGIC;
    Lam_tabf_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_14_ap_vld : OUT STD_LOGIC;
    Lam_tabf_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_15_ap_vld : OUT STD_LOGIC;
    Lam_tabf_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_16_ap_vld : OUT STD_LOGIC;
    Lam_tabf_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_17_ap_vld : OUT STD_LOGIC;
    Peta_tabf_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_0_ap_vld : OUT STD_LOGIC;
    Peta_tabf_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_1_ap_vld : OUT STD_LOGIC;
    Peta_tabf_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_2_ap_vld : OUT STD_LOGIC;
    Peta_tabf_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_3_ap_vld : OUT STD_LOGIC;
    Peta_tabf_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_4_ap_vld : OUT STD_LOGIC;
    Peta_tabf_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_5_ap_vld : OUT STD_LOGIC;
    Peta_tabf_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_6_ap_vld : OUT STD_LOGIC;
    Peta_tabf_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_7_ap_vld : OUT STD_LOGIC;
    Peta_tabf_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_8_ap_vld : OUT STD_LOGIC;
    Peta_tabf_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_9_ap_vld : OUT STD_LOGIC;
    Peta_tabf_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_10_ap_vld : OUT STD_LOGIC;
    Peta_tabf_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_11_ap_vld : OUT STD_LOGIC;
    Peta_tabf_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_12_ap_vld : OUT STD_LOGIC;
    Peta_tabf_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_13_ap_vld : OUT STD_LOGIC;
    Peta_tabf_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_14_ap_vld : OUT STD_LOGIC;
    Peta_tabf_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_15_ap_vld : OUT STD_LOGIC;
    Peta_tabf_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_16_ap_vld : OUT STD_LOGIC;
    Peta_tabf_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_17_ap_vld : OUT STD_LOGIC;
    Eta_tabg_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_0_ap_vld : OUT STD_LOGIC;
    Eta_tabg_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_1_ap_vld : OUT STD_LOGIC;
    Eta_tabg_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_2_ap_vld : OUT STD_LOGIC;
    Eta_tabg_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_3_ap_vld : OUT STD_LOGIC;
    Eta_tabg_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_4_ap_vld : OUT STD_LOGIC;
    Eta_tabg_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_5_ap_vld : OUT STD_LOGIC;
    Eta_tabg_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_6_ap_vld : OUT STD_LOGIC;
    Eta_tabg_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_7_ap_vld : OUT STD_LOGIC;
    Eta_tabg_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_8_ap_vld : OUT STD_LOGIC;
    Eta_tabg_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_9_ap_vld : OUT STD_LOGIC;
    Eta_tabg_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_10_ap_vld : OUT STD_LOGIC;
    Eta_tabg_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_11_ap_vld : OUT STD_LOGIC;
    Eta_tabg_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_12_ap_vld : OUT STD_LOGIC;
    Eta_tabg_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_13_ap_vld : OUT STD_LOGIC;
    Eta_tabg_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_14_ap_vld : OUT STD_LOGIC;
    Eta_tabg_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_15_ap_vld : OUT STD_LOGIC;
    Eta_tabg_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_16_ap_vld : OUT STD_LOGIC;
    Eta_tabg_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_tabg_17_ap_vld : OUT STD_LOGIC;
    Lam_tabg_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_0_ap_vld : OUT STD_LOGIC;
    Lam_tabg_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_1_ap_vld : OUT STD_LOGIC;
    Lam_tabg_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_2_ap_vld : OUT STD_LOGIC;
    Lam_tabg_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_3_ap_vld : OUT STD_LOGIC;
    Lam_tabg_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_4_ap_vld : OUT STD_LOGIC;
    Lam_tabg_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_5_ap_vld : OUT STD_LOGIC;
    Lam_tabg_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_6_ap_vld : OUT STD_LOGIC;
    Lam_tabg_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_7_ap_vld : OUT STD_LOGIC;
    Lam_tabg_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_8_ap_vld : OUT STD_LOGIC;
    Lam_tabg_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_9_ap_vld : OUT STD_LOGIC;
    Lam_tabg_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_10_ap_vld : OUT STD_LOGIC;
    Lam_tabg_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_11_ap_vld : OUT STD_LOGIC;
    Lam_tabg_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_12_ap_vld : OUT STD_LOGIC;
    Lam_tabg_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_13_ap_vld : OUT STD_LOGIC;
    Lam_tabg_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_14_ap_vld : OUT STD_LOGIC;
    Lam_tabg_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_15_ap_vld : OUT STD_LOGIC;
    Lam_tabg_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_16_ap_vld : OUT STD_LOGIC;
    Lam_tabg_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_17_ap_vld : OUT STD_LOGIC;
    Peta_tabg_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_0_ap_vld : OUT STD_LOGIC;
    Peta_tabg_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_1_ap_vld : OUT STD_LOGIC;
    Peta_tabg_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_2_ap_vld : OUT STD_LOGIC;
    Peta_tabg_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_3_ap_vld : OUT STD_LOGIC;
    Peta_tabg_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_4_ap_vld : OUT STD_LOGIC;
    Peta_tabg_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_5_ap_vld : OUT STD_LOGIC;
    Peta_tabg_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_6_ap_vld : OUT STD_LOGIC;
    Peta_tabg_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_7_ap_vld : OUT STD_LOGIC;
    Peta_tabg_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_8_ap_vld : OUT STD_LOGIC;
    Peta_tabg_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_9_ap_vld : OUT STD_LOGIC;
    Peta_tabg_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_10_ap_vld : OUT STD_LOGIC;
    Peta_tabg_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_11_ap_vld : OUT STD_LOGIC;
    Peta_tabg_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_12_ap_vld : OUT STD_LOGIC;
    Peta_tabg_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_13_ap_vld : OUT STD_LOGIC;
    Peta_tabg_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_14_ap_vld : OUT STD_LOGIC;
    Peta_tabg_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_15_ap_vld : OUT STD_LOGIC;
    Peta_tabg_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_16_ap_vld : OUT STD_LOGIC;
    Peta_tabg_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_17_ap_vld : OUT STD_LOGIC );
end;


architecture behav of setup_calc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_mcalcAA_fu_680_ap_start : STD_LOGIC;
    signal grp_mcalcAA_fu_680_ap_done : STD_LOGIC;
    signal grp_mcalcAA_fu_680_ap_idle : STD_LOGIC;
    signal grp_mcalcAA_fu_680_ap_ready : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_buf8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_buf8_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_buf8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_buf8_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_buf10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_buf10_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_buf10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_buf10_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_buf10a_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_buf10a_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_buf10a_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_buf10a_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrev_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrev_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevC_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevC_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufAa_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufAa_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufAa_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufAa_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufAb_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufAb_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufAb_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufAb_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufAc_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufAc_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufAc_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufAc_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA1_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA1_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA2a_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA2a_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA2a_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA2a_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA2b_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA2b_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA2b_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA2b_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA2c_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA2c_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA2c_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA2c_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA3_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA3_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA4a_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA4a_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA4a_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA4a_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA4b_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA4b_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA4b_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA4b_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA4c_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA4c_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA4c_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA4c_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA5_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA5_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA6_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA6_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA7_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA7_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA9_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA9_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA10a_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA10a_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA10a_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA10a_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA10b_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA10b_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA10b_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA10b_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA10c_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA10c_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufA10c_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufA10c_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevA_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevA_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevAa_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevAa_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevAb_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevAb_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevAc_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevAc_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevAd_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevAd_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevD_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevD_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevDa_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevDa_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevDb_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevDb_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevDc_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevDc_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevDd_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevDd_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB1a_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB1a_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB1a_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB1a_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB1b_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB1b_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB1b_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB1b_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB1c_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB1c_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB1c_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB1c_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB2_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB2_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB3a_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB3a_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB3a_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB3a_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB3b_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB3b_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB3b_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB3b_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB3c_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB3c_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB3c_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB3c_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB4_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB4_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB5a_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB5a_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB5a_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB5a_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB5b_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB5b_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB5b_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB5b_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB5c_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB5c_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB5c_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB5c_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB6_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB6_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB7a_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB7a_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB7a_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB7a_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB7b_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB7b_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB7b_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB7b_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB9a_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB9a_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB9a_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB9a_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB9b_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB9b_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB9b_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB9b_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB10_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_Lam_bufB10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_Lam_bufB10_ce1 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevB_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevB_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevBa_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevBa_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevBb_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevBb_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevBc_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevBc_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevBd_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevBd_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevE_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevE_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevEa_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevEa_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevEb_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevEb_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevEc_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevEc_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_SpEtaPrevEd_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_mcalcAA_fu_680_SpEtaPrevEd_ce0 : STD_LOGIC;
    signal grp_mcalcAA_fu_680_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_26 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_29 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_32 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_33 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_34 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_35 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_36 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_37 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_38 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_39 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_40 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_41 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_42 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_43 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_44 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_45 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_46 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_47 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_48 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_49 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_50 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_51 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_52 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_53 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_54 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_55 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_56 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_57 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_58 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_59 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_60 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_61 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_62 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_63 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_64 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_65 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_66 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_67 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_68 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_69 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_70 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_71 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_72 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_73 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_74 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_75 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_76 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_77 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_78 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_79 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_80 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_81 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_82 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_83 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_84 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_85 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_86 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_87 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_88 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_89 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_90 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_91 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_92 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_93 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_94 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_95 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_96 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_97 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_98 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_99 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_100 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_101 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_102 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_103 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_104 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_105 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_106 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_107 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_108 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_109 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_110 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_111 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_112 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_113 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_114 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_115 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_116 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_117 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_118 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_119 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_120 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_121 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_122 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_123 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_124 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_125 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_126 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_127 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_128 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_129 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_130 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_131 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_132 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_133 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_134 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_135 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_136 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_137 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_138 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_139 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_140 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_141 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_142 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_143 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_144 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_145 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_146 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_147 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_148 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_149 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_150 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_151 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_152 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_153 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_154 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_155 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_156 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_157 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_158 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_159 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_160 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_161 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_162 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_163 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_164 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_165 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_166 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_167 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_168 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_169 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_170 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_171 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_172 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_173 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_174 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_175 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_176 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_177 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_178 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_179 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_180 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_181 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_182 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_183 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_184 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_185 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_186 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_187 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_188 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_189 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_190 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_191 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_192 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_193 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_194 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_195 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_196 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_197 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_198 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_199 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_200 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_201 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_202 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_203 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_204 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_205 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_206 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_207 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_208 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_209 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_210 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_211 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_212 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_213 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_214 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_215 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_216 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_217 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_218 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_219 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_220 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_221 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_222 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_223 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_224 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_225 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_226 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_227 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_228 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_229 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_230 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_231 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_232 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcAA_fu_680_ap_return_233 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";

    component mcalcAA IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_nt : IN STD_LOGIC_VECTOR (15 downto 0);
        num_ntA : IN STD_LOGIC_VECTOR (15 downto 0);
        num_ntB : IN STD_LOGIC_VECTOR (15 downto 0);
        numb : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_buf8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_buf8_ce0 : OUT STD_LOGIC;
        Lam_buf8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_buf8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_buf8_ce1 : OUT STD_LOGIC;
        Lam_buf8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_buf10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_buf10_ce0 : OUT STD_LOGIC;
        Lam_buf10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_buf10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_buf10_ce1 : OUT STD_LOGIC;
        Lam_buf10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_buf10a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_buf10a_ce0 : OUT STD_LOGIC;
        Lam_buf10a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_buf10a_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_buf10a_ce1 : OUT STD_LOGIC;
        Lam_buf10a_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        SpEtaPrev_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        SpEtaPrev_ce0 : OUT STD_LOGIC;
        SpEtaPrev_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        SpEtaPrevC_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        SpEtaPrevC_ce0 : OUT STD_LOGIC;
        SpEtaPrevC_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Lam_bufAa_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufAa_ce0 : OUT STD_LOGIC;
        Lam_bufAa_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufAa_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufAa_ce1 : OUT STD_LOGIC;
        Lam_bufAa_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufAb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufAb_ce0 : OUT STD_LOGIC;
        Lam_bufAb_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufAb_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufAb_ce1 : OUT STD_LOGIC;
        Lam_bufAb_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufAc_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufAc_ce0 : OUT STD_LOGIC;
        Lam_bufAc_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufAc_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufAc_ce1 : OUT STD_LOGIC;
        Lam_bufAc_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA1_ce0 : OUT STD_LOGIC;
        Lam_bufA1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA1_ce1 : OUT STD_LOGIC;
        Lam_bufA1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA2a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA2a_ce0 : OUT STD_LOGIC;
        Lam_bufA2a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA2a_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA2a_ce1 : OUT STD_LOGIC;
        Lam_bufA2a_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA2b_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA2b_ce0 : OUT STD_LOGIC;
        Lam_bufA2b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA2b_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA2b_ce1 : OUT STD_LOGIC;
        Lam_bufA2b_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA2c_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA2c_ce0 : OUT STD_LOGIC;
        Lam_bufA2c_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA2c_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA2c_ce1 : OUT STD_LOGIC;
        Lam_bufA2c_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA3_ce0 : OUT STD_LOGIC;
        Lam_bufA3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA3_ce1 : OUT STD_LOGIC;
        Lam_bufA3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA4a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA4a_ce0 : OUT STD_LOGIC;
        Lam_bufA4a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA4a_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA4a_ce1 : OUT STD_LOGIC;
        Lam_bufA4a_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA4b_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA4b_ce0 : OUT STD_LOGIC;
        Lam_bufA4b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA4b_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA4b_ce1 : OUT STD_LOGIC;
        Lam_bufA4b_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA4c_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA4c_ce0 : OUT STD_LOGIC;
        Lam_bufA4c_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA4c_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA4c_ce1 : OUT STD_LOGIC;
        Lam_bufA4c_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA5_ce0 : OUT STD_LOGIC;
        Lam_bufA5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA5_ce1 : OUT STD_LOGIC;
        Lam_bufA5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA6_ce0 : OUT STD_LOGIC;
        Lam_bufA6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA6_ce1 : OUT STD_LOGIC;
        Lam_bufA6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA7_ce0 : OUT STD_LOGIC;
        Lam_bufA7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA7_ce1 : OUT STD_LOGIC;
        Lam_bufA7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA9_ce0 : OUT STD_LOGIC;
        Lam_bufA9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA9_ce1 : OUT STD_LOGIC;
        Lam_bufA9_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA10a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA10a_ce0 : OUT STD_LOGIC;
        Lam_bufA10a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA10a_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA10a_ce1 : OUT STD_LOGIC;
        Lam_bufA10a_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA10b_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA10b_ce0 : OUT STD_LOGIC;
        Lam_bufA10b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA10b_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA10b_ce1 : OUT STD_LOGIC;
        Lam_bufA10b_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA10c_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA10c_ce0 : OUT STD_LOGIC;
        Lam_bufA10c_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufA10c_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufA10c_ce1 : OUT STD_LOGIC;
        Lam_bufA10c_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        SpEtaPrevA_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        SpEtaPrevA_ce0 : OUT STD_LOGIC;
        SpEtaPrevA_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SpEtaPrevAa_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        SpEtaPrevAa_ce0 : OUT STD_LOGIC;
        SpEtaPrevAa_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        SpEtaPrevAb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        SpEtaPrevAb_ce0 : OUT STD_LOGIC;
        SpEtaPrevAb_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        SpEtaPrevAc_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        SpEtaPrevAc_ce0 : OUT STD_LOGIC;
        SpEtaPrevAc_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        SpEtaPrevAd_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        SpEtaPrevAd_ce0 : OUT STD_LOGIC;
        SpEtaPrevAd_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        SpEtaPrevD_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        SpEtaPrevD_ce0 : OUT STD_LOGIC;
        SpEtaPrevD_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SpEtaPrevDa_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        SpEtaPrevDa_ce0 : OUT STD_LOGIC;
        SpEtaPrevDa_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        SpEtaPrevDb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        SpEtaPrevDb_ce0 : OUT STD_LOGIC;
        SpEtaPrevDb_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        SpEtaPrevDc_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        SpEtaPrevDc_ce0 : OUT STD_LOGIC;
        SpEtaPrevDc_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        SpEtaPrevDd_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        SpEtaPrevDd_ce0 : OUT STD_LOGIC;
        SpEtaPrevDd_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Lam_bufB_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB_ce0 : OUT STD_LOGIC;
        Lam_bufB_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB_ce1 : OUT STD_LOGIC;
        Lam_bufB_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB1a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB1a_ce0 : OUT STD_LOGIC;
        Lam_bufB1a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB1a_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB1a_ce1 : OUT STD_LOGIC;
        Lam_bufB1a_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB1b_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB1b_ce0 : OUT STD_LOGIC;
        Lam_bufB1b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB1b_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB1b_ce1 : OUT STD_LOGIC;
        Lam_bufB1b_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB1c_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB1c_ce0 : OUT STD_LOGIC;
        Lam_bufB1c_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB1c_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB1c_ce1 : OUT STD_LOGIC;
        Lam_bufB1c_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB2_ce0 : OUT STD_LOGIC;
        Lam_bufB2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB2_ce1 : OUT STD_LOGIC;
        Lam_bufB2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB3a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB3a_ce0 : OUT STD_LOGIC;
        Lam_bufB3a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB3a_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB3a_ce1 : OUT STD_LOGIC;
        Lam_bufB3a_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB3b_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB3b_ce0 : OUT STD_LOGIC;
        Lam_bufB3b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB3b_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB3b_ce1 : OUT STD_LOGIC;
        Lam_bufB3b_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB3c_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB3c_ce0 : OUT STD_LOGIC;
        Lam_bufB3c_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB3c_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB3c_ce1 : OUT STD_LOGIC;
        Lam_bufB3c_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB4_ce0 : OUT STD_LOGIC;
        Lam_bufB4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB4_ce1 : OUT STD_LOGIC;
        Lam_bufB4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB5a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB5a_ce0 : OUT STD_LOGIC;
        Lam_bufB5a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB5a_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB5a_ce1 : OUT STD_LOGIC;
        Lam_bufB5a_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB5b_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB5b_ce0 : OUT STD_LOGIC;
        Lam_bufB5b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB5b_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB5b_ce1 : OUT STD_LOGIC;
        Lam_bufB5b_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB5c_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB5c_ce0 : OUT STD_LOGIC;
        Lam_bufB5c_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB5c_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB5c_ce1 : OUT STD_LOGIC;
        Lam_bufB5c_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB6_ce0 : OUT STD_LOGIC;
        Lam_bufB6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB6_ce1 : OUT STD_LOGIC;
        Lam_bufB6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB7a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB7a_ce0 : OUT STD_LOGIC;
        Lam_bufB7a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB7a_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB7a_ce1 : OUT STD_LOGIC;
        Lam_bufB7a_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB7b_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB7b_ce0 : OUT STD_LOGIC;
        Lam_bufB7b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB7b_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB7b_ce1 : OUT STD_LOGIC;
        Lam_bufB7b_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB9a_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB9a_ce0 : OUT STD_LOGIC;
        Lam_bufB9a_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB9a_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB9a_ce1 : OUT STD_LOGIC;
        Lam_bufB9a_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB9b_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB9b_ce0 : OUT STD_LOGIC;
        Lam_bufB9b_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB9b_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB9b_ce1 : OUT STD_LOGIC;
        Lam_bufB9b_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB10_ce0 : OUT STD_LOGIC;
        Lam_bufB10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_bufB10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Lam_bufB10_ce1 : OUT STD_LOGIC;
        Lam_bufB10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        SpEtaPrevB_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        SpEtaPrevB_ce0 : OUT STD_LOGIC;
        SpEtaPrevB_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SpEtaPrevBa_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        SpEtaPrevBa_ce0 : OUT STD_LOGIC;
        SpEtaPrevBa_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        SpEtaPrevBb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        SpEtaPrevBb_ce0 : OUT STD_LOGIC;
        SpEtaPrevBb_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        SpEtaPrevBc_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        SpEtaPrevBc_ce0 : OUT STD_LOGIC;
        SpEtaPrevBc_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        SpEtaPrevBd_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        SpEtaPrevBd_ce0 : OUT STD_LOGIC;
        SpEtaPrevBd_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        SpEtaPrevE_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        SpEtaPrevE_ce0 : OUT STD_LOGIC;
        SpEtaPrevE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SpEtaPrevEa_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        SpEtaPrevEa_ce0 : OUT STD_LOGIC;
        SpEtaPrevEa_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        SpEtaPrevEb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        SpEtaPrevEb_ce0 : OUT STD_LOGIC;
        SpEtaPrevEb_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        SpEtaPrevEc_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        SpEtaPrevEc_ce0 : OUT STD_LOGIC;
        SpEtaPrevEc_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        SpEtaPrevEd_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        SpEtaPrevEd_ce0 : OUT STD_LOGIC;
        SpEtaPrevEd_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        nIterationCounter : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_48 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_49 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_50 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_51 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_52 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_53 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_54 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_55 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_56 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_57 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_58 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_59 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_60 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_61 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_62 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_63 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_64 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_65 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_66 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_67 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_68 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_69 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_70 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_71 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_72 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_73 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_74 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_75 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_76 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_77 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_78 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_79 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_80 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_81 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_82 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_83 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_84 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_85 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_86 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_87 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_88 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_89 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_90 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_91 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_92 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_93 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_94 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_95 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_96 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_97 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_98 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_99 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_100 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_101 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_102 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_103 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_104 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_105 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_106 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_107 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_108 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_109 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_110 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_111 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_112 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_113 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_114 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_115 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_116 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_117 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_118 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_119 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_120 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_121 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_122 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_123 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_124 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_125 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_126 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_127 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_128 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_129 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_130 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_131 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_132 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_133 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_134 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_135 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_136 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_137 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_138 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_139 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_140 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_141 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_142 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_143 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_144 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_145 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_146 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_147 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_148 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_149 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_150 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_151 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_152 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_153 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_154 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_155 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_156 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_157 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_158 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_159 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_160 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_161 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_162 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_163 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_164 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_165 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_166 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_167 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_168 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_169 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_170 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_171 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_172 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_173 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_174 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_175 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_176 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_177 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_178 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_179 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_180 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_181 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_182 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_183 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_184 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_185 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_186 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_187 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_188 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_189 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_190 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_191 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_192 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_193 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_194 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_195 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_196 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_197 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_198 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_199 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_200 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_201 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_202 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_203 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_204 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_205 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_206 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_207 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_208 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_209 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_210 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_211 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_212 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_213 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_214 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_215 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_216 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_217 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_218 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_219 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_220 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_221 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_222 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_223 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_224 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_225 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_226 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_227 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_228 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_229 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_230 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_231 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_232 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_233 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    grp_mcalcAA_fu_680 : component mcalcAA
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mcalcAA_fu_680_ap_start,
        ap_done => grp_mcalcAA_fu_680_ap_done,
        ap_idle => grp_mcalcAA_fu_680_ap_idle,
        ap_ready => grp_mcalcAA_fu_680_ap_ready,
        num_nt => m,
        num_ntA => mA,
        num_ntB => mB,
        numb => numb,
        Lam_buf8_address0 => grp_mcalcAA_fu_680_Lam_buf8_address0,
        Lam_buf8_ce0 => grp_mcalcAA_fu_680_Lam_buf8_ce0,
        Lam_buf8_q0 => Lam_buf8_q0,
        Lam_buf8_address1 => grp_mcalcAA_fu_680_Lam_buf8_address1,
        Lam_buf8_ce1 => grp_mcalcAA_fu_680_Lam_buf8_ce1,
        Lam_buf8_q1 => Lam_buf8_q1,
        Lam_buf10_address0 => grp_mcalcAA_fu_680_Lam_buf10_address0,
        Lam_buf10_ce0 => grp_mcalcAA_fu_680_Lam_buf10_ce0,
        Lam_buf10_q0 => Lam_buf10_q0,
        Lam_buf10_address1 => grp_mcalcAA_fu_680_Lam_buf10_address1,
        Lam_buf10_ce1 => grp_mcalcAA_fu_680_Lam_buf10_ce1,
        Lam_buf10_q1 => Lam_buf10_q1,
        Lam_buf10a_address0 => grp_mcalcAA_fu_680_Lam_buf10a_address0,
        Lam_buf10a_ce0 => grp_mcalcAA_fu_680_Lam_buf10a_ce0,
        Lam_buf10a_q0 => Lam_buf10a_q0,
        Lam_buf10a_address1 => grp_mcalcAA_fu_680_Lam_buf10a_address1,
        Lam_buf10a_ce1 => grp_mcalcAA_fu_680_Lam_buf10a_ce1,
        Lam_buf10a_q1 => Lam_buf10a_q1,
        SpEtaPrev_address0 => grp_mcalcAA_fu_680_SpEtaPrev_address0,
        SpEtaPrev_ce0 => grp_mcalcAA_fu_680_SpEtaPrev_ce0,
        SpEtaPrev_q0 => SpEtaPrev_q0,
        SpEtaPrevC_address0 => grp_mcalcAA_fu_680_SpEtaPrevC_address0,
        SpEtaPrevC_ce0 => grp_mcalcAA_fu_680_SpEtaPrevC_ce0,
        SpEtaPrevC_q0 => SpEtaPrevC_q0,
        Lam_bufAa_address0 => grp_mcalcAA_fu_680_Lam_bufAa_address0,
        Lam_bufAa_ce0 => grp_mcalcAA_fu_680_Lam_bufAa_ce0,
        Lam_bufAa_q0 => Lam_bufAa_q0,
        Lam_bufAa_address1 => grp_mcalcAA_fu_680_Lam_bufAa_address1,
        Lam_bufAa_ce1 => grp_mcalcAA_fu_680_Lam_bufAa_ce1,
        Lam_bufAa_q1 => Lam_bufAa_q1,
        Lam_bufAb_address0 => grp_mcalcAA_fu_680_Lam_bufAb_address0,
        Lam_bufAb_ce0 => grp_mcalcAA_fu_680_Lam_bufAb_ce0,
        Lam_bufAb_q0 => Lam_bufAb_q0,
        Lam_bufAb_address1 => grp_mcalcAA_fu_680_Lam_bufAb_address1,
        Lam_bufAb_ce1 => grp_mcalcAA_fu_680_Lam_bufAb_ce1,
        Lam_bufAb_q1 => Lam_bufAb_q1,
        Lam_bufAc_address0 => grp_mcalcAA_fu_680_Lam_bufAc_address0,
        Lam_bufAc_ce0 => grp_mcalcAA_fu_680_Lam_bufAc_ce0,
        Lam_bufAc_q0 => Lam_bufAc_q0,
        Lam_bufAc_address1 => grp_mcalcAA_fu_680_Lam_bufAc_address1,
        Lam_bufAc_ce1 => grp_mcalcAA_fu_680_Lam_bufAc_ce1,
        Lam_bufAc_q1 => Lam_bufAc_q1,
        Lam_bufA1_address0 => grp_mcalcAA_fu_680_Lam_bufA1_address0,
        Lam_bufA1_ce0 => grp_mcalcAA_fu_680_Lam_bufA1_ce0,
        Lam_bufA1_q0 => Lam_bufA1_q0,
        Lam_bufA1_address1 => grp_mcalcAA_fu_680_Lam_bufA1_address1,
        Lam_bufA1_ce1 => grp_mcalcAA_fu_680_Lam_bufA1_ce1,
        Lam_bufA1_q1 => Lam_bufA1_q1,
        Lam_bufA2a_address0 => grp_mcalcAA_fu_680_Lam_bufA2a_address0,
        Lam_bufA2a_ce0 => grp_mcalcAA_fu_680_Lam_bufA2a_ce0,
        Lam_bufA2a_q0 => Lam_bufA2a_q0,
        Lam_bufA2a_address1 => grp_mcalcAA_fu_680_Lam_bufA2a_address1,
        Lam_bufA2a_ce1 => grp_mcalcAA_fu_680_Lam_bufA2a_ce1,
        Lam_bufA2a_q1 => Lam_bufA2a_q1,
        Lam_bufA2b_address0 => grp_mcalcAA_fu_680_Lam_bufA2b_address0,
        Lam_bufA2b_ce0 => grp_mcalcAA_fu_680_Lam_bufA2b_ce0,
        Lam_bufA2b_q0 => Lam_bufA2b_q0,
        Lam_bufA2b_address1 => grp_mcalcAA_fu_680_Lam_bufA2b_address1,
        Lam_bufA2b_ce1 => grp_mcalcAA_fu_680_Lam_bufA2b_ce1,
        Lam_bufA2b_q1 => Lam_bufA2b_q1,
        Lam_bufA2c_address0 => grp_mcalcAA_fu_680_Lam_bufA2c_address0,
        Lam_bufA2c_ce0 => grp_mcalcAA_fu_680_Lam_bufA2c_ce0,
        Lam_bufA2c_q0 => Lam_bufA2c_q0,
        Lam_bufA2c_address1 => grp_mcalcAA_fu_680_Lam_bufA2c_address1,
        Lam_bufA2c_ce1 => grp_mcalcAA_fu_680_Lam_bufA2c_ce1,
        Lam_bufA2c_q1 => Lam_bufA2c_q1,
        Lam_bufA3_address0 => grp_mcalcAA_fu_680_Lam_bufA3_address0,
        Lam_bufA3_ce0 => grp_mcalcAA_fu_680_Lam_bufA3_ce0,
        Lam_bufA3_q0 => Lam_bufA3_q0,
        Lam_bufA3_address1 => grp_mcalcAA_fu_680_Lam_bufA3_address1,
        Lam_bufA3_ce1 => grp_mcalcAA_fu_680_Lam_bufA3_ce1,
        Lam_bufA3_q1 => Lam_bufA3_q1,
        Lam_bufA4a_address0 => grp_mcalcAA_fu_680_Lam_bufA4a_address0,
        Lam_bufA4a_ce0 => grp_mcalcAA_fu_680_Lam_bufA4a_ce0,
        Lam_bufA4a_q0 => Lam_bufA4a_q0,
        Lam_bufA4a_address1 => grp_mcalcAA_fu_680_Lam_bufA4a_address1,
        Lam_bufA4a_ce1 => grp_mcalcAA_fu_680_Lam_bufA4a_ce1,
        Lam_bufA4a_q1 => Lam_bufA4a_q1,
        Lam_bufA4b_address0 => grp_mcalcAA_fu_680_Lam_bufA4b_address0,
        Lam_bufA4b_ce0 => grp_mcalcAA_fu_680_Lam_bufA4b_ce0,
        Lam_bufA4b_q0 => Lam_bufA4b_q0,
        Lam_bufA4b_address1 => grp_mcalcAA_fu_680_Lam_bufA4b_address1,
        Lam_bufA4b_ce1 => grp_mcalcAA_fu_680_Lam_bufA4b_ce1,
        Lam_bufA4b_q1 => Lam_bufA4b_q1,
        Lam_bufA4c_address0 => grp_mcalcAA_fu_680_Lam_bufA4c_address0,
        Lam_bufA4c_ce0 => grp_mcalcAA_fu_680_Lam_bufA4c_ce0,
        Lam_bufA4c_q0 => Lam_bufA4c_q0,
        Lam_bufA4c_address1 => grp_mcalcAA_fu_680_Lam_bufA4c_address1,
        Lam_bufA4c_ce1 => grp_mcalcAA_fu_680_Lam_bufA4c_ce1,
        Lam_bufA4c_q1 => Lam_bufA4c_q1,
        Lam_bufA5_address0 => grp_mcalcAA_fu_680_Lam_bufA5_address0,
        Lam_bufA5_ce0 => grp_mcalcAA_fu_680_Lam_bufA5_ce0,
        Lam_bufA5_q0 => Lam_bufA5_q0,
        Lam_bufA5_address1 => grp_mcalcAA_fu_680_Lam_bufA5_address1,
        Lam_bufA5_ce1 => grp_mcalcAA_fu_680_Lam_bufA5_ce1,
        Lam_bufA5_q1 => Lam_bufA5_q1,
        Lam_bufA6_address0 => grp_mcalcAA_fu_680_Lam_bufA6_address0,
        Lam_bufA6_ce0 => grp_mcalcAA_fu_680_Lam_bufA6_ce0,
        Lam_bufA6_q0 => Lam_bufA6_q0,
        Lam_bufA6_address1 => grp_mcalcAA_fu_680_Lam_bufA6_address1,
        Lam_bufA6_ce1 => grp_mcalcAA_fu_680_Lam_bufA6_ce1,
        Lam_bufA6_q1 => Lam_bufA6_q1,
        Lam_bufA7_address0 => grp_mcalcAA_fu_680_Lam_bufA7_address0,
        Lam_bufA7_ce0 => grp_mcalcAA_fu_680_Lam_bufA7_ce0,
        Lam_bufA7_q0 => Lam_bufA7_q0,
        Lam_bufA7_address1 => grp_mcalcAA_fu_680_Lam_bufA7_address1,
        Lam_bufA7_ce1 => grp_mcalcAA_fu_680_Lam_bufA7_ce1,
        Lam_bufA7_q1 => Lam_bufA7_q1,
        Lam_bufA9_address0 => grp_mcalcAA_fu_680_Lam_bufA9_address0,
        Lam_bufA9_ce0 => grp_mcalcAA_fu_680_Lam_bufA9_ce0,
        Lam_bufA9_q0 => Lam_bufA9_q0,
        Lam_bufA9_address1 => grp_mcalcAA_fu_680_Lam_bufA9_address1,
        Lam_bufA9_ce1 => grp_mcalcAA_fu_680_Lam_bufA9_ce1,
        Lam_bufA9_q1 => Lam_bufA9_q1,
        Lam_bufA10a_address0 => grp_mcalcAA_fu_680_Lam_bufA10a_address0,
        Lam_bufA10a_ce0 => grp_mcalcAA_fu_680_Lam_bufA10a_ce0,
        Lam_bufA10a_q0 => Lam_bufA10a_q0,
        Lam_bufA10a_address1 => grp_mcalcAA_fu_680_Lam_bufA10a_address1,
        Lam_bufA10a_ce1 => grp_mcalcAA_fu_680_Lam_bufA10a_ce1,
        Lam_bufA10a_q1 => Lam_bufA10a_q1,
        Lam_bufA10b_address0 => grp_mcalcAA_fu_680_Lam_bufA10b_address0,
        Lam_bufA10b_ce0 => grp_mcalcAA_fu_680_Lam_bufA10b_ce0,
        Lam_bufA10b_q0 => Lam_bufA10b_q0,
        Lam_bufA10b_address1 => grp_mcalcAA_fu_680_Lam_bufA10b_address1,
        Lam_bufA10b_ce1 => grp_mcalcAA_fu_680_Lam_bufA10b_ce1,
        Lam_bufA10b_q1 => Lam_bufA10b_q1,
        Lam_bufA10c_address0 => grp_mcalcAA_fu_680_Lam_bufA10c_address0,
        Lam_bufA10c_ce0 => grp_mcalcAA_fu_680_Lam_bufA10c_ce0,
        Lam_bufA10c_q0 => Lam_bufA10c_q0,
        Lam_bufA10c_address1 => grp_mcalcAA_fu_680_Lam_bufA10c_address1,
        Lam_bufA10c_ce1 => grp_mcalcAA_fu_680_Lam_bufA10c_ce1,
        Lam_bufA10c_q1 => Lam_bufA10c_q1,
        SpEtaPrevA_address0 => grp_mcalcAA_fu_680_SpEtaPrevA_address0,
        SpEtaPrevA_ce0 => grp_mcalcAA_fu_680_SpEtaPrevA_ce0,
        SpEtaPrevA_q0 => SpEtaPrevA_q0,
        SpEtaPrevAa_address0 => grp_mcalcAA_fu_680_SpEtaPrevAa_address0,
        SpEtaPrevAa_ce0 => grp_mcalcAA_fu_680_SpEtaPrevAa_ce0,
        SpEtaPrevAa_q0 => SpEtaPrevAa_q0,
        SpEtaPrevAb_address0 => grp_mcalcAA_fu_680_SpEtaPrevAb_address0,
        SpEtaPrevAb_ce0 => grp_mcalcAA_fu_680_SpEtaPrevAb_ce0,
        SpEtaPrevAb_q0 => SpEtaPrevAb_q0,
        SpEtaPrevAc_address0 => grp_mcalcAA_fu_680_SpEtaPrevAc_address0,
        SpEtaPrevAc_ce0 => grp_mcalcAA_fu_680_SpEtaPrevAc_ce0,
        SpEtaPrevAc_q0 => SpEtaPrevAc_q0,
        SpEtaPrevAd_address0 => grp_mcalcAA_fu_680_SpEtaPrevAd_address0,
        SpEtaPrevAd_ce0 => grp_mcalcAA_fu_680_SpEtaPrevAd_ce0,
        SpEtaPrevAd_q0 => SpEtaPrevAd_q0,
        SpEtaPrevD_address0 => grp_mcalcAA_fu_680_SpEtaPrevD_address0,
        SpEtaPrevD_ce0 => grp_mcalcAA_fu_680_SpEtaPrevD_ce0,
        SpEtaPrevD_q0 => SpEtaPrevD_q0,
        SpEtaPrevDa_address0 => grp_mcalcAA_fu_680_SpEtaPrevDa_address0,
        SpEtaPrevDa_ce0 => grp_mcalcAA_fu_680_SpEtaPrevDa_ce0,
        SpEtaPrevDa_q0 => SpEtaPrevDa_q0,
        SpEtaPrevDb_address0 => grp_mcalcAA_fu_680_SpEtaPrevDb_address0,
        SpEtaPrevDb_ce0 => grp_mcalcAA_fu_680_SpEtaPrevDb_ce0,
        SpEtaPrevDb_q0 => SpEtaPrevDb_q0,
        SpEtaPrevDc_address0 => grp_mcalcAA_fu_680_SpEtaPrevDc_address0,
        SpEtaPrevDc_ce0 => grp_mcalcAA_fu_680_SpEtaPrevDc_ce0,
        SpEtaPrevDc_q0 => SpEtaPrevDc_q0,
        SpEtaPrevDd_address0 => grp_mcalcAA_fu_680_SpEtaPrevDd_address0,
        SpEtaPrevDd_ce0 => grp_mcalcAA_fu_680_SpEtaPrevDd_ce0,
        SpEtaPrevDd_q0 => SpEtaPrevDd_q0,
        Lam_bufB_address0 => grp_mcalcAA_fu_680_Lam_bufB_address0,
        Lam_bufB_ce0 => grp_mcalcAA_fu_680_Lam_bufB_ce0,
        Lam_bufB_q0 => Lam_bufB_q0,
        Lam_bufB_address1 => grp_mcalcAA_fu_680_Lam_bufB_address1,
        Lam_bufB_ce1 => grp_mcalcAA_fu_680_Lam_bufB_ce1,
        Lam_bufB_q1 => Lam_bufB_q1,
        Lam_bufB1a_address0 => grp_mcalcAA_fu_680_Lam_bufB1a_address0,
        Lam_bufB1a_ce0 => grp_mcalcAA_fu_680_Lam_bufB1a_ce0,
        Lam_bufB1a_q0 => Lam_bufB1a_q0,
        Lam_bufB1a_address1 => grp_mcalcAA_fu_680_Lam_bufB1a_address1,
        Lam_bufB1a_ce1 => grp_mcalcAA_fu_680_Lam_bufB1a_ce1,
        Lam_bufB1a_q1 => Lam_bufB1a_q1,
        Lam_bufB1b_address0 => grp_mcalcAA_fu_680_Lam_bufB1b_address0,
        Lam_bufB1b_ce0 => grp_mcalcAA_fu_680_Lam_bufB1b_ce0,
        Lam_bufB1b_q0 => Lam_bufB1b_q0,
        Lam_bufB1b_address1 => grp_mcalcAA_fu_680_Lam_bufB1b_address1,
        Lam_bufB1b_ce1 => grp_mcalcAA_fu_680_Lam_bufB1b_ce1,
        Lam_bufB1b_q1 => Lam_bufB1b_q1,
        Lam_bufB1c_address0 => grp_mcalcAA_fu_680_Lam_bufB1c_address0,
        Lam_bufB1c_ce0 => grp_mcalcAA_fu_680_Lam_bufB1c_ce0,
        Lam_bufB1c_q0 => Lam_bufB1c_q0,
        Lam_bufB1c_address1 => grp_mcalcAA_fu_680_Lam_bufB1c_address1,
        Lam_bufB1c_ce1 => grp_mcalcAA_fu_680_Lam_bufB1c_ce1,
        Lam_bufB1c_q1 => Lam_bufB1c_q1,
        Lam_bufB2_address0 => grp_mcalcAA_fu_680_Lam_bufB2_address0,
        Lam_bufB2_ce0 => grp_mcalcAA_fu_680_Lam_bufB2_ce0,
        Lam_bufB2_q0 => Lam_bufB2_q0,
        Lam_bufB2_address1 => grp_mcalcAA_fu_680_Lam_bufB2_address1,
        Lam_bufB2_ce1 => grp_mcalcAA_fu_680_Lam_bufB2_ce1,
        Lam_bufB2_q1 => Lam_bufB2_q1,
        Lam_bufB3a_address0 => grp_mcalcAA_fu_680_Lam_bufB3a_address0,
        Lam_bufB3a_ce0 => grp_mcalcAA_fu_680_Lam_bufB3a_ce0,
        Lam_bufB3a_q0 => Lam_bufB3a_q0,
        Lam_bufB3a_address1 => grp_mcalcAA_fu_680_Lam_bufB3a_address1,
        Lam_bufB3a_ce1 => grp_mcalcAA_fu_680_Lam_bufB3a_ce1,
        Lam_bufB3a_q1 => Lam_bufB3a_q1,
        Lam_bufB3b_address0 => grp_mcalcAA_fu_680_Lam_bufB3b_address0,
        Lam_bufB3b_ce0 => grp_mcalcAA_fu_680_Lam_bufB3b_ce0,
        Lam_bufB3b_q0 => Lam_bufB3b_q0,
        Lam_bufB3b_address1 => grp_mcalcAA_fu_680_Lam_bufB3b_address1,
        Lam_bufB3b_ce1 => grp_mcalcAA_fu_680_Lam_bufB3b_ce1,
        Lam_bufB3b_q1 => Lam_bufB3b_q1,
        Lam_bufB3c_address0 => grp_mcalcAA_fu_680_Lam_bufB3c_address0,
        Lam_bufB3c_ce0 => grp_mcalcAA_fu_680_Lam_bufB3c_ce0,
        Lam_bufB3c_q0 => Lam_bufB3c_q0,
        Lam_bufB3c_address1 => grp_mcalcAA_fu_680_Lam_bufB3c_address1,
        Lam_bufB3c_ce1 => grp_mcalcAA_fu_680_Lam_bufB3c_ce1,
        Lam_bufB3c_q1 => Lam_bufB3c_q1,
        Lam_bufB4_address0 => grp_mcalcAA_fu_680_Lam_bufB4_address0,
        Lam_bufB4_ce0 => grp_mcalcAA_fu_680_Lam_bufB4_ce0,
        Lam_bufB4_q0 => Lam_bufB4_q0,
        Lam_bufB4_address1 => grp_mcalcAA_fu_680_Lam_bufB4_address1,
        Lam_bufB4_ce1 => grp_mcalcAA_fu_680_Lam_bufB4_ce1,
        Lam_bufB4_q1 => Lam_bufB4_q1,
        Lam_bufB5a_address0 => grp_mcalcAA_fu_680_Lam_bufB5a_address0,
        Lam_bufB5a_ce0 => grp_mcalcAA_fu_680_Lam_bufB5a_ce0,
        Lam_bufB5a_q0 => Lam_bufB5a_q0,
        Lam_bufB5a_address1 => grp_mcalcAA_fu_680_Lam_bufB5a_address1,
        Lam_bufB5a_ce1 => grp_mcalcAA_fu_680_Lam_bufB5a_ce1,
        Lam_bufB5a_q1 => Lam_bufB5a_q1,
        Lam_bufB5b_address0 => grp_mcalcAA_fu_680_Lam_bufB5b_address0,
        Lam_bufB5b_ce0 => grp_mcalcAA_fu_680_Lam_bufB5b_ce0,
        Lam_bufB5b_q0 => Lam_bufB5b_q0,
        Lam_bufB5b_address1 => grp_mcalcAA_fu_680_Lam_bufB5b_address1,
        Lam_bufB5b_ce1 => grp_mcalcAA_fu_680_Lam_bufB5b_ce1,
        Lam_bufB5b_q1 => Lam_bufB5b_q1,
        Lam_bufB5c_address0 => grp_mcalcAA_fu_680_Lam_bufB5c_address0,
        Lam_bufB5c_ce0 => grp_mcalcAA_fu_680_Lam_bufB5c_ce0,
        Lam_bufB5c_q0 => Lam_bufB5c_q0,
        Lam_bufB5c_address1 => grp_mcalcAA_fu_680_Lam_bufB5c_address1,
        Lam_bufB5c_ce1 => grp_mcalcAA_fu_680_Lam_bufB5c_ce1,
        Lam_bufB5c_q1 => Lam_bufB5c_q1,
        Lam_bufB6_address0 => grp_mcalcAA_fu_680_Lam_bufB6_address0,
        Lam_bufB6_ce0 => grp_mcalcAA_fu_680_Lam_bufB6_ce0,
        Lam_bufB6_q0 => Lam_bufB6_q0,
        Lam_bufB6_address1 => grp_mcalcAA_fu_680_Lam_bufB6_address1,
        Lam_bufB6_ce1 => grp_mcalcAA_fu_680_Lam_bufB6_ce1,
        Lam_bufB6_q1 => Lam_bufB6_q1,
        Lam_bufB7a_address0 => grp_mcalcAA_fu_680_Lam_bufB7a_address0,
        Lam_bufB7a_ce0 => grp_mcalcAA_fu_680_Lam_bufB7a_ce0,
        Lam_bufB7a_q0 => Lam_bufB7a_q0,
        Lam_bufB7a_address1 => grp_mcalcAA_fu_680_Lam_bufB7a_address1,
        Lam_bufB7a_ce1 => grp_mcalcAA_fu_680_Lam_bufB7a_ce1,
        Lam_bufB7a_q1 => Lam_bufB7a_q1,
        Lam_bufB7b_address0 => grp_mcalcAA_fu_680_Lam_bufB7b_address0,
        Lam_bufB7b_ce0 => grp_mcalcAA_fu_680_Lam_bufB7b_ce0,
        Lam_bufB7b_q0 => Lam_bufB7b_q0,
        Lam_bufB7b_address1 => grp_mcalcAA_fu_680_Lam_bufB7b_address1,
        Lam_bufB7b_ce1 => grp_mcalcAA_fu_680_Lam_bufB7b_ce1,
        Lam_bufB7b_q1 => Lam_bufB7b_q1,
        Lam_bufB9a_address0 => grp_mcalcAA_fu_680_Lam_bufB9a_address0,
        Lam_bufB9a_ce0 => grp_mcalcAA_fu_680_Lam_bufB9a_ce0,
        Lam_bufB9a_q0 => Lam_bufB9a_q0,
        Lam_bufB9a_address1 => grp_mcalcAA_fu_680_Lam_bufB9a_address1,
        Lam_bufB9a_ce1 => grp_mcalcAA_fu_680_Lam_bufB9a_ce1,
        Lam_bufB9a_q1 => Lam_bufB9a_q1,
        Lam_bufB9b_address0 => grp_mcalcAA_fu_680_Lam_bufB9b_address0,
        Lam_bufB9b_ce0 => grp_mcalcAA_fu_680_Lam_bufB9b_ce0,
        Lam_bufB9b_q0 => Lam_bufB9b_q0,
        Lam_bufB9b_address1 => grp_mcalcAA_fu_680_Lam_bufB9b_address1,
        Lam_bufB9b_ce1 => grp_mcalcAA_fu_680_Lam_bufB9b_ce1,
        Lam_bufB9b_q1 => Lam_bufB9b_q1,
        Lam_bufB10_address0 => grp_mcalcAA_fu_680_Lam_bufB10_address0,
        Lam_bufB10_ce0 => grp_mcalcAA_fu_680_Lam_bufB10_ce0,
        Lam_bufB10_q0 => Lam_bufB10_q0,
        Lam_bufB10_address1 => grp_mcalcAA_fu_680_Lam_bufB10_address1,
        Lam_bufB10_ce1 => grp_mcalcAA_fu_680_Lam_bufB10_ce1,
        Lam_bufB10_q1 => Lam_bufB10_q1,
        SpEtaPrevB_address0 => grp_mcalcAA_fu_680_SpEtaPrevB_address0,
        SpEtaPrevB_ce0 => grp_mcalcAA_fu_680_SpEtaPrevB_ce0,
        SpEtaPrevB_q0 => SpEtaPrevB_q0,
        SpEtaPrevBa_address0 => grp_mcalcAA_fu_680_SpEtaPrevBa_address0,
        SpEtaPrevBa_ce0 => grp_mcalcAA_fu_680_SpEtaPrevBa_ce0,
        SpEtaPrevBa_q0 => SpEtaPrevBa_q0,
        SpEtaPrevBb_address0 => grp_mcalcAA_fu_680_SpEtaPrevBb_address0,
        SpEtaPrevBb_ce0 => grp_mcalcAA_fu_680_SpEtaPrevBb_ce0,
        SpEtaPrevBb_q0 => SpEtaPrevBb_q0,
        SpEtaPrevBc_address0 => grp_mcalcAA_fu_680_SpEtaPrevBc_address0,
        SpEtaPrevBc_ce0 => grp_mcalcAA_fu_680_SpEtaPrevBc_ce0,
        SpEtaPrevBc_q0 => SpEtaPrevBc_q0,
        SpEtaPrevBd_address0 => grp_mcalcAA_fu_680_SpEtaPrevBd_address0,
        SpEtaPrevBd_ce0 => grp_mcalcAA_fu_680_SpEtaPrevBd_ce0,
        SpEtaPrevBd_q0 => SpEtaPrevBd_q0,
        SpEtaPrevE_address0 => grp_mcalcAA_fu_680_SpEtaPrevE_address0,
        SpEtaPrevE_ce0 => grp_mcalcAA_fu_680_SpEtaPrevE_ce0,
        SpEtaPrevE_q0 => SpEtaPrevE_q0,
        SpEtaPrevEa_address0 => grp_mcalcAA_fu_680_SpEtaPrevEa_address0,
        SpEtaPrevEa_ce0 => grp_mcalcAA_fu_680_SpEtaPrevEa_ce0,
        SpEtaPrevEa_q0 => SpEtaPrevEa_q0,
        SpEtaPrevEb_address0 => grp_mcalcAA_fu_680_SpEtaPrevEb_address0,
        SpEtaPrevEb_ce0 => grp_mcalcAA_fu_680_SpEtaPrevEb_ce0,
        SpEtaPrevEb_q0 => SpEtaPrevEb_q0,
        SpEtaPrevEc_address0 => grp_mcalcAA_fu_680_SpEtaPrevEc_address0,
        SpEtaPrevEc_ce0 => grp_mcalcAA_fu_680_SpEtaPrevEc_ce0,
        SpEtaPrevEc_q0 => SpEtaPrevEc_q0,
        SpEtaPrevEd_address0 => grp_mcalcAA_fu_680_SpEtaPrevEd_address0,
        SpEtaPrevEd_ce0 => grp_mcalcAA_fu_680_SpEtaPrevEd_ce0,
        SpEtaPrevEd_q0 => SpEtaPrevEd_q0,
        nIterationCounter => nIterationCounter,
        ap_return_0 => grp_mcalcAA_fu_680_ap_return_0,
        ap_return_1 => grp_mcalcAA_fu_680_ap_return_1,
        ap_return_2 => grp_mcalcAA_fu_680_ap_return_2,
        ap_return_3 => grp_mcalcAA_fu_680_ap_return_3,
        ap_return_4 => grp_mcalcAA_fu_680_ap_return_4,
        ap_return_5 => grp_mcalcAA_fu_680_ap_return_5,
        ap_return_6 => grp_mcalcAA_fu_680_ap_return_6,
        ap_return_7 => grp_mcalcAA_fu_680_ap_return_7,
        ap_return_8 => grp_mcalcAA_fu_680_ap_return_8,
        ap_return_9 => grp_mcalcAA_fu_680_ap_return_9,
        ap_return_10 => grp_mcalcAA_fu_680_ap_return_10,
        ap_return_11 => grp_mcalcAA_fu_680_ap_return_11,
        ap_return_12 => grp_mcalcAA_fu_680_ap_return_12,
        ap_return_13 => grp_mcalcAA_fu_680_ap_return_13,
        ap_return_14 => grp_mcalcAA_fu_680_ap_return_14,
        ap_return_15 => grp_mcalcAA_fu_680_ap_return_15,
        ap_return_16 => grp_mcalcAA_fu_680_ap_return_16,
        ap_return_17 => grp_mcalcAA_fu_680_ap_return_17,
        ap_return_18 => grp_mcalcAA_fu_680_ap_return_18,
        ap_return_19 => grp_mcalcAA_fu_680_ap_return_19,
        ap_return_20 => grp_mcalcAA_fu_680_ap_return_20,
        ap_return_21 => grp_mcalcAA_fu_680_ap_return_21,
        ap_return_22 => grp_mcalcAA_fu_680_ap_return_22,
        ap_return_23 => grp_mcalcAA_fu_680_ap_return_23,
        ap_return_24 => grp_mcalcAA_fu_680_ap_return_24,
        ap_return_25 => grp_mcalcAA_fu_680_ap_return_25,
        ap_return_26 => grp_mcalcAA_fu_680_ap_return_26,
        ap_return_27 => grp_mcalcAA_fu_680_ap_return_27,
        ap_return_28 => grp_mcalcAA_fu_680_ap_return_28,
        ap_return_29 => grp_mcalcAA_fu_680_ap_return_29,
        ap_return_30 => grp_mcalcAA_fu_680_ap_return_30,
        ap_return_31 => grp_mcalcAA_fu_680_ap_return_31,
        ap_return_32 => grp_mcalcAA_fu_680_ap_return_32,
        ap_return_33 => grp_mcalcAA_fu_680_ap_return_33,
        ap_return_34 => grp_mcalcAA_fu_680_ap_return_34,
        ap_return_35 => grp_mcalcAA_fu_680_ap_return_35,
        ap_return_36 => grp_mcalcAA_fu_680_ap_return_36,
        ap_return_37 => grp_mcalcAA_fu_680_ap_return_37,
        ap_return_38 => grp_mcalcAA_fu_680_ap_return_38,
        ap_return_39 => grp_mcalcAA_fu_680_ap_return_39,
        ap_return_40 => grp_mcalcAA_fu_680_ap_return_40,
        ap_return_41 => grp_mcalcAA_fu_680_ap_return_41,
        ap_return_42 => grp_mcalcAA_fu_680_ap_return_42,
        ap_return_43 => grp_mcalcAA_fu_680_ap_return_43,
        ap_return_44 => grp_mcalcAA_fu_680_ap_return_44,
        ap_return_45 => grp_mcalcAA_fu_680_ap_return_45,
        ap_return_46 => grp_mcalcAA_fu_680_ap_return_46,
        ap_return_47 => grp_mcalcAA_fu_680_ap_return_47,
        ap_return_48 => grp_mcalcAA_fu_680_ap_return_48,
        ap_return_49 => grp_mcalcAA_fu_680_ap_return_49,
        ap_return_50 => grp_mcalcAA_fu_680_ap_return_50,
        ap_return_51 => grp_mcalcAA_fu_680_ap_return_51,
        ap_return_52 => grp_mcalcAA_fu_680_ap_return_52,
        ap_return_53 => grp_mcalcAA_fu_680_ap_return_53,
        ap_return_54 => grp_mcalcAA_fu_680_ap_return_54,
        ap_return_55 => grp_mcalcAA_fu_680_ap_return_55,
        ap_return_56 => grp_mcalcAA_fu_680_ap_return_56,
        ap_return_57 => grp_mcalcAA_fu_680_ap_return_57,
        ap_return_58 => grp_mcalcAA_fu_680_ap_return_58,
        ap_return_59 => grp_mcalcAA_fu_680_ap_return_59,
        ap_return_60 => grp_mcalcAA_fu_680_ap_return_60,
        ap_return_61 => grp_mcalcAA_fu_680_ap_return_61,
        ap_return_62 => grp_mcalcAA_fu_680_ap_return_62,
        ap_return_63 => grp_mcalcAA_fu_680_ap_return_63,
        ap_return_64 => grp_mcalcAA_fu_680_ap_return_64,
        ap_return_65 => grp_mcalcAA_fu_680_ap_return_65,
        ap_return_66 => grp_mcalcAA_fu_680_ap_return_66,
        ap_return_67 => grp_mcalcAA_fu_680_ap_return_67,
        ap_return_68 => grp_mcalcAA_fu_680_ap_return_68,
        ap_return_69 => grp_mcalcAA_fu_680_ap_return_69,
        ap_return_70 => grp_mcalcAA_fu_680_ap_return_70,
        ap_return_71 => grp_mcalcAA_fu_680_ap_return_71,
        ap_return_72 => grp_mcalcAA_fu_680_ap_return_72,
        ap_return_73 => grp_mcalcAA_fu_680_ap_return_73,
        ap_return_74 => grp_mcalcAA_fu_680_ap_return_74,
        ap_return_75 => grp_mcalcAA_fu_680_ap_return_75,
        ap_return_76 => grp_mcalcAA_fu_680_ap_return_76,
        ap_return_77 => grp_mcalcAA_fu_680_ap_return_77,
        ap_return_78 => grp_mcalcAA_fu_680_ap_return_78,
        ap_return_79 => grp_mcalcAA_fu_680_ap_return_79,
        ap_return_80 => grp_mcalcAA_fu_680_ap_return_80,
        ap_return_81 => grp_mcalcAA_fu_680_ap_return_81,
        ap_return_82 => grp_mcalcAA_fu_680_ap_return_82,
        ap_return_83 => grp_mcalcAA_fu_680_ap_return_83,
        ap_return_84 => grp_mcalcAA_fu_680_ap_return_84,
        ap_return_85 => grp_mcalcAA_fu_680_ap_return_85,
        ap_return_86 => grp_mcalcAA_fu_680_ap_return_86,
        ap_return_87 => grp_mcalcAA_fu_680_ap_return_87,
        ap_return_88 => grp_mcalcAA_fu_680_ap_return_88,
        ap_return_89 => grp_mcalcAA_fu_680_ap_return_89,
        ap_return_90 => grp_mcalcAA_fu_680_ap_return_90,
        ap_return_91 => grp_mcalcAA_fu_680_ap_return_91,
        ap_return_92 => grp_mcalcAA_fu_680_ap_return_92,
        ap_return_93 => grp_mcalcAA_fu_680_ap_return_93,
        ap_return_94 => grp_mcalcAA_fu_680_ap_return_94,
        ap_return_95 => grp_mcalcAA_fu_680_ap_return_95,
        ap_return_96 => grp_mcalcAA_fu_680_ap_return_96,
        ap_return_97 => grp_mcalcAA_fu_680_ap_return_97,
        ap_return_98 => grp_mcalcAA_fu_680_ap_return_98,
        ap_return_99 => grp_mcalcAA_fu_680_ap_return_99,
        ap_return_100 => grp_mcalcAA_fu_680_ap_return_100,
        ap_return_101 => grp_mcalcAA_fu_680_ap_return_101,
        ap_return_102 => grp_mcalcAA_fu_680_ap_return_102,
        ap_return_103 => grp_mcalcAA_fu_680_ap_return_103,
        ap_return_104 => grp_mcalcAA_fu_680_ap_return_104,
        ap_return_105 => grp_mcalcAA_fu_680_ap_return_105,
        ap_return_106 => grp_mcalcAA_fu_680_ap_return_106,
        ap_return_107 => grp_mcalcAA_fu_680_ap_return_107,
        ap_return_108 => grp_mcalcAA_fu_680_ap_return_108,
        ap_return_109 => grp_mcalcAA_fu_680_ap_return_109,
        ap_return_110 => grp_mcalcAA_fu_680_ap_return_110,
        ap_return_111 => grp_mcalcAA_fu_680_ap_return_111,
        ap_return_112 => grp_mcalcAA_fu_680_ap_return_112,
        ap_return_113 => grp_mcalcAA_fu_680_ap_return_113,
        ap_return_114 => grp_mcalcAA_fu_680_ap_return_114,
        ap_return_115 => grp_mcalcAA_fu_680_ap_return_115,
        ap_return_116 => grp_mcalcAA_fu_680_ap_return_116,
        ap_return_117 => grp_mcalcAA_fu_680_ap_return_117,
        ap_return_118 => grp_mcalcAA_fu_680_ap_return_118,
        ap_return_119 => grp_mcalcAA_fu_680_ap_return_119,
        ap_return_120 => grp_mcalcAA_fu_680_ap_return_120,
        ap_return_121 => grp_mcalcAA_fu_680_ap_return_121,
        ap_return_122 => grp_mcalcAA_fu_680_ap_return_122,
        ap_return_123 => grp_mcalcAA_fu_680_ap_return_123,
        ap_return_124 => grp_mcalcAA_fu_680_ap_return_124,
        ap_return_125 => grp_mcalcAA_fu_680_ap_return_125,
        ap_return_126 => grp_mcalcAA_fu_680_ap_return_126,
        ap_return_127 => grp_mcalcAA_fu_680_ap_return_127,
        ap_return_128 => grp_mcalcAA_fu_680_ap_return_128,
        ap_return_129 => grp_mcalcAA_fu_680_ap_return_129,
        ap_return_130 => grp_mcalcAA_fu_680_ap_return_130,
        ap_return_131 => grp_mcalcAA_fu_680_ap_return_131,
        ap_return_132 => grp_mcalcAA_fu_680_ap_return_132,
        ap_return_133 => grp_mcalcAA_fu_680_ap_return_133,
        ap_return_134 => grp_mcalcAA_fu_680_ap_return_134,
        ap_return_135 => grp_mcalcAA_fu_680_ap_return_135,
        ap_return_136 => grp_mcalcAA_fu_680_ap_return_136,
        ap_return_137 => grp_mcalcAA_fu_680_ap_return_137,
        ap_return_138 => grp_mcalcAA_fu_680_ap_return_138,
        ap_return_139 => grp_mcalcAA_fu_680_ap_return_139,
        ap_return_140 => grp_mcalcAA_fu_680_ap_return_140,
        ap_return_141 => grp_mcalcAA_fu_680_ap_return_141,
        ap_return_142 => grp_mcalcAA_fu_680_ap_return_142,
        ap_return_143 => grp_mcalcAA_fu_680_ap_return_143,
        ap_return_144 => grp_mcalcAA_fu_680_ap_return_144,
        ap_return_145 => grp_mcalcAA_fu_680_ap_return_145,
        ap_return_146 => grp_mcalcAA_fu_680_ap_return_146,
        ap_return_147 => grp_mcalcAA_fu_680_ap_return_147,
        ap_return_148 => grp_mcalcAA_fu_680_ap_return_148,
        ap_return_149 => grp_mcalcAA_fu_680_ap_return_149,
        ap_return_150 => grp_mcalcAA_fu_680_ap_return_150,
        ap_return_151 => grp_mcalcAA_fu_680_ap_return_151,
        ap_return_152 => grp_mcalcAA_fu_680_ap_return_152,
        ap_return_153 => grp_mcalcAA_fu_680_ap_return_153,
        ap_return_154 => grp_mcalcAA_fu_680_ap_return_154,
        ap_return_155 => grp_mcalcAA_fu_680_ap_return_155,
        ap_return_156 => grp_mcalcAA_fu_680_ap_return_156,
        ap_return_157 => grp_mcalcAA_fu_680_ap_return_157,
        ap_return_158 => grp_mcalcAA_fu_680_ap_return_158,
        ap_return_159 => grp_mcalcAA_fu_680_ap_return_159,
        ap_return_160 => grp_mcalcAA_fu_680_ap_return_160,
        ap_return_161 => grp_mcalcAA_fu_680_ap_return_161,
        ap_return_162 => grp_mcalcAA_fu_680_ap_return_162,
        ap_return_163 => grp_mcalcAA_fu_680_ap_return_163,
        ap_return_164 => grp_mcalcAA_fu_680_ap_return_164,
        ap_return_165 => grp_mcalcAA_fu_680_ap_return_165,
        ap_return_166 => grp_mcalcAA_fu_680_ap_return_166,
        ap_return_167 => grp_mcalcAA_fu_680_ap_return_167,
        ap_return_168 => grp_mcalcAA_fu_680_ap_return_168,
        ap_return_169 => grp_mcalcAA_fu_680_ap_return_169,
        ap_return_170 => grp_mcalcAA_fu_680_ap_return_170,
        ap_return_171 => grp_mcalcAA_fu_680_ap_return_171,
        ap_return_172 => grp_mcalcAA_fu_680_ap_return_172,
        ap_return_173 => grp_mcalcAA_fu_680_ap_return_173,
        ap_return_174 => grp_mcalcAA_fu_680_ap_return_174,
        ap_return_175 => grp_mcalcAA_fu_680_ap_return_175,
        ap_return_176 => grp_mcalcAA_fu_680_ap_return_176,
        ap_return_177 => grp_mcalcAA_fu_680_ap_return_177,
        ap_return_178 => grp_mcalcAA_fu_680_ap_return_178,
        ap_return_179 => grp_mcalcAA_fu_680_ap_return_179,
        ap_return_180 => grp_mcalcAA_fu_680_ap_return_180,
        ap_return_181 => grp_mcalcAA_fu_680_ap_return_181,
        ap_return_182 => grp_mcalcAA_fu_680_ap_return_182,
        ap_return_183 => grp_mcalcAA_fu_680_ap_return_183,
        ap_return_184 => grp_mcalcAA_fu_680_ap_return_184,
        ap_return_185 => grp_mcalcAA_fu_680_ap_return_185,
        ap_return_186 => grp_mcalcAA_fu_680_ap_return_186,
        ap_return_187 => grp_mcalcAA_fu_680_ap_return_187,
        ap_return_188 => grp_mcalcAA_fu_680_ap_return_188,
        ap_return_189 => grp_mcalcAA_fu_680_ap_return_189,
        ap_return_190 => grp_mcalcAA_fu_680_ap_return_190,
        ap_return_191 => grp_mcalcAA_fu_680_ap_return_191,
        ap_return_192 => grp_mcalcAA_fu_680_ap_return_192,
        ap_return_193 => grp_mcalcAA_fu_680_ap_return_193,
        ap_return_194 => grp_mcalcAA_fu_680_ap_return_194,
        ap_return_195 => grp_mcalcAA_fu_680_ap_return_195,
        ap_return_196 => grp_mcalcAA_fu_680_ap_return_196,
        ap_return_197 => grp_mcalcAA_fu_680_ap_return_197,
        ap_return_198 => grp_mcalcAA_fu_680_ap_return_198,
        ap_return_199 => grp_mcalcAA_fu_680_ap_return_199,
        ap_return_200 => grp_mcalcAA_fu_680_ap_return_200,
        ap_return_201 => grp_mcalcAA_fu_680_ap_return_201,
        ap_return_202 => grp_mcalcAA_fu_680_ap_return_202,
        ap_return_203 => grp_mcalcAA_fu_680_ap_return_203,
        ap_return_204 => grp_mcalcAA_fu_680_ap_return_204,
        ap_return_205 => grp_mcalcAA_fu_680_ap_return_205,
        ap_return_206 => grp_mcalcAA_fu_680_ap_return_206,
        ap_return_207 => grp_mcalcAA_fu_680_ap_return_207,
        ap_return_208 => grp_mcalcAA_fu_680_ap_return_208,
        ap_return_209 => grp_mcalcAA_fu_680_ap_return_209,
        ap_return_210 => grp_mcalcAA_fu_680_ap_return_210,
        ap_return_211 => grp_mcalcAA_fu_680_ap_return_211,
        ap_return_212 => grp_mcalcAA_fu_680_ap_return_212,
        ap_return_213 => grp_mcalcAA_fu_680_ap_return_213,
        ap_return_214 => grp_mcalcAA_fu_680_ap_return_214,
        ap_return_215 => grp_mcalcAA_fu_680_ap_return_215,
        ap_return_216 => grp_mcalcAA_fu_680_ap_return_216,
        ap_return_217 => grp_mcalcAA_fu_680_ap_return_217,
        ap_return_218 => grp_mcalcAA_fu_680_ap_return_218,
        ap_return_219 => grp_mcalcAA_fu_680_ap_return_219,
        ap_return_220 => grp_mcalcAA_fu_680_ap_return_220,
        ap_return_221 => grp_mcalcAA_fu_680_ap_return_221,
        ap_return_222 => grp_mcalcAA_fu_680_ap_return_222,
        ap_return_223 => grp_mcalcAA_fu_680_ap_return_223,
        ap_return_224 => grp_mcalcAA_fu_680_ap_return_224,
        ap_return_225 => grp_mcalcAA_fu_680_ap_return_225,
        ap_return_226 => grp_mcalcAA_fu_680_ap_return_226,
        ap_return_227 => grp_mcalcAA_fu_680_ap_return_227,
        ap_return_228 => grp_mcalcAA_fu_680_ap_return_228,
        ap_return_229 => grp_mcalcAA_fu_680_ap_return_229,
        ap_return_230 => grp_mcalcAA_fu_680_ap_return_230,
        ap_return_231 => grp_mcalcAA_fu_680_ap_return_231,
        ap_return_232 => grp_mcalcAA_fu_680_ap_return_232,
        ap_return_233 => grp_mcalcAA_fu_680_ap_return_233);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    Eta_tabe_0 <= grp_mcalcAA_fu_680_ap_return_117;

    Eta_tabe_0_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabe_0_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabe_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabe_1 <= grp_mcalcAA_fu_680_ap_return_118;

    Eta_tabe_1_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabe_1_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabe_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabe_2 <= grp_mcalcAA_fu_680_ap_return_119;

    Eta_tabe_2_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabe_2_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabe_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabf_0 <= grp_mcalcAA_fu_680_ap_return_126;

    Eta_tabf_0_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabf_0_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabf_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabf_1 <= grp_mcalcAA_fu_680_ap_return_127;
    Eta_tabf_10 <= grp_mcalcAA_fu_680_ap_return_136;

    Eta_tabf_10_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabf_10_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabf_10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabf_11 <= grp_mcalcAA_fu_680_ap_return_137;

    Eta_tabf_11_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabf_11_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabf_11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabf_12 <= grp_mcalcAA_fu_680_ap_return_138;

    Eta_tabf_12_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabf_12_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabf_12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabf_13 <= grp_mcalcAA_fu_680_ap_return_139;

    Eta_tabf_13_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabf_13_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabf_13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabf_14 <= grp_mcalcAA_fu_680_ap_return_140;

    Eta_tabf_14_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabf_14_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabf_14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabf_15 <= grp_mcalcAA_fu_680_ap_return_141;

    Eta_tabf_15_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabf_15_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabf_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabf_16 <= grp_mcalcAA_fu_680_ap_return_142;

    Eta_tabf_16_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabf_16_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabf_16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabf_17 <= grp_mcalcAA_fu_680_ap_return_143;

    Eta_tabf_17_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabf_17_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabf_17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    Eta_tabf_1_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabf_1_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabf_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabf_2 <= grp_mcalcAA_fu_680_ap_return_128;

    Eta_tabf_2_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabf_2_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabf_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabf_3 <= grp_mcalcAA_fu_680_ap_return_129;

    Eta_tabf_3_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabf_3_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabf_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabf_4 <= grp_mcalcAA_fu_680_ap_return_130;

    Eta_tabf_4_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabf_4_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabf_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabf_5 <= grp_mcalcAA_fu_680_ap_return_131;

    Eta_tabf_5_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabf_5_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabf_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabf_6 <= grp_mcalcAA_fu_680_ap_return_132;

    Eta_tabf_6_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabf_6_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabf_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabf_7 <= grp_mcalcAA_fu_680_ap_return_133;

    Eta_tabf_7_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabf_7_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabf_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabf_8 <= grp_mcalcAA_fu_680_ap_return_134;

    Eta_tabf_8_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabf_8_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabf_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabf_9 <= grp_mcalcAA_fu_680_ap_return_135;

    Eta_tabf_9_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabf_9_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabf_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabg_0 <= grp_mcalcAA_fu_680_ap_return_180;

    Eta_tabg_0_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabg_0_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabg_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabg_1 <= grp_mcalcAA_fu_680_ap_return_181;
    Eta_tabg_10 <= grp_mcalcAA_fu_680_ap_return_190;

    Eta_tabg_10_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabg_10_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabg_10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabg_11 <= grp_mcalcAA_fu_680_ap_return_191;

    Eta_tabg_11_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabg_11_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabg_11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabg_12 <= grp_mcalcAA_fu_680_ap_return_192;

    Eta_tabg_12_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabg_12_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabg_12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabg_13 <= grp_mcalcAA_fu_680_ap_return_193;

    Eta_tabg_13_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabg_13_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabg_13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabg_14 <= grp_mcalcAA_fu_680_ap_return_194;

    Eta_tabg_14_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabg_14_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabg_14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabg_15 <= grp_mcalcAA_fu_680_ap_return_195;

    Eta_tabg_15_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabg_15_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabg_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabg_16 <= grp_mcalcAA_fu_680_ap_return_196;

    Eta_tabg_16_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabg_16_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabg_16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabg_17 <= grp_mcalcAA_fu_680_ap_return_197;

    Eta_tabg_17_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabg_17_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabg_17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    Eta_tabg_1_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabg_1_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabg_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabg_2 <= grp_mcalcAA_fu_680_ap_return_182;

    Eta_tabg_2_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabg_2_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabg_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabg_3 <= grp_mcalcAA_fu_680_ap_return_183;

    Eta_tabg_3_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabg_3_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabg_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabg_4 <= grp_mcalcAA_fu_680_ap_return_184;

    Eta_tabg_4_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabg_4_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabg_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabg_5 <= grp_mcalcAA_fu_680_ap_return_185;

    Eta_tabg_5_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabg_5_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabg_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabg_6 <= grp_mcalcAA_fu_680_ap_return_186;

    Eta_tabg_6_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabg_6_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabg_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabg_7 <= grp_mcalcAA_fu_680_ap_return_187;

    Eta_tabg_7_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabg_7_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabg_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabg_8 <= grp_mcalcAA_fu_680_ap_return_188;

    Eta_tabg_8_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabg_8_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabg_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabg_9 <= grp_mcalcAA_fu_680_ap_return_189;

    Eta_tabg_9_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabg_9_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabg_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabx_0 <= grp_mcalcAA_fu_680_ap_return_0;

    Eta_tabx_0_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabx_0_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabx_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabx_1 <= grp_mcalcAA_fu_680_ap_return_1;

    Eta_tabx_1_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabx_1_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabx_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabx_2 <= grp_mcalcAA_fu_680_ap_return_2;

    Eta_tabx_2_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabx_2_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabx_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_taby_0 <= grp_mcalcAA_fu_680_ap_return_9;

    Eta_taby_0_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_taby_0_ap_vld <= ap_const_logic_1;
        else 
            Eta_taby_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_taby_1 <= grp_mcalcAA_fu_680_ap_return_10;
    Eta_taby_10 <= grp_mcalcAA_fu_680_ap_return_19;

    Eta_taby_10_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_taby_10_ap_vld <= ap_const_logic_1;
        else 
            Eta_taby_10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_taby_11 <= grp_mcalcAA_fu_680_ap_return_20;

    Eta_taby_11_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_taby_11_ap_vld <= ap_const_logic_1;
        else 
            Eta_taby_11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_taby_12 <= grp_mcalcAA_fu_680_ap_return_21;

    Eta_taby_12_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_taby_12_ap_vld <= ap_const_logic_1;
        else 
            Eta_taby_12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_taby_13 <= grp_mcalcAA_fu_680_ap_return_22;

    Eta_taby_13_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_taby_13_ap_vld <= ap_const_logic_1;
        else 
            Eta_taby_13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_taby_14 <= grp_mcalcAA_fu_680_ap_return_23;

    Eta_taby_14_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_taby_14_ap_vld <= ap_const_logic_1;
        else 
            Eta_taby_14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_taby_15 <= grp_mcalcAA_fu_680_ap_return_24;

    Eta_taby_15_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_taby_15_ap_vld <= ap_const_logic_1;
        else 
            Eta_taby_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_taby_16 <= grp_mcalcAA_fu_680_ap_return_25;

    Eta_taby_16_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_taby_16_ap_vld <= ap_const_logic_1;
        else 
            Eta_taby_16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_taby_17 <= grp_mcalcAA_fu_680_ap_return_26;

    Eta_taby_17_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_taby_17_ap_vld <= ap_const_logic_1;
        else 
            Eta_taby_17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    Eta_taby_1_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_taby_1_ap_vld <= ap_const_logic_1;
        else 
            Eta_taby_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_taby_2 <= grp_mcalcAA_fu_680_ap_return_11;

    Eta_taby_2_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_taby_2_ap_vld <= ap_const_logic_1;
        else 
            Eta_taby_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_taby_3 <= grp_mcalcAA_fu_680_ap_return_12;

    Eta_taby_3_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_taby_3_ap_vld <= ap_const_logic_1;
        else 
            Eta_taby_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_taby_4 <= grp_mcalcAA_fu_680_ap_return_13;

    Eta_taby_4_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_taby_4_ap_vld <= ap_const_logic_1;
        else 
            Eta_taby_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_taby_5 <= grp_mcalcAA_fu_680_ap_return_14;

    Eta_taby_5_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_taby_5_ap_vld <= ap_const_logic_1;
        else 
            Eta_taby_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_taby_6 <= grp_mcalcAA_fu_680_ap_return_15;

    Eta_taby_6_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_taby_6_ap_vld <= ap_const_logic_1;
        else 
            Eta_taby_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_taby_7 <= grp_mcalcAA_fu_680_ap_return_16;

    Eta_taby_7_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_taby_7_ap_vld <= ap_const_logic_1;
        else 
            Eta_taby_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_taby_8 <= grp_mcalcAA_fu_680_ap_return_17;

    Eta_taby_8_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_taby_8_ap_vld <= ap_const_logic_1;
        else 
            Eta_taby_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_taby_9 <= grp_mcalcAA_fu_680_ap_return_18;

    Eta_taby_9_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_taby_9_ap_vld <= ap_const_logic_1;
        else 
            Eta_taby_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabz_0 <= grp_mcalcAA_fu_680_ap_return_63;

    Eta_tabz_0_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabz_0_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabz_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabz_1 <= grp_mcalcAA_fu_680_ap_return_64;
    Eta_tabz_10 <= grp_mcalcAA_fu_680_ap_return_73;

    Eta_tabz_10_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabz_10_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabz_10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabz_11 <= grp_mcalcAA_fu_680_ap_return_74;

    Eta_tabz_11_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabz_11_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabz_11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabz_12 <= grp_mcalcAA_fu_680_ap_return_75;

    Eta_tabz_12_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabz_12_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabz_12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabz_13 <= grp_mcalcAA_fu_680_ap_return_76;

    Eta_tabz_13_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabz_13_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabz_13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabz_14 <= grp_mcalcAA_fu_680_ap_return_77;

    Eta_tabz_14_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabz_14_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabz_14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabz_15 <= grp_mcalcAA_fu_680_ap_return_78;

    Eta_tabz_15_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabz_15_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabz_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabz_16 <= grp_mcalcAA_fu_680_ap_return_79;

    Eta_tabz_16_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabz_16_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabz_16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabz_17 <= grp_mcalcAA_fu_680_ap_return_80;

    Eta_tabz_17_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabz_17_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabz_17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    Eta_tabz_1_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabz_1_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabz_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabz_2 <= grp_mcalcAA_fu_680_ap_return_65;

    Eta_tabz_2_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabz_2_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabz_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabz_3 <= grp_mcalcAA_fu_680_ap_return_66;

    Eta_tabz_3_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabz_3_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabz_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabz_4 <= grp_mcalcAA_fu_680_ap_return_67;

    Eta_tabz_4_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabz_4_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabz_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabz_5 <= grp_mcalcAA_fu_680_ap_return_68;

    Eta_tabz_5_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabz_5_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabz_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabz_6 <= grp_mcalcAA_fu_680_ap_return_69;

    Eta_tabz_6_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabz_6_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabz_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabz_7 <= grp_mcalcAA_fu_680_ap_return_70;

    Eta_tabz_7_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabz_7_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabz_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabz_8 <= grp_mcalcAA_fu_680_ap_return_71;

    Eta_tabz_8_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabz_8_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabz_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Eta_tabz_9 <= grp_mcalcAA_fu_680_ap_return_72;

    Eta_tabz_9_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Eta_tabz_9_ap_vld <= ap_const_logic_1;
        else 
            Eta_tabz_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_buf10_address0 <= grp_mcalcAA_fu_680_Lam_buf10_address0;
    Lam_buf10_address1 <= grp_mcalcAA_fu_680_Lam_buf10_address1;
    Lam_buf10_ce0 <= grp_mcalcAA_fu_680_Lam_buf10_ce0;
    Lam_buf10_ce1 <= grp_mcalcAA_fu_680_Lam_buf10_ce1;
    Lam_buf10a_address0 <= grp_mcalcAA_fu_680_Lam_buf10a_address0;
    Lam_buf10a_address1 <= grp_mcalcAA_fu_680_Lam_buf10a_address1;
    Lam_buf10a_ce0 <= grp_mcalcAA_fu_680_Lam_buf10a_ce0;
    Lam_buf10a_ce1 <= grp_mcalcAA_fu_680_Lam_buf10a_ce1;
    Lam_buf8_address0 <= grp_mcalcAA_fu_680_Lam_buf8_address0;
    Lam_buf8_address1 <= grp_mcalcAA_fu_680_Lam_buf8_address1;
    Lam_buf8_ce0 <= grp_mcalcAA_fu_680_Lam_buf8_ce0;
    Lam_buf8_ce1 <= grp_mcalcAA_fu_680_Lam_buf8_ce1;
    Lam_bufA10a_address0 <= grp_mcalcAA_fu_680_Lam_bufA10a_address0;
    Lam_bufA10a_address1 <= grp_mcalcAA_fu_680_Lam_bufA10a_address1;
    Lam_bufA10a_ce0 <= grp_mcalcAA_fu_680_Lam_bufA10a_ce0;
    Lam_bufA10a_ce1 <= grp_mcalcAA_fu_680_Lam_bufA10a_ce1;
    Lam_bufA10b_address0 <= grp_mcalcAA_fu_680_Lam_bufA10b_address0;
    Lam_bufA10b_address1 <= grp_mcalcAA_fu_680_Lam_bufA10b_address1;
    Lam_bufA10b_ce0 <= grp_mcalcAA_fu_680_Lam_bufA10b_ce0;
    Lam_bufA10b_ce1 <= grp_mcalcAA_fu_680_Lam_bufA10b_ce1;
    Lam_bufA10c_address0 <= grp_mcalcAA_fu_680_Lam_bufA10c_address0;
    Lam_bufA10c_address1 <= grp_mcalcAA_fu_680_Lam_bufA10c_address1;
    Lam_bufA10c_ce0 <= grp_mcalcAA_fu_680_Lam_bufA10c_ce0;
    Lam_bufA10c_ce1 <= grp_mcalcAA_fu_680_Lam_bufA10c_ce1;
    Lam_bufA1_address0 <= grp_mcalcAA_fu_680_Lam_bufA1_address0;
    Lam_bufA1_address1 <= grp_mcalcAA_fu_680_Lam_bufA1_address1;
    Lam_bufA1_ce0 <= grp_mcalcAA_fu_680_Lam_bufA1_ce0;
    Lam_bufA1_ce1 <= grp_mcalcAA_fu_680_Lam_bufA1_ce1;
    Lam_bufA2a_address0 <= grp_mcalcAA_fu_680_Lam_bufA2a_address0;
    Lam_bufA2a_address1 <= grp_mcalcAA_fu_680_Lam_bufA2a_address1;
    Lam_bufA2a_ce0 <= grp_mcalcAA_fu_680_Lam_bufA2a_ce0;
    Lam_bufA2a_ce1 <= grp_mcalcAA_fu_680_Lam_bufA2a_ce1;
    Lam_bufA2b_address0 <= grp_mcalcAA_fu_680_Lam_bufA2b_address0;
    Lam_bufA2b_address1 <= grp_mcalcAA_fu_680_Lam_bufA2b_address1;
    Lam_bufA2b_ce0 <= grp_mcalcAA_fu_680_Lam_bufA2b_ce0;
    Lam_bufA2b_ce1 <= grp_mcalcAA_fu_680_Lam_bufA2b_ce1;
    Lam_bufA2c_address0 <= grp_mcalcAA_fu_680_Lam_bufA2c_address0;
    Lam_bufA2c_address1 <= grp_mcalcAA_fu_680_Lam_bufA2c_address1;
    Lam_bufA2c_ce0 <= grp_mcalcAA_fu_680_Lam_bufA2c_ce0;
    Lam_bufA2c_ce1 <= grp_mcalcAA_fu_680_Lam_bufA2c_ce1;
    Lam_bufA3_address0 <= grp_mcalcAA_fu_680_Lam_bufA3_address0;
    Lam_bufA3_address1 <= grp_mcalcAA_fu_680_Lam_bufA3_address1;
    Lam_bufA3_ce0 <= grp_mcalcAA_fu_680_Lam_bufA3_ce0;
    Lam_bufA3_ce1 <= grp_mcalcAA_fu_680_Lam_bufA3_ce1;
    Lam_bufA4a_address0 <= grp_mcalcAA_fu_680_Lam_bufA4a_address0;
    Lam_bufA4a_address1 <= grp_mcalcAA_fu_680_Lam_bufA4a_address1;
    Lam_bufA4a_ce0 <= grp_mcalcAA_fu_680_Lam_bufA4a_ce0;
    Lam_bufA4a_ce1 <= grp_mcalcAA_fu_680_Lam_bufA4a_ce1;
    Lam_bufA4b_address0 <= grp_mcalcAA_fu_680_Lam_bufA4b_address0;
    Lam_bufA4b_address1 <= grp_mcalcAA_fu_680_Lam_bufA4b_address1;
    Lam_bufA4b_ce0 <= grp_mcalcAA_fu_680_Lam_bufA4b_ce0;
    Lam_bufA4b_ce1 <= grp_mcalcAA_fu_680_Lam_bufA4b_ce1;
    Lam_bufA4c_address0 <= grp_mcalcAA_fu_680_Lam_bufA4c_address0;
    Lam_bufA4c_address1 <= grp_mcalcAA_fu_680_Lam_bufA4c_address1;
    Lam_bufA4c_ce0 <= grp_mcalcAA_fu_680_Lam_bufA4c_ce0;
    Lam_bufA4c_ce1 <= grp_mcalcAA_fu_680_Lam_bufA4c_ce1;
    Lam_bufA5_address0 <= grp_mcalcAA_fu_680_Lam_bufA5_address0;
    Lam_bufA5_address1 <= grp_mcalcAA_fu_680_Lam_bufA5_address1;
    Lam_bufA5_ce0 <= grp_mcalcAA_fu_680_Lam_bufA5_ce0;
    Lam_bufA5_ce1 <= grp_mcalcAA_fu_680_Lam_bufA5_ce1;
    Lam_bufA6_address0 <= grp_mcalcAA_fu_680_Lam_bufA6_address0;
    Lam_bufA6_address1 <= grp_mcalcAA_fu_680_Lam_bufA6_address1;
    Lam_bufA6_ce0 <= grp_mcalcAA_fu_680_Lam_bufA6_ce0;
    Lam_bufA6_ce1 <= grp_mcalcAA_fu_680_Lam_bufA6_ce1;
    Lam_bufA7_address0 <= grp_mcalcAA_fu_680_Lam_bufA7_address0;
    Lam_bufA7_address1 <= grp_mcalcAA_fu_680_Lam_bufA7_address1;
    Lam_bufA7_ce0 <= grp_mcalcAA_fu_680_Lam_bufA7_ce0;
    Lam_bufA7_ce1 <= grp_mcalcAA_fu_680_Lam_bufA7_ce1;
    Lam_bufA9_address0 <= grp_mcalcAA_fu_680_Lam_bufA9_address0;
    Lam_bufA9_address1 <= grp_mcalcAA_fu_680_Lam_bufA9_address1;
    Lam_bufA9_ce0 <= grp_mcalcAA_fu_680_Lam_bufA9_ce0;
    Lam_bufA9_ce1 <= grp_mcalcAA_fu_680_Lam_bufA9_ce1;
    Lam_bufAa_address0 <= grp_mcalcAA_fu_680_Lam_bufAa_address0;
    Lam_bufAa_address1 <= grp_mcalcAA_fu_680_Lam_bufAa_address1;
    Lam_bufAa_ce0 <= grp_mcalcAA_fu_680_Lam_bufAa_ce0;
    Lam_bufAa_ce1 <= grp_mcalcAA_fu_680_Lam_bufAa_ce1;
    Lam_bufAb_address0 <= grp_mcalcAA_fu_680_Lam_bufAb_address0;
    Lam_bufAb_address1 <= grp_mcalcAA_fu_680_Lam_bufAb_address1;
    Lam_bufAb_ce0 <= grp_mcalcAA_fu_680_Lam_bufAb_ce0;
    Lam_bufAb_ce1 <= grp_mcalcAA_fu_680_Lam_bufAb_ce1;
    Lam_bufAc_address0 <= grp_mcalcAA_fu_680_Lam_bufAc_address0;
    Lam_bufAc_address1 <= grp_mcalcAA_fu_680_Lam_bufAc_address1;
    Lam_bufAc_ce0 <= grp_mcalcAA_fu_680_Lam_bufAc_ce0;
    Lam_bufAc_ce1 <= grp_mcalcAA_fu_680_Lam_bufAc_ce1;
    Lam_bufB10_address0 <= grp_mcalcAA_fu_680_Lam_bufB10_address0;
    Lam_bufB10_address1 <= grp_mcalcAA_fu_680_Lam_bufB10_address1;
    Lam_bufB10_ce0 <= grp_mcalcAA_fu_680_Lam_bufB10_ce0;
    Lam_bufB10_ce1 <= grp_mcalcAA_fu_680_Lam_bufB10_ce1;
    Lam_bufB1a_address0 <= grp_mcalcAA_fu_680_Lam_bufB1a_address0;
    Lam_bufB1a_address1 <= grp_mcalcAA_fu_680_Lam_bufB1a_address1;
    Lam_bufB1a_ce0 <= grp_mcalcAA_fu_680_Lam_bufB1a_ce0;
    Lam_bufB1a_ce1 <= grp_mcalcAA_fu_680_Lam_bufB1a_ce1;
    Lam_bufB1b_address0 <= grp_mcalcAA_fu_680_Lam_bufB1b_address0;
    Lam_bufB1b_address1 <= grp_mcalcAA_fu_680_Lam_bufB1b_address1;
    Lam_bufB1b_ce0 <= grp_mcalcAA_fu_680_Lam_bufB1b_ce0;
    Lam_bufB1b_ce1 <= grp_mcalcAA_fu_680_Lam_bufB1b_ce1;
    Lam_bufB1c_address0 <= grp_mcalcAA_fu_680_Lam_bufB1c_address0;
    Lam_bufB1c_address1 <= grp_mcalcAA_fu_680_Lam_bufB1c_address1;
    Lam_bufB1c_ce0 <= grp_mcalcAA_fu_680_Lam_bufB1c_ce0;
    Lam_bufB1c_ce1 <= grp_mcalcAA_fu_680_Lam_bufB1c_ce1;
    Lam_bufB2_address0 <= grp_mcalcAA_fu_680_Lam_bufB2_address0;
    Lam_bufB2_address1 <= grp_mcalcAA_fu_680_Lam_bufB2_address1;
    Lam_bufB2_ce0 <= grp_mcalcAA_fu_680_Lam_bufB2_ce0;
    Lam_bufB2_ce1 <= grp_mcalcAA_fu_680_Lam_bufB2_ce1;
    Lam_bufB3a_address0 <= grp_mcalcAA_fu_680_Lam_bufB3a_address0;
    Lam_bufB3a_address1 <= grp_mcalcAA_fu_680_Lam_bufB3a_address1;
    Lam_bufB3a_ce0 <= grp_mcalcAA_fu_680_Lam_bufB3a_ce0;
    Lam_bufB3a_ce1 <= grp_mcalcAA_fu_680_Lam_bufB3a_ce1;
    Lam_bufB3b_address0 <= grp_mcalcAA_fu_680_Lam_bufB3b_address0;
    Lam_bufB3b_address1 <= grp_mcalcAA_fu_680_Lam_bufB3b_address1;
    Lam_bufB3b_ce0 <= grp_mcalcAA_fu_680_Lam_bufB3b_ce0;
    Lam_bufB3b_ce1 <= grp_mcalcAA_fu_680_Lam_bufB3b_ce1;
    Lam_bufB3c_address0 <= grp_mcalcAA_fu_680_Lam_bufB3c_address0;
    Lam_bufB3c_address1 <= grp_mcalcAA_fu_680_Lam_bufB3c_address1;
    Lam_bufB3c_ce0 <= grp_mcalcAA_fu_680_Lam_bufB3c_ce0;
    Lam_bufB3c_ce1 <= grp_mcalcAA_fu_680_Lam_bufB3c_ce1;
    Lam_bufB4_address0 <= grp_mcalcAA_fu_680_Lam_bufB4_address0;
    Lam_bufB4_address1 <= grp_mcalcAA_fu_680_Lam_bufB4_address1;
    Lam_bufB4_ce0 <= grp_mcalcAA_fu_680_Lam_bufB4_ce0;
    Lam_bufB4_ce1 <= grp_mcalcAA_fu_680_Lam_bufB4_ce1;
    Lam_bufB5a_address0 <= grp_mcalcAA_fu_680_Lam_bufB5a_address0;
    Lam_bufB5a_address1 <= grp_mcalcAA_fu_680_Lam_bufB5a_address1;
    Lam_bufB5a_ce0 <= grp_mcalcAA_fu_680_Lam_bufB5a_ce0;
    Lam_bufB5a_ce1 <= grp_mcalcAA_fu_680_Lam_bufB5a_ce1;
    Lam_bufB5b_address0 <= grp_mcalcAA_fu_680_Lam_bufB5b_address0;
    Lam_bufB5b_address1 <= grp_mcalcAA_fu_680_Lam_bufB5b_address1;
    Lam_bufB5b_ce0 <= grp_mcalcAA_fu_680_Lam_bufB5b_ce0;
    Lam_bufB5b_ce1 <= grp_mcalcAA_fu_680_Lam_bufB5b_ce1;
    Lam_bufB5c_address0 <= grp_mcalcAA_fu_680_Lam_bufB5c_address0;
    Lam_bufB5c_address1 <= grp_mcalcAA_fu_680_Lam_bufB5c_address1;
    Lam_bufB5c_ce0 <= grp_mcalcAA_fu_680_Lam_bufB5c_ce0;
    Lam_bufB5c_ce1 <= grp_mcalcAA_fu_680_Lam_bufB5c_ce1;
    Lam_bufB6_address0 <= grp_mcalcAA_fu_680_Lam_bufB6_address0;
    Lam_bufB6_address1 <= grp_mcalcAA_fu_680_Lam_bufB6_address1;
    Lam_bufB6_ce0 <= grp_mcalcAA_fu_680_Lam_bufB6_ce0;
    Lam_bufB6_ce1 <= grp_mcalcAA_fu_680_Lam_bufB6_ce1;
    Lam_bufB7a_address0 <= grp_mcalcAA_fu_680_Lam_bufB7a_address0;
    Lam_bufB7a_address1 <= grp_mcalcAA_fu_680_Lam_bufB7a_address1;
    Lam_bufB7a_ce0 <= grp_mcalcAA_fu_680_Lam_bufB7a_ce0;
    Lam_bufB7a_ce1 <= grp_mcalcAA_fu_680_Lam_bufB7a_ce1;
    Lam_bufB7b_address0 <= grp_mcalcAA_fu_680_Lam_bufB7b_address0;
    Lam_bufB7b_address1 <= grp_mcalcAA_fu_680_Lam_bufB7b_address1;
    Lam_bufB7b_ce0 <= grp_mcalcAA_fu_680_Lam_bufB7b_ce0;
    Lam_bufB7b_ce1 <= grp_mcalcAA_fu_680_Lam_bufB7b_ce1;
    Lam_bufB9a_address0 <= grp_mcalcAA_fu_680_Lam_bufB9a_address0;
    Lam_bufB9a_address1 <= grp_mcalcAA_fu_680_Lam_bufB9a_address1;
    Lam_bufB9a_ce0 <= grp_mcalcAA_fu_680_Lam_bufB9a_ce0;
    Lam_bufB9a_ce1 <= grp_mcalcAA_fu_680_Lam_bufB9a_ce1;
    Lam_bufB9b_address0 <= grp_mcalcAA_fu_680_Lam_bufB9b_address0;
    Lam_bufB9b_address1 <= grp_mcalcAA_fu_680_Lam_bufB9b_address1;
    Lam_bufB9b_ce0 <= grp_mcalcAA_fu_680_Lam_bufB9b_ce0;
    Lam_bufB9b_ce1 <= grp_mcalcAA_fu_680_Lam_bufB9b_ce1;
    Lam_bufB_address0 <= grp_mcalcAA_fu_680_Lam_bufB_address0;
    Lam_bufB_address1 <= grp_mcalcAA_fu_680_Lam_bufB_address1;
    Lam_bufB_ce0 <= grp_mcalcAA_fu_680_Lam_bufB_ce0;
    Lam_bufB_ce1 <= grp_mcalcAA_fu_680_Lam_bufB_ce1;
    Lam_tabe_0 <= grp_mcalcAA_fu_680_ap_return_120;

    Lam_tabe_0_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabe_0_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabe_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabe_1 <= grp_mcalcAA_fu_680_ap_return_121;

    Lam_tabe_1_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabe_1_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabe_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabe_2 <= grp_mcalcAA_fu_680_ap_return_122;

    Lam_tabe_2_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabe_2_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabe_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabf_0 <= grp_mcalcAA_fu_680_ap_return_144;

    Lam_tabf_0_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabf_0_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabf_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabf_1 <= grp_mcalcAA_fu_680_ap_return_145;
    Lam_tabf_10 <= grp_mcalcAA_fu_680_ap_return_154;

    Lam_tabf_10_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabf_10_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabf_10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabf_11 <= grp_mcalcAA_fu_680_ap_return_155;

    Lam_tabf_11_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabf_11_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabf_11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabf_12 <= grp_mcalcAA_fu_680_ap_return_156;

    Lam_tabf_12_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabf_12_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabf_12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabf_13 <= grp_mcalcAA_fu_680_ap_return_157;

    Lam_tabf_13_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabf_13_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabf_13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabf_14 <= grp_mcalcAA_fu_680_ap_return_158;

    Lam_tabf_14_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabf_14_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabf_14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabf_15 <= grp_mcalcAA_fu_680_ap_return_159;

    Lam_tabf_15_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabf_15_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabf_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabf_16 <= grp_mcalcAA_fu_680_ap_return_160;

    Lam_tabf_16_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabf_16_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabf_16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabf_17 <= grp_mcalcAA_fu_680_ap_return_161;

    Lam_tabf_17_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabf_17_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabf_17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    Lam_tabf_1_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabf_1_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabf_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabf_2 <= grp_mcalcAA_fu_680_ap_return_146;

    Lam_tabf_2_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabf_2_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabf_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabf_3 <= grp_mcalcAA_fu_680_ap_return_147;

    Lam_tabf_3_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabf_3_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabf_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabf_4 <= grp_mcalcAA_fu_680_ap_return_148;

    Lam_tabf_4_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabf_4_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabf_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabf_5 <= grp_mcalcAA_fu_680_ap_return_149;

    Lam_tabf_5_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabf_5_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabf_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabf_6 <= grp_mcalcAA_fu_680_ap_return_150;

    Lam_tabf_6_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabf_6_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabf_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabf_7 <= grp_mcalcAA_fu_680_ap_return_151;

    Lam_tabf_7_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabf_7_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabf_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabf_8 <= grp_mcalcAA_fu_680_ap_return_152;

    Lam_tabf_8_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabf_8_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabf_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabf_9 <= grp_mcalcAA_fu_680_ap_return_153;

    Lam_tabf_9_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabf_9_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabf_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabg_0 <= grp_mcalcAA_fu_680_ap_return_198;

    Lam_tabg_0_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabg_0_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabg_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabg_1 <= grp_mcalcAA_fu_680_ap_return_199;
    Lam_tabg_10 <= grp_mcalcAA_fu_680_ap_return_208;

    Lam_tabg_10_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabg_10_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabg_10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabg_11 <= grp_mcalcAA_fu_680_ap_return_209;

    Lam_tabg_11_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabg_11_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabg_11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabg_12 <= grp_mcalcAA_fu_680_ap_return_210;

    Lam_tabg_12_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabg_12_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabg_12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabg_13 <= grp_mcalcAA_fu_680_ap_return_211;

    Lam_tabg_13_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabg_13_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabg_13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabg_14 <= grp_mcalcAA_fu_680_ap_return_212;

    Lam_tabg_14_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabg_14_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabg_14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabg_15 <= grp_mcalcAA_fu_680_ap_return_213;

    Lam_tabg_15_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabg_15_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabg_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabg_16 <= grp_mcalcAA_fu_680_ap_return_214;

    Lam_tabg_16_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabg_16_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabg_16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabg_17 <= grp_mcalcAA_fu_680_ap_return_215;

    Lam_tabg_17_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabg_17_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabg_17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    Lam_tabg_1_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabg_1_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabg_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabg_2 <= grp_mcalcAA_fu_680_ap_return_200;

    Lam_tabg_2_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabg_2_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabg_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabg_3 <= grp_mcalcAA_fu_680_ap_return_201;

    Lam_tabg_3_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabg_3_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabg_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabg_4 <= grp_mcalcAA_fu_680_ap_return_202;

    Lam_tabg_4_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabg_4_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabg_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabg_5 <= grp_mcalcAA_fu_680_ap_return_203;

    Lam_tabg_5_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabg_5_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabg_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabg_6 <= grp_mcalcAA_fu_680_ap_return_204;

    Lam_tabg_6_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabg_6_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabg_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabg_7 <= grp_mcalcAA_fu_680_ap_return_205;

    Lam_tabg_7_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabg_7_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabg_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabg_8 <= grp_mcalcAA_fu_680_ap_return_206;

    Lam_tabg_8_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabg_8_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabg_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabg_9 <= grp_mcalcAA_fu_680_ap_return_207;

    Lam_tabg_9_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabg_9_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabg_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabx_0 <= grp_mcalcAA_fu_680_ap_return_3;

    Lam_tabx_0_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabx_0_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabx_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabx_1 <= grp_mcalcAA_fu_680_ap_return_4;

    Lam_tabx_1_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabx_1_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabx_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabx_2 <= grp_mcalcAA_fu_680_ap_return_5;

    Lam_tabx_2_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabx_2_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabx_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_taby_0 <= grp_mcalcAA_fu_680_ap_return_27;

    Lam_taby_0_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_taby_0_ap_vld <= ap_const_logic_1;
        else 
            Lam_taby_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_taby_1 <= grp_mcalcAA_fu_680_ap_return_28;
    Lam_taby_10 <= grp_mcalcAA_fu_680_ap_return_37;

    Lam_taby_10_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_taby_10_ap_vld <= ap_const_logic_1;
        else 
            Lam_taby_10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_taby_11 <= grp_mcalcAA_fu_680_ap_return_38;

    Lam_taby_11_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_taby_11_ap_vld <= ap_const_logic_1;
        else 
            Lam_taby_11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_taby_12 <= grp_mcalcAA_fu_680_ap_return_39;

    Lam_taby_12_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_taby_12_ap_vld <= ap_const_logic_1;
        else 
            Lam_taby_12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_taby_13 <= grp_mcalcAA_fu_680_ap_return_40;

    Lam_taby_13_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_taby_13_ap_vld <= ap_const_logic_1;
        else 
            Lam_taby_13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_taby_14 <= grp_mcalcAA_fu_680_ap_return_41;

    Lam_taby_14_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_taby_14_ap_vld <= ap_const_logic_1;
        else 
            Lam_taby_14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_taby_15 <= grp_mcalcAA_fu_680_ap_return_42;

    Lam_taby_15_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_taby_15_ap_vld <= ap_const_logic_1;
        else 
            Lam_taby_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_taby_16 <= grp_mcalcAA_fu_680_ap_return_43;

    Lam_taby_16_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_taby_16_ap_vld <= ap_const_logic_1;
        else 
            Lam_taby_16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_taby_17 <= grp_mcalcAA_fu_680_ap_return_44;

    Lam_taby_17_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_taby_17_ap_vld <= ap_const_logic_1;
        else 
            Lam_taby_17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    Lam_taby_1_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_taby_1_ap_vld <= ap_const_logic_1;
        else 
            Lam_taby_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_taby_2 <= grp_mcalcAA_fu_680_ap_return_29;

    Lam_taby_2_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_taby_2_ap_vld <= ap_const_logic_1;
        else 
            Lam_taby_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_taby_3 <= grp_mcalcAA_fu_680_ap_return_30;

    Lam_taby_3_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_taby_3_ap_vld <= ap_const_logic_1;
        else 
            Lam_taby_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_taby_4 <= grp_mcalcAA_fu_680_ap_return_31;

    Lam_taby_4_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_taby_4_ap_vld <= ap_const_logic_1;
        else 
            Lam_taby_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_taby_5 <= grp_mcalcAA_fu_680_ap_return_32;

    Lam_taby_5_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_taby_5_ap_vld <= ap_const_logic_1;
        else 
            Lam_taby_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_taby_6 <= grp_mcalcAA_fu_680_ap_return_33;

    Lam_taby_6_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_taby_6_ap_vld <= ap_const_logic_1;
        else 
            Lam_taby_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_taby_7 <= grp_mcalcAA_fu_680_ap_return_34;

    Lam_taby_7_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_taby_7_ap_vld <= ap_const_logic_1;
        else 
            Lam_taby_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_taby_8 <= grp_mcalcAA_fu_680_ap_return_35;

    Lam_taby_8_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_taby_8_ap_vld <= ap_const_logic_1;
        else 
            Lam_taby_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_taby_9 <= grp_mcalcAA_fu_680_ap_return_36;

    Lam_taby_9_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_taby_9_ap_vld <= ap_const_logic_1;
        else 
            Lam_taby_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabz_0 <= grp_mcalcAA_fu_680_ap_return_81;

    Lam_tabz_0_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabz_0_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabz_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabz_1 <= grp_mcalcAA_fu_680_ap_return_82;
    Lam_tabz_10 <= grp_mcalcAA_fu_680_ap_return_91;

    Lam_tabz_10_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabz_10_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabz_10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabz_11 <= grp_mcalcAA_fu_680_ap_return_92;

    Lam_tabz_11_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabz_11_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabz_11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabz_12 <= grp_mcalcAA_fu_680_ap_return_93;

    Lam_tabz_12_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabz_12_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabz_12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabz_13 <= grp_mcalcAA_fu_680_ap_return_94;

    Lam_tabz_13_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabz_13_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabz_13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabz_14 <= grp_mcalcAA_fu_680_ap_return_95;

    Lam_tabz_14_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabz_14_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabz_14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabz_15 <= grp_mcalcAA_fu_680_ap_return_96;

    Lam_tabz_15_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabz_15_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabz_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabz_16 <= grp_mcalcAA_fu_680_ap_return_97;

    Lam_tabz_16_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabz_16_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabz_16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabz_17 <= grp_mcalcAA_fu_680_ap_return_98;

    Lam_tabz_17_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabz_17_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabz_17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    Lam_tabz_1_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabz_1_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabz_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabz_2 <= grp_mcalcAA_fu_680_ap_return_83;

    Lam_tabz_2_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabz_2_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabz_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabz_3 <= grp_mcalcAA_fu_680_ap_return_84;

    Lam_tabz_3_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabz_3_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabz_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabz_4 <= grp_mcalcAA_fu_680_ap_return_85;

    Lam_tabz_4_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabz_4_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabz_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabz_5 <= grp_mcalcAA_fu_680_ap_return_86;

    Lam_tabz_5_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabz_5_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabz_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabz_6 <= grp_mcalcAA_fu_680_ap_return_87;

    Lam_tabz_6_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabz_6_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabz_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabz_7 <= grp_mcalcAA_fu_680_ap_return_88;

    Lam_tabz_7_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabz_7_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabz_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabz_8 <= grp_mcalcAA_fu_680_ap_return_89;

    Lam_tabz_8_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabz_8_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabz_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Lam_tabz_9 <= grp_mcalcAA_fu_680_ap_return_90;

    Lam_tabz_9_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Lam_tabz_9_ap_vld <= ap_const_logic_1;
        else 
            Lam_tabz_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabe_0 <= grp_mcalcAA_fu_680_ap_return_123;

    Peta_tabe_0_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabe_0_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabe_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabe_1 <= grp_mcalcAA_fu_680_ap_return_124;

    Peta_tabe_1_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabe_1_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabe_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabe_2 <= grp_mcalcAA_fu_680_ap_return_125;

    Peta_tabe_2_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabe_2_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabe_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabf_0 <= grp_mcalcAA_fu_680_ap_return_162;

    Peta_tabf_0_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabf_0_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabf_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabf_1 <= grp_mcalcAA_fu_680_ap_return_163;
    Peta_tabf_10 <= grp_mcalcAA_fu_680_ap_return_172;

    Peta_tabf_10_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabf_10_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabf_10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabf_11 <= grp_mcalcAA_fu_680_ap_return_173;

    Peta_tabf_11_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabf_11_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabf_11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabf_12 <= grp_mcalcAA_fu_680_ap_return_174;

    Peta_tabf_12_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabf_12_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabf_12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabf_13 <= grp_mcalcAA_fu_680_ap_return_175;

    Peta_tabf_13_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabf_13_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabf_13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabf_14 <= grp_mcalcAA_fu_680_ap_return_176;

    Peta_tabf_14_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabf_14_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabf_14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabf_15 <= grp_mcalcAA_fu_680_ap_return_177;

    Peta_tabf_15_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabf_15_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabf_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabf_16 <= grp_mcalcAA_fu_680_ap_return_178;

    Peta_tabf_16_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabf_16_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabf_16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabf_17 <= grp_mcalcAA_fu_680_ap_return_179;

    Peta_tabf_17_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabf_17_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabf_17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    Peta_tabf_1_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabf_1_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabf_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabf_2 <= grp_mcalcAA_fu_680_ap_return_164;

    Peta_tabf_2_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabf_2_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabf_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabf_3 <= grp_mcalcAA_fu_680_ap_return_165;

    Peta_tabf_3_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabf_3_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabf_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabf_4 <= grp_mcalcAA_fu_680_ap_return_166;

    Peta_tabf_4_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabf_4_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabf_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabf_5 <= grp_mcalcAA_fu_680_ap_return_167;

    Peta_tabf_5_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabf_5_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabf_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabf_6 <= grp_mcalcAA_fu_680_ap_return_168;

    Peta_tabf_6_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabf_6_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabf_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabf_7 <= grp_mcalcAA_fu_680_ap_return_169;

    Peta_tabf_7_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabf_7_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabf_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabf_8 <= grp_mcalcAA_fu_680_ap_return_170;

    Peta_tabf_8_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabf_8_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabf_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabf_9 <= grp_mcalcAA_fu_680_ap_return_171;

    Peta_tabf_9_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabf_9_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabf_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabg_0 <= grp_mcalcAA_fu_680_ap_return_216;

    Peta_tabg_0_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabg_0_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabg_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabg_1 <= grp_mcalcAA_fu_680_ap_return_217;
    Peta_tabg_10 <= grp_mcalcAA_fu_680_ap_return_226;

    Peta_tabg_10_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabg_10_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabg_10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabg_11 <= grp_mcalcAA_fu_680_ap_return_227;

    Peta_tabg_11_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabg_11_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabg_11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabg_12 <= grp_mcalcAA_fu_680_ap_return_228;

    Peta_tabg_12_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabg_12_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabg_12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabg_13 <= grp_mcalcAA_fu_680_ap_return_229;

    Peta_tabg_13_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabg_13_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabg_13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabg_14 <= grp_mcalcAA_fu_680_ap_return_230;

    Peta_tabg_14_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabg_14_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabg_14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabg_15 <= grp_mcalcAA_fu_680_ap_return_231;

    Peta_tabg_15_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabg_15_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabg_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabg_16 <= grp_mcalcAA_fu_680_ap_return_232;

    Peta_tabg_16_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabg_16_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabg_16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabg_17 <= grp_mcalcAA_fu_680_ap_return_233;

    Peta_tabg_17_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabg_17_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabg_17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    Peta_tabg_1_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabg_1_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabg_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabg_2 <= grp_mcalcAA_fu_680_ap_return_218;

    Peta_tabg_2_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabg_2_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabg_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabg_3 <= grp_mcalcAA_fu_680_ap_return_219;

    Peta_tabg_3_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabg_3_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabg_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabg_4 <= grp_mcalcAA_fu_680_ap_return_220;

    Peta_tabg_4_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabg_4_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabg_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabg_5 <= grp_mcalcAA_fu_680_ap_return_221;

    Peta_tabg_5_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabg_5_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabg_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabg_6 <= grp_mcalcAA_fu_680_ap_return_222;

    Peta_tabg_6_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabg_6_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabg_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabg_7 <= grp_mcalcAA_fu_680_ap_return_223;

    Peta_tabg_7_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabg_7_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabg_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabg_8 <= grp_mcalcAA_fu_680_ap_return_224;

    Peta_tabg_8_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabg_8_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabg_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabg_9 <= grp_mcalcAA_fu_680_ap_return_225;

    Peta_tabg_9_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabg_9_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabg_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabx_0 <= grp_mcalcAA_fu_680_ap_return_6;

    Peta_tabx_0_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabx_0_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabx_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabx_1 <= grp_mcalcAA_fu_680_ap_return_7;

    Peta_tabx_1_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabx_1_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabx_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabx_2 <= grp_mcalcAA_fu_680_ap_return_8;

    Peta_tabx_2_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabx_2_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabx_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_taby_0 <= grp_mcalcAA_fu_680_ap_return_45;

    Peta_taby_0_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_taby_0_ap_vld <= ap_const_logic_1;
        else 
            Peta_taby_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_taby_1 <= grp_mcalcAA_fu_680_ap_return_46;
    Peta_taby_10 <= grp_mcalcAA_fu_680_ap_return_55;

    Peta_taby_10_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_taby_10_ap_vld <= ap_const_logic_1;
        else 
            Peta_taby_10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_taby_11 <= grp_mcalcAA_fu_680_ap_return_56;

    Peta_taby_11_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_taby_11_ap_vld <= ap_const_logic_1;
        else 
            Peta_taby_11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_taby_12 <= grp_mcalcAA_fu_680_ap_return_57;

    Peta_taby_12_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_taby_12_ap_vld <= ap_const_logic_1;
        else 
            Peta_taby_12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_taby_13 <= grp_mcalcAA_fu_680_ap_return_58;

    Peta_taby_13_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_taby_13_ap_vld <= ap_const_logic_1;
        else 
            Peta_taby_13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_taby_14 <= grp_mcalcAA_fu_680_ap_return_59;

    Peta_taby_14_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_taby_14_ap_vld <= ap_const_logic_1;
        else 
            Peta_taby_14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_taby_15 <= grp_mcalcAA_fu_680_ap_return_60;

    Peta_taby_15_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_taby_15_ap_vld <= ap_const_logic_1;
        else 
            Peta_taby_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_taby_16 <= grp_mcalcAA_fu_680_ap_return_61;

    Peta_taby_16_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_taby_16_ap_vld <= ap_const_logic_1;
        else 
            Peta_taby_16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_taby_17 <= grp_mcalcAA_fu_680_ap_return_62;

    Peta_taby_17_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_taby_17_ap_vld <= ap_const_logic_1;
        else 
            Peta_taby_17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    Peta_taby_1_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_taby_1_ap_vld <= ap_const_logic_1;
        else 
            Peta_taby_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_taby_2 <= grp_mcalcAA_fu_680_ap_return_47;

    Peta_taby_2_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_taby_2_ap_vld <= ap_const_logic_1;
        else 
            Peta_taby_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_taby_3 <= grp_mcalcAA_fu_680_ap_return_48;

    Peta_taby_3_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_taby_3_ap_vld <= ap_const_logic_1;
        else 
            Peta_taby_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_taby_4 <= grp_mcalcAA_fu_680_ap_return_49;

    Peta_taby_4_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_taby_4_ap_vld <= ap_const_logic_1;
        else 
            Peta_taby_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_taby_5 <= grp_mcalcAA_fu_680_ap_return_50;

    Peta_taby_5_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_taby_5_ap_vld <= ap_const_logic_1;
        else 
            Peta_taby_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_taby_6 <= grp_mcalcAA_fu_680_ap_return_51;

    Peta_taby_6_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_taby_6_ap_vld <= ap_const_logic_1;
        else 
            Peta_taby_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_taby_7 <= grp_mcalcAA_fu_680_ap_return_52;

    Peta_taby_7_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_taby_7_ap_vld <= ap_const_logic_1;
        else 
            Peta_taby_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_taby_8 <= grp_mcalcAA_fu_680_ap_return_53;

    Peta_taby_8_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_taby_8_ap_vld <= ap_const_logic_1;
        else 
            Peta_taby_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_taby_9 <= grp_mcalcAA_fu_680_ap_return_54;

    Peta_taby_9_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_taby_9_ap_vld <= ap_const_logic_1;
        else 
            Peta_taby_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabz_0 <= grp_mcalcAA_fu_680_ap_return_99;

    Peta_tabz_0_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabz_0_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabz_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabz_1 <= grp_mcalcAA_fu_680_ap_return_100;
    Peta_tabz_10 <= grp_mcalcAA_fu_680_ap_return_109;

    Peta_tabz_10_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabz_10_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabz_10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabz_11 <= grp_mcalcAA_fu_680_ap_return_110;

    Peta_tabz_11_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabz_11_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabz_11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabz_12 <= grp_mcalcAA_fu_680_ap_return_111;

    Peta_tabz_12_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabz_12_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabz_12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabz_13 <= grp_mcalcAA_fu_680_ap_return_112;

    Peta_tabz_13_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabz_13_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabz_13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabz_14 <= grp_mcalcAA_fu_680_ap_return_113;

    Peta_tabz_14_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabz_14_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabz_14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabz_15 <= grp_mcalcAA_fu_680_ap_return_114;

    Peta_tabz_15_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabz_15_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabz_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabz_16 <= grp_mcalcAA_fu_680_ap_return_115;

    Peta_tabz_16_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabz_16_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabz_16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabz_17 <= grp_mcalcAA_fu_680_ap_return_116;

    Peta_tabz_17_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabz_17_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabz_17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    Peta_tabz_1_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabz_1_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabz_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabz_2 <= grp_mcalcAA_fu_680_ap_return_101;

    Peta_tabz_2_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabz_2_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabz_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabz_3 <= grp_mcalcAA_fu_680_ap_return_102;

    Peta_tabz_3_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabz_3_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabz_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabz_4 <= grp_mcalcAA_fu_680_ap_return_103;

    Peta_tabz_4_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabz_4_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabz_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabz_5 <= grp_mcalcAA_fu_680_ap_return_104;

    Peta_tabz_5_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabz_5_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabz_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabz_6 <= grp_mcalcAA_fu_680_ap_return_105;

    Peta_tabz_6_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabz_6_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabz_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabz_7 <= grp_mcalcAA_fu_680_ap_return_106;

    Peta_tabz_7_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabz_7_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabz_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabz_8 <= grp_mcalcAA_fu_680_ap_return_107;

    Peta_tabz_8_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabz_8_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabz_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Peta_tabz_9 <= grp_mcalcAA_fu_680_ap_return_108;

    Peta_tabz_9_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            Peta_tabz_9_ap_vld <= ap_const_logic_1;
        else 
            Peta_tabz_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    SpEtaPrevA_address0 <= grp_mcalcAA_fu_680_SpEtaPrevA_address0;
    SpEtaPrevA_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevA_ce0;
    SpEtaPrevAa_address0 <= grp_mcalcAA_fu_680_SpEtaPrevAa_address0;
    SpEtaPrevAa_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevAa_ce0;
    SpEtaPrevAb_address0 <= grp_mcalcAA_fu_680_SpEtaPrevAb_address0;
    SpEtaPrevAb_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevAb_ce0;
    SpEtaPrevAc_address0 <= grp_mcalcAA_fu_680_SpEtaPrevAc_address0;
    SpEtaPrevAc_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevAc_ce0;
    SpEtaPrevAd_address0 <= grp_mcalcAA_fu_680_SpEtaPrevAd_address0;
    SpEtaPrevAd_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevAd_ce0;
    SpEtaPrevB_address0 <= grp_mcalcAA_fu_680_SpEtaPrevB_address0;
    SpEtaPrevB_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevB_ce0;
    SpEtaPrevBa_address0 <= grp_mcalcAA_fu_680_SpEtaPrevBa_address0;
    SpEtaPrevBa_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevBa_ce0;
    SpEtaPrevBb_address0 <= grp_mcalcAA_fu_680_SpEtaPrevBb_address0;
    SpEtaPrevBb_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevBb_ce0;
    SpEtaPrevBc_address0 <= grp_mcalcAA_fu_680_SpEtaPrevBc_address0;
    SpEtaPrevBc_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevBc_ce0;
    SpEtaPrevBd_address0 <= grp_mcalcAA_fu_680_SpEtaPrevBd_address0;
    SpEtaPrevBd_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevBd_ce0;
    SpEtaPrevC_address0 <= grp_mcalcAA_fu_680_SpEtaPrevC_address0;
    SpEtaPrevC_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevC_ce0;
    SpEtaPrevD_address0 <= grp_mcalcAA_fu_680_SpEtaPrevD_address0;
    SpEtaPrevD_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevD_ce0;
    SpEtaPrevDa_address0 <= grp_mcalcAA_fu_680_SpEtaPrevDa_address0;
    SpEtaPrevDa_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevDa_ce0;
    SpEtaPrevDb_address0 <= grp_mcalcAA_fu_680_SpEtaPrevDb_address0;
    SpEtaPrevDb_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevDb_ce0;
    SpEtaPrevDc_address0 <= grp_mcalcAA_fu_680_SpEtaPrevDc_address0;
    SpEtaPrevDc_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevDc_ce0;
    SpEtaPrevDd_address0 <= grp_mcalcAA_fu_680_SpEtaPrevDd_address0;
    SpEtaPrevDd_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevDd_ce0;
    SpEtaPrevE_address0 <= grp_mcalcAA_fu_680_SpEtaPrevE_address0;
    SpEtaPrevE_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevE_ce0;
    SpEtaPrevEa_address0 <= grp_mcalcAA_fu_680_SpEtaPrevEa_address0;
    SpEtaPrevEa_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevEa_ce0;
    SpEtaPrevEb_address0 <= grp_mcalcAA_fu_680_SpEtaPrevEb_address0;
    SpEtaPrevEb_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevEb_ce0;
    SpEtaPrevEc_address0 <= grp_mcalcAA_fu_680_SpEtaPrevEc_address0;
    SpEtaPrevEc_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevEc_ce0;
    SpEtaPrevEd_address0 <= grp_mcalcAA_fu_680_SpEtaPrevEd_address0;
    SpEtaPrevEd_ce0 <= grp_mcalcAA_fu_680_SpEtaPrevEd_ce0;
    SpEtaPrev_address0 <= grp_mcalcAA_fu_680_SpEtaPrev_address0;
    SpEtaPrev_ce0 <= grp_mcalcAA_fu_680_SpEtaPrev_ce0;
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2 downto 2);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1)) or ((ap_const_lv1_1 = ap_CS_fsm_state3)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    grp_mcalcAA_fu_680_ap_start_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
            grp_mcalcAA_fu_680_ap_start <= ap_const_logic_1;
        else 
            grp_mcalcAA_fu_680_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    inxtab_0 <= m;

    inxtab_0_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
            inxtab_0_ap_vld <= ap_const_logic_1;
        else 
            inxtab_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    inxtab_1 <= mA;

    inxtab_1_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
            inxtab_1_ap_vld <= ap_const_logic_1;
        else 
            inxtab_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    inxtab_2 <= mB;

    inxtab_2_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
            inxtab_2_ap_vld <= ap_const_logic_1;
        else 
            inxtab_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
