// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="equalizer_equalizer,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=14.600000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1365,HLS_SYN_LUT=2107,HLS_VERSION=2022_1}" *)

module equalizer (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        output_r_TDATA,
        output_r_TVALID,
        output_r_TREADY,
        output_r_TKEEP,
        output_r_TSTRB,
        output_r_TUSER,
        output_r_TLAST,
        output_r_TID,
        output_r_TDEST,
        input_r_TDATA,
        input_r_TVALID,
        input_r_TREADY,
        input_r_TKEEP,
        input_r_TSTRB,
        input_r_TUSER,
        input_r_TLAST,
        input_r_TID,
        input_r_TDEST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
output  [31:0] output_r_TDATA;
output   output_r_TVALID;
input   output_r_TREADY;
output  [3:0] output_r_TKEEP;
output  [3:0] output_r_TSTRB;
output  [0:0] output_r_TUSER;
output  [0:0] output_r_TLAST;
output  [0:0] output_r_TID;
output  [0:0] output_r_TDEST;
input  [31:0] input_r_TDATA;
input   input_r_TVALID;
output   input_r_TREADY;
input  [3:0] input_r_TKEEP;
input  [3:0] input_r_TSTRB;
input  [0:0] input_r_TUSER;
input  [0:0] input_r_TLAST;
input  [0:0] input_r_TID;
input  [0:0] input_r_TDEST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

 reg    ap_rst_n_inv;
wire   [63:0] coefs;
reg    output_r_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state2;
wire   [31:0] state_load_load_fu_273_p1;
wire    ap_CS_fsm_state3;
reg    input_r_TDATA_blk_n;
reg   [63:0] coefs_read_reg_673;
wire    ap_CS_fsm_state1;
reg   [31:0] state_load_reg_684;
reg   [31:0] tmp_data_V_reg_688;
reg   [0:0] tmp_last_V_reg_708;
reg   [31:0] i_load_1_reg_727;
wire    ap_CS_fsm_state4;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_ap_start;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_ap_done;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_ap_idle;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_ap_ready;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWVALID;
wire   [63:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWADDR;
wire   [0:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWID;
wire   [31:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWLEN;
wire   [2:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWSIZE;
wire   [1:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWBURST;
wire   [1:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWLOCK;
wire   [3:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWCACHE;
wire   [2:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWPROT;
wire   [3:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWQOS;
wire   [3:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWREGION;
wire   [0:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWUSER;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_WVALID;
wire   [31:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_WDATA;
wire   [3:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_WSTRB;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_WLAST;
wire   [0:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_WID;
wire   [0:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_WUSER;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARVALID;
wire   [63:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARADDR;
wire   [0:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARID;
wire   [31:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARLEN;
wire   [2:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARSIZE;
wire   [1:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARBURST;
wire   [1:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARLOCK;
wire   [3:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARCACHE;
wire   [2:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARPROT;
wire   [3:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARQOS;
wire   [3:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARREGION;
wire   [0:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARUSER;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_RREADY;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_BREADY;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_input_r_TREADY;
wire   [0:0] grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_tmp_last_V_1_out;
wire    grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_tmp_last_V_1_out_ap_vld;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg    gmem_WVALID;
wire    gmem_WREADY;
wire    gmem_ARREADY;
wire    gmem_RVALID;
wire   [31:0] gmem_RDATA;
wire   [8:0] gmem_RFIFONUM;
wire    gmem_BVALID;
reg    gmem_BREADY;
reg   [0:0] ap_phi_mux_tmp_last_V_3_phi_fu_219_p8;
reg   [0:0] tmp_last_V_3_reg_216;
reg    ap_block_state2;
reg    ap_block_state2_io;
wire    ap_CS_fsm_state6;
wire    regslice_both_output_r_V_data_V_U_apdone_blk;
reg    grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_ap_start_reg;
wire    ap_CS_fsm_state5;
reg   [0:0] tmp_last_V_1_loc_fu_162;
reg   [31:0] state_fu_154;
wire   [31:0] select_ln9_fu_575_p3;
reg   [31:0] i_fu_158;
wire   [31:0] i_3_fu_635_p2;
wire   [31:0] i_1_fu_567_p3;
wire   [0:0] icmp_ln41_fu_555_p2;
wire   [31:0] add_ln43_fu_561_p2;
reg   [5:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    output_r_TVALID_int_regslice;
wire    output_r_TREADY_int_regslice;
wire    regslice_both_output_r_V_data_V_U_vld_out;
wire    regslice_both_output_r_V_keep_V_U_apdone_blk;
wire    regslice_both_output_r_V_keep_V_U_ack_in_dummy;
wire    regslice_both_output_r_V_keep_V_U_vld_out;
wire    regslice_both_output_r_V_strb_V_U_apdone_blk;
wire    regslice_both_output_r_V_strb_V_U_ack_in_dummy;
wire    regslice_both_output_r_V_strb_V_U_vld_out;
wire    regslice_both_output_r_V_user_V_U_apdone_blk;
wire    regslice_both_output_r_V_user_V_U_ack_in_dummy;
wire    regslice_both_output_r_V_user_V_U_vld_out;
wire    regslice_both_output_r_V_last_V_U_apdone_blk;
wire    regslice_both_output_r_V_last_V_U_ack_in_dummy;
wire    regslice_both_output_r_V_last_V_U_vld_out;
wire    regslice_both_output_r_V_id_V_U_apdone_blk;
wire    regslice_both_output_r_V_id_V_U_ack_in_dummy;
wire    regslice_both_output_r_V_id_V_U_vld_out;
wire    regslice_both_output_r_V_dest_V_U_apdone_blk;
wire    regslice_both_output_r_V_dest_V_U_ack_in_dummy;
wire    regslice_both_output_r_V_dest_V_U_vld_out;
wire    regslice_both_input_r_V_data_V_U_apdone_blk;
wire   [31:0] input_r_TDATA_int_regslice;
wire    input_r_TVALID_int_regslice;
reg    input_r_TREADY_int_regslice;
wire    regslice_both_input_r_V_data_V_U_ack_in;
wire    regslice_both_input_r_V_keep_V_U_apdone_blk;
wire   [3:0] input_r_TKEEP_int_regslice;
wire    regslice_both_input_r_V_keep_V_U_vld_out;
wire    regslice_both_input_r_V_keep_V_U_ack_in;
wire    regslice_both_input_r_V_strb_V_U_apdone_blk;
wire   [3:0] input_r_TSTRB_int_regslice;
wire    regslice_both_input_r_V_strb_V_U_vld_out;
wire    regslice_both_input_r_V_strb_V_U_ack_in;
wire    regslice_both_input_r_V_user_V_U_apdone_blk;
wire   [0:0] input_r_TUSER_int_regslice;
wire    regslice_both_input_r_V_user_V_U_vld_out;
wire    regslice_both_input_r_V_user_V_U_ack_in;
wire    regslice_both_input_r_V_last_V_U_apdone_blk;
wire   [0:0] input_r_TLAST_int_regslice;
wire    regslice_both_input_r_V_last_V_U_vld_out;
wire    regslice_both_input_r_V_last_V_U_ack_in;
wire    regslice_both_input_r_V_id_V_U_apdone_blk;
wire   [0:0] input_r_TID_int_regslice;
wire    regslice_both_input_r_V_id_V_U_vld_out;
wire    regslice_both_input_r_V_id_V_U_ack_in;
wire    regslice_both_input_r_V_dest_V_U_apdone_blk;
wire   [0:0] input_r_TDEST_int_regslice;
wire    regslice_both_input_r_V_dest_V_U_vld_out;
wire    regslice_both_input_r_V_dest_V_U_ack_in;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_ap_start_reg = 1'b0;
end

equalizer_equalizer_Pipeline_VITIS_LOOP_48_2 grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_ap_start),
    .ap_done(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_ap_done),
    .ap_idle(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_ap_idle),
    .ap_ready(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_ap_ready),
    .input_r_TVALID(input_r_TVALID_int_regslice),
    .m_axi_gmem_AWVALID(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(32'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln48(i_load_1_reg_727),
    .tmp_last_V(tmp_last_V_reg_708),
    .tmp_data_V_3(tmp_data_V_reg_688),
    .coefs(coefs_read_reg_673),
    .input_r_TDATA(input_r_TDATA_int_regslice),
    .input_r_TREADY(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_input_r_TREADY),
    .input_r_TKEEP(input_r_TKEEP_int_regslice),
    .input_r_TSTRB(input_r_TSTRB_int_regslice),
    .input_r_TUSER(input_r_TUSER_int_regslice),
    .input_r_TLAST(input_r_TLAST_int_regslice),
    .input_r_TID(input_r_TID_int_regslice),
    .input_r_TDEST(input_r_TDEST_int_regslice),
    .tmp_last_V_1_out(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_tmp_last_V_1_out),
    .tmp_last_V_1_out_ap_vld(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_tmp_last_V_1_out_ap_vld)
);

equalizer_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .coefs(coefs)
);

equalizer_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .USER_DW( 32 ),
    .USER_AW( 64 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARLEN(32'd0),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWADDR),
    .I_AWLEN(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWLEN),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_WDATA),
    .I_WSTRB(grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY)
);

equalizer_regslice_both #(
    .DataWidth( 32 ))
regslice_both_output_r_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(32'd0),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(output_r_TREADY_int_regslice),
    .data_out(output_r_TDATA),
    .vld_out(regslice_both_output_r_V_data_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_data_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 4 ))
regslice_both_output_r_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TKEEP_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_r_V_keep_V_U_ack_in_dummy),
    .data_out(output_r_TKEEP),
    .vld_out(regslice_both_output_r_V_keep_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_keep_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 4 ))
regslice_both_output_r_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TSTRB_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_r_V_strb_V_U_ack_in_dummy),
    .data_out(output_r_TSTRB),
    .vld_out(regslice_both_output_r_V_strb_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_strb_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_r_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TUSER_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_r_V_user_V_U_ack_in_dummy),
    .data_out(output_r_TUSER),
    .vld_out(regslice_both_output_r_V_user_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_user_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_r_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TLAST_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_r_V_last_V_U_ack_in_dummy),
    .data_out(output_r_TLAST),
    .vld_out(regslice_both_output_r_V_last_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_last_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_r_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TID_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_r_V_id_V_U_ack_in_dummy),
    .data_out(output_r_TID),
    .vld_out(regslice_both_output_r_V_id_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_id_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_r_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TDEST_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_r_V_dest_V_U_ack_in_dummy),
    .data_out(output_r_TDEST),
    .vld_out(regslice_both_output_r_V_dest_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_dest_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 32 ))
regslice_both_input_r_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TDATA),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_data_V_U_ack_in),
    .data_out(input_r_TDATA_int_regslice),
    .vld_out(input_r_TVALID_int_regslice),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_data_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 4 ))
regslice_both_input_r_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TKEEP),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_keep_V_U_ack_in),
    .data_out(input_r_TKEEP_int_regslice),
    .vld_out(regslice_both_input_r_V_keep_V_U_vld_out),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_keep_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 4 ))
regslice_both_input_r_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TSTRB),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_strb_V_U_ack_in),
    .data_out(input_r_TSTRB_int_regslice),
    .vld_out(regslice_both_input_r_V_strb_V_U_vld_out),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_strb_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 1 ))
regslice_both_input_r_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TUSER),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_user_V_U_ack_in),
    .data_out(input_r_TUSER_int_regslice),
    .vld_out(regslice_both_input_r_V_user_V_U_vld_out),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_user_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 1 ))
regslice_both_input_r_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TLAST),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_last_V_U_ack_in),
    .data_out(input_r_TLAST_int_regslice),
    .vld_out(regslice_both_input_r_V_last_V_U_vld_out),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_last_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 1 ))
regslice_both_input_r_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TID),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_id_V_U_ack_in),
    .data_out(input_r_TID_int_regslice),
    .vld_out(regslice_both_input_r_V_id_V_U_vld_out),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_id_V_U_apdone_blk)
);

equalizer_regslice_both #(
    .DataWidth( 1 ))
regslice_both_input_r_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TDEST),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_dest_V_U_ack_in),
    .data_out(input_r_TDEST_int_regslice),
    .vld_out(regslice_both_input_r_V_dest_V_U_vld_out),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_ap_start_reg <= 1'b1;
        end else if ((grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_ap_ready == 1'b1)) begin
            grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((input_r_TVALID_int_regslice == 1'b0) | (1'b1 == ap_block_state2_io) | ((output_r_TREADY_int_regslice == 1'b0) & (state_fu_154 == 32'd4096))) & (1'b1 == ap_CS_fsm_state2) & (state_load_load_fu_273_p1 == 32'd0))) begin
        i_fu_158 <= i_1_fu_567_p3;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state1) | (~((input_r_TVALID_int_regslice == 1'b0) | (1'b1 == ap_block_state2_io) | ((output_r_TREADY_int_regslice == 1'b0) & (state_fu_154 == 32'd4096))) & (1'b1 == ap_CS_fsm_state2) & (state_fu_154 == 32'd4096)))) begin
        i_fu_158 <= 32'd0;
    end else if (((regslice_both_output_r_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_fu_158 <= i_3_fu_635_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
                state_fu_154[0] <= 1'b0;
        state_fu_154[4] <= 1'b0;
        state_fu_154[12] <= 1'b0;
    end else if ((~((input_r_TVALID_int_regslice == 1'b0) | (1'b1 == ap_block_state2_io) | ((output_r_TREADY_int_regslice == 1'b0) & (state_fu_154 == 32'd4096))) & (1'b1 == ap_CS_fsm_state2) & (state_load_load_fu_273_p1 == 32'd0))) begin
                state_fu_154[0] <= select_ln9_fu_575_p3[0];
        state_fu_154[4] <= select_ln9_fu_575_p3[4];
        state_fu_154[12] <= select_ln9_fu_575_p3[12];
    end else if ((((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((regslice_both_output_r_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state6) & (state_load_reg_684 == 32'd17)))) begin
                state_fu_154[0] <= 1'b0;
        state_fu_154[4] <= 1'b0;
        state_fu_154[12] <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((regslice_both_output_r_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state6) & (state_load_reg_684 == 32'd17))) begin
        tmp_last_V_3_reg_216 <= tmp_last_V_1_loc_fu_162;
    end else if (((~((input_r_TVALID_int_regslice == 1'b0) | (1'b1 == ap_block_state2_io) | ((output_r_TREADY_int_regslice == 1'b0) & (state_fu_154 == 32'd4096))) & ~(state_load_load_fu_273_p1 == 32'd17) & ~(state_load_load_fu_273_p1 == 32'd0) & ~(state_fu_154 == 32'd4096) & (1'b1 == ap_CS_fsm_state2)) | (~((input_r_TVALID_int_regslice == 1'b0) | (1'b1 == ap_block_state2_io) | ((output_r_TREADY_int_regslice == 1'b0) & (state_fu_154 == 32'd4096))) & (1'b1 == ap_CS_fsm_state2) & (state_load_load_fu_273_p1 == 32'd0)))) begin
        tmp_last_V_3_reg_216 <= input_r_TLAST_int_regslice;
    end else if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_last_V_3_reg_216 <= tmp_last_V_reg_708;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        coefs_read_reg_673 <= coefs;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_load_1_reg_727 <= i_fu_158;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        state_load_reg_684[0] <= state_fu_154[0];
state_load_reg_684[4] <= state_fu_154[4];
state_load_reg_684[12] <= state_fu_154[12];
        tmp_data_V_reg_688 <= input_r_TDATA_int_regslice;
        tmp_last_V_reg_708 <= input_r_TLAST_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_tmp_last_V_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        tmp_last_V_1_loc_fu_162 <= grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_tmp_last_V_1_out;
    end
end

assign ap_ST_fsm_state1_blk = 1'b0;

always @ (*) begin
    if (((input_r_TVALID_int_regslice == 1'b0) | (1'b1 == ap_block_state2_io) | ((output_r_TREADY_int_regslice == 1'b0) & (state_fu_154 == 32'd4096)))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_output_r_V_data_V_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (state_load_reg_684 == 32'd17))) begin
        ap_phi_mux_tmp_last_V_3_phi_fu_219_p8 = tmp_last_V_1_loc_fu_162;
    end else begin
        ap_phi_mux_tmp_last_V_3_phi_fu_219_p8 = tmp_last_V_3_reg_216;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_AWVALID = grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_AWVALID;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_BREADY = grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_BREADY;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        gmem_WVALID = grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_m_axi_gmem_WVALID;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        input_r_TDATA_blk_n = input_r_TVALID_int_regslice;
    end else begin
        input_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((input_r_TVALID_int_regslice == 1'b0) | (1'b1 == ap_block_state2_io) | ((output_r_TREADY_int_regslice == 1'b0) & (state_fu_154 == 32'd4096))) & (1'b1 == ap_CS_fsm_state2))) begin
        input_r_TREADY_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_r_TREADY_int_regslice = grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_input_r_TREADY;
    end else begin
        input_r_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (state_fu_154 == 32'd4096)))) begin
        output_r_TDATA_blk_n = output_r_TREADY_int_regslice;
    end else begin
        output_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((input_r_TVALID_int_regslice == 1'b0) | (1'b1 == ap_block_state2_io) | ((output_r_TREADY_int_regslice == 1'b0) & (state_fu_154 == 32'd4096))) & (1'b1 == ap_CS_fsm_state2) & (state_fu_154 == 32'd4096))) begin
        output_r_TVALID_int_regslice = 1'b1;
    end else begin
        output_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if ((~((input_r_TVALID_int_regslice == 1'b0) | (1'b1 == ap_block_state2_io) | ((output_r_TREADY_int_regslice == 1'b0) & (state_fu_154 == 32'd4096))) & ~(state_load_load_fu_273_p1 == 32'd17) & ~(state_fu_154 == 32'd4096) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((input_r_TVALID_int_regslice == 1'b0) | (1'b1 == ap_block_state2_io) | ((output_r_TREADY_int_regslice == 1'b0) & (state_fu_154 == 32'd4096))) & (1'b1 == ap_CS_fsm_state2) & (state_load_load_fu_273_p1 == 32'd17))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if ((~((input_r_TVALID_int_regslice == 1'b0) | (1'b1 == ap_block_state2_io) | ((output_r_TREADY_int_regslice == 1'b0) & (state_fu_154 == 32'd4096))) & (1'b1 == ap_CS_fsm_state2) & (state_fu_154 == 32'd4096))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((output_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((regslice_both_output_r_V_data_V_U_apdone_blk == 1'b0) & (ap_phi_mux_tmp_last_V_3_phi_fu_219_p8 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((regslice_both_output_r_V_data_V_U_apdone_blk == 1'b0) & (ap_phi_mux_tmp_last_V_3_phi_fu_219_p8 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln43_fu_561_p2 = ($signed(i_fu_158) + $signed(32'd4294967295));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state2 = ((input_r_TVALID_int_regslice == 1'b0) | ((output_r_TREADY_int_regslice == 1'b0) & (state_fu_154 == 32'd4096)));
end

always @ (*) begin
    ap_block_state2_io = ((output_r_TREADY_int_regslice == 1'b0) & (state_fu_154 == 32'd4096));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_ap_start = grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229_ap_start_reg;

assign i_1_fu_567_p3 = ((icmp_ln41_fu_555_p2[0:0] == 1'b1) ? add_ln43_fu_561_p2 : i_fu_158);

assign i_3_fu_635_p2 = (i_fu_158 + 32'd1);

assign icmp_ln41_fu_555_p2 = ((input_r_TDATA_int_regslice == 32'd48879) ? 1'b1 : 1'b0);

assign input_r_TREADY = regslice_both_input_r_V_data_V_U_ack_in;

assign output_r_TVALID = regslice_both_output_r_V_data_V_U_vld_out;

assign select_ln9_fu_575_p3 = ((icmp_ln41_fu_555_p2[0:0] == 1'b1) ? 32'd17 : 32'd0);

assign state_load_load_fu_273_p1 = state_fu_154;

always @ (posedge ap_clk) begin
    state_load_reg_684[3:1] <= 3'b000;
    state_load_reg_684[11:5] <= 7'b0000000;
    state_load_reg_684[31:13] <= 19'b0000000000000000000;
    state_fu_154[3:1] <= 3'b000;
    state_fu_154[11:5] <= 7'b0000000;
    state_fu_154[31:13] <= 19'b0000000000000000000;
end

endmodule //equalizer
