// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_V_address0,
        input_0_V_ce0,
        input_0_V_q0,
        input_1_V_address0,
        input_1_V_ce0,
        input_1_V_q0,
        input_2_V_address0,
        input_2_V_ce0,
        input_2_V_q0,
        input_3_V_address0,
        input_3_V_ce0,
        input_3_V_q0,
        input_4_V_address0,
        input_4_V_ce0,
        input_4_V_q0,
        input_5_V_address0,
        input_5_V_ce0,
        input_5_V_q0,
        input_6_V_address0,
        input_6_V_ce0,
        input_6_V_q0,
        input_7_V_address0,
        input_7_V_ce0,
        input_7_V_q0,
        input_8_V_address0,
        input_8_V_ce0,
        input_8_V_q0,
        input_9_V_address0,
        input_9_V_ce0,
        input_9_V_q0,
        input_10_V_address0,
        input_10_V_ce0,
        input_10_V_q0,
        input_11_V_address0,
        input_11_V_ce0,
        input_11_V_q0,
        input_12_V_address0,
        input_12_V_ce0,
        input_12_V_q0,
        conv_out_V_address0,
        conv_out_V_ce0,
        conv_out_V_we0,
        conv_out_V_d0
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] input_0_V_address0;
output   input_0_V_ce0;
input  [13:0] input_0_V_q0;
output  [6:0] input_1_V_address0;
output   input_1_V_ce0;
input  [13:0] input_1_V_q0;
output  [6:0] input_2_V_address0;
output   input_2_V_ce0;
input  [13:0] input_2_V_q0;
output  [6:0] input_3_V_address0;
output   input_3_V_ce0;
input  [13:0] input_3_V_q0;
output  [6:0] input_4_V_address0;
output   input_4_V_ce0;
input  [13:0] input_4_V_q0;
output  [6:0] input_5_V_address0;
output   input_5_V_ce0;
input  [13:0] input_5_V_q0;
output  [6:0] input_6_V_address0;
output   input_6_V_ce0;
input  [13:0] input_6_V_q0;
output  [6:0] input_7_V_address0;
output   input_7_V_ce0;
input  [13:0] input_7_V_q0;
output  [6:0] input_8_V_address0;
output   input_8_V_ce0;
input  [13:0] input_8_V_q0;
output  [6:0] input_9_V_address0;
output   input_9_V_ce0;
input  [13:0] input_9_V_q0;
output  [6:0] input_10_V_address0;
output   input_10_V_ce0;
input  [13:0] input_10_V_q0;
output  [6:0] input_11_V_address0;
output   input_11_V_ce0;
input  [13:0] input_11_V_q0;
output  [6:0] input_12_V_address0;
output   input_12_V_ce0;
input  [13:0] input_12_V_q0;
output  [10:0] conv_out_V_address0;
output   conv_out_V_ce0;
output   conv_out_V_we0;
output  [13:0] conv_out_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_0_V_ce0;
reg input_1_V_ce0;
reg input_2_V_ce0;
reg input_3_V_ce0;
reg input_4_V_ce0;
reg input_5_V_ce0;
reg input_6_V_ce0;
reg input_7_V_ce0;
reg input_8_V_ce0;
reg input_9_V_ce0;
reg input_10_V_ce0;
reg input_11_V_ce0;
reg input_12_V_ce0;
reg conv_out_V_ce0;
reg conv_out_V_we0;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [9:0] conv_2_weights_V_address0;
reg    conv_2_weights_V_ce0;
wire  signed [9:0] conv_2_weights_V_q0;
wire   [3:0] conv_2_bias_V_address0;
reg    conv_2_bias_V_ce0;
wire   [7:0] conv_2_bias_V_q0;
wire   [6:0] add_ln8_fu_525_p2;
reg   [6:0] add_ln8_reg_1230;
wire    ap_CS_fsm_state2;
wire   [3:0] r_fu_537_p2;
reg   [3:0] r_reg_1238;
wire   [3:0] c_fu_549_p2;
reg   [3:0] c_reg_1246;
wire    ap_CS_fsm_state3;
wire   [11:0] zext_ln14_fu_573_p1;
reg   [11:0] zext_ln14_reg_1251;
wire   [0:0] icmp_ln11_fu_543_p2;
wire   [4:0] f_fu_583_p2;
reg   [4:0] f_reg_1259;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln26_fu_589_p1;
reg   [63:0] zext_ln26_reg_1264;
wire   [0:0] icmp_ln14_fu_577_p2;
wire   [10:0] zext_ln203_9_fu_593_p1;
reg   [10:0] zext_ln203_9_reg_1269;
reg   [10:0] conv_out_V_addr_reg_1274;
wire   [1:0] wr_fu_621_p2;
reg   [1:0] wr_reg_1282;
wire    ap_CS_fsm_state5;
wire  signed [5:0] sext_ln1116_fu_649_p1;
reg  signed [5:0] sext_ln1116_reg_1287;
wire   [0:0] icmp_ln18_fu_615_p2;
wire   [7:0] sub_ln1117_fu_683_p2;
reg   [7:0] sub_ln1117_reg_1292;
wire   [1:0] wc_fu_695_p2;
reg   [1:0] wc_reg_1305;
wire    ap_CS_fsm_state6;
wire   [6:0] sub_ln1116_1_fu_730_p2;
reg   [6:0] sub_ln1116_1_reg_1310;
wire   [0:0] icmp_ln21_fu_689_p2;
wire   [3:0] add_ln1117_fu_740_p2;
reg   [3:0] add_ln1117_reg_1315;
wire   [2:0] ch_fu_752_p2;
reg   [2:0] ch_reg_1323;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln24_fu_746_p2;
wire    ap_CS_fsm_state8;
wire   [13:0] tmp_V_4_fu_889_p2;
reg   [13:0] tmp_V_4_reg_1403;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln885_fu_895_p2;
reg   [0:0] icmp_ln885_reg_1411;
wire   [0:0] p_Result_24_fu_901_p3;
reg   [0:0] p_Result_24_reg_1415;
wire    ap_CS_fsm_state10;
wire   [13:0] tmp_V_5_fu_913_p3;
reg   [13:0] tmp_V_5_reg_1420;
wire   [31:0] sub_ln894_fu_946_p2;
reg   [31:0] sub_ln894_reg_1426;
wire   [31:0] or_ln_fu_1056_p3;
reg   [31:0] or_ln_reg_1432;
wire   [0:0] icmp_ln908_fu_1064_p2;
reg   [0:0] icmp_ln908_reg_1437;
wire   [10:0] trunc_ln893_fu_1070_p1;
reg   [10:0] trunc_ln893_reg_1442;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln924_fu_1201_p2;
reg   [0:0] icmp_ln924_reg_1452;
wire   [0:0] icmp_ln924_1_fu_1207_p2;
reg   [0:0] icmp_ln924_1_reg_1457;
reg   [3:0] r_0_reg_393;
reg   [6:0] phi_mul_reg_405;
reg   [3:0] c_0_reg_417;
wire   [0:0] icmp_ln8_fu_531_p2;
reg   [4:0] f_0_reg_429;
wire    ap_CS_fsm_state12;
reg   [13:0] p_Val2_s_reg_440;
reg   [1:0] wr_0_reg_452;
reg   [13:0] w_sum_1_reg_463;
reg   [1:0] wc_0_reg_475;
reg   [13:0] p_Val2_19_reg_486;
reg   [2:0] ch_0_reg_498;
reg   [13:0] ap_phi_mux_storemerge_phi_fu_512_p4;
wire   [0:0] and_ln924_fu_1217_p2;
wire   [63:0] zext_ln203_11_fu_606_p1;
wire   [63:0] zext_ln1116_5_fu_784_p1;
wire  signed [63:0] sext_ln1117_fu_794_p1;
wire   [63:0] grp_fu_520_p0;
wire   [6:0] zext_ln203_fu_555_p1;
wire   [6:0] add_ln203_fu_559_p2;
wire   [10:0] tmp_4_fu_565_p3;
wire   [11:0] zext_ln203_10_fu_597_p1;
wire   [11:0] add_ln203_5_fu_601_p2;
wire   [3:0] tmp_5_fu_631_p3;
wire   [4:0] zext_ln1116_1_fu_639_p1;
wire   [4:0] zext_ln1116_fu_627_p1;
wire   [4:0] sub_ln1116_fu_643_p2;
wire   [3:0] zext_ln18_fu_611_p1;
wire   [3:0] add_ln26_fu_653_p2;
wire   [6:0] tmp_6_fu_659_p3;
wire   [4:0] tmp_10_fu_671_p3;
wire   [7:0] zext_ln1117_fu_667_p1;
wire   [7:0] zext_ln1117_1_fu_679_p1;
wire   [5:0] zext_ln1116_2_fu_701_p1;
wire   [5:0] add_ln1116_fu_705_p2;
wire   [3:0] trunc_ln1116_fu_710_p1;
wire   [6:0] p_shl_fu_714_p3;
wire   [6:0] tmp_15_fu_722_p3;
wire   [3:0] zext_ln26_1_fu_736_p1;
wire   [6:0] zext_ln1116_3_fu_758_p1;
wire   [6:0] add_ln1116_1_fu_766_p2;
wire   [10:0] tmp_26_cast_fu_771_p3;
wire   [10:0] add_ln1116_2_fu_779_p2;
wire   [7:0] zext_ln1116_4_fu_762_p1;
wire   [7:0] add_ln1117_1_fu_789_p2;
wire  signed [13:0] tmp_2_fu_815_p15;
wire  signed [24:0] r_V_fu_1223_p2;
wire   [21:0] lhs_V_fu_853_p3;
wire  signed [27:0] sext_ln1118_1_fu_850_p1;
wire   [28:0] zext_ln728_fu_861_p1;
wire   [28:0] zext_ln703_fu_865_p1;
wire   [28:0] ret_V_fu_869_p2;
wire  signed [13:0] sext_ln1265_fu_885_p1;
wire   [13:0] tmp_V_fu_908_p2;
reg   [13:0] p_Result_s_fu_920_p4;
wire   [31:0] p_Result_25_fu_930_p3;
reg   [31:0] l_fu_938_p3;
wire   [31:0] lsb_index_fu_956_p2;
wire   [30:0] tmp_12_fu_962_p4;
wire   [3:0] trunc_ln897_fu_978_p1;
wire   [3:0] sub_ln897_fu_982_p2;
wire   [13:0] zext_ln897_fu_988_p1;
wire   [13:0] lshr_ln897_fu_992_p2;
wire   [13:0] p_Result_21_fu_998_p2;
wire   [0:0] icmp_ln897_fu_972_p2;
wire   [0:0] icmp_ln897_1_fu_1004_p2;
wire   [0:0] tmp_13_fu_1016_p3;
wire   [13:0] trunc_ln894_fu_952_p1;
wire   [13:0] add_ln899_fu_1030_p2;
wire   [0:0] p_Result_22_fu_1036_p3;
wire   [0:0] xor_ln899_fu_1024_p2;
wire   [0:0] and_ln899_fu_1044_p2;
wire   [0:0] a_fu_1010_p2;
wire   [0:0] or_ln899_fu_1050_p2;
wire   [31:0] zext_ln907_1_fu_1077_p1;
wire   [31:0] add_ln908_fu_1080_p2;
wire   [31:0] lshr_ln908_fu_1085_p2;
wire   [31:0] sub_ln908_fu_1095_p2;
wire   [63:0] m_fu_1074_p1;
wire   [63:0] zext_ln908_1_fu_1100_p1;
wire   [63:0] zext_ln908_fu_1091_p1;
wire   [63:0] shl_ln908_fu_1104_p2;
wire   [63:0] zext_ln911_fu_1117_p1;
wire   [63:0] m_1_fu_1110_p3;
wire   [63:0] m_2_fu_1120_p2;
wire   [62:0] m_5_fu_1126_p4;
wire   [0:0] tmp_14_fu_1140_p3;
wire   [10:0] sub_ln915_fu_1156_p2;
wire   [10:0] select_ln915_fu_1148_p3;
wire   [10:0] add_ln915_fu_1161_p2;
wire   [63:0] m_6_fu_1136_p1;
wire   [11:0] tmp_3_fu_1167_p3;
wire   [63:0] p_Result_26_fu_1174_p5;
wire   [51:0] trunc_ln4_fu_1191_p4;
wire   [0:0] or_ln924_fu_1213_p2;
wire   [0:0] grp_fu_520_p2;
reg   [11:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
end

conv_2_conv_2_weifYi #(
    .DataWidth( 10 ),
    .AddressRange( 864 ),
    .AddressWidth( 10 ))
conv_2_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_weights_V_address0),
    .ce0(conv_2_weights_V_ce0),
    .q0(conv_2_weights_V_q0)
);

conv_2_conv_2_biag8j #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_2_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_bias_V_address0),
    .ce0(conv_2_bias_V_ce0),
    .q0(conv_2_bias_V_q0)
);

cnn_dcmp_64ns_64ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
cnn_dcmp_64ns_64ndEe_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_520_p0),
    .din1(64'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_520_p2)
);

cnn_mux_134_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 14 ),
    .din5_WIDTH( 14 ),
    .din6_WIDTH( 14 ),
    .din7_WIDTH( 14 ),
    .din8_WIDTH( 14 ),
    .din9_WIDTH( 14 ),
    .din10_WIDTH( 14 ),
    .din11_WIDTH( 14 ),
    .din12_WIDTH( 14 ),
    .din13_WIDTH( 4 ),
    .dout_WIDTH( 14 ))
cnn_mux_134_14_1_1_U74(
    .din0(input_0_V_q0),
    .din1(input_1_V_q0),
    .din2(input_2_V_q0),
    .din3(input_3_V_q0),
    .din4(input_4_V_q0),
    .din5(input_5_V_q0),
    .din6(input_6_V_q0),
    .din7(input_7_V_q0),
    .din8(input_8_V_q0),
    .din9(input_9_V_q0),
    .din10(input_10_V_q0),
    .din11(input_11_V_q0),
    .din12(input_12_V_q0),
    .din13(add_ln1117_reg_1315),
    .dout(tmp_2_fu_815_p15)
);

cnn_mul_mul_14s_1hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 25 ))
cnn_mul_mul_14s_1hbi_U75(
    .din0(tmp_2_fu_815_p15),
    .din1(conv_2_weights_V_q0),
    .dout(r_V_fu_1223_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln14_fu_577_p2 == 1'd1))) begin
        c_0_reg_417 <= c_reg_1246;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln8_fu_531_p2 == 1'd0))) begin
        c_0_reg_417 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ch_0_reg_498 <= ch_reg_1323;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln21_fu_689_p2 == 1'd0))) begin
        ch_0_reg_498 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        f_0_reg_429 <= f_reg_1259;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln11_fu_543_p2 == 1'd0))) begin
        f_0_reg_429 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_Val2_19_reg_486 <= {{ret_V_fu_869_p2[21:8]}};
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln21_fu_689_p2 == 1'd0))) begin
        p_Val2_19_reg_486 <= w_sum_1_reg_463;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln21_fu_689_p2 == 1'd1))) begin
        p_Val2_s_reg_440 <= w_sum_1_reg_463;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln14_fu_577_p2 == 1'd0))) begin
        p_Val2_s_reg_440 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln11_fu_543_p2 == 1'd1))) begin
        phi_mul_reg_405 <= add_ln8_reg_1230;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul_reg_405 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln11_fu_543_p2 == 1'd1))) begin
        r_0_reg_393 <= r_reg_1238;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_393 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln24_fu_746_p2 == 1'd1))) begin
        w_sum_1_reg_463 <= p_Val2_19_reg_486;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln18_fu_615_p2 == 1'd0))) begin
        w_sum_1_reg_463 <= p_Val2_s_reg_440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln24_fu_746_p2 == 1'd1))) begin
        wc_0_reg_475 <= wc_reg_1305;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln18_fu_615_p2 == 1'd0))) begin
        wc_0_reg_475 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln21_fu_689_p2 == 1'd1))) begin
        wr_0_reg_452 <= wr_reg_1282;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln14_fu_577_p2 == 1'd0))) begin
        wr_0_reg_452 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln21_fu_689_p2 == 1'd0))) begin
        add_ln1117_reg_1315 <= add_ln1117_fu_740_p2;
        sub_ln1116_1_reg_1310[6 : 1] <= sub_ln1116_1_fu_730_p2[6 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln8_reg_1230 <= add_ln8_fu_525_p2;
        r_reg_1238 <= r_fu_537_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        c_reg_1246 <= c_fu_549_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ch_reg_1323 <= ch_fu_752_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln14_fu_577_p2 == 1'd0))) begin
        conv_out_V_addr_reg_1274 <= zext_ln203_11_fu_606_p1;
        zext_ln203_9_reg_1269[4 : 0] <= zext_ln203_9_fu_593_p1[4 : 0];
        zext_ln26_reg_1264[4 : 0] <= zext_ln26_fu_589_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        f_reg_1259 <= f_fu_583_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        icmp_ln885_reg_1411 <= icmp_ln885_fu_895_p2;
        tmp_V_4_reg_1403 <= tmp_V_4_fu_889_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        icmp_ln908_reg_1437 <= icmp_ln908_fu_1064_p2;
        or_ln_reg_1432[0] <= or_ln_fu_1056_p3[0];
        p_Result_24_reg_1415 <= tmp_V_4_reg_1403[32'd13];
        sub_ln894_reg_1426 <= sub_ln894_fu_946_p2;
        tmp_V_5_reg_1420 <= tmp_V_5_fu_913_p3;
        trunc_ln893_reg_1442 <= trunc_ln893_fu_1070_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        icmp_ln924_1_reg_1457 <= icmp_ln924_1_fu_1207_p2;
        icmp_ln924_reg_1452 <= icmp_ln924_fu_1201_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln18_fu_615_p2 == 1'd0))) begin
        sext_ln1116_reg_1287 <= sext_ln1116_fu_649_p1;
        sub_ln1117_reg_1292[7 : 1] <= sub_ln1117_fu_683_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        wc_reg_1305 <= wc_fu_695_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        wr_reg_1282 <= wr_fu_621_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln11_fu_543_p2 == 1'd0))) begin
        zext_ln14_reg_1251[10 : 4] <= zext_ln14_fu_573_p1[10 : 4];
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln8_fu_531_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        if (((1'd1 == and_ln924_fu_1217_p2) & (icmp_ln885_reg_1411 == 1'd0))) begin
            ap_phi_mux_storemerge_phi_fu_512_p4 = tmp_V_4_reg_1403;
        end else if (((icmp_ln885_reg_1411 == 1'd1) | (1'd0 == and_ln924_fu_1217_p2))) begin
            ap_phi_mux_storemerge_phi_fu_512_p4 = 14'd0;
        end else begin
            ap_phi_mux_storemerge_phi_fu_512_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_storemerge_phi_fu_512_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln8_fu_531_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_2_bias_V_ce0 = 1'b1;
    end else begin
        conv_2_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_2_weights_V_ce0 = 1'b1;
    end else begin
        conv_2_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_out_V_ce0 = 1'b1;
    end else begin
        conv_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_out_V_we0 = 1'b1;
    end else begin
        conv_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_0_V_ce0 = 1'b1;
    end else begin
        input_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_10_V_ce0 = 1'b1;
    end else begin
        input_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_11_V_ce0 = 1'b1;
    end else begin
        input_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_12_V_ce0 = 1'b1;
    end else begin
        input_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_1_V_ce0 = 1'b1;
    end else begin
        input_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_2_V_ce0 = 1'b1;
    end else begin
        input_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_3_V_ce0 = 1'b1;
    end else begin
        input_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_4_V_ce0 = 1'b1;
    end else begin
        input_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_5_V_ce0 = 1'b1;
    end else begin
        input_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_6_V_ce0 = 1'b1;
    end else begin
        input_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_7_V_ce0 = 1'b1;
    end else begin
        input_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_8_V_ce0 = 1'b1;
    end else begin
        input_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_9_V_ce0 = 1'b1;
    end else begin
        input_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln8_fu_531_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln11_fu_543_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln14_fu_577_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln18_fu_615_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln21_fu_689_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln24_fu_746_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln885_fu_895_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_fu_1010_p2 = (icmp_ln897_fu_972_p2 & icmp_ln897_1_fu_1004_p2);

assign add_ln1116_1_fu_766_p2 = (zext_ln1116_3_fu_758_p1 + sub_ln1116_1_reg_1310);

assign add_ln1116_2_fu_779_p2 = (zext_ln203_9_reg_1269 + tmp_26_cast_fu_771_p3);

assign add_ln1116_fu_705_p2 = ($signed(sext_ln1116_reg_1287) + $signed(zext_ln1116_2_fu_701_p1));

assign add_ln1117_1_fu_789_p2 = (zext_ln1116_4_fu_762_p1 + sub_ln1117_reg_1292);

assign add_ln1117_fu_740_p2 = (c_0_reg_417 + zext_ln26_1_fu_736_p1);

assign add_ln203_5_fu_601_p2 = (zext_ln14_reg_1251 + zext_ln203_10_fu_597_p1);

assign add_ln203_fu_559_p2 = (phi_mul_reg_405 + zext_ln203_fu_555_p1);

assign add_ln26_fu_653_p2 = (zext_ln18_fu_611_p1 + r_0_reg_393);

assign add_ln899_fu_1030_p2 = ($signed(14'd16331) + $signed(trunc_ln894_fu_952_p1));

assign add_ln8_fu_525_p2 = (phi_mul_reg_405 + 7'd11);

assign add_ln908_fu_1080_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_reg_1426));

assign add_ln915_fu_1161_p2 = (sub_ln915_fu_1156_p2 + select_ln915_fu_1148_p3);

assign and_ln899_fu_1044_p2 = (xor_ln899_fu_1024_p2 & p_Result_22_fu_1036_p3);

assign and_ln924_fu_1217_p2 = (or_ln924_fu_1213_p2 & grp_fu_520_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign c_fu_549_p2 = (c_0_reg_417 + 4'd1);

assign ch_fu_752_p2 = (ch_0_reg_498 + 3'd1);

assign conv_2_bias_V_address0 = zext_ln26_reg_1264;

assign conv_2_weights_V_address0 = zext_ln1116_5_fu_784_p1;

assign conv_out_V_address0 = conv_out_V_addr_reg_1274;

assign conv_out_V_d0 = ap_phi_mux_storemerge_phi_fu_512_p4;

assign f_fu_583_p2 = (f_0_reg_429 + 5'd1);

assign grp_fu_520_p0 = p_Result_26_fu_1174_p5;

assign icmp_ln11_fu_543_p2 = ((c_0_reg_417 == 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln14_fu_577_p2 = ((f_0_reg_429 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_615_p2 = ((wr_0_reg_452 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_689_p2 = ((wc_0_reg_475 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_746_p2 = ((ch_0_reg_498 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln885_fu_895_p2 = ((tmp_V_4_fu_889_p2 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_1_fu_1004_p2 = ((p_Result_21_fu_998_p2 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_fu_972_p2 = (($signed(tmp_12_fu_962_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_531_p2 = ((r_0_reg_393 == 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln908_fu_1064_p2 = (($signed(lsb_index_fu_956_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln924_1_fu_1207_p2 = ((trunc_ln4_fu_1191_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln924_fu_1201_p2 = ((add_ln915_fu_1161_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign input_0_V_address0 = sext_ln1117_fu_794_p1;

assign input_10_V_address0 = sext_ln1117_fu_794_p1;

assign input_11_V_address0 = sext_ln1117_fu_794_p1;

assign input_12_V_address0 = sext_ln1117_fu_794_p1;

assign input_1_V_address0 = sext_ln1117_fu_794_p1;

assign input_2_V_address0 = sext_ln1117_fu_794_p1;

assign input_3_V_address0 = sext_ln1117_fu_794_p1;

assign input_4_V_address0 = sext_ln1117_fu_794_p1;

assign input_5_V_address0 = sext_ln1117_fu_794_p1;

assign input_6_V_address0 = sext_ln1117_fu_794_p1;

assign input_7_V_address0 = sext_ln1117_fu_794_p1;

assign input_8_V_address0 = sext_ln1117_fu_794_p1;

assign input_9_V_address0 = sext_ln1117_fu_794_p1;


always @ (p_Result_25_fu_930_p3) begin
    if (p_Result_25_fu_930_p3[0] == 1'b1) begin
        l_fu_938_p3 = 32'd0;
    end else if (p_Result_25_fu_930_p3[1] == 1'b1) begin
        l_fu_938_p3 = 32'd1;
    end else if (p_Result_25_fu_930_p3[2] == 1'b1) begin
        l_fu_938_p3 = 32'd2;
    end else if (p_Result_25_fu_930_p3[3] == 1'b1) begin
        l_fu_938_p3 = 32'd3;
    end else if (p_Result_25_fu_930_p3[4] == 1'b1) begin
        l_fu_938_p3 = 32'd4;
    end else if (p_Result_25_fu_930_p3[5] == 1'b1) begin
        l_fu_938_p3 = 32'd5;
    end else if (p_Result_25_fu_930_p3[6] == 1'b1) begin
        l_fu_938_p3 = 32'd6;
    end else if (p_Result_25_fu_930_p3[7] == 1'b1) begin
        l_fu_938_p3 = 32'd7;
    end else if (p_Result_25_fu_930_p3[8] == 1'b1) begin
        l_fu_938_p3 = 32'd8;
    end else if (p_Result_25_fu_930_p3[9] == 1'b1) begin
        l_fu_938_p3 = 32'd9;
    end else if (p_Result_25_fu_930_p3[10] == 1'b1) begin
        l_fu_938_p3 = 32'd10;
    end else if (p_Result_25_fu_930_p3[11] == 1'b1) begin
        l_fu_938_p3 = 32'd11;
    end else if (p_Result_25_fu_930_p3[12] == 1'b1) begin
        l_fu_938_p3 = 32'd12;
    end else if (p_Result_25_fu_930_p3[13] == 1'b1) begin
        l_fu_938_p3 = 32'd13;
    end else if (p_Result_25_fu_930_p3[14] == 1'b1) begin
        l_fu_938_p3 = 32'd14;
    end else if (p_Result_25_fu_930_p3[15] == 1'b1) begin
        l_fu_938_p3 = 32'd15;
    end else if (p_Result_25_fu_930_p3[16] == 1'b1) begin
        l_fu_938_p3 = 32'd16;
    end else if (p_Result_25_fu_930_p3[17] == 1'b1) begin
        l_fu_938_p3 = 32'd17;
    end else if (p_Result_25_fu_930_p3[18] == 1'b1) begin
        l_fu_938_p3 = 32'd18;
    end else if (p_Result_25_fu_930_p3[19] == 1'b1) begin
        l_fu_938_p3 = 32'd19;
    end else if (p_Result_25_fu_930_p3[20] == 1'b1) begin
        l_fu_938_p3 = 32'd20;
    end else if (p_Result_25_fu_930_p3[21] == 1'b1) begin
        l_fu_938_p3 = 32'd21;
    end else if (p_Result_25_fu_930_p3[22] == 1'b1) begin
        l_fu_938_p3 = 32'd22;
    end else if (p_Result_25_fu_930_p3[23] == 1'b1) begin
        l_fu_938_p3 = 32'd23;
    end else if (p_Result_25_fu_930_p3[24] == 1'b1) begin
        l_fu_938_p3 = 32'd24;
    end else if (p_Result_25_fu_930_p3[25] == 1'b1) begin
        l_fu_938_p3 = 32'd25;
    end else if (p_Result_25_fu_930_p3[26] == 1'b1) begin
        l_fu_938_p3 = 32'd26;
    end else if (p_Result_25_fu_930_p3[27] == 1'b1) begin
        l_fu_938_p3 = 32'd27;
    end else if (p_Result_25_fu_930_p3[28] == 1'b1) begin
        l_fu_938_p3 = 32'd28;
    end else if (p_Result_25_fu_930_p3[29] == 1'b1) begin
        l_fu_938_p3 = 32'd29;
    end else if (p_Result_25_fu_930_p3[30] == 1'b1) begin
        l_fu_938_p3 = 32'd30;
    end else if (p_Result_25_fu_930_p3[31] == 1'b1) begin
        l_fu_938_p3 = 32'd31;
    end else begin
        l_fu_938_p3 = 32'd32;
    end
end

assign lhs_V_fu_853_p3 = {{p_Val2_19_reg_486}, {8'd0}};

assign lsb_index_fu_956_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_fu_946_p2));

assign lshr_ln897_fu_992_p2 = 14'd16383 >> zext_ln897_fu_988_p1;

assign lshr_ln908_fu_1085_p2 = zext_ln907_1_fu_1077_p1 >> add_ln908_fu_1080_p2;

assign m_1_fu_1110_p3 = ((icmp_ln908_reg_1437[0:0] === 1'b1) ? zext_ln908_fu_1091_p1 : shl_ln908_fu_1104_p2);

assign m_2_fu_1120_p2 = (zext_ln911_fu_1117_p1 + m_1_fu_1110_p3);

assign m_5_fu_1126_p4 = {{m_2_fu_1120_p2[63:1]}};

assign m_6_fu_1136_p1 = m_5_fu_1126_p4;

assign m_fu_1074_p1 = tmp_V_5_reg_1420;

assign or_ln899_fu_1050_p2 = (and_ln899_fu_1044_p2 | a_fu_1010_p2);

assign or_ln924_fu_1213_p2 = (icmp_ln924_reg_1452 | icmp_ln924_1_reg_1457);

assign or_ln_fu_1056_p3 = {{31'd0}, {or_ln899_fu_1050_p2}};

assign p_Result_21_fu_998_p2 = (tmp_V_5_fu_913_p3 & lshr_ln897_fu_992_p2);

assign p_Result_22_fu_1036_p3 = tmp_V_5_fu_913_p3[add_ln899_fu_1030_p2];

assign p_Result_24_fu_901_p3 = tmp_V_4_reg_1403[32'd13];

assign p_Result_25_fu_930_p3 = {{18'd262143}, {p_Result_s_fu_920_p4}};

assign p_Result_26_fu_1174_p5 = {{tmp_3_fu_1167_p3}, {m_6_fu_1136_p1[51:0]}};

integer ap_tvar_int_0;

always @ (tmp_V_5_fu_913_p3) begin
    for (ap_tvar_int_0 = 14 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 13 - 0) begin
            p_Result_s_fu_920_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_s_fu_920_p4[ap_tvar_int_0] = tmp_V_5_fu_913_p3[13 - ap_tvar_int_0];
        end
    end
end

assign p_shl_fu_714_p3 = {{trunc_ln1116_fu_710_p1}, {3'd0}};

assign r_fu_537_p2 = (r_0_reg_393 + 4'd1);

assign ret_V_fu_869_p2 = (zext_ln728_fu_861_p1 + zext_ln703_fu_865_p1);

assign select_ln915_fu_1148_p3 = ((tmp_14_fu_1140_p3[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign sext_ln1116_fu_649_p1 = $signed(sub_ln1116_fu_643_p2);

assign sext_ln1117_fu_794_p1 = $signed(add_ln1117_1_fu_789_p2);

assign sext_ln1118_1_fu_850_p1 = r_V_fu_1223_p2;

assign sext_ln1265_fu_885_p1 = $signed(conv_2_bias_V_q0);

assign shl_ln908_fu_1104_p2 = m_fu_1074_p1 << zext_ln908_1_fu_1100_p1;

assign sub_ln1116_1_fu_730_p2 = (p_shl_fu_714_p3 - tmp_15_fu_722_p3);

assign sub_ln1116_fu_643_p2 = (zext_ln1116_1_fu_639_p1 - zext_ln1116_fu_627_p1);

assign sub_ln1117_fu_683_p2 = (zext_ln1117_fu_667_p1 - zext_ln1117_1_fu_679_p1);

assign sub_ln894_fu_946_p2 = (32'd14 - l_fu_938_p3);

assign sub_ln897_fu_982_p2 = (4'd4 - trunc_ln897_fu_978_p1);

assign sub_ln908_fu_1095_p2 = (32'd54 - sub_ln894_reg_1426);

assign sub_ln915_fu_1156_p2 = (11'd6 - trunc_ln893_reg_1442);

assign tmp_10_fu_671_p3 = {{add_ln26_fu_653_p2}, {1'd0}};

assign tmp_12_fu_962_p4 = {{lsb_index_fu_956_p2[31:1]}};

assign tmp_13_fu_1016_p3 = lsb_index_fu_956_p2[32'd31];

assign tmp_14_fu_1140_p3 = m_2_fu_1120_p2[32'd54];

assign tmp_15_fu_722_p3 = {{add_ln1116_fu_705_p2}, {1'd0}};

assign tmp_26_cast_fu_771_p3 = {{add_ln1116_1_fu_766_p2}, {4'd0}};

assign tmp_3_fu_1167_p3 = {{p_Result_24_reg_1415}, {add_ln915_fu_1161_p2}};

assign tmp_4_fu_565_p3 = {{add_ln203_fu_559_p2}, {4'd0}};

assign tmp_5_fu_631_p3 = {{wr_0_reg_452}, {2'd0}};

assign tmp_6_fu_659_p3 = {{add_ln26_fu_653_p2}, {3'd0}};

assign tmp_V_4_fu_889_p2 = ($signed(sext_ln1265_fu_885_p1) + $signed(p_Val2_s_reg_440));

assign tmp_V_5_fu_913_p3 = ((p_Result_24_fu_901_p3[0:0] === 1'b1) ? tmp_V_fu_908_p2 : tmp_V_4_reg_1403);

assign tmp_V_fu_908_p2 = (14'd0 - tmp_V_4_reg_1403);

assign trunc_ln1116_fu_710_p1 = add_ln1116_fu_705_p2[3:0];

assign trunc_ln4_fu_1191_p4 = {{m_2_fu_1120_p2[52:1]}};

assign trunc_ln893_fu_1070_p1 = l_fu_938_p3[10:0];

assign trunc_ln894_fu_952_p1 = sub_ln894_fu_946_p2[13:0];

assign trunc_ln897_fu_978_p1 = sub_ln894_fu_946_p2[3:0];

assign wc_fu_695_p2 = (wc_0_reg_475 + 2'd1);

assign wr_fu_621_p2 = (wr_0_reg_452 + 2'd1);

assign xor_ln899_fu_1024_p2 = (tmp_13_fu_1016_p3 ^ 1'd1);

assign zext_ln1116_1_fu_639_p1 = tmp_5_fu_631_p3;

assign zext_ln1116_2_fu_701_p1 = wc_0_reg_475;

assign zext_ln1116_3_fu_758_p1 = ch_0_reg_498;

assign zext_ln1116_4_fu_762_p1 = ch_0_reg_498;

assign zext_ln1116_5_fu_784_p1 = add_ln1116_2_fu_779_p2;

assign zext_ln1116_fu_627_p1 = wr_0_reg_452;

assign zext_ln1117_1_fu_679_p1 = tmp_10_fu_671_p3;

assign zext_ln1117_fu_667_p1 = tmp_6_fu_659_p3;

assign zext_ln14_fu_573_p1 = tmp_4_fu_565_p3;

assign zext_ln18_fu_611_p1 = wr_0_reg_452;

assign zext_ln203_10_fu_597_p1 = f_0_reg_429;

assign zext_ln203_11_fu_606_p1 = add_ln203_5_fu_601_p2;

assign zext_ln203_9_fu_593_p1 = f_0_reg_429;

assign zext_ln203_fu_555_p1 = c_0_reg_417;

assign zext_ln26_1_fu_736_p1 = wc_0_reg_475;

assign zext_ln26_fu_589_p1 = f_0_reg_429;

assign zext_ln703_fu_865_p1 = $unsigned(sext_ln1118_1_fu_850_p1);

assign zext_ln728_fu_861_p1 = lhs_V_fu_853_p3;

assign zext_ln897_fu_988_p1 = sub_ln897_fu_982_p2;

assign zext_ln907_1_fu_1077_p1 = tmp_V_5_reg_1420;

assign zext_ln908_1_fu_1100_p1 = sub_ln908_fu_1095_p2;

assign zext_ln908_fu_1091_p1 = lshr_ln908_fu_1085_p2;

assign zext_ln911_fu_1117_p1 = or_ln_reg_1432;

always @ (posedge ap_clk) begin
    zext_ln14_reg_1251[3:0] <= 4'b0000;
    zext_ln14_reg_1251[11] <= 1'b0;
    zext_ln26_reg_1264[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln203_9_reg_1269[10:5] <= 6'b000000;
    sub_ln1117_reg_1292[0] <= 1'b0;
    sub_ln1116_1_reg_1310[0] <= 1'b0;
    or_ln_reg_1432[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //conv_2
