#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul  8 11:32:48 2021
# Process ID: 12932
# Current directory: C:/Users/Administrator/Desktop/miniRV_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9524 C:\Users\Administrator\Desktop\miniRV_1\miniRV_1.xpr
# Log file: C:/Users/Administrator/Desktop/miniRV_1/vivado.log
# Journal file: C:/Users/Administrator/Desktop/miniRV_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/ip/inst_mem/inst_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem'...
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'miniRV_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj miniRV_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/NextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/new/miniRV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sim_1/new/miniRV_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 917a801b06ea4e81bd31b10697ed07b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot miniRV_sim_behav xil_defaultlib.miniRV_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NextPC
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.Control
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.miniRV
Compiling module xil_defaultlib.miniRV_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot miniRV_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "miniRV_sim_behav -key {Behavioral:sim_1:Functional:miniRV_sim} -tclbatch {miniRV_sim.tcl} -view {C:/Users/Administrator/Desktop/miniRV_1/miniRV_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/Administrator/Desktop/miniRV_1/miniRV_sim_behav.wcfg
source miniRV_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance miniRV_sim.miniRV_u.UCLK.inst.plle2_adv_inst are not same.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'miniRV_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 839.125 ; gain = 25.746
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/synth_1

reset_run inst_mem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/inst_mem_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/ip/data_mem/data_mem.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem'...
[Thu Jul  8 11:33:34 2021] Launched inst_mem_synth_1, synth_1...
Run output will be captured here:
inst_mem_synth_1: C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/inst_mem_synth_1/runme.log
synth_1: C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/synth_1/runme.log
[Thu Jul  8 11:33:34 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0005.Hub_#0001
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/impl_1/top_display.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/impl_1/top_display.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1775.031 ; gain = 0.172
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/impl_1/top_display.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1788.023 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.srcs/sources_1/ip/data_mem/data_mem.xci' is already up-to-date
[Thu Jul  8 11:49:22 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/synth_1/runme.log
[Thu Jul  8 11:49:22 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/miniRV_1/miniRV_1.runs/impl_1/top_display.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1791.672 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul  8 11:57:56 2021...
