
---------- Begin Simulation Statistics ----------
simSeconds                                   0.139811                       # Number of seconds simulated (Second)
simTicks                                 139811133644                       # Number of ticks simulated (Tick)
finalTick                                139811133644                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1243.22                       # Real time elapsed on the host (Second)
hostTickRate                                112459210                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8539448                       # Number of bytes of host memory used (Byte)
simInsts                                    238353454                       # Number of instructions simulated (Count)
simOps                                      241296188                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   191723                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     194090                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           476                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        293720870                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.231633                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.811930                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       251429486                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      513                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      250295464                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  15679                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             10133810                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          10556019                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 148                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           292962566                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.854360                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.924398                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 126168063     43.07%     43.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 104042528     35.51%     78.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  44372933     15.15%     93.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  16270143      5.55%     99.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1903372      0.65%     99.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    156984      0.05%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     41590      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      6931      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                        22      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             292962566                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   2308      0.04%      0.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                     109      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                 86037      1.31%      1.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                513817      7.83%      9.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                 44211      0.67%      9.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult               165775      2.53%     12.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc             70349      1.07%     13.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                  1257      0.02%     13.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                18647      0.28%     13.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                    566      0.01%     13.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      6      0.00%     13.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                  1574      0.02%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     13.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                3512421     53.53%     67.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               2144523     32.68%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          189      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      86575324     34.59%     34.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       646805      0.26%     34.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         14730      0.01%     34.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      8540026      3.41%     38.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp      2308579      0.92%     39.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       727587      0.29%     39.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      7388930      2.95%     42.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc      1116816      0.45%     42.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv       222461      0.09%     42.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      1937001      0.77%     43.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt       111756      0.04%     43.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          427      0.00%     43.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     43.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         5551      0.00%     43.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          794      0.00%     43.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt      1601031      0.64%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        11859      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    106721002     42.64%     87.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     32364596     12.93%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      250295464                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.852154                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             6561602                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.026215                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                658950556                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               190287509                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       177117495                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                141180219                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                71399160                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        68574441                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   185203407                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    71653470                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   1014576                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           21302                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          758304                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      105016006                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      33119963                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     43352468                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      8589646                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                14336630                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          12112116                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            513977                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             11352467                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               170879                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                11323520                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997450                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  710865                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                127                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           61586                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              55339                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             6247                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         3620                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         9422459                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             365                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            509308                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    291484970                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.828254                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.295196                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       174433659     59.84%     59.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        61765373     21.19%     81.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        16496883      5.66%     86.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         8491783      2.91%     89.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        30297272     10.39%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    291484970                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         314                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                562498                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          179      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     84575675     35.03%     35.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       637788      0.26%     35.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        13838      0.01%     35.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      8504365      3.52%     38.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp      2241901      0.93%     39.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       708985      0.29%     40.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      7373187      3.05%     43.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc      1114336      0.46%     43.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv       200437      0.08%     43.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      1859921      0.77%     44.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt       111553      0.05%     44.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          397      0.00%     44.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     44.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         5409      0.00%     44.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          740      0.00%     44.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt      1598597      0.66%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        11052      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    100668156     41.70%     86.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     31797060     13.17%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    241423576                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      30297272                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            238480842                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              241423576                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      238353454                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        241296188                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.231633                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.811930                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          132465216                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         207209482                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        100668156                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        31797060                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts          67963662                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          179      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     84575675     35.03%     35.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       637788      0.26%     35.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        13838      0.01%     35.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      8504365      3.52%     38.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp      2241901      0.93%     39.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt       708985      0.29%     40.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult      7373187      3.05%     43.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc      1114336      0.46%     43.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv       200437      0.08%     43.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc      1859921      0.77%     44.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt       111553      0.05%     44.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          397      0.00%     44.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     44.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         5409      0.00%     44.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          740      0.00%     44.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt      1598597      0.66%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        11052      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    100668156     41.70%     86.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     31797060     13.17%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    241423576                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     12451895                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     11848148                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       603747                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     10645774                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1806121                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       562498                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       562494                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      113734434                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         113734434                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     113736772                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        113736772                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       216543                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          216543                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       216629                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         216629                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   6139787763                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   6139787763                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   6139787763                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   6139787763                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    113950977                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     113950977                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    113953401                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    113953401                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.001900                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001900                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.001901                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001901                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 28353.665383                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 28353.665383                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 28342.409202                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 28342.409202                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       209484                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          261                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        28454                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       7.362199                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          261                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        95439                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             95439                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       114170                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        114170                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       114170                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       114170                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       102373                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       102373                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       102456                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher        27198                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       129654                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   3464753963                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   3464753963                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   3467117303                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher    819028752                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4286146055                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000898                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000898                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000899                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001138                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 33844.411739                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 33844.411739                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 33840.061129                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 30113.565409                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 33058.340313                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 113225                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher        27198                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total        27198                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher    819028752                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total    819028752                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 30113.565409                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 30113.565409                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data          334                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          334                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data           52                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           52                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data      1571752                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total      1571752                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data          386                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total          386                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.134715                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.134715                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        30226                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        30226                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data           46                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total           46                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            6                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            6                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       369376                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       369376                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.015544                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.015544                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 61562.666667                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 61562.666667                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     82103639                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        82103639                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        49896                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         49896                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1129949744                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1129949744                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     82153535                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     82153535                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000607                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000607                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 22646.098765                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 22646.098765                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        18618                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        18618                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        31278                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        31278                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    637539644                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    637539644                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000381                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000381                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 20383.005435                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 20383.005435                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data         2338                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total          2338                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data           86                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           86                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data         2424                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         2424                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.035479                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.035479                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data           83                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           83                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data      2363340                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      2363340                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.034241                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.034241                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 28473.975904                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 28473.975904                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data          267                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          267                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.misses::cpu.data           47                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.misses::total           47                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.missLatency::cpu.data       425068                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.missLatency::total       425068                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.accesses::cpu.data          314                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          314                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.missRate::cpu.data     0.149682                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.missRate::total     0.149682                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMissLatency::cpu.data         9044                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMissLatency::total         9044                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.mshrMisses::cpu.data           47                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMisses::total           47                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMissLatency::cpu.data       335580                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissLatency::total       335580                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissRate::cpu.data     0.149682                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.mshrMissRate::total     0.149682                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::cpu.data         7140                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::total         7140                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data        17296                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total        17296                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data        31933                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total        31933                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data   2366070774                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total   2366070774                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data        49229                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total        49229                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.648662                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.648662                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 74094.847775                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 74094.847775                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::cpu.data         1972                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total         1972                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data        29961                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total        29961                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data   2134668611                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total   2134668611                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.608605                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.608605                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 71248.243083                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 71248.243083                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     31613499                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       31613499                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       134714                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       134714                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2643767245                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2643767245                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     31748213                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     31748213                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.004243                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.004243                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 19625.037079                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 19625.037079                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        93580                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        93580                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        41134                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        41134                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    692545708                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    692545708                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001296                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001296                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 16836.332669                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 16836.332669                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 139811133644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses       102373                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued           87502                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused            1595                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful           39473                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss        15598                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.451110                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.278281                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache        47724                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR        12580                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate             60304                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified       207662                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit        61518                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand        29255                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage         14958                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage         2030                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 139811133644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.816962                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            113881981                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             114249                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             996.787552                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              200396                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   689.995539                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   333.821423                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.673824                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.325997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999821                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          194                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          830                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           40                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1          127                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2           27                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           49                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          530                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          251                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.189453                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.810547                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          455930653                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         455930653                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 139811133644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 36853399                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             126954101                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  79817521                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              48709400                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 628145                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             10781793                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  4756                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              254076738                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               1650102                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           249280888                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                161611                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         12822900                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       106232558                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       32231289                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.848700                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       33173349                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      35653546                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     255351672                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    138352898                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         138463847                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    172163232                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites     22468912                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecRegReads     108661659                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           12089724                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     217702586                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1265628                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          104                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  73292335                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                235475                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          292962566                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.898272                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.473497                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                200850395     68.56%     68.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 12464666      4.25%     72.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 30452329     10.39%     83.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  6989847      2.39%     85.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 42205329     14.41%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                4                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            292962566                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             259828023                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.884609                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           14336630                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.048810                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     74627056                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       73250984                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          73250984                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      73250984                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         73250984                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        41351                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           41351                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        41351                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          41351                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   1339211240                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1339211240                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   1339211240                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1339211240                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     73292335                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      73292335                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     73292335                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     73292335                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000564                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000564                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000564                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000564                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 32386.429349                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 32386.429349                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 32386.429349                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 32386.429349                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         3310                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           28                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     118.214286                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst        11127                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total         11127                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst        11127                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total        11127                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        30224                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        30224                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        30224                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        30224                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   1036744656                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   1036744656                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   1036744656                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   1036744656                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000412                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000412                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000412                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000412                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 34302.033351                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 34302.033351                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 34302.033351                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 34302.033351                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  29199                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     73250984                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        73250984                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        41351                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         41351                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   1339211240                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1339211240                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     73292335                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     73292335                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000564                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000564                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 32386.429349                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 32386.429349                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst        11127                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total        11127                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        30224                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        30224                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   1036744656                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   1036744656                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000412                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000412                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 34302.033351                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 34302.033351                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 139811133644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses        30224                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued               0                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUseful               0                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy             nan                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage               0                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate                 0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 139811133644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1020.381688                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             73281207                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              30223                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2424.683420                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               96628                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1020.381688                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.996466                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.996466                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           92                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          601                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          122                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          152                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           57                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          293199563                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         293199563                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 139811133644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    628145                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   34850199                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  5203831                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              251591610                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                105016006                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                33119963                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   513                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   1479813                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    71190                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         123525                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         353155                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       171322                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               524477                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                245781039                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               245691936                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 196109193                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 229016292                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.836481                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.856311                       # Average fanout of values written-back ((Count/Count))
system.cpu.l2bus.transDist::ReadResp            88762                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::WritebackDirty       193275                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::CleanEvict         113307                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::HardPFReq           12036                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::UpgradeReq          15530                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::SCUpgradeReq           47                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::UpgradeResp         15577                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadExReq           25728                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadExResp          25728                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadCleanReq        30224                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadSharedReq        58539                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::InvalidateReq        30839                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::InvalidateResp        30839                       # Transaction distribution (Count)
system.cpu.l2bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        89646                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port       374591                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktCount::total               464237                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port      1934272                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port     11501184                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.pktSize::total              13435456                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.snoops                        176194                       # Total snoops (Count)
system.cpu.l2bus.snoopTraffic                 6261504                       # Total snoop traffic (Byte)
system.cpu.l2bus.snoopFanout::samples          337498                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::mean           0.185216                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::stdev          0.388534                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::0                274996     81.48%     81.48% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::1                 62494     18.52%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::2                     8      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::overflows             0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::min_value             0                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::max_value             2                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::total            337498                       # Request fanout histogram (Count)
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 139811133644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2bus.reqLayer0.occupancy        245057258                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.reqLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.respLayer0.occupancy        43178869                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.respLayer0.utilization           0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.respLayer1.occupancy       142427292                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.respLayer1.utilization           0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.snoop_filter.totRequests       309265                       # Total number of requests made to the snoop filter. (Count)
system.cpu.l2bus.snoop_filter.hitSingleRequests       164397                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.l2bus.snoop_filter.hitMultiRequests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.l2bus.snoop_filter.totSnoops         62471                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.l2bus.snoop_filter.hitSingleSnoops        62463                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.l2bus.snoop_filter.hitMultiSnoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.l2cache.demandHits::cpu.inst           309                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data         27991                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.dcache.prefetcher         8445                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total            36745                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.inst          309                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data        27991                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.dcache.prefetcher         8445                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total           36745                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.inst        29915                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data        29093                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.dcache.prefetcher        18738                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total          77746                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst        29915                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data        29093                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.dcache.prefetcher        18738                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total         77746                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.inst    991579394                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data    922542734                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.dcache.prefetcher    736668850                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total   2650790978                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst    991579394                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data    922542734                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.dcache.prefetcher    736668850                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total   2650790978                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.inst        30224                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data        57084                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.dcache.prefetcher        27183                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total       114491                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst        30224                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data        57084                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.dcache.prefetcher        27183                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total       114491                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.inst     0.989776                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.509652                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.dcache.prefetcher     0.689328                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.679058                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.989776                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.509652                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.dcache.prefetcher     0.689328                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.679058                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 33146.561725                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 31710.127316                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 39314.166400                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::total 34095.528747                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 33146.561725                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 31710.127316                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 39314.166400                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::total 34095.528747                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks        75779                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total            75779                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrHits::cpu.data          947                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::cpu.dcache.prefetcher         1542                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::total         2489                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::cpu.data          947                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::cpu.dcache.prefetcher         1542                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::total         2489                       # number of overall MSHR hits (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst        29915                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data        28146                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.dcache.prefetcher        17196                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total        75257                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst        29915                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data        28146                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.dcache.prefetcher        17196                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.l2cache.prefetcher        11975                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total        87232                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst    863426868                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data    753795515                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher    502353134                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total   2119575517                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst    863426868                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data    753795515                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher    502353134                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.l2cache.prefetcher    497259760                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total   2616835277                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.989776                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.493063                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.632601                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.657318                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.989776                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.493063                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.632601                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.761911                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 28862.673174                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 26781.621367                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 29213.371365                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 28164.496552                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 28862.673174                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 26781.621367                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 29213.371365                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.l2cache.prefetcher 41524.823382                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 29998.570215                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.replacements                141627                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks        33843                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total        33843                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.HardPFReq.mshrMisses::cpu.l2cache.prefetcher        11975                       # number of HardPFReq MSHR misses (Count)
system.cpu.l2cache.HardPFReq.mshrMisses::total        11975                       # number of HardPFReq MSHR misses (Count)
system.cpu.l2cache.HardPFReq.mshrMissLatency::cpu.l2cache.prefetcher    497259760                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq.mshrMissLatency::total    497259760                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq.mshrMissRate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l2cache.HardPFReq.avgMshrMissLatency::cpu.l2cache.prefetcher 41524.823382                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.HardPFReq.avgMshrMissLatency::total 41524.823382                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.hits::cpu.data         1380                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.hits::cpu.dcache.prefetcher            9                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.hits::total         1389                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.misses::cpu.data        29444                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::cpu.dcache.prefetcher            6                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::total        29450                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.missLatency::cpu.data     48172152                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.missLatency::cpu.dcache.prefetcher       266084                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.missLatency::total     48438236                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.accesses::cpu.data        30824                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::cpu.dcache.prefetcher           15                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::total        30839                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.missRate::cpu.data     0.955230                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::cpu.dcache.prefetcher     0.400000                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::total     0.954960                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMissLatency::cpu.data  1636.060046                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMissLatency::cpu.dcache.prefetcher 44347.333333                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMissLatency::total  1644.761834                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.mshrHits::cpu.data          283                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrHits::cpu.dcache.prefetcher            4                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrHits::total          287                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::cpu.data        29161                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::cpu.dcache.prefetcher            2                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::total        29163                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::cpu.data   1711922798                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::cpu.dcache.prefetcher        82348                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::total   1712005146                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissRate::cpu.data     0.946049                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::cpu.dcache.prefetcher     0.133333                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::total     0.945653                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::cpu.data 58705.901649                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::cpu.dcache.prefetcher        41174                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::total 58704.699311                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::cpu.inst          309                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total          309                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst        29915                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total        29915                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst    991579394                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total    991579394                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst        30224                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total        30224                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst     0.989776                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.989776                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 33146.561725                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 33146.561725                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst        29915                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total        29915                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst    863426868                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total    863426868                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.989776                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.989776                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 28862.673174                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 28862.673174                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data        13708                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total        13708                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data        12020                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total        12020                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data    430605302                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total    430605302                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data        25728                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total        25728                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.467195                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.467195                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 35824.068386                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 35824.068386                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrHits::cpu.data          946                       # number of ReadExReq MSHR hits (Count)
system.cpu.l2cache.ReadExReq.mshrHits::total          946                       # number of ReadExReq MSHR hits (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data        11074                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total        11074                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data    335070207                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total    335070207                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.430426                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.430426                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 30257.378273                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 30257.378273                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.data        14283                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher         8445                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total        22728                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data        17073                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher        18738                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total        35811                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data    491937432                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher    736668850                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total   1228606282                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data        31356                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher        27183                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total        58539                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.544489                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.689328                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.611746                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 28813.766298                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 39314.166400                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 34308.069643                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrHits::cpu.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher         1542                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrHits::total         1543                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data        17072                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher        17196                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total        34268                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    418725308                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher    502353134                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total    921078442                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.544457                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.632601                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.585388                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 24527.021321                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 29213.371365                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 26878.675207                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.SCUpgradeReq.hits::cpu.data           47                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.hits::total           47                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::cpu.data           47                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::total           47                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.hits::cpu.data        15081                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total        15081                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.misses::cpu.data          449                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::total          449                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data        15530                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total        15530                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.missRate::cpu.data     0.028912                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::total     0.028912                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMisses::cpu.data          449                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::total          449                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::cpu.data      8548960                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::total      8548960                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.028912                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::total     0.028912                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data        19040                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::total        19040                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WritebackDirty.hits::writebacks        95439                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total        95439                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks        95439                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total        95439                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 139811133644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.prefetcher.demandMshrMisses        75257                       # demands not covered by prefetchs (Count)
system.cpu.l2cache.prefetcher.pfIssued          19401                       # number of hwpf issued (Count)
system.cpu.l2cache.prefetcher.pfUnused            602                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l2cache.prefetcher.pfUseful           8502                       # number of useful prefetch (Count)
system.cpu.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l2cache.prefetcher.accuracy       0.438225                       # accuracy of the prefetcher (Count)
system.cpu.l2cache.prefetcher.coverage       0.101506                       # coverage brought by this prefetcher (Count)
system.cpu.l2cache.prefetcher.pfHitInCache         2159                       # number of prefetches hitting in cache (Count)
system.cpu.l2cache.prefetcher.pfHitInMSHR         5267                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l2cache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l2cache.prefetcher.pfLate             7426                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l2cache.prefetcher.pfIdentified        21516                       # number of prefetch candidates identified (Count)
system.cpu.l2cache.prefetcher.pfBufferHit         1116                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l2cache.prefetcher.pfRemovedDemand          475                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l2cache.prefetcher.pfSpanPage         2392                       # number of prefetches that crossed the page (Count)
system.cpu.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 139811133644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         2040.394106                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs              248956                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs            145351                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              1.712792                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick              91868                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks   617.740149                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst   403.499600                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data   518.930939                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.dcache.prefetcher   350.475661                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.l2cache.prefetcher   149.747758                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.301631                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.197021                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.253384                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.171131                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.l2cache.prefetcher     0.073119                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.996286                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1022          351                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.occupanciesTaskId::1024         1697                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1022::0           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::1          140                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::2          159                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0          213                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1         1172                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2          306                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1022     0.171387                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.ratioOccsTaskId::1024     0.828613                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses           2571759                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses          2571759                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 139811133644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    21282984                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 4347850                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                32147                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              123525                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1322903                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                20600                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  12693                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          100665867                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.607416                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             2.018487                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              100580276     99.91%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                30630      0.03%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                27619      0.03%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1715      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 2651      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 2710      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                17770      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   92      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   73      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 88      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 30      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 79      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                907      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                102      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 65      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                292      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 47      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 51      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                174      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 28      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 24      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              286      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            100665867                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 139811133644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 139811133644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 139811133644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 139811133644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 139811133644                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 628145                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 61785264                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                83695884                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles         259072                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  93489403                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              53104798                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              252359823                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts                755293                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   268                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               32958104                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                  91114                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           265188288                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   517299529                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                258782764                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 56585964                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             253621160                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 11567128                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   10904                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 518                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  78173235                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        512031601                       # The number of ROB reads (Count)
system.cpu.rob.writes                       503170948                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                238353454                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  241296188                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    50                       # Number of system calls (Count)
system.l3cache.demandHits::cpu.inst             25993                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data             25510                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.dcache.prefetcher        15478                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.l2cache.prefetcher         9335                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total                76316                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst            25993                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data            25510                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.dcache.prefetcher        15478                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.l2cache.prefetcher         9335                       # number of overall hits (Count)
system.l3cache.overallHits::total               76316                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst            3922                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data            2641                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.dcache.prefetcher         1721                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.l2cache.prefetcher         2544                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total              10828                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst           3922                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data           2641                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.dcache.prefetcher         1721                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.l2cache.prefetcher         2544                       # number of overall misses (Count)
system.l3cache.overallMisses::total             10828                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst    348805087                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data    253289818                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.dcache.prefetcher    193198852                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.l2cache.prefetcher    360122959                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total    1155416716                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst    348805087                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data    253289818                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.dcache.prefetcher    193198852                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.l2cache.prefetcher    360122959                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total   1155416716                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst         29915                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data         28151                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.dcache.prefetcher        17199                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.l2cache.prefetcher        11879                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total            87144                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst        29915                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data        28151                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.dcache.prefetcher        17199                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.l2cache.prefetcher        11879                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total           87144                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.131105                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.093815                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.dcache.prefetcher     0.100064                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.l2cache.prefetcher     0.214159                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.124254                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.131105                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.093815                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.dcache.prefetcher     0.100064                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.l2cache.prefetcher     0.214159                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.124254                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 88935.514278                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.data 95906.784551                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.dcache.prefetcher 112259.646717                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.l2cache.prefetcher 141557.766903                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 106706.383081                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 88935.514278                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.data 95906.784551                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.dcache.prefetcher 112259.646717                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.l2cache.prefetcher 141557.766903                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 106706.383081                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks           22057                       # number of writebacks (Count)
system.l3cache.writebacks::total                22057                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst         3922                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data         2641                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.dcache.prefetcher         1721                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.l2cache.prefetcher         2544                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total          10828                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst         3922                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data         2641                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.dcache.prefetcher         1721                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.l2cache.prefetcher         2544                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total         10828                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst    292812732                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data    215576338                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.dcache.prefetcher    168618697                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.l2cache.prefetcher    323755689                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total   1000763456                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst    292812732                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data    215576338                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.dcache.prefetcher    168618697                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.l2cache.prefetcher    323755689                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total   1000763456                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.131105                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.093815                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.dcache.prefetcher     0.100064                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.l2cache.prefetcher     0.214159                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.124254                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.131105                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.093815                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.dcache.prefetcher     0.100064                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.l2cache.prefetcher     0.214159                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.124254                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 74659.034166                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 81626.784551                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 97977.162696                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.l2cache.prefetcher 127262.456368                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 92423.666051                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 74659.034166                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 81626.784551                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 97977.162696                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.l2cache.prefetcher 127262.456368                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 92423.666051                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                     22531                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks          347                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total          347                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.InvalidateReq.hits::cpu.data         1084                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.hits::total         1084                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.misses::cpu.data        28077                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.misses::cpu.dcache.prefetcher            2                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.misses::total        28079                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.accesses::cpu.data        29161                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.accesses::cpu.dcache.prefetcher            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.accesses::total        29163                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.missRate::cpu.data     0.962827                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.missRate::cpu.dcache.prefetcher            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.missRate::total     0.962830                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMisses::cpu.data        28077                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMisses::cpu.dcache.prefetcher            2                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMisses::total        28079                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMissLatency::cpu.data    547402839                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissLatency::cpu.dcache.prefetcher        41408                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissLatency::total    547444247                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissRate::cpu.data     0.962827                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMissRate::cpu.dcache.prefetcher            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMissRate::total     0.962830                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.avgMshrMissLatency::cpu.data 19496.486056                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.InvalidateReq.avgMshrMissLatency::cpu.dcache.prefetcher        20704                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.InvalidateReq.avgMshrMissLatency::total 19496.572065                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.hits::cpu.data          9624                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total             9624                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data         1455                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total           1455                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data    142856924                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total    142856924                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data        11079                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total        11079                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.131330                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.131330                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 98183.452921                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 98183.452921                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data         1455                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total         1455                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data    122079524                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total    122079524                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.131330                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.131330                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 83903.452921                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 83903.452921                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst        25993                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data        15886                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.dcache.prefetcher        15478                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.l2cache.prefetcher         9335                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total        66692                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst         3922                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data         1186                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.dcache.prefetcher         1721                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.l2cache.prefetcher         2544                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total         9373                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst    348805087                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data    110432894                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher    193198852                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.l2cache.prefetcher    360122959                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total   1012559792                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst        29915                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data        17072                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.dcache.prefetcher        17199                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.l2cache.prefetcher        11879                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total        76065                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.131105                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.069470                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.100064                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.l2cache.prefetcher     0.214159                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.123224                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 88935.514278                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 93113.738617                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 112259.646717                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.l2cache.prefetcher 141557.766903                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 108029.424090                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst         3922                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data         1186                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher         1721                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.l2cache.prefetcher         2544                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total         9373                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst    292812732                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data     93496814                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher    168618697                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.l2cache.prefetcher    323755689                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total    878683932                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.131105                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.069470                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.100064                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.l2cache.prefetcher     0.214159                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.123224                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 74659.034166                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 78833.738617                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 97977.162696                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.l2cache.prefetcher 127262.456368                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 93746.285288                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.UpgradeReq.hits::cpu.data          449                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.hits::total             449                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.accesses::cpu.data          449                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.UpgradeReq.accesses::total          449                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.hits::writebacks        75779                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total        75779                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks        75779                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total        75779                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 139811133644                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse            16335.021955                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                  205819                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                 39999                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  5.145604                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                  77588                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks  7673.884235                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst  3113.651361                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data  2237.726109                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.dcache.prefetcher  1471.658833                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.l2cache.prefetcher  1838.101416                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.468377                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.190042                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.136580                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.dcache.prefetcher     0.089823                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.l2cache.prefetcher     0.112189                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.997011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1022         3552                       # Occupied blocks per task id (Count)
system.l3cache.tags.occupanciesTaskId::1024        12832                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1022::0              34                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::1              43                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::2               9                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::3              22                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::4            3444                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::0             113                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             301                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2              73                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3             102                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4           12243                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1022     0.216797                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.ratioOccsTaskId::1024     0.783203                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses               3787935                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses              3787935                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 139811133644                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     22057.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      3921.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      2641.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.dcache.prefetcher::samples      1721.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l2cache.prefetcher::samples      2544.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.068367434596                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           795                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           795                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                65338                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               21516                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        10827                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       22057                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      10827                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     22057                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.68                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                         28                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  10827                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 22057                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     5060                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1764                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      869                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      550                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      461                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      276                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      251                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      219                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                      187                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                      151                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     139                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     128                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     125                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                      86                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                      78                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                      73                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                      72                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                      69                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                      67                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                      67                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                      56                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                      54                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     389                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     488                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     652                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     784                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     879                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     958                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1042                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1122                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1245                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1269                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1279                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1346                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1261                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1399                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1216                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1108                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1210                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                     360                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                     282                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                     246                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                     195                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                     176                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                     152                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                     151                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                     102                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                     102                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                      90                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                     103                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                      70                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                      68                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                      57                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                      69                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                      63                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                      54                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                      62                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                      30                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                      33                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                      34                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                      45                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                      51                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          795                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       13.610063                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      43.826558                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-63             794     99.87%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1216-1279            1      0.13%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            795                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          795                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       27.713208                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      20.458142                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev      59.777891                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16-31            734     92.33%     92.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::32-47             34      4.28%     96.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::48-63              7      0.88%     97.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::128-143            4      0.50%     97.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::144-159            2      0.25%     98.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::160-175            2      0.25%     98.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::208-223            1      0.13%     98.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::240-255            1      0.13%     98.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::272-287            1      0.13%     98.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::368-383            1      0.13%     98.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::384-399            1      0.13%     99.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::400-415            1      0.13%     99.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::416-431            1      0.13%     99.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::480-495            1      0.13%     99.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::496-511            1      0.13%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::528-543            1      0.13%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::672-687            1      0.13%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::912-927            1      0.13%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            795                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   692928                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               1411648                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               4956171.81507445                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               10096821.07001913                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   139811073668                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     4251644.38                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       250944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       169024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.dcache.prefetcher       110144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l2cache.prefetcher       162816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      1410048                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1794878.515461985720                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 1208945.207685566042                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 787805.642721264274                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l2cache.prefetcher 1164542.449205634184                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 10085377.060101624578                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         3921                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         2641                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.dcache.prefetcher         1721                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l2cache.prefetcher         2544                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        22057                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    138476696                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    111445192                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher    100604258                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l2cache.prefetcher    221854022                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 3130738946994                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     35316.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     42198.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     58456.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l2cache.prefetcher     87206.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 141938565.85                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       250944                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       169024                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.dcache.prefetcher       110144                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l2cache.prefetcher       162816                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          692928                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       250944                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       250944                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      1411648                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      1411648                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          3921                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          2641                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.dcache.prefetcher         1721                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l2cache.prefetcher         2544                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            10827                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        22057                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           22057                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         1794879                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         1208945                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher       787806                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l2cache.prefetcher      1164542                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            4956172                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      1794879                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        1794879                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     10096821                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          10096821                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     10096821                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        1794879                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        1208945                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher       787806                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l2cache.prefetcher      1164542                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          15052993                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 10827                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                22032                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           707                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           972                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           763                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           635                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           514                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           714                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           636                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           634                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           514                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          797                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          634                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          695                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          612                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          682                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          781                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1316                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1358                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1382                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1255                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1343                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1299                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1422                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1475                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1381                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1512                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         1486                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1331                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1405                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1291                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1376                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1400                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                369373918                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               54135000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           572380168                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 34116.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            52866.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 8607                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               17440                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             79.50                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            79.16                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         6806                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   308.715839                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   195.848388                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   302.857997                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         2091     30.72%     30.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1752     25.74%     56.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          921     13.53%     70.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          598      8.79%     78.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          363      5.33%     84.12% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          197      2.89%     87.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          142      2.09%     89.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           94      1.38%     90.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          648      9.52%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         6806                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 692928                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten             1410048                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                 4.956172                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                10.085377                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.12                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.04                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                79.27                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 139811133644                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         25332720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         13460865                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        39112920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       56637000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 11036475840.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   3118478550                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  51061388160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    65350886055                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    467.422618                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 132717609382                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   4668560000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   2424964262                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         23304960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         12367905                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        38191860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       58370040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 11036475840.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   2959773450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  51195034560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    65323518615                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    467.226872                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 133066607508                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   4668560000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   2075966136                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 139811133644                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                9372                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         22057                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               458                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1455                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1455                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           9372                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          28079                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port        72248                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   72248                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port      2104576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2104576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              38906                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    38906    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                38906                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 139811133644                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            71252282                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           28446564                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          61449                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        22543                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
