============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 09:45:26 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : undeclared symbol 'isp_din', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(458)
HDL-1007 : undeclared symbol 'isp_fifo_rd', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(459)
HDL-1007 : undeclared symbol 'fifo_num', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(480)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.350684s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (33.5%)

RUN-1004 : used memory is 262 MB, reserved memory is 240 MB, peak memory is 267 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 1.0417 [get_pins {clk_gen_inst/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[0] -source  -master_clock clk -multiply_by 1.0417 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94270237179904"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4234837753856"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94270237179904"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83653078024192"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 68624987455488"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 17 trigger nets, 17 data nets.
KIT-1004 : Chipwatcher code = 1000101011001110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=64) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=64) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=64)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=64)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 11727/10 useful/useless nets, 10038/5 useful/useless insts
SYN-1016 : Merged 17 instances.
SYN-1032 : 11547/2 useful/useless nets, 10339/2 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 11531/16 useful/useless nets, 10327/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 270 better
SYN-1014 : Optimize round 2
SYN-1032 : 11368/15 useful/useless nets, 10164/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 16 instances.
SYN-2501 : Optimize round 1, 34 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 11720/2 useful/useless nets, 10517/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48429, tnet num: 11720, tinst num: 10516, tnode num: 58574, tedge num: 78678.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 149 (3.73), #lev = 7 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 147 (3.77), #lev = 7 (2.02)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 355 instances into 147 LUTs, name keeping = 77%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 240 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 88 adder to BLE ...
SYN-4008 : Packed 88 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.689602s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (31.4%)

RUN-1004 : used memory is 284 MB, reserved memory is 257 MB, peak memory is 394 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.660290s wall, 0.890625s user + 0.046875s system = 0.937500s CPU (35.2%)

RUN-1004 : used memory is 284 MB, reserved memory is 257 MB, peak memory is 394 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net sd_reader/rd_data[15] will be merged to another kept net sd_rd_data[15]
SYN-5055 WARNING: The kept net sd_reader/rd_data[14] will be merged to another kept net sd_rd_data[14]
SYN-5055 WARNING: The kept net sd_reader/rd_data[13] will be merged to another kept net sd_rd_data[13]
SYN-5055 WARNING: The kept net sd_reader/rd_data[12] will be merged to another kept net sd_rd_data[12]
SYN-5055 WARNING: The kept net sd_reader/rd_data[11] will be merged to another kept net sd_rd_data[11]
SYN-5055 WARNING: The kept net sd_reader/rd_data[10] will be merged to another kept net sd_rd_data[10]
SYN-5055 WARNING: The kept net sd_reader/rd_data[9] will be merged to another kept net sd_rd_data[9]
SYN-5055 WARNING: The kept net sd_reader/rd_data[8] will be merged to another kept net sd_rd_data[8]
SYN-5055 WARNING: The kept net sd_reader/rd_data[7] will be merged to another kept net sd_rd_data[7]
SYN-5055 WARNING: The kept net sd_reader/rd_data[6] will be merged to another kept net sd_rd_data[6]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (148 clock/control pins, 0 other pins).
SYN-4027 : Net fifo/clkr is clkc0 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "sdclk_syn_6" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net fifo/clkr as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdclk_syn_6 as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net sdclk_syn_6 to drive 93 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9908 instances
RUN-0007 : 6062 luts, 2953 seqs, 492 mslices, 266 lslices, 101 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11136 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 6604 nets have 2 pins
RUN-1001 : 3243 nets have [3 - 5] pins
RUN-1001 : 754 nets have [6 - 10] pins
RUN-1001 : 302 nets have [11 - 20] pins
RUN-1001 : 210 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1259     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     695     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |  59   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 81
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9906 instances, 6062 luts, 2953 seqs, 758 slices, 144 macros(758 instances: 492 mslices 266 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47145, tnet num: 11134, tinst num: 9906, tnode num: 56972, tedge num: 77281.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11134 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.985007s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (49.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.73855e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9906.
PHY-3001 : Level 1 #clusters 1450.
PHY-3001 : End clustering;  0.083954s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (37.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 828465, overlap = 288.188
PHY-3002 : Step(2): len = 730741, overlap = 314.594
PHY-3002 : Step(3): len = 516771, overlap = 414.125
PHY-3002 : Step(4): len = 439596, overlap = 459.219
PHY-3002 : Step(5): len = 359421, overlap = 515
PHY-3002 : Step(6): len = 312776, overlap = 556.031
PHY-3002 : Step(7): len = 258823, overlap = 616.25
PHY-3002 : Step(8): len = 220530, overlap = 653.25
PHY-3002 : Step(9): len = 188798, overlap = 686.719
PHY-3002 : Step(10): len = 171125, overlap = 701.438
PHY-3002 : Step(11): len = 159600, overlap = 738.125
PHY-3002 : Step(12): len = 147340, overlap = 787.469
PHY-3002 : Step(13): len = 139177, overlap = 802.312
PHY-3002 : Step(14): len = 129246, overlap = 808.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.64751e-06
PHY-3002 : Step(15): len = 151991, overlap = 801.031
PHY-3002 : Step(16): len = 204147, overlap = 666.344
PHY-3002 : Step(17): len = 210318, overlap = 601.156
PHY-3002 : Step(18): len = 210322, overlap = 584.25
PHY-3002 : Step(19): len = 204056, overlap = 564.875
PHY-3002 : Step(20): len = 198576, overlap = 562.906
PHY-3002 : Step(21): len = 190101, overlap = 545.594
PHY-3002 : Step(22): len = 186290, overlap = 558.562
PHY-3002 : Step(23): len = 181750, overlap = 567.75
PHY-3002 : Step(24): len = 179948, overlap = 576.125
PHY-3002 : Step(25): len = 178384, overlap = 575.625
PHY-3002 : Step(26): len = 177073, overlap = 570.219
PHY-3002 : Step(27): len = 175299, overlap = 560.406
PHY-3002 : Step(28): len = 174454, overlap = 574.156
PHY-3002 : Step(29): len = 172792, overlap = 578.5
PHY-3002 : Step(30): len = 171289, overlap = 572.062
PHY-3002 : Step(31): len = 169762, overlap = 555
PHY-3002 : Step(32): len = 168753, overlap = 559.094
PHY-3002 : Step(33): len = 167897, overlap = 571.5
PHY-3002 : Step(34): len = 167747, overlap = 589.062
PHY-3002 : Step(35): len = 167257, overlap = 600.938
PHY-3002 : Step(36): len = 167258, overlap = 590.812
PHY-3002 : Step(37): len = 165747, overlap = 584.062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.29502e-06
PHY-3002 : Step(38): len = 171017, overlap = 578.938
PHY-3002 : Step(39): len = 183064, overlap = 558.375
PHY-3002 : Step(40): len = 190151, overlap = 533.062
PHY-3002 : Step(41): len = 193977, overlap = 504.5
PHY-3002 : Step(42): len = 194510, overlap = 494.25
PHY-3002 : Step(43): len = 194884, overlap = 492.906
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.059e-05
PHY-3002 : Step(44): len = 206907, overlap = 481.594
PHY-3002 : Step(45): len = 225042, overlap = 422.812
PHY-3002 : Step(46): len = 232861, overlap = 419.688
PHY-3002 : Step(47): len = 236954, overlap = 383.781
PHY-3002 : Step(48): len = 237492, overlap = 382.531
PHY-3002 : Step(49): len = 237250, overlap = 381.656
PHY-3002 : Step(50): len = 236313, overlap = 392.875
PHY-3002 : Step(51): len = 236601, overlap = 388.688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.11801e-05
PHY-3002 : Step(52): len = 252794, overlap = 352.094
PHY-3002 : Step(53): len = 272378, overlap = 339.094
PHY-3002 : Step(54): len = 282972, overlap = 329.219
PHY-3002 : Step(55): len = 286887, overlap = 312.219
PHY-3002 : Step(56): len = 286370, overlap = 312.375
PHY-3002 : Step(57): len = 286056, overlap = 315
PHY-3002 : Step(58): len = 284777, overlap = 306.344
PHY-3002 : Step(59): len = 283978, overlap = 304.375
PHY-3002 : Step(60): len = 283586, overlap = 304.875
PHY-3002 : Step(61): len = 283350, overlap = 295.656
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.23602e-05
PHY-3002 : Step(62): len = 296873, overlap = 253.062
PHY-3002 : Step(63): len = 312970, overlap = 227.438
PHY-3002 : Step(64): len = 321757, overlap = 215.812
PHY-3002 : Step(65): len = 325482, overlap = 203.406
PHY-3002 : Step(66): len = 326877, overlap = 196.719
PHY-3002 : Step(67): len = 326757, overlap = 178.656
PHY-3002 : Step(68): len = 324853, overlap = 187.344
PHY-3002 : Step(69): len = 323394, overlap = 180.062
PHY-3002 : Step(70): len = 321815, overlap = 173.156
PHY-3002 : Step(71): len = 321428, overlap = 166.969
PHY-3002 : Step(72): len = 322025, overlap = 171.844
PHY-3002 : Step(73): len = 322040, overlap = 181.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.47203e-05
PHY-3002 : Step(74): len = 335630, overlap = 172.719
PHY-3002 : Step(75): len = 344841, overlap = 172.156
PHY-3002 : Step(76): len = 347969, overlap = 159.281
PHY-3002 : Step(77): len = 349187, overlap = 156.031
PHY-3002 : Step(78): len = 352114, overlap = 148.594
PHY-3002 : Step(79): len = 354419, overlap = 143.625
PHY-3002 : Step(80): len = 353039, overlap = 141.625
PHY-3002 : Step(81): len = 352487, overlap = 135.875
PHY-3002 : Step(82): len = 352910, overlap = 126.406
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000169441
PHY-3002 : Step(83): len = 362845, overlap = 122.438
PHY-3002 : Step(84): len = 370389, overlap = 108.781
PHY-3002 : Step(85): len = 371968, overlap = 101.781
PHY-3002 : Step(86): len = 375034, overlap = 101.156
PHY-3002 : Step(87): len = 380407, overlap = 99.5625
PHY-3002 : Step(88): len = 382417, overlap = 95.4375
PHY-3002 : Step(89): len = 378464, overlap = 92.0938
PHY-3002 : Step(90): len = 376761, overlap = 93.4062
PHY-3002 : Step(91): len = 378986, overlap = 92.0938
PHY-3002 : Step(92): len = 381292, overlap = 89.9062
PHY-3002 : Step(93): len = 379360, overlap = 84
PHY-3002 : Step(94): len = 379235, overlap = 85.875
PHY-3002 : Step(95): len = 380949, overlap = 84.9688
PHY-3002 : Step(96): len = 381916, overlap = 82.4375
PHY-3002 : Step(97): len = 380273, overlap = 89.1562
PHY-3002 : Step(98): len = 380096, overlap = 93.9375
PHY-3002 : Step(99): len = 381940, overlap = 101.938
PHY-3002 : Step(100): len = 383205, overlap = 96.5938
PHY-3002 : Step(101): len = 381677, overlap = 95.1875
PHY-3002 : Step(102): len = 381368, overlap = 94.4062
PHY-3002 : Step(103): len = 382306, overlap = 98.0938
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000338881
PHY-3002 : Step(104): len = 389491, overlap = 77.0938
PHY-3002 : Step(105): len = 393991, overlap = 75.125
PHY-3002 : Step(106): len = 394736, overlap = 79.3438
PHY-3002 : Step(107): len = 395447, overlap = 79.5625
PHY-3002 : Step(108): len = 397478, overlap = 81.375
PHY-3002 : Step(109): len = 399352, overlap = 77.1875
PHY-3002 : Step(110): len = 398924, overlap = 77.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00061254
PHY-3002 : Step(111): len = 402973, overlap = 79.6562
PHY-3002 : Step(112): len = 407328, overlap = 76.4375
PHY-3002 : Step(113): len = 408769, overlap = 71.9688
PHY-3002 : Step(114): len = 411597, overlap = 61.6562
PHY-3002 : Step(115): len = 415219, overlap = 51.6562
PHY-3002 : Step(116): len = 416089, overlap = 53.25
PHY-3002 : Step(117): len = 415672, overlap = 56.7188
PHY-3002 : Step(118): len = 416306, overlap = 57.625
PHY-3002 : Step(119): len = 417466, overlap = 55.2812
PHY-3002 : Step(120): len = 418178, overlap = 56.3125
PHY-3002 : Step(121): len = 419163, overlap = 59.0625
PHY-3002 : Step(122): len = 419779, overlap = 58.4375
PHY-3002 : Step(123): len = 420133, overlap = 65.4062
PHY-3002 : Step(124): len = 420071, overlap = 65.7188
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0011597
PHY-3002 : Step(125): len = 422976, overlap = 59.2812
PHY-3002 : Step(126): len = 424901, overlap = 52.0312
PHY-3002 : Step(127): len = 425053, overlap = 47.375
PHY-3002 : Step(128): len = 426324, overlap = 53.1562
PHY-3002 : Step(129): len = 428058, overlap = 54.2812
PHY-3002 : Step(130): len = 429310, overlap = 49.7812
PHY-3002 : Step(131): len = 429217, overlap = 47.4375
PHY-3002 : Step(132): len = 429833, overlap = 50.25
PHY-3002 : Step(133): len = 430930, overlap = 45.75
PHY-3002 : Step(134): len = 431516, overlap = 45.9375
PHY-3002 : Step(135): len = 431604, overlap = 47.7812
PHY-3002 : Step(136): len = 432220, overlap = 47.7188
PHY-3002 : Step(137): len = 433265, overlap = 39.4688
PHY-3002 : Step(138): len = 434033, overlap = 39.5312
PHY-3002 : Step(139): len = 434041, overlap = 39.3438
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00201001
PHY-3002 : Step(140): len = 435787, overlap = 39.4688
PHY-3002 : Step(141): len = 437479, overlap = 32.375
PHY-3002 : Step(142): len = 437930, overlap = 33.1875
PHY-3002 : Step(143): len = 438963, overlap = 38.6875
PHY-3002 : Step(144): len = 441444, overlap = 35.25
PHY-3002 : Step(145): len = 443537, overlap = 33.7188
PHY-3002 : Step(146): len = 443846, overlap = 34.7812
PHY-3002 : Step(147): len = 444578, overlap = 31.4062
PHY-3002 : Step(148): len = 445519, overlap = 33.625
PHY-3002 : Step(149): len = 446121, overlap = 31.5
PHY-3002 : Step(150): len = 445976, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021626s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11136.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 568760, over cnt = 1301(3%), over = 7240, worst = 37
PHY-1001 : End global iterations;  0.329748s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (9.5%)

PHY-1001 : Congestion index: top1 = 80.84, top5 = 62.32, top10 = 51.93, top15 = 45.65.
PHY-3001 : End congestion estimation;  0.448512s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (17.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11134 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.394506s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (59.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000163444
PHY-3002 : Step(151): len = 477519, overlap = 17.9062
PHY-3002 : Step(152): len = 479861, overlap = 14.75
PHY-3002 : Step(153): len = 478311, overlap = 12.9062
PHY-3002 : Step(154): len = 477270, overlap = 11.5938
PHY-3002 : Step(155): len = 478702, overlap = 7.34375
PHY-3002 : Step(156): len = 478784, overlap = 6.15625
PHY-3002 : Step(157): len = 478877, overlap = 6.59375
PHY-3002 : Step(158): len = 479740, overlap = 5.1875
PHY-3002 : Step(159): len = 478831, overlap = 4.65625
PHY-3002 : Step(160): len = 477143, overlap = 3.875
PHY-3002 : Step(161): len = 475646, overlap = 4.59375
PHY-3002 : Step(162): len = 473836, overlap = 4.1875
PHY-3002 : Step(163): len = 471836, overlap = 4.21875
PHY-3002 : Step(164): len = 470850, overlap = 3.96875
PHY-3002 : Step(165): len = 469235, overlap = 4.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 165/11136.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 568488, over cnt = 1743(4%), over = 7093, worst = 44
PHY-1001 : End global iterations;  0.400096s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (62.5%)

PHY-1001 : Congestion index: top1 = 77.11, top5 = 58.53, top10 = 50.54, top15 = 45.72.
PHY-3001 : End congestion estimation;  0.527561s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (68.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11134 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.390174s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (60.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000157248
PHY-3002 : Step(166): len = 469512, overlap = 108.844
PHY-3002 : Step(167): len = 471365, overlap = 83.0625
PHY-3002 : Step(168): len = 469847, overlap = 71.4375
PHY-3002 : Step(169): len = 468766, overlap = 66.1562
PHY-3002 : Step(170): len = 465512, overlap = 62.4688
PHY-3002 : Step(171): len = 461428, overlap = 56.9062
PHY-3002 : Step(172): len = 457488, overlap = 58.75
PHY-3002 : Step(173): len = 453785, overlap = 56.375
PHY-3002 : Step(174): len = 449775, overlap = 52.0938
PHY-3002 : Step(175): len = 446199, overlap = 49.6875
PHY-3002 : Step(176): len = 443277, overlap = 47.2188
PHY-3002 : Step(177): len = 440554, overlap = 48.75
PHY-3002 : Step(178): len = 438455, overlap = 53.5
PHY-3002 : Step(179): len = 436734, overlap = 56.5938
PHY-3002 : Step(180): len = 435832, overlap = 54.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000314497
PHY-3002 : Step(181): len = 437971, overlap = 48.5938
PHY-3002 : Step(182): len = 441473, overlap = 43.0938
PHY-3002 : Step(183): len = 443242, overlap = 40.6875
PHY-3002 : Step(184): len = 445318, overlap = 38.5625
PHY-3002 : Step(185): len = 447108, overlap = 37.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000628994
PHY-3002 : Step(186): len = 449620, overlap = 36.4688
PHY-3002 : Step(187): len = 456782, overlap = 33.5
PHY-3002 : Step(188): len = 461333, overlap = 32.375
PHY-3002 : Step(189): len = 465726, overlap = 29.1562
PHY-3002 : Step(190): len = 467143, overlap = 29.125
PHY-3002 : Step(191): len = 467737, overlap = 28.9375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47145, tnet num: 11134, tinst num: 9906, tnode num: 56972, tedge num: 77281.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 234.47 peak overflow 2.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 268/11136.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 570224, over cnt = 1907(5%), over = 6246, worst = 20
PHY-1001 : End global iterations;  0.412559s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (37.9%)

PHY-1001 : Congestion index: top1 = 62.18, top5 = 50.56, top10 = 45.14, top15 = 41.76.
PHY-1001 : End incremental global routing;  0.548541s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (45.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11134 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.395959s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (39.5%)

OPT-1001 : 6 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9795 has valid locations, 49 needs to be replaced
PHY-3001 : design contains 9949 instances, 6067 luts, 2991 seqs, 758 slices, 144 macros(758 instances: 492 mslices 266 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 471322
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9316/11179.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 573280, over cnt = 1914(5%), over = 6269, worst = 20
PHY-1001 : End global iterations;  0.074981s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (62.5%)

PHY-1001 : Congestion index: top1 = 62.03, top5 = 50.59, top10 = 45.23, top15 = 41.83.
PHY-3001 : End congestion estimation;  0.215667s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (79.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47312, tnet num: 11177, tinst num: 9949, tnode num: 57253, tedge num: 77529.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11177 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.211086s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (33.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(192): len = 471107, overlap = 0.5
PHY-3002 : Step(193): len = 471043, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9330/11179.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 572816, over cnt = 1918(5%), over = 6276, worst = 20
PHY-1001 : End global iterations;  0.071069s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (87.9%)

PHY-1001 : Congestion index: top1 = 62.05, top5 = 50.63, top10 = 45.22, top15 = 41.85.
PHY-3001 : End congestion estimation;  0.221813s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (77.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11177 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.451055s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (17.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00116228
PHY-3002 : Step(194): len = 470986, overlap = 29.125
PHY-3002 : Step(195): len = 471148, overlap = 29.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00232456
PHY-3002 : Step(196): len = 471102, overlap = 29.0625
PHY-3002 : Step(197): len = 471176, overlap = 29
PHY-3001 : Final: Len = 471176, Over = 29
PHY-3001 : End incremental placement;  2.406246s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (36.4%)

OPT-1001 : Total overflow 234.94 peak overflow 2.53
OPT-1001 : End high-fanout net optimization;  3.573330s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (39.4%)

OPT-1001 : Current memory(MB): used = 505, reserve = 489, peak = 509.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9323/11179.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 573104, over cnt = 1907(5%), over = 6163, worst = 20
PHY-1002 : len = 604128, over cnt = 1151(3%), over = 2619, worst = 16
PHY-1002 : len = 615064, over cnt = 560(1%), over = 1305, worst = 16
PHY-1002 : len = 623624, over cnt = 269(0%), over = 640, worst = 14
PHY-1002 : len = 630808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.697531s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (26.9%)

PHY-1001 : Congestion index: top1 = 52.24, top5 = 45.45, top10 = 41.71, top15 = 39.35.
OPT-1001 : End congestion update;  0.850717s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (34.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11177 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.367862s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (17.0%)

OPT-0007 : Start: WNS -3011 TNS -32031 NUM_FEPS 26
OPT-0007 : Iter 1: improved WNS -3011 TNS -30931 NUM_FEPS 26 with 28 cells processed and 500 slack improved
OPT-0007 : Iter 2: improved WNS -3011 TNS -30931 NUM_FEPS 26 with 6 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.236986s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (30.3%)

OPT-1001 : Current memory(MB): used = 506, reserve = 489, peak = 509.
OPT-1001 : End physical optimization;  5.853162s wall, 2.203125s user + 0.062500s system = 2.265625s CPU (38.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6067 LUT to BLE ...
SYN-4008 : Packed 6067 LUT and 1142 SEQ to BLE.
SYN-4003 : Packing 1849 remaining SEQ's ...
SYN-4005 : Packed 1386 SEQ with LUT/SLICE
SYN-4006 : 3687 single LUT's are left
SYN-4006 : 463 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6530/7677 primitive instances ...
PHY-3001 : End packing;  0.444218s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (42.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4514 instances
RUN-1001 : 2189 mslices, 2190 lslices, 101 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10232 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 5390 nets have 2 pins
RUN-1001 : 3427 nets have [3 - 5] pins
RUN-1001 : 838 nets have [6 - 10] pins
RUN-1001 : 319 nets have [11 - 20] pins
RUN-1001 : 242 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 4512 instances, 4379 slices, 144 macros(758 instances: 492 mslices 266 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 489310, Over = 99.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5144/10232.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 627800, over cnt = 1187(3%), over = 1855, worst = 13
PHY-1002 : len = 634144, over cnt = 732(2%), over = 964, worst = 13
PHY-1002 : len = 642536, over cnt = 197(0%), over = 235, worst = 4
PHY-1002 : len = 645224, over cnt = 43(0%), over = 52, worst = 4
PHY-1002 : len = 646016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.822873s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (34.2%)

PHY-1001 : Congestion index: top1 = 55.58, top5 = 47.05, top10 = 42.76, top15 = 40.16.
PHY-3001 : End congestion estimation;  1.019599s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (41.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44673, tnet num: 10230, tinst num: 4512, tnode num: 52540, tedge num: 75671.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10230 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.330452s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (61.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.07631e-05
PHY-3002 : Step(198): len = 480264, overlap = 107
PHY-3002 : Step(199): len = 474365, overlap = 111
PHY-3002 : Step(200): len = 470536, overlap = 114.25
PHY-3002 : Step(201): len = 467801, overlap = 121
PHY-3002 : Step(202): len = 465878, overlap = 127
PHY-3002 : Step(203): len = 465014, overlap = 130.5
PHY-3002 : Step(204): len = 464744, overlap = 133.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000141526
PHY-3002 : Step(205): len = 471289, overlap = 119.75
PHY-3002 : Step(206): len = 476391, overlap = 112
PHY-3002 : Step(207): len = 477519, overlap = 106.5
PHY-3002 : Step(208): len = 479180, overlap = 105
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000283052
PHY-3002 : Step(209): len = 486676, overlap = 93.75
PHY-3002 : Step(210): len = 495945, overlap = 75.75
PHY-3002 : Step(211): len = 501283, overlap = 76.5
PHY-3002 : Step(212): len = 503229, overlap = 72.25
PHY-3002 : Step(213): len = 503968, overlap = 68.5
PHY-3002 : Step(214): len = 504805, overlap = 66.75
PHY-3002 : Step(215): len = 506169, overlap = 64.25
PHY-3002 : Step(216): len = 507416, overlap = 63
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000566104
PHY-3002 : Step(217): len = 512685, overlap = 55.5
PHY-3002 : Step(218): len = 517576, overlap = 50.25
PHY-3002 : Step(219): len = 523396, overlap = 49.5
PHY-3002 : Step(220): len = 525501, overlap = 43.75
PHY-3002 : Step(221): len = 526022, overlap = 46
PHY-3002 : Step(222): len = 526528, overlap = 49.75
PHY-3002 : Step(223): len = 527198, overlap = 54
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113221
PHY-3002 : Step(224): len = 531175, overlap = 51.75
PHY-3002 : Step(225): len = 534333, overlap = 47.5
PHY-3002 : Step(226): len = 538644, overlap = 47.5
PHY-3002 : Step(227): len = 543090, overlap = 47.5
PHY-3002 : Step(228): len = 547357, overlap = 43
PHY-3002 : Step(229): len = 549458, overlap = 38.25
PHY-3002 : Step(230): len = 550029, overlap = 40
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.058006s wall, 0.156250s user + 0.406250s system = 0.562500s CPU (53.2%)

PHY-3001 : Trial Legalized: Len = 576926
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 220/10232.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 696856, over cnt = 1470(4%), over = 2438, worst = 9
PHY-1002 : len = 706560, over cnt = 770(2%), over = 1047, worst = 5
PHY-1002 : len = 714760, over cnt = 255(0%), over = 323, worst = 4
PHY-1002 : len = 717096, over cnt = 108(0%), over = 124, worst = 4
PHY-1002 : len = 718816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.998826s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (43.8%)

PHY-1001 : Congestion index: top1 = 53.06, top5 = 46.26, top10 = 42.79, top15 = 40.45.
PHY-3001 : End congestion estimation;  1.222342s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (39.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10230 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.419069s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (52.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00024327
PHY-3002 : Step(231): len = 559971, overlap = 9
PHY-3002 : Step(232): len = 551416, overlap = 16.5
PHY-3002 : Step(233): len = 543663, overlap = 26.75
PHY-3002 : Step(234): len = 535019, overlap = 34.75
PHY-3002 : Step(235): len = 531011, overlap = 41.75
PHY-3002 : Step(236): len = 527602, overlap = 43
PHY-3002 : Step(237): len = 525296, overlap = 49.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000486541
PHY-3002 : Step(238): len = 530344, overlap = 43.75
PHY-3002 : Step(239): len = 532921, overlap = 39
PHY-3002 : Step(240): len = 535022, overlap = 38.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000973081
PHY-3002 : Step(241): len = 538467, overlap = 35.75
PHY-3002 : Step(242): len = 543094, overlap = 32.25
PHY-3002 : Step(243): len = 547194, overlap = 30.25
PHY-3002 : Step(244): len = 547251, overlap = 30
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010828s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 557626, Over = 0
PHY-3001 : Spreading special nets. 36 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030652s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.0%)

PHY-3001 : 44 instances has been re-located, deltaX = 14, deltaY = 25, maxDist = 1.
PHY-3001 : Final: Len = 558252, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44673, tnet num: 10230, tinst num: 4512, tnode num: 52540, tedge num: 75671.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.005950s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (48.2%)

RUN-1004 : used memory is 474 MB, reserved memory is 465 MB, peak memory is 524 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3457/10232.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 691208, over cnt = 1339(3%), over = 2024, worst = 6
PHY-1002 : len = 697496, over cnt = 694(1%), over = 933, worst = 5
PHY-1002 : len = 705368, over cnt = 158(0%), over = 211, worst = 5
PHY-1002 : len = 707632, over cnt = 21(0%), over = 26, worst = 3
PHY-1002 : len = 707936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.941358s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (43.2%)

PHY-1001 : Congestion index: top1 = 51.53, top5 = 44.47, top10 = 41.04, top15 = 38.84.
PHY-1001 : End incremental global routing;  1.153588s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (52.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10230 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.437252s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (64.3%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4406 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 4516 instances, 4383 slices, 144 macros(758 instances: 492 mslices 266 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 559535
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9385/10236.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 709368, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 709320, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 709400, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 709408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.360636s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (47.7%)

PHY-1001 : Congestion index: top1 = 51.47, top5 = 44.47, top10 = 41.13, top15 = 38.91.
PHY-3001 : End congestion estimation;  0.563341s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (58.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44717, tnet num: 10234, tinst num: 4516, tnode num: 52596, tedge num: 75735.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.416188s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (65.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(245): len = 559535, overlap = 0
PHY-3002 : Step(246): len = 559535, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9389/10236.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 709408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.077285s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (60.7%)

PHY-1001 : Congestion index: top1 = 51.47, top5 = 44.47, top10 = 41.13, top15 = 38.91.
PHY-3001 : End congestion estimation;  0.283971s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (71.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.413816s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (64.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00122851
PHY-3002 : Step(247): len = 559938, overlap = 0.25
PHY-3002 : Step(248): len = 559938, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004041s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 559824, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026888s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.1%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 559840, Over = 0
PHY-3001 : End incremental placement;  2.940783s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (64.8%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.801986s wall, 2.921875s user + 0.000000s system = 2.921875s CPU (60.8%)

OPT-1001 : Current memory(MB): used = 537, reserve = 523, peak = 539.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9377/10236.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 709656, over cnt = 18(0%), over = 18, worst = 1
PHY-1002 : len = 709640, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 709736, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 709752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.361329s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (69.2%)

PHY-1001 : Congestion index: top1 = 51.53, top5 = 44.49, top10 = 41.14, top15 = 38.90.
OPT-1001 : End congestion update;  0.564821s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (74.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.338559s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (50.8%)

OPT-0007 : Start: WNS -3127 TNS -31014 NUM_FEPS 20
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4411 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4516 instances, 4383 slices, 144 macros(758 instances: 492 mslices 266 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 568817, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027814s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.2%)

PHY-3001 : 6 instances has been re-located, deltaX = 4, deltaY = 2, maxDist = 2.
PHY-3001 : Final: Len = 568881, Over = 0
PHY-3001 : End incremental legalization;  0.200147s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (39.0%)

OPT-0007 : Iter 1: improved WNS -3077 TNS -15568 NUM_FEPS 17 with 50 cells processed and 16806 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4411 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4516 instances, 4383 slices, 144 macros(758 instances: 492 mslices 266 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 570469, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026838s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 2, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 570435, Over = 0
PHY-3001 : End incremental legalization;  0.207449s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (60.3%)

OPT-0007 : Iter 2: improved WNS -2955 TNS -13768 NUM_FEPS 17 with 17 cells processed and 3043 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4411 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4516 instances, 4383 slices, 144 macros(758 instances: 492 mslices 266 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 570565, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026380s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.2%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 2.
PHY-3001 : Final: Len = 570509, Over = 0
PHY-3001 : End incremental legalization;  0.199925s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (70.3%)

OPT-0007 : Iter 3: improved WNS -2905 TNS -13568 NUM_FEPS 17 with 8 cells processed and 1492 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4411 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4516 instances, 4383 slices, 144 macros(758 instances: 492 mslices 266 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 570061, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027370s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.1%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 570025, Over = 0
PHY-3001 : End incremental legalization;  0.215823s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (65.2%)

OPT-0007 : Iter 4: improved WNS -2905 TNS -13568 NUM_FEPS 17 with 5 cells processed and 55 slack improved
OPT-1001 : End path based optimization;  2.032699s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (62.3%)

OPT-1001 : Current memory(MB): used = 538, reserve = 524, peak = 540.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.349141s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (67.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9192/10236.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 719288, over cnt = 49(0%), over = 80, worst = 5
PHY-1002 : len = 719640, over cnt = 23(0%), over = 26, worst = 2
PHY-1002 : len = 719952, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 719968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.389219s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (64.2%)

PHY-1001 : Congestion index: top1 = 51.57, top5 = 44.69, top10 = 41.34, top15 = 39.07.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.354712s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (39.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2905 TNS -13668 NUM_FEPS 17
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 51.068966
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2905ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10236 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10236 nets
OPT-1001 : End physical optimization;  9.335938s wall, 5.390625s user + 0.015625s system = 5.406250s CPU (57.9%)

RUN-1003 : finish command "place" in  29.744181s wall, 13.390625s user + 1.281250s system = 14.671875s CPU (49.3%)

RUN-1004 : used memory is 503 MB, reserved memory is 489 MB, peak memory is 540 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.136355s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (75.6%)

RUN-1004 : used memory is 503 MB, reserved memory is 489 MB, peak memory is 558 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4518 instances
RUN-1001 : 2189 mslices, 2194 lslices, 101 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10236 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 5388 nets have 2 pins
RUN-1001 : 3425 nets have [3 - 5] pins
RUN-1001 : 843 nets have [6 - 10] pins
RUN-1001 : 319 nets have [11 - 20] pins
RUN-1001 : 245 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44717, tnet num: 10234, tinst num: 4516, tnode num: 52596, tedge num: 75735.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2189 mslices, 2194 lslices, 101 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 684200, over cnt = 1451(4%), over = 2299, worst = 10
PHY-1002 : len = 693880, over cnt = 826(2%), over = 1112, worst = 5
PHY-1002 : len = 699976, over cnt = 399(1%), over = 538, worst = 5
PHY-1002 : len = 705896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.746076s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (69.1%)

PHY-1001 : Congestion index: top1 = 51.51, top5 = 44.35, top10 = 40.87, top15 = 38.58.
PHY-1001 : End global routing;  0.929496s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (68.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 541, reserve = 527, peak = 558.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : clock net sdclk_syn_12 will be merged with clock sdclk_syn_6
PHY-1001 : net fifo/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 791, reserve = 777, peak = 791.
PHY-1001 : End build detailed router design. 2.949219s wall, 1.515625s user + 0.109375s system = 1.625000s CPU (55.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 124640, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.179185s wall, 1.421875s user + 0.046875s system = 1.468750s CPU (67.4%)

PHY-1001 : Current memory(MB): used = 825, reserve = 813, peak = 825.
PHY-1001 : End phase 1; 2.184799s wall, 1.421875s user + 0.046875s system = 1.468750s CPU (67.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.83248e+06, over cnt = 618(0%), over = 620, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 830, reserve = 817, peak = 830.
PHY-1001 : End initial routed; 22.245012s wall, 11.390625s user + 0.171875s system = 11.562500s CPU (52.0%)

PHY-1001 : Update timing.....
PHY-1001 : 230/9564(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.217   |  -86.613  |  69   
RUN-1001 :   Hold   |  -1.337   |  -2.651   |   2   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.585637s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (57.2%)

PHY-1001 : Current memory(MB): used = 835, reserve = 823, peak = 835.
PHY-1001 : End phase 2; 23.830713s wall, 12.296875s user + 0.171875s system = 12.468750s CPU (52.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 19 pins with SWNS -3.110ns STNS -84.165ns FEP 65.
PHY-1001 : End OPT Iter 1; 0.127110s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (61.5%)

PHY-1022 : len = 1.83253e+06, over cnt = 626(0%), over = 628, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.254271s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (49.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.81469e+06, over cnt = 196(0%), over = 196, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.842091s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (81.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.81091e+06, over cnt = 26(0%), over = 26, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.312173s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (90.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.81078e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.134817s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (69.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.81078e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.110028s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (85.2%)

PHY-1001 : Update timing.....
PHY-1001 : 217/9564(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.110   |  -85.267  |  68   
RUN-1001 :   Hold   |  -1.337   |  -2.651   |   2   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.664670s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (61.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 202 feed throughs used by 119 nets
PHY-1001 : End commit to database; 1.263054s wall, 0.703125s user + 0.078125s system = 0.781250s CPU (61.9%)

PHY-1001 : Current memory(MB): used = 904, reserve = 895, peak = 904.
PHY-1001 : End phase 3; 4.791236s wall, 3.015625s user + 0.093750s system = 3.109375s CPU (64.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 21 pins with SWNS -2.981ns STNS -84.133ns FEP 66.
PHY-1001 : End OPT Iter 1; 0.171230s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (45.6%)

PHY-1022 : len = 1.8108e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.298598s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (62.8%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-2.981ns, -84.133ns, 66}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.8108e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.104465s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (44.9%)

PHY-1001 : Update timing.....
PHY-1001 : 217/9564(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.110   |  -85.267  |  68   
RUN-1001 :   Hold   |  -1.337   |  -2.651   |   2   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.614855s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (61.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 202 feed throughs used by 119 nets
PHY-1001 : End commit to database; 1.182772s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (58.1%)

PHY-1001 : Current memory(MB): used = 910, reserve = 900, peak = 910.
PHY-1001 : End phase 4; 3.228403s wall, 1.937500s user + 0.000000s system = 1.937500s CPU (60.0%)

PHY-1003 : Routed, final wirelength = 1.8108e+06
PHY-1001 : Current memory(MB): used = 910, reserve = 901, peak = 910.
PHY-1001 : End export database. 0.035313s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.5%)

PHY-1001 : End detail routing;  37.244960s wall, 20.437500s user + 0.421875s system = 20.859375s CPU (56.0%)

RUN-1003 : finish command "route" in  39.526637s wall, 21.812500s user + 0.453125s system = 22.265625s CPU (56.3%)

RUN-1004 : used memory is 905 MB, reserved memory is 897 MB, peak memory is 910 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     7971   out of  19600   40.67%
#reg                     3124   out of  19600   15.94%
#le                      8425
  #lut only              5301   out of   8425   62.92%
  #reg only               454   out of   8425    5.39%
  #lut&reg               2670   out of   8425   31.69%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                            Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                     1514
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4       253
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1       219
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck                  89
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                    78
#6        sdclk_syn_6                              GCLK               lslice             u_logic/Bfjpw6_reg_syn_2735.q0    56
#7        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3       53
#8        fifo/clkr                                GCLK               pll                clk_gen_inst/pll_inst.clkc0       8


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |8425   |7213    |758     |3140    |25      |3       |
|  ISP                               |AHBISP                                        |1213   |644     |331     |689     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |572    |273     |145     |318     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |72     |28      |18      |47      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |1       |0       |8       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |73     |27      |18      |48      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |68     |46      |18      |41      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |7      |6       |0       |7       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |65     |38      |18      |40      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |6       |0       |6       |2       |0       |
|    u_bypass                        |bypass                                        |108    |68      |40      |32      |0       |0       |
|    u_demosaic                      |demosaic                                      |386    |169     |134     |262     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |99     |36      |30      |71      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |62     |29      |25      |43      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |74     |37      |29      |46      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |79     |35      |33      |60      |0       |0       |
|    u_gamma                         |gamma                                         |34     |34      |0       |17      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |13     |13      |0       |7       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |13     |13      |0       |5       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |8      |8       |0       |5       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |2      |2       |0       |2       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |12     |12      |0       |12      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |24     |24      |0       |16      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |0      |0       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |6      |6       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |4      |4       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |6      |6       |0       |5       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |2      |2       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |5      |5       |0       |4       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |80     |33      |12      |63      |1       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |0      |0       |0       |0       |1       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |28     |11      |0       |28      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |16     |9       |0       |16      |0       |0       |
|  sd_reader                         |sd_reader                                     |639    |517     |105     |282     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |296    |256     |34      |134     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |788    |590     |115     |404     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |397    |245     |69      |279     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |143    |84      |18      |117     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |15     |14      |0       |15      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |34     |25      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |25      |0       |36      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |167    |98      |27      |128     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |29     |18      |0       |29      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |38     |24      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |32     |25      |0       |32      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |374    |328     |46      |124     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |57     |45      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |58     |58      |0       |13      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |43     |39      |4       |28      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |122    |104     |18      |33      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |94     |82      |12      |29      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5071   |5003    |51      |1372    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |152    |85      |65      |31      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |402    |268     |79      |231     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |402    |268     |79      |231     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |137    |90      |0       |128     |0       |0       |
|        reg_inst                    |register                                      |137    |90      |0       |128     |0       |0       |
|      trigger_inst                  |trigger                                       |265    |178     |79      |103     |0       |0       |
|        bus_inst                    |bus_top                                       |50     |32      |18      |18      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                       |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |49     |31      |18      |17      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |114    |85      |29      |56      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5342  
    #2          2       2026  
    #3          3       757   
    #4          4       642   
    #5        5-10      902   
    #6        11-50     481   
    #7       51-100      19   
    #8       101-500     1    
  Average     3.16            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.439951s wall, 1.343750s user + 0.062500s system = 1.406250s CPU (97.7%)

RUN-1004 : used memory is 905 MB, reserved memory is 897 MB, peak memory is 960 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44717, tnet num: 10234, tinst num: 4516, tnode num: 52596, tedge num: 75735.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 8 (3 unconstrainted).
TMR-5009 WARNING: No clock constraint on 3 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
		sdclk_syn_12
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 5796363bd07bf0705aae0036da586068d8d1e210143ebea3e55a20dd71f9dfda -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4516
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10236, pip num: 118068
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 202
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3145 valid insts, and 319455 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000101011000101011001110
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.720063s wall, 88.906250s user + 1.234375s system = 90.140625s CPU (508.7%)

RUN-1004 : used memory is 914 MB, reserved memory is 912 MB, peak memory is 1098 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_094526.log"
