begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|//===-- ARM_DWARF_Registers.h -----------------------------------*- C++ -*-===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//                     The LLVM Compiler Infrastructure
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file is distributed under the University of Illinois Open Source
end_comment

begin_comment
comment|// License. See LICENSE.TXT for details.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|utility_ARM_DWARF_Registers_h_
end_ifndef

begin_define
define|#
directive|define
name|utility_ARM_DWARF_Registers_h_
end_define

begin_include
include|#
directive|include
file|"lldb/lldb-private.h"
end_include

begin_enum
enum|enum
block|{
name|dwarf_r0
init|=
literal|0
block|,
name|dwarf_r1
block|,
name|dwarf_r2
block|,
name|dwarf_r3
block|,
name|dwarf_r4
block|,
name|dwarf_r5
block|,
name|dwarf_r6
block|,
name|dwarf_r7
block|,
name|dwarf_r8
block|,
name|dwarf_r9
block|,
name|dwarf_r10
block|,
name|dwarf_r11
block|,
name|dwarf_r12
block|,
name|dwarf_sp
block|,
name|dwarf_lr
block|,
name|dwarf_pc
block|,
name|dwarf_cpsr
block|,
name|dwarf_s0
init|=
literal|64
block|,
name|dwarf_s1
block|,
name|dwarf_s2
block|,
name|dwarf_s3
block|,
name|dwarf_s4
block|,
name|dwarf_s5
block|,
name|dwarf_s6
block|,
name|dwarf_s7
block|,
name|dwarf_s8
block|,
name|dwarf_s9
block|,
name|dwarf_s10
block|,
name|dwarf_s11
block|,
name|dwarf_s12
block|,
name|dwarf_s13
block|,
name|dwarf_s14
block|,
name|dwarf_s15
block|,
name|dwarf_s16
block|,
name|dwarf_s17
block|,
name|dwarf_s18
block|,
name|dwarf_s19
block|,
name|dwarf_s20
block|,
name|dwarf_s21
block|,
name|dwarf_s22
block|,
name|dwarf_s23
block|,
name|dwarf_s24
block|,
name|dwarf_s25
block|,
name|dwarf_s26
block|,
name|dwarf_s27
block|,
name|dwarf_s28
block|,
name|dwarf_s29
block|,
name|dwarf_s30
block|,
name|dwarf_s31
block|,
comment|// FPA Registers 0-7
name|dwarf_f0
init|=
literal|96
block|,
name|dwarf_f1
block|,
name|dwarf_f2
block|,
name|dwarf_f3
block|,
name|dwarf_f4
block|,
name|dwarf_f5
block|,
name|dwarf_f6
block|,
name|dwarf_f7
block|,
comment|// Intel wireless MMX general purpose registers 0 - 7
name|dwarf_wCGR0
init|=
literal|104
block|,
name|dwarf_wCGR1
block|,
name|dwarf_wCGR2
block|,
name|dwarf_wCGR3
block|,
name|dwarf_wCGR4
block|,
name|dwarf_wCGR5
block|,
name|dwarf_wCGR6
block|,
name|dwarf_wCGR7
block|,
comment|// XScale accumulator register 0 - 7 (they do overlap with wCGR0 - wCGR7)
name|dwarf_ACC0
init|=
literal|104
block|,
name|dwarf_ACC1
block|,
name|dwarf_ACC2
block|,
name|dwarf_ACC3
block|,
name|dwarf_ACC4
block|,
name|dwarf_ACC5
block|,
name|dwarf_ACC6
block|,
name|dwarf_ACC7
block|,
comment|// Intel wireless MMX data registers 0 - 15
name|dwarf_wR0
init|=
literal|112
block|,
name|dwarf_wR1
block|,
name|dwarf_wR2
block|,
name|dwarf_wR3
block|,
name|dwarf_wR4
block|,
name|dwarf_wR5
block|,
name|dwarf_wR6
block|,
name|dwarf_wR7
block|,
name|dwarf_wR8
block|,
name|dwarf_wR9
block|,
name|dwarf_wR10
block|,
name|dwarf_wR11
block|,
name|dwarf_wR12
block|,
name|dwarf_wR13
block|,
name|dwarf_wR14
block|,
name|dwarf_wR15
block|,
name|dwarf_spsr
init|=
literal|128
block|,
name|dwarf_spsr_fiq
block|,
name|dwarf_spsr_irq
block|,
name|dwarf_spsr_abt
block|,
name|dwarf_spsr_und
block|,
name|dwarf_spsr_svc
block|,
name|dwarf_r8_usr
init|=
literal|144
block|,
name|dwarf_r9_usr
block|,
name|dwarf_r10_usr
block|,
name|dwarf_r11_usr
block|,
name|dwarf_r12_usr
block|,
name|dwarf_r13_usr
block|,
name|dwarf_r14_usr
block|,
name|dwarf_r8_fiq
block|,
name|dwarf_r9_fiq
block|,
name|dwarf_r10_fiq
block|,
name|dwarf_r11_fiq
block|,
name|dwarf_r12_fiq
block|,
name|dwarf_r13_fiq
block|,
name|dwarf_r14_fiq
block|,
name|dwarf_r13_irq
block|,
name|dwarf_r14_irq
block|,
name|dwarf_r13_abt
block|,
name|dwarf_r14_abt
block|,
name|dwarf_r13_und
block|,
name|dwarf_r14_und
block|,
name|dwarf_r13_svc
block|,
name|dwarf_r14_svc
block|,
comment|// Intel wireless MMX control register in co-processor 0 - 7
name|dwarf_wC0
init|=
literal|192
block|,
name|dwarf_wC1
block|,
name|dwarf_wC2
block|,
name|dwarf_wC3
block|,
name|dwarf_wC4
block|,
name|dwarf_wC5
block|,
name|dwarf_wC6
block|,
name|dwarf_wC7
block|,
comment|// VFP-v3/Neon
name|dwarf_d0
init|=
literal|256
block|,
name|dwarf_d1
block|,
name|dwarf_d2
block|,
name|dwarf_d3
block|,
name|dwarf_d4
block|,
name|dwarf_d5
block|,
name|dwarf_d6
block|,
name|dwarf_d7
block|,
name|dwarf_d8
block|,
name|dwarf_d9
block|,
name|dwarf_d10
block|,
name|dwarf_d11
block|,
name|dwarf_d12
block|,
name|dwarf_d13
block|,
name|dwarf_d14
block|,
name|dwarf_d15
block|,
name|dwarf_d16
block|,
name|dwarf_d17
block|,
name|dwarf_d18
block|,
name|dwarf_d19
block|,
name|dwarf_d20
block|,
name|dwarf_d21
block|,
name|dwarf_d22
block|,
name|dwarf_d23
block|,
name|dwarf_d24
block|,
name|dwarf_d25
block|,
name|dwarf_d26
block|,
name|dwarf_d27
block|,
name|dwarf_d28
block|,
name|dwarf_d29
block|,
name|dwarf_d30
block|,
name|dwarf_d31
block|,
comment|// Neon quadword registers
name|dwarf_q0
init|=
literal|288
block|,
name|dwarf_q1
block|,
name|dwarf_q2
block|,
name|dwarf_q3
block|,
name|dwarf_q4
block|,
name|dwarf_q5
block|,
name|dwarf_q6
block|,
name|dwarf_q7
block|,
name|dwarf_q8
block|,
name|dwarf_q9
block|,
name|dwarf_q10
block|,
name|dwarf_q11
block|,
name|dwarf_q12
block|,
name|dwarf_q13
block|,
name|dwarf_q14
block|,
name|dwarf_q15
block|}
enum|;
end_enum

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|// utility_ARM_DWARF_Registers_h_
end_comment

end_unit

