// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module lineIntersectsPlane (
        ap_clk,
        ap_rst,
        edge_p1_x,
        edge_p1_y,
        edge_p1_z,
        edge_p2_x,
        edge_p2_y,
        edge_p2_z,
        plane,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [31:0] edge_p1_x;
input  [31:0] edge_p1_y;
input  [31:0] edge_p1_z;
input  [31:0] edge_p2_x;
input  [31:0] edge_p2_y;
input  [31:0] edge_p2_z;
input  [31:0] plane;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
input   ap_ce;

reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;

reg   [31:0] plane_read_reg_199;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_state45_pp0_stage0_iter44;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] plane_read_reg_199_pp0_iter1_reg;
reg   [31:0] plane_read_reg_199_pp0_iter2_reg;
reg   [31:0] plane_read_reg_199_pp0_iter3_reg;
reg   [31:0] plane_read_reg_199_pp0_iter4_reg;
reg   [31:0] plane_read_reg_199_pp0_iter5_reg;
reg   [31:0] plane_read_reg_199_pp0_iter6_reg;
reg   [31:0] plane_read_reg_199_pp0_iter7_reg;
reg   [31:0] plane_read_reg_199_pp0_iter8_reg;
reg   [31:0] plane_read_reg_199_pp0_iter9_reg;
reg   [31:0] plane_read_reg_199_pp0_iter10_reg;
reg   [31:0] plane_read_reg_199_pp0_iter11_reg;
reg   [31:0] plane_read_reg_199_pp0_iter12_reg;
reg   [31:0] plane_read_reg_199_pp0_iter13_reg;
reg   [31:0] plane_read_reg_199_pp0_iter14_reg;
reg   [31:0] plane_read_reg_199_pp0_iter15_reg;
reg   [31:0] plane_read_reg_199_pp0_iter16_reg;
reg   [31:0] plane_read_reg_199_pp0_iter17_reg;
reg   [31:0] edge_p2_z_read_reg_206;
reg   [31:0] edge_p2_z_read_reg_206_pp0_iter1_reg;
reg   [31:0] edge_p2_z_read_reg_206_pp0_iter2_reg;
reg   [31:0] edge_p2_z_read_reg_206_pp0_iter3_reg;
reg   [31:0] edge_p2_z_read_reg_206_pp0_iter4_reg;
reg   [31:0] edge_p2_z_read_reg_206_pp0_iter5_reg;
reg   [31:0] edge_p2_z_read_reg_206_pp0_iter6_reg;
reg   [31:0] edge_p2_z_read_reg_206_pp0_iter7_reg;
reg   [31:0] edge_p2_z_read_reg_206_pp0_iter8_reg;
reg   [31:0] edge_p2_z_read_reg_206_pp0_iter9_reg;
reg   [31:0] edge_p2_z_read_reg_206_pp0_iter10_reg;
reg   [31:0] edge_p2_z_read_reg_206_pp0_iter11_reg;
reg   [31:0] edge_p2_z_read_reg_206_pp0_iter12_reg;
reg   [31:0] edge_p2_z_read_reg_206_pp0_iter13_reg;
reg   [31:0] edge_p2_z_read_reg_206_pp0_iter14_reg;
reg   [31:0] edge_p2_z_read_reg_206_pp0_iter15_reg;
reg   [31:0] edge_p2_z_read_reg_206_pp0_iter16_reg;
reg   [31:0] edge_p2_z_read_reg_206_pp0_iter17_reg;
reg   [31:0] edge_p2_y_read_reg_211;
reg   [31:0] edge_p2_y_read_reg_211_pp0_iter1_reg;
reg   [31:0] edge_p2_y_read_reg_211_pp0_iter2_reg;
reg   [31:0] edge_p2_y_read_reg_211_pp0_iter3_reg;
reg   [31:0] edge_p2_y_read_reg_211_pp0_iter4_reg;
reg   [31:0] edge_p2_y_read_reg_211_pp0_iter5_reg;
reg   [31:0] edge_p2_y_read_reg_211_pp0_iter6_reg;
reg   [31:0] edge_p2_y_read_reg_211_pp0_iter7_reg;
reg   [31:0] edge_p2_y_read_reg_211_pp0_iter8_reg;
reg   [31:0] edge_p2_y_read_reg_211_pp0_iter9_reg;
reg   [31:0] edge_p2_y_read_reg_211_pp0_iter10_reg;
reg   [31:0] edge_p2_x_read_reg_216;
reg   [31:0] edge_p2_x_read_reg_216_pp0_iter1_reg;
reg   [31:0] edge_p2_x_read_reg_216_pp0_iter2_reg;
reg   [31:0] edge_p2_x_read_reg_216_pp0_iter3_reg;
reg   [31:0] edge_p2_x_read_reg_216_pp0_iter4_reg;
reg   [31:0] edge_p2_x_read_reg_216_pp0_iter5_reg;
reg   [31:0] edge_p2_x_read_reg_216_pp0_iter6_reg;
reg   [31:0] edge_p2_x_read_reg_216_pp0_iter7_reg;
reg   [31:0] edge_p2_x_read_reg_216_pp0_iter8_reg;
reg   [31:0] edge_p2_x_read_reg_216_pp0_iter9_reg;
reg   [31:0] edge_p2_x_read_reg_216_pp0_iter10_reg;
reg   [31:0] edge_p1_z_read_reg_221;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter1_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter2_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter3_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter4_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter5_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter6_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter7_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter8_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter9_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter10_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter11_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter12_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter13_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter14_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter15_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter16_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter17_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter18_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter19_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter20_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter21_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter22_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter23_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter24_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter25_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter26_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter27_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter28_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter29_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter30_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter31_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter32_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter33_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter34_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter35_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter36_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter37_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter38_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter39_reg;
reg   [31:0] edge_p1_z_read_reg_221_pp0_iter40_reg;
reg   [31:0] edge_p1_y_read_reg_228;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter1_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter2_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter3_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter4_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter5_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter6_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter7_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter8_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter9_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter10_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter11_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter12_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter13_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter14_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter15_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter16_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter17_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter18_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter19_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter20_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter21_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter22_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter23_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter24_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter25_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter26_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter27_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter28_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter29_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter30_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter31_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter32_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter33_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter34_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter35_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter36_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter37_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter38_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter39_reg;
reg   [31:0] edge_p1_y_read_reg_228_pp0_iter40_reg;
reg   [31:0] edge_p1_x_read_reg_235;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter1_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter2_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter3_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter4_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter5_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter6_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter7_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter8_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter9_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter10_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter11_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter12_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter13_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter14_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter15_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter16_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter17_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter18_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter19_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter20_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter21_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter22_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter23_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter24_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter25_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter26_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter27_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter28_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter29_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter30_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter31_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter32_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter33_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter34_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter35_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter36_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter37_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter38_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter39_reg;
reg   [31:0] edge_p1_x_read_reg_235_pp0_iter40_reg;
wire   [31:0] grp_fu_64_p2;
reg   [31:0] PR_z_reg_242;
reg   [31:0] PR_z_reg_242_pp0_iter4_reg;
reg   [31:0] PR_z_reg_242_pp0_iter5_reg;
wire   [31:0] grp_fu_126_p2;
reg   [31:0] tmp_i_reg_248;
wire   [31:0] xor_ln20_fu_171_p2;
reg   [31:0] xor_ln20_reg_253;
wire   [31:0] grp_fu_70_p2;
reg   [31:0] norm_y_reg_263;
reg   [31:0] norm_y_reg_263_pp0_iter11_reg;
reg   [31:0] norm_y_reg_263_pp0_iter12_reg;
reg   [31:0] norm_y_reg_263_pp0_iter13_reg;
reg   [31:0] norm_y_reg_263_pp0_iter14_reg;
wire   [31:0] grp_fu_131_p2;
reg   [31:0] tmp_i9_reg_272;
wire   [31:0] grp_fu_136_p2;
reg   [31:0] tmp_i1_reg_278;
wire   [31:0] grp_fu_140_p2;
reg   [31:0] tmp_i1_6_reg_283;
wire   [31:0] grp_fu_74_p2;
reg   [31:0] tmp_19_i_reg_288;
reg   [31:0] tmp_19_i_reg_288_pp0_iter15_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter16_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter17_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter18_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter19_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter20_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter21_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter22_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter23_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter24_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter25_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter26_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter27_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter28_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter29_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter30_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter31_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter32_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter33_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter34_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter35_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter36_reg;
reg   [31:0] tmp_19_i_reg_288_pp0_iter37_reg;
wire   [31:0] grp_fu_78_p2;
reg   [31:0] tmp_21_i_reg_294;
reg   [31:0] tmp_21_i_reg_294_pp0_iter15_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter16_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter17_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter18_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter19_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter20_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter21_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter22_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter23_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter24_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter25_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter26_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter27_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter28_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter29_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter30_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter31_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter32_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter33_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter34_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter35_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter36_reg;
reg   [31:0] tmp_21_i_reg_294_pp0_iter37_reg;
wire   [31:0] grp_fu_82_p2;
reg   [31:0] tmp_28_i_reg_300;
wire   [31:0] grp_fu_86_p2;
reg   [31:0] tmp_15_i_reg_305;
wire   [31:0] grp_fu_144_p2;
reg   [31:0] tmp_20_i_reg_310;
wire   [31:0] grp_fu_148_p2;
reg   [31:0] tmp_22_i_reg_315;
wire   [31:0] grp_fu_90_p2;
reg   [31:0] dot_reg_320;
wire   [31:0] grp_fu_94_p2;
reg   [31:0] tmp_17_i_reg_325;
wire   [31:0] grp_fu_98_p2;
reg   [31:0] tmp_23_i_reg_330;
wire   [31:0] grp_fu_102_p2;
reg   [31:0] tmp_24_i_reg_335;
reg   [31:0] tmp_24_i_reg_335_pp0_iter22_reg;
reg   [31:0] tmp_24_i_reg_335_pp0_iter23_reg;
reg   [31:0] tmp_24_i_reg_335_pp0_iter24_reg;
reg   [31:0] tmp_24_i_reg_335_pp0_iter25_reg;
reg   [31:0] tmp_24_i_reg_335_pp0_iter26_reg;
reg   [31:0] tmp_24_i_reg_335_pp0_iter27_reg;
reg   [31:0] tmp_24_i_reg_335_pp0_iter28_reg;
reg   [31:0] tmp_24_i_reg_335_pp0_iter29_reg;
reg   [31:0] tmp_24_i_reg_335_pp0_iter30_reg;
reg   [31:0] tmp_24_i_reg_335_pp0_iter31_reg;
reg   [31:0] tmp_24_i_reg_335_pp0_iter32_reg;
reg   [31:0] tmp_24_i_reg_335_pp0_iter33_reg;
reg   [31:0] tmp_24_i_reg_335_pp0_iter34_reg;
reg   [31:0] tmp_24_i_reg_335_pp0_iter35_reg;
reg   [31:0] tmp_24_i_reg_335_pp0_iter36_reg;
reg   [31:0] tmp_24_i_reg_335_pp0_iter37_reg;
wire   [31:0] grp_fu_106_p2;
reg   [31:0] tmp_18_i_reg_341;
wire   [31:0] grp_fu_110_p2;
reg   [31:0] tmp_26_i_reg_346;
wire   [31:0] grp_fu_164_p2;
reg   [31:0] T_reg_351;
wire   [31:0] grp_fu_152_p2;
reg   [31:0] tmp_i2_reg_358;
wire   [31:0] grp_fu_156_p2;
reg   [31:0] tmp_12_i_reg_363;
wire   [31:0] grp_fu_160_p2;
reg   [31:0] tmp_14_i_reg_368;
wire    ap_block_pp0_stage0;
wire   [31:0] grp_fu_70_p1;
wire   [31:0] bitcast_ln20_fu_168_p1;
wire   [31:0] grp_fu_114_p2;
wire   [31:0] grp_fu_118_p2;
wire   [31:0] grp_fu_122_p2;
reg    grp_fu_64_ce;
reg    grp_fu_70_ce;
reg    grp_fu_74_ce;
reg    grp_fu_78_ce;
reg    grp_fu_82_ce;
reg    grp_fu_86_ce;
reg    grp_fu_90_ce;
reg    grp_fu_94_ce;
reg    grp_fu_98_ce;
reg    grp_fu_102_ce;
reg    grp_fu_106_ce;
reg    grp_fu_110_ce;
reg    grp_fu_114_ce;
reg    grp_fu_118_ce;
reg    grp_fu_122_ce;
reg    grp_fu_126_ce;
reg    grp_fu_131_ce;
reg    grp_fu_136_ce;
reg    grp_fu_140_ce;
reg    grp_fu_144_ce;
reg    grp_fu_148_ce;
reg    grp_fu_152_ce;
reg    grp_fu_156_ce;
reg    grp_fu_160_ce;
reg    grp_fu_164_ce;
reg    ap_ce_reg;
reg   [31:0] edge_p1_x_int_reg;
reg   [31:0] edge_p1_y_int_reg;
reg   [31:0] edge_p1_z_int_reg;
reg   [31:0] edge_p2_x_int_reg;
reg   [31:0] edge_p2_y_int_reg;
reg   [31:0] edge_p2_z_int_reg;
reg   [31:0] plane_int_reg;
reg   [31:0] ap_return_0_int_reg;
reg   [31:0] ap_return_1_int_reg;
reg   [31:0] ap_return_2_int_reg;

honeybee_fsub_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fsub_32nbkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(plane_int_reg),
    .din1(plane_int_reg),
    .ce(grp_fu_64_ce),
    .dout(grp_fu_64_p2)
);

honeybee_fsub_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fsub_32nbkb_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_reg_248),
    .din1(grp_fu_70_p1),
    .ce(grp_fu_70_ce),
    .dout(grp_fu_70_p2)
);

honeybee_fsub_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fsub_32nbkb_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(edge_p2_x_read_reg_216_pp0_iter10_reg),
    .din1(edge_p1_x_read_reg_235_pp0_iter10_reg),
    .ce(grp_fu_74_ce),
    .dout(grp_fu_74_p2)
);

honeybee_fsub_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fsub_32nbkb_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(edge_p2_y_read_reg_211_pp0_iter10_reg),
    .din1(edge_p1_y_read_reg_228_pp0_iter10_reg),
    .ce(grp_fu_78_ce),
    .dout(grp_fu_78_p2)
);

honeybee_fadd_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fadd_32ncud_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i9_reg_272),
    .din1(tmp_i9_reg_272),
    .ce(grp_fu_82_ce),
    .dout(grp_fu_82_p2)
);

honeybee_fadd_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fadd_32ncud_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i1_reg_278),
    .din1(tmp_i1_6_reg_283),
    .ce(grp_fu_86_ce),
    .dout(grp_fu_86_p2)
);

honeybee_fadd_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fadd_32ncud_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_28_i_reg_300),
    .din1(plane_read_reg_199_pp0_iter17_reg),
    .ce(grp_fu_90_ce),
    .dout(grp_fu_90_p2)
);

honeybee_fadd_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fadd_32ncud_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_15_i_reg_305),
    .din1(edge_p1_z_read_reg_221_pp0_iter17_reg),
    .ce(grp_fu_94_ce),
    .dout(grp_fu_94_p2)
);

honeybee_fadd_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fadd_32ncud_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_20_i_reg_310),
    .din1(tmp_22_i_reg_315),
    .ce(grp_fu_98_ce),
    .dout(grp_fu_98_p2)
);

honeybee_fsub_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fsub_32nbkb_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(edge_p2_z_read_reg_206_pp0_iter17_reg),
    .din1(edge_p1_z_read_reg_221_pp0_iter17_reg),
    .ce(grp_fu_102_ce),
    .dout(grp_fu_102_p2)
);

honeybee_fsub_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fsub_32nbkb_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dot_reg_320),
    .din1(tmp_17_i_reg_325),
    .ce(grp_fu_106_ce),
    .dout(grp_fu_106_p2)
);

honeybee_fadd_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fadd_32ncud_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_23_i_reg_330),
    .din1(tmp_24_i_reg_335),
    .ce(grp_fu_110_ce),
    .dout(grp_fu_110_p2)
);

honeybee_fadd_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fadd_32ncud_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i2_reg_358),
    .din1(edge_p1_x_read_reg_235_pp0_iter40_reg),
    .ce(grp_fu_114_ce),
    .dout(grp_fu_114_p2)
);

honeybee_fadd_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fadd_32ncud_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_12_i_reg_363),
    .din1(edge_p1_y_read_reg_228_pp0_iter40_reg),
    .ce(grp_fu_118_ce),
    .dout(grp_fu_118_p2)
);

honeybee_fadd_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fadd_32ncud_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_14_i_reg_368),
    .din1(edge_p1_z_read_reg_221_pp0_iter40_reg),
    .ce(grp_fu_122_ce),
    .dout(grp_fu_122_p2)
);

honeybee_fmul_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fmul_32ndEe_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(PR_z_reg_242),
    .din1(32'd0),
    .ce(grp_fu_126_ce),
    .dout(grp_fu_126_p2)
);

honeybee_fmul_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fmul_32ndEe_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(norm_y_reg_263),
    .din1(32'd0),
    .ce(grp_fu_131_ce),
    .dout(grp_fu_131_p2)
);

honeybee_fmul_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fmul_32ndEe_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(norm_y_reg_263),
    .din1(edge_p1_x_read_reg_235_pp0_iter10_reg),
    .ce(grp_fu_136_ce),
    .dout(grp_fu_136_p2)
);

honeybee_fmul_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fmul_32ndEe_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(norm_y_reg_263),
    .din1(edge_p1_y_read_reg_228_pp0_iter10_reg),
    .ce(grp_fu_140_ce),
    .dout(grp_fu_140_p2)
);

honeybee_fmul_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fmul_32ndEe_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_19_i_reg_288),
    .din1(norm_y_reg_263_pp0_iter14_reg),
    .ce(grp_fu_144_ce),
    .dout(grp_fu_144_p2)
);

honeybee_fmul_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fmul_32ndEe_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_21_i_reg_294),
    .din1(norm_y_reg_263_pp0_iter14_reg),
    .ce(grp_fu_148_ce),
    .dout(grp_fu_148_p2)
);

honeybee_fmul_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fmul_32ndEe_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_19_i_reg_288_pp0_iter37_reg),
    .din1(T_reg_351),
    .ce(grp_fu_152_ce),
    .dout(grp_fu_152_p2)
);

honeybee_fmul_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fmul_32ndEe_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_21_i_reg_294_pp0_iter37_reg),
    .din1(T_reg_351),
    .ce(grp_fu_156_ce),
    .dout(grp_fu_156_p2)
);

honeybee_fmul_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fmul_32ndEe_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_24_i_reg_335_pp0_iter37_reg),
    .din1(T_reg_351),
    .ce(grp_fu_160_ce),
    .dout(grp_fu_160_p2)
);

honeybee_fdiv_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_fdiv_32neOg_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_18_i_reg_341),
    .din1(tmp_26_i_reg_346),
    .ce(grp_fu_164_ce),
    .dout(grp_fu_164_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        PR_z_reg_242 <= grp_fu_64_p2;
        PR_z_reg_242_pp0_iter4_reg <= PR_z_reg_242;
        PR_z_reg_242_pp0_iter5_reg <= PR_z_reg_242_pp0_iter4_reg;
        T_reg_351 <= grp_fu_164_p2;
        dot_reg_320 <= grp_fu_90_p2;
        edge_p1_x_read_reg_235 <= edge_p1_x_int_reg;
        edge_p1_x_read_reg_235_pp0_iter10_reg <= edge_p1_x_read_reg_235_pp0_iter9_reg;
        edge_p1_x_read_reg_235_pp0_iter11_reg <= edge_p1_x_read_reg_235_pp0_iter10_reg;
        edge_p1_x_read_reg_235_pp0_iter12_reg <= edge_p1_x_read_reg_235_pp0_iter11_reg;
        edge_p1_x_read_reg_235_pp0_iter13_reg <= edge_p1_x_read_reg_235_pp0_iter12_reg;
        edge_p1_x_read_reg_235_pp0_iter14_reg <= edge_p1_x_read_reg_235_pp0_iter13_reg;
        edge_p1_x_read_reg_235_pp0_iter15_reg <= edge_p1_x_read_reg_235_pp0_iter14_reg;
        edge_p1_x_read_reg_235_pp0_iter16_reg <= edge_p1_x_read_reg_235_pp0_iter15_reg;
        edge_p1_x_read_reg_235_pp0_iter17_reg <= edge_p1_x_read_reg_235_pp0_iter16_reg;
        edge_p1_x_read_reg_235_pp0_iter18_reg <= edge_p1_x_read_reg_235_pp0_iter17_reg;
        edge_p1_x_read_reg_235_pp0_iter19_reg <= edge_p1_x_read_reg_235_pp0_iter18_reg;
        edge_p1_x_read_reg_235_pp0_iter1_reg <= edge_p1_x_read_reg_235;
        edge_p1_x_read_reg_235_pp0_iter20_reg <= edge_p1_x_read_reg_235_pp0_iter19_reg;
        edge_p1_x_read_reg_235_pp0_iter21_reg <= edge_p1_x_read_reg_235_pp0_iter20_reg;
        edge_p1_x_read_reg_235_pp0_iter22_reg <= edge_p1_x_read_reg_235_pp0_iter21_reg;
        edge_p1_x_read_reg_235_pp0_iter23_reg <= edge_p1_x_read_reg_235_pp0_iter22_reg;
        edge_p1_x_read_reg_235_pp0_iter24_reg <= edge_p1_x_read_reg_235_pp0_iter23_reg;
        edge_p1_x_read_reg_235_pp0_iter25_reg <= edge_p1_x_read_reg_235_pp0_iter24_reg;
        edge_p1_x_read_reg_235_pp0_iter26_reg <= edge_p1_x_read_reg_235_pp0_iter25_reg;
        edge_p1_x_read_reg_235_pp0_iter27_reg <= edge_p1_x_read_reg_235_pp0_iter26_reg;
        edge_p1_x_read_reg_235_pp0_iter28_reg <= edge_p1_x_read_reg_235_pp0_iter27_reg;
        edge_p1_x_read_reg_235_pp0_iter29_reg <= edge_p1_x_read_reg_235_pp0_iter28_reg;
        edge_p1_x_read_reg_235_pp0_iter2_reg <= edge_p1_x_read_reg_235_pp0_iter1_reg;
        edge_p1_x_read_reg_235_pp0_iter30_reg <= edge_p1_x_read_reg_235_pp0_iter29_reg;
        edge_p1_x_read_reg_235_pp0_iter31_reg <= edge_p1_x_read_reg_235_pp0_iter30_reg;
        edge_p1_x_read_reg_235_pp0_iter32_reg <= edge_p1_x_read_reg_235_pp0_iter31_reg;
        edge_p1_x_read_reg_235_pp0_iter33_reg <= edge_p1_x_read_reg_235_pp0_iter32_reg;
        edge_p1_x_read_reg_235_pp0_iter34_reg <= edge_p1_x_read_reg_235_pp0_iter33_reg;
        edge_p1_x_read_reg_235_pp0_iter35_reg <= edge_p1_x_read_reg_235_pp0_iter34_reg;
        edge_p1_x_read_reg_235_pp0_iter36_reg <= edge_p1_x_read_reg_235_pp0_iter35_reg;
        edge_p1_x_read_reg_235_pp0_iter37_reg <= edge_p1_x_read_reg_235_pp0_iter36_reg;
        edge_p1_x_read_reg_235_pp0_iter38_reg <= edge_p1_x_read_reg_235_pp0_iter37_reg;
        edge_p1_x_read_reg_235_pp0_iter39_reg <= edge_p1_x_read_reg_235_pp0_iter38_reg;
        edge_p1_x_read_reg_235_pp0_iter3_reg <= edge_p1_x_read_reg_235_pp0_iter2_reg;
        edge_p1_x_read_reg_235_pp0_iter40_reg <= edge_p1_x_read_reg_235_pp0_iter39_reg;
        edge_p1_x_read_reg_235_pp0_iter4_reg <= edge_p1_x_read_reg_235_pp0_iter3_reg;
        edge_p1_x_read_reg_235_pp0_iter5_reg <= edge_p1_x_read_reg_235_pp0_iter4_reg;
        edge_p1_x_read_reg_235_pp0_iter6_reg <= edge_p1_x_read_reg_235_pp0_iter5_reg;
        edge_p1_x_read_reg_235_pp0_iter7_reg <= edge_p1_x_read_reg_235_pp0_iter6_reg;
        edge_p1_x_read_reg_235_pp0_iter8_reg <= edge_p1_x_read_reg_235_pp0_iter7_reg;
        edge_p1_x_read_reg_235_pp0_iter9_reg <= edge_p1_x_read_reg_235_pp0_iter8_reg;
        edge_p1_y_read_reg_228 <= edge_p1_y_int_reg;
        edge_p1_y_read_reg_228_pp0_iter10_reg <= edge_p1_y_read_reg_228_pp0_iter9_reg;
        edge_p1_y_read_reg_228_pp0_iter11_reg <= edge_p1_y_read_reg_228_pp0_iter10_reg;
        edge_p1_y_read_reg_228_pp0_iter12_reg <= edge_p1_y_read_reg_228_pp0_iter11_reg;
        edge_p1_y_read_reg_228_pp0_iter13_reg <= edge_p1_y_read_reg_228_pp0_iter12_reg;
        edge_p1_y_read_reg_228_pp0_iter14_reg <= edge_p1_y_read_reg_228_pp0_iter13_reg;
        edge_p1_y_read_reg_228_pp0_iter15_reg <= edge_p1_y_read_reg_228_pp0_iter14_reg;
        edge_p1_y_read_reg_228_pp0_iter16_reg <= edge_p1_y_read_reg_228_pp0_iter15_reg;
        edge_p1_y_read_reg_228_pp0_iter17_reg <= edge_p1_y_read_reg_228_pp0_iter16_reg;
        edge_p1_y_read_reg_228_pp0_iter18_reg <= edge_p1_y_read_reg_228_pp0_iter17_reg;
        edge_p1_y_read_reg_228_pp0_iter19_reg <= edge_p1_y_read_reg_228_pp0_iter18_reg;
        edge_p1_y_read_reg_228_pp0_iter1_reg <= edge_p1_y_read_reg_228;
        edge_p1_y_read_reg_228_pp0_iter20_reg <= edge_p1_y_read_reg_228_pp0_iter19_reg;
        edge_p1_y_read_reg_228_pp0_iter21_reg <= edge_p1_y_read_reg_228_pp0_iter20_reg;
        edge_p1_y_read_reg_228_pp0_iter22_reg <= edge_p1_y_read_reg_228_pp0_iter21_reg;
        edge_p1_y_read_reg_228_pp0_iter23_reg <= edge_p1_y_read_reg_228_pp0_iter22_reg;
        edge_p1_y_read_reg_228_pp0_iter24_reg <= edge_p1_y_read_reg_228_pp0_iter23_reg;
        edge_p1_y_read_reg_228_pp0_iter25_reg <= edge_p1_y_read_reg_228_pp0_iter24_reg;
        edge_p1_y_read_reg_228_pp0_iter26_reg <= edge_p1_y_read_reg_228_pp0_iter25_reg;
        edge_p1_y_read_reg_228_pp0_iter27_reg <= edge_p1_y_read_reg_228_pp0_iter26_reg;
        edge_p1_y_read_reg_228_pp0_iter28_reg <= edge_p1_y_read_reg_228_pp0_iter27_reg;
        edge_p1_y_read_reg_228_pp0_iter29_reg <= edge_p1_y_read_reg_228_pp0_iter28_reg;
        edge_p1_y_read_reg_228_pp0_iter2_reg <= edge_p1_y_read_reg_228_pp0_iter1_reg;
        edge_p1_y_read_reg_228_pp0_iter30_reg <= edge_p1_y_read_reg_228_pp0_iter29_reg;
        edge_p1_y_read_reg_228_pp0_iter31_reg <= edge_p1_y_read_reg_228_pp0_iter30_reg;
        edge_p1_y_read_reg_228_pp0_iter32_reg <= edge_p1_y_read_reg_228_pp0_iter31_reg;
        edge_p1_y_read_reg_228_pp0_iter33_reg <= edge_p1_y_read_reg_228_pp0_iter32_reg;
        edge_p1_y_read_reg_228_pp0_iter34_reg <= edge_p1_y_read_reg_228_pp0_iter33_reg;
        edge_p1_y_read_reg_228_pp0_iter35_reg <= edge_p1_y_read_reg_228_pp0_iter34_reg;
        edge_p1_y_read_reg_228_pp0_iter36_reg <= edge_p1_y_read_reg_228_pp0_iter35_reg;
        edge_p1_y_read_reg_228_pp0_iter37_reg <= edge_p1_y_read_reg_228_pp0_iter36_reg;
        edge_p1_y_read_reg_228_pp0_iter38_reg <= edge_p1_y_read_reg_228_pp0_iter37_reg;
        edge_p1_y_read_reg_228_pp0_iter39_reg <= edge_p1_y_read_reg_228_pp0_iter38_reg;
        edge_p1_y_read_reg_228_pp0_iter3_reg <= edge_p1_y_read_reg_228_pp0_iter2_reg;
        edge_p1_y_read_reg_228_pp0_iter40_reg <= edge_p1_y_read_reg_228_pp0_iter39_reg;
        edge_p1_y_read_reg_228_pp0_iter4_reg <= edge_p1_y_read_reg_228_pp0_iter3_reg;
        edge_p1_y_read_reg_228_pp0_iter5_reg <= edge_p1_y_read_reg_228_pp0_iter4_reg;
        edge_p1_y_read_reg_228_pp0_iter6_reg <= edge_p1_y_read_reg_228_pp0_iter5_reg;
        edge_p1_y_read_reg_228_pp0_iter7_reg <= edge_p1_y_read_reg_228_pp0_iter6_reg;
        edge_p1_y_read_reg_228_pp0_iter8_reg <= edge_p1_y_read_reg_228_pp0_iter7_reg;
        edge_p1_y_read_reg_228_pp0_iter9_reg <= edge_p1_y_read_reg_228_pp0_iter8_reg;
        edge_p1_z_read_reg_221 <= edge_p1_z_int_reg;
        edge_p1_z_read_reg_221_pp0_iter10_reg <= edge_p1_z_read_reg_221_pp0_iter9_reg;
        edge_p1_z_read_reg_221_pp0_iter11_reg <= edge_p1_z_read_reg_221_pp0_iter10_reg;
        edge_p1_z_read_reg_221_pp0_iter12_reg <= edge_p1_z_read_reg_221_pp0_iter11_reg;
        edge_p1_z_read_reg_221_pp0_iter13_reg <= edge_p1_z_read_reg_221_pp0_iter12_reg;
        edge_p1_z_read_reg_221_pp0_iter14_reg <= edge_p1_z_read_reg_221_pp0_iter13_reg;
        edge_p1_z_read_reg_221_pp0_iter15_reg <= edge_p1_z_read_reg_221_pp0_iter14_reg;
        edge_p1_z_read_reg_221_pp0_iter16_reg <= edge_p1_z_read_reg_221_pp0_iter15_reg;
        edge_p1_z_read_reg_221_pp0_iter17_reg <= edge_p1_z_read_reg_221_pp0_iter16_reg;
        edge_p1_z_read_reg_221_pp0_iter18_reg <= edge_p1_z_read_reg_221_pp0_iter17_reg;
        edge_p1_z_read_reg_221_pp0_iter19_reg <= edge_p1_z_read_reg_221_pp0_iter18_reg;
        edge_p1_z_read_reg_221_pp0_iter1_reg <= edge_p1_z_read_reg_221;
        edge_p1_z_read_reg_221_pp0_iter20_reg <= edge_p1_z_read_reg_221_pp0_iter19_reg;
        edge_p1_z_read_reg_221_pp0_iter21_reg <= edge_p1_z_read_reg_221_pp0_iter20_reg;
        edge_p1_z_read_reg_221_pp0_iter22_reg <= edge_p1_z_read_reg_221_pp0_iter21_reg;
        edge_p1_z_read_reg_221_pp0_iter23_reg <= edge_p1_z_read_reg_221_pp0_iter22_reg;
        edge_p1_z_read_reg_221_pp0_iter24_reg <= edge_p1_z_read_reg_221_pp0_iter23_reg;
        edge_p1_z_read_reg_221_pp0_iter25_reg <= edge_p1_z_read_reg_221_pp0_iter24_reg;
        edge_p1_z_read_reg_221_pp0_iter26_reg <= edge_p1_z_read_reg_221_pp0_iter25_reg;
        edge_p1_z_read_reg_221_pp0_iter27_reg <= edge_p1_z_read_reg_221_pp0_iter26_reg;
        edge_p1_z_read_reg_221_pp0_iter28_reg <= edge_p1_z_read_reg_221_pp0_iter27_reg;
        edge_p1_z_read_reg_221_pp0_iter29_reg <= edge_p1_z_read_reg_221_pp0_iter28_reg;
        edge_p1_z_read_reg_221_pp0_iter2_reg <= edge_p1_z_read_reg_221_pp0_iter1_reg;
        edge_p1_z_read_reg_221_pp0_iter30_reg <= edge_p1_z_read_reg_221_pp0_iter29_reg;
        edge_p1_z_read_reg_221_pp0_iter31_reg <= edge_p1_z_read_reg_221_pp0_iter30_reg;
        edge_p1_z_read_reg_221_pp0_iter32_reg <= edge_p1_z_read_reg_221_pp0_iter31_reg;
        edge_p1_z_read_reg_221_pp0_iter33_reg <= edge_p1_z_read_reg_221_pp0_iter32_reg;
        edge_p1_z_read_reg_221_pp0_iter34_reg <= edge_p1_z_read_reg_221_pp0_iter33_reg;
        edge_p1_z_read_reg_221_pp0_iter35_reg <= edge_p1_z_read_reg_221_pp0_iter34_reg;
        edge_p1_z_read_reg_221_pp0_iter36_reg <= edge_p1_z_read_reg_221_pp0_iter35_reg;
        edge_p1_z_read_reg_221_pp0_iter37_reg <= edge_p1_z_read_reg_221_pp0_iter36_reg;
        edge_p1_z_read_reg_221_pp0_iter38_reg <= edge_p1_z_read_reg_221_pp0_iter37_reg;
        edge_p1_z_read_reg_221_pp0_iter39_reg <= edge_p1_z_read_reg_221_pp0_iter38_reg;
        edge_p1_z_read_reg_221_pp0_iter3_reg <= edge_p1_z_read_reg_221_pp0_iter2_reg;
        edge_p1_z_read_reg_221_pp0_iter40_reg <= edge_p1_z_read_reg_221_pp0_iter39_reg;
        edge_p1_z_read_reg_221_pp0_iter4_reg <= edge_p1_z_read_reg_221_pp0_iter3_reg;
        edge_p1_z_read_reg_221_pp0_iter5_reg <= edge_p1_z_read_reg_221_pp0_iter4_reg;
        edge_p1_z_read_reg_221_pp0_iter6_reg <= edge_p1_z_read_reg_221_pp0_iter5_reg;
        edge_p1_z_read_reg_221_pp0_iter7_reg <= edge_p1_z_read_reg_221_pp0_iter6_reg;
        edge_p1_z_read_reg_221_pp0_iter8_reg <= edge_p1_z_read_reg_221_pp0_iter7_reg;
        edge_p1_z_read_reg_221_pp0_iter9_reg <= edge_p1_z_read_reg_221_pp0_iter8_reg;
        edge_p2_x_read_reg_216 <= edge_p2_x_int_reg;
        edge_p2_x_read_reg_216_pp0_iter10_reg <= edge_p2_x_read_reg_216_pp0_iter9_reg;
        edge_p2_x_read_reg_216_pp0_iter1_reg <= edge_p2_x_read_reg_216;
        edge_p2_x_read_reg_216_pp0_iter2_reg <= edge_p2_x_read_reg_216_pp0_iter1_reg;
        edge_p2_x_read_reg_216_pp0_iter3_reg <= edge_p2_x_read_reg_216_pp0_iter2_reg;
        edge_p2_x_read_reg_216_pp0_iter4_reg <= edge_p2_x_read_reg_216_pp0_iter3_reg;
        edge_p2_x_read_reg_216_pp0_iter5_reg <= edge_p2_x_read_reg_216_pp0_iter4_reg;
        edge_p2_x_read_reg_216_pp0_iter6_reg <= edge_p2_x_read_reg_216_pp0_iter5_reg;
        edge_p2_x_read_reg_216_pp0_iter7_reg <= edge_p2_x_read_reg_216_pp0_iter6_reg;
        edge_p2_x_read_reg_216_pp0_iter8_reg <= edge_p2_x_read_reg_216_pp0_iter7_reg;
        edge_p2_x_read_reg_216_pp0_iter9_reg <= edge_p2_x_read_reg_216_pp0_iter8_reg;
        edge_p2_y_read_reg_211 <= edge_p2_y_int_reg;
        edge_p2_y_read_reg_211_pp0_iter10_reg <= edge_p2_y_read_reg_211_pp0_iter9_reg;
        edge_p2_y_read_reg_211_pp0_iter1_reg <= edge_p2_y_read_reg_211;
        edge_p2_y_read_reg_211_pp0_iter2_reg <= edge_p2_y_read_reg_211_pp0_iter1_reg;
        edge_p2_y_read_reg_211_pp0_iter3_reg <= edge_p2_y_read_reg_211_pp0_iter2_reg;
        edge_p2_y_read_reg_211_pp0_iter4_reg <= edge_p2_y_read_reg_211_pp0_iter3_reg;
        edge_p2_y_read_reg_211_pp0_iter5_reg <= edge_p2_y_read_reg_211_pp0_iter4_reg;
        edge_p2_y_read_reg_211_pp0_iter6_reg <= edge_p2_y_read_reg_211_pp0_iter5_reg;
        edge_p2_y_read_reg_211_pp0_iter7_reg <= edge_p2_y_read_reg_211_pp0_iter6_reg;
        edge_p2_y_read_reg_211_pp0_iter8_reg <= edge_p2_y_read_reg_211_pp0_iter7_reg;
        edge_p2_y_read_reg_211_pp0_iter9_reg <= edge_p2_y_read_reg_211_pp0_iter8_reg;
        edge_p2_z_read_reg_206 <= edge_p2_z_int_reg;
        edge_p2_z_read_reg_206_pp0_iter10_reg <= edge_p2_z_read_reg_206_pp0_iter9_reg;
        edge_p2_z_read_reg_206_pp0_iter11_reg <= edge_p2_z_read_reg_206_pp0_iter10_reg;
        edge_p2_z_read_reg_206_pp0_iter12_reg <= edge_p2_z_read_reg_206_pp0_iter11_reg;
        edge_p2_z_read_reg_206_pp0_iter13_reg <= edge_p2_z_read_reg_206_pp0_iter12_reg;
        edge_p2_z_read_reg_206_pp0_iter14_reg <= edge_p2_z_read_reg_206_pp0_iter13_reg;
        edge_p2_z_read_reg_206_pp0_iter15_reg <= edge_p2_z_read_reg_206_pp0_iter14_reg;
        edge_p2_z_read_reg_206_pp0_iter16_reg <= edge_p2_z_read_reg_206_pp0_iter15_reg;
        edge_p2_z_read_reg_206_pp0_iter17_reg <= edge_p2_z_read_reg_206_pp0_iter16_reg;
        edge_p2_z_read_reg_206_pp0_iter1_reg <= edge_p2_z_read_reg_206;
        edge_p2_z_read_reg_206_pp0_iter2_reg <= edge_p2_z_read_reg_206_pp0_iter1_reg;
        edge_p2_z_read_reg_206_pp0_iter3_reg <= edge_p2_z_read_reg_206_pp0_iter2_reg;
        edge_p2_z_read_reg_206_pp0_iter4_reg <= edge_p2_z_read_reg_206_pp0_iter3_reg;
        edge_p2_z_read_reg_206_pp0_iter5_reg <= edge_p2_z_read_reg_206_pp0_iter4_reg;
        edge_p2_z_read_reg_206_pp0_iter6_reg <= edge_p2_z_read_reg_206_pp0_iter5_reg;
        edge_p2_z_read_reg_206_pp0_iter7_reg <= edge_p2_z_read_reg_206_pp0_iter6_reg;
        edge_p2_z_read_reg_206_pp0_iter8_reg <= edge_p2_z_read_reg_206_pp0_iter7_reg;
        edge_p2_z_read_reg_206_pp0_iter9_reg <= edge_p2_z_read_reg_206_pp0_iter8_reg;
        norm_y_reg_263 <= grp_fu_70_p2;
        norm_y_reg_263_pp0_iter11_reg <= norm_y_reg_263;
        norm_y_reg_263_pp0_iter12_reg <= norm_y_reg_263_pp0_iter11_reg;
        norm_y_reg_263_pp0_iter13_reg <= norm_y_reg_263_pp0_iter12_reg;
        norm_y_reg_263_pp0_iter14_reg <= norm_y_reg_263_pp0_iter13_reg;
        plane_read_reg_199 <= plane_int_reg;
        plane_read_reg_199_pp0_iter10_reg <= plane_read_reg_199_pp0_iter9_reg;
        plane_read_reg_199_pp0_iter11_reg <= plane_read_reg_199_pp0_iter10_reg;
        plane_read_reg_199_pp0_iter12_reg <= plane_read_reg_199_pp0_iter11_reg;
        plane_read_reg_199_pp0_iter13_reg <= plane_read_reg_199_pp0_iter12_reg;
        plane_read_reg_199_pp0_iter14_reg <= plane_read_reg_199_pp0_iter13_reg;
        plane_read_reg_199_pp0_iter15_reg <= plane_read_reg_199_pp0_iter14_reg;
        plane_read_reg_199_pp0_iter16_reg <= plane_read_reg_199_pp0_iter15_reg;
        plane_read_reg_199_pp0_iter17_reg <= plane_read_reg_199_pp0_iter16_reg;
        plane_read_reg_199_pp0_iter1_reg <= plane_read_reg_199;
        plane_read_reg_199_pp0_iter2_reg <= plane_read_reg_199_pp0_iter1_reg;
        plane_read_reg_199_pp0_iter3_reg <= plane_read_reg_199_pp0_iter2_reg;
        plane_read_reg_199_pp0_iter4_reg <= plane_read_reg_199_pp0_iter3_reg;
        plane_read_reg_199_pp0_iter5_reg <= plane_read_reg_199_pp0_iter4_reg;
        plane_read_reg_199_pp0_iter6_reg <= plane_read_reg_199_pp0_iter5_reg;
        plane_read_reg_199_pp0_iter7_reg <= plane_read_reg_199_pp0_iter6_reg;
        plane_read_reg_199_pp0_iter8_reg <= plane_read_reg_199_pp0_iter7_reg;
        plane_read_reg_199_pp0_iter9_reg <= plane_read_reg_199_pp0_iter8_reg;
        tmp_12_i_reg_363 <= grp_fu_156_p2;
        tmp_14_i_reg_368 <= grp_fu_160_p2;
        tmp_15_i_reg_305 <= grp_fu_86_p2;
        tmp_17_i_reg_325 <= grp_fu_94_p2;
        tmp_18_i_reg_341 <= grp_fu_106_p2;
        tmp_19_i_reg_288 <= grp_fu_74_p2;
        tmp_19_i_reg_288_pp0_iter15_reg <= tmp_19_i_reg_288;
        tmp_19_i_reg_288_pp0_iter16_reg <= tmp_19_i_reg_288_pp0_iter15_reg;
        tmp_19_i_reg_288_pp0_iter17_reg <= tmp_19_i_reg_288_pp0_iter16_reg;
        tmp_19_i_reg_288_pp0_iter18_reg <= tmp_19_i_reg_288_pp0_iter17_reg;
        tmp_19_i_reg_288_pp0_iter19_reg <= tmp_19_i_reg_288_pp0_iter18_reg;
        tmp_19_i_reg_288_pp0_iter20_reg <= tmp_19_i_reg_288_pp0_iter19_reg;
        tmp_19_i_reg_288_pp0_iter21_reg <= tmp_19_i_reg_288_pp0_iter20_reg;
        tmp_19_i_reg_288_pp0_iter22_reg <= tmp_19_i_reg_288_pp0_iter21_reg;
        tmp_19_i_reg_288_pp0_iter23_reg <= tmp_19_i_reg_288_pp0_iter22_reg;
        tmp_19_i_reg_288_pp0_iter24_reg <= tmp_19_i_reg_288_pp0_iter23_reg;
        tmp_19_i_reg_288_pp0_iter25_reg <= tmp_19_i_reg_288_pp0_iter24_reg;
        tmp_19_i_reg_288_pp0_iter26_reg <= tmp_19_i_reg_288_pp0_iter25_reg;
        tmp_19_i_reg_288_pp0_iter27_reg <= tmp_19_i_reg_288_pp0_iter26_reg;
        tmp_19_i_reg_288_pp0_iter28_reg <= tmp_19_i_reg_288_pp0_iter27_reg;
        tmp_19_i_reg_288_pp0_iter29_reg <= tmp_19_i_reg_288_pp0_iter28_reg;
        tmp_19_i_reg_288_pp0_iter30_reg <= tmp_19_i_reg_288_pp0_iter29_reg;
        tmp_19_i_reg_288_pp0_iter31_reg <= tmp_19_i_reg_288_pp0_iter30_reg;
        tmp_19_i_reg_288_pp0_iter32_reg <= tmp_19_i_reg_288_pp0_iter31_reg;
        tmp_19_i_reg_288_pp0_iter33_reg <= tmp_19_i_reg_288_pp0_iter32_reg;
        tmp_19_i_reg_288_pp0_iter34_reg <= tmp_19_i_reg_288_pp0_iter33_reg;
        tmp_19_i_reg_288_pp0_iter35_reg <= tmp_19_i_reg_288_pp0_iter34_reg;
        tmp_19_i_reg_288_pp0_iter36_reg <= tmp_19_i_reg_288_pp0_iter35_reg;
        tmp_19_i_reg_288_pp0_iter37_reg <= tmp_19_i_reg_288_pp0_iter36_reg;
        tmp_20_i_reg_310 <= grp_fu_144_p2;
        tmp_21_i_reg_294 <= grp_fu_78_p2;
        tmp_21_i_reg_294_pp0_iter15_reg <= tmp_21_i_reg_294;
        tmp_21_i_reg_294_pp0_iter16_reg <= tmp_21_i_reg_294_pp0_iter15_reg;
        tmp_21_i_reg_294_pp0_iter17_reg <= tmp_21_i_reg_294_pp0_iter16_reg;
        tmp_21_i_reg_294_pp0_iter18_reg <= tmp_21_i_reg_294_pp0_iter17_reg;
        tmp_21_i_reg_294_pp0_iter19_reg <= tmp_21_i_reg_294_pp0_iter18_reg;
        tmp_21_i_reg_294_pp0_iter20_reg <= tmp_21_i_reg_294_pp0_iter19_reg;
        tmp_21_i_reg_294_pp0_iter21_reg <= tmp_21_i_reg_294_pp0_iter20_reg;
        tmp_21_i_reg_294_pp0_iter22_reg <= tmp_21_i_reg_294_pp0_iter21_reg;
        tmp_21_i_reg_294_pp0_iter23_reg <= tmp_21_i_reg_294_pp0_iter22_reg;
        tmp_21_i_reg_294_pp0_iter24_reg <= tmp_21_i_reg_294_pp0_iter23_reg;
        tmp_21_i_reg_294_pp0_iter25_reg <= tmp_21_i_reg_294_pp0_iter24_reg;
        tmp_21_i_reg_294_pp0_iter26_reg <= tmp_21_i_reg_294_pp0_iter25_reg;
        tmp_21_i_reg_294_pp0_iter27_reg <= tmp_21_i_reg_294_pp0_iter26_reg;
        tmp_21_i_reg_294_pp0_iter28_reg <= tmp_21_i_reg_294_pp0_iter27_reg;
        tmp_21_i_reg_294_pp0_iter29_reg <= tmp_21_i_reg_294_pp0_iter28_reg;
        tmp_21_i_reg_294_pp0_iter30_reg <= tmp_21_i_reg_294_pp0_iter29_reg;
        tmp_21_i_reg_294_pp0_iter31_reg <= tmp_21_i_reg_294_pp0_iter30_reg;
        tmp_21_i_reg_294_pp0_iter32_reg <= tmp_21_i_reg_294_pp0_iter31_reg;
        tmp_21_i_reg_294_pp0_iter33_reg <= tmp_21_i_reg_294_pp0_iter32_reg;
        tmp_21_i_reg_294_pp0_iter34_reg <= tmp_21_i_reg_294_pp0_iter33_reg;
        tmp_21_i_reg_294_pp0_iter35_reg <= tmp_21_i_reg_294_pp0_iter34_reg;
        tmp_21_i_reg_294_pp0_iter36_reg <= tmp_21_i_reg_294_pp0_iter35_reg;
        tmp_21_i_reg_294_pp0_iter37_reg <= tmp_21_i_reg_294_pp0_iter36_reg;
        tmp_22_i_reg_315 <= grp_fu_148_p2;
        tmp_23_i_reg_330 <= grp_fu_98_p2;
        tmp_24_i_reg_335 <= grp_fu_102_p2;
        tmp_24_i_reg_335_pp0_iter22_reg <= tmp_24_i_reg_335;
        tmp_24_i_reg_335_pp0_iter23_reg <= tmp_24_i_reg_335_pp0_iter22_reg;
        tmp_24_i_reg_335_pp0_iter24_reg <= tmp_24_i_reg_335_pp0_iter23_reg;
        tmp_24_i_reg_335_pp0_iter25_reg <= tmp_24_i_reg_335_pp0_iter24_reg;
        tmp_24_i_reg_335_pp0_iter26_reg <= tmp_24_i_reg_335_pp0_iter25_reg;
        tmp_24_i_reg_335_pp0_iter27_reg <= tmp_24_i_reg_335_pp0_iter26_reg;
        tmp_24_i_reg_335_pp0_iter28_reg <= tmp_24_i_reg_335_pp0_iter27_reg;
        tmp_24_i_reg_335_pp0_iter29_reg <= tmp_24_i_reg_335_pp0_iter28_reg;
        tmp_24_i_reg_335_pp0_iter30_reg <= tmp_24_i_reg_335_pp0_iter29_reg;
        tmp_24_i_reg_335_pp0_iter31_reg <= tmp_24_i_reg_335_pp0_iter30_reg;
        tmp_24_i_reg_335_pp0_iter32_reg <= tmp_24_i_reg_335_pp0_iter31_reg;
        tmp_24_i_reg_335_pp0_iter33_reg <= tmp_24_i_reg_335_pp0_iter32_reg;
        tmp_24_i_reg_335_pp0_iter34_reg <= tmp_24_i_reg_335_pp0_iter33_reg;
        tmp_24_i_reg_335_pp0_iter35_reg <= tmp_24_i_reg_335_pp0_iter34_reg;
        tmp_24_i_reg_335_pp0_iter36_reg <= tmp_24_i_reg_335_pp0_iter35_reg;
        tmp_24_i_reg_335_pp0_iter37_reg <= tmp_24_i_reg_335_pp0_iter36_reg;
        tmp_26_i_reg_346 <= grp_fu_110_p2;
        tmp_28_i_reg_300 <= grp_fu_82_p2;
        tmp_i1_6_reg_283 <= grp_fu_140_p2;
        tmp_i1_reg_278 <= grp_fu_136_p2;
        tmp_i2_reg_358 <= grp_fu_152_p2;
        tmp_i9_reg_272 <= grp_fu_131_p2;
        tmp_i_reg_248 <= grp_fu_126_p2;
        xor_ln20_reg_253 <= xor_ln20_fu_171_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= grp_fu_114_p2;
        ap_return_1_int_reg <= grp_fu_118_p2;
        ap_return_2_int_reg <= grp_fu_122_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        edge_p1_x_int_reg <= edge_p1_x;
        edge_p1_y_int_reg <= edge_p1_y;
        edge_p1_z_int_reg <= edge_p1_z;
        edge_p2_x_int_reg <= edge_p2_x;
        edge_p2_y_int_reg <= edge_p2_y;
        edge_p2_z_int_reg <= edge_p2_z;
        plane_int_reg <= plane;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = grp_fu_114_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = grp_fu_118_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = grp_fu_122_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_102_ce = 1'b1;
    end else begin
        grp_fu_102_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_106_ce = 1'b1;
    end else begin
        grp_fu_106_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_110_ce = 1'b1;
    end else begin
        grp_fu_110_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_114_ce = 1'b1;
    end else begin
        grp_fu_114_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_118_ce = 1'b1;
    end else begin
        grp_fu_118_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_122_ce = 1'b1;
    end else begin
        grp_fu_122_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_126_ce = 1'b1;
    end else begin
        grp_fu_126_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_131_ce = 1'b1;
    end else begin
        grp_fu_131_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_136_ce = 1'b1;
    end else begin
        grp_fu_136_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_140_ce = 1'b1;
    end else begin
        grp_fu_140_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_144_ce = 1'b1;
    end else begin
        grp_fu_144_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_148_ce = 1'b1;
    end else begin
        grp_fu_148_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_152_ce = 1'b1;
    end else begin
        grp_fu_152_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_156_ce = 1'b1;
    end else begin
        grp_fu_156_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_160_ce = 1'b1;
    end else begin
        grp_fu_160_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_164_ce = 1'b1;
    end else begin
        grp_fu_164_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_64_ce = 1'b1;
    end else begin
        grp_fu_64_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_70_ce = 1'b1;
    end else begin
        grp_fu_70_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_74_ce = 1'b1;
    end else begin
        grp_fu_74_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_78_ce = 1'b1;
    end else begin
        grp_fu_78_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_82_ce = 1'b1;
    end else begin
        grp_fu_82_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_86_ce = 1'b1;
    end else begin
        grp_fu_86_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_90_ce = 1'b1;
    end else begin
        grp_fu_90_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_94_ce = 1'b1;
    end else begin
        grp_fu_94_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_98_ce = 1'b1;
    end else begin
        grp_fu_98_ce = 1'b0;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign bitcast_ln20_fu_168_p1 = PR_z_reg_242_pp0_iter5_reg;

assign grp_fu_70_p1 = xor_ln20_reg_253;

assign xor_ln20_fu_171_p2 = (bitcast_ln20_fu_168_p1 ^ 32'd2147483648);

endmodule //lineIntersectsPlane
