// Seed: 2471152942
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_17(
      id_14
  ); id_18(
      id_16, id_7, 1
  );
  wire id_19, id_20;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    output wor id_2,
    output supply1 id_3
);
  always id_0 = 1'b0;
  parameter id_5 = {id_5 == id_5, 1, -1};
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6;
  wire id_7 = id_7;
  assign id_6 = 1'b0;
  logic [7:0] id_8;
  wire id_9;
  assign id_0 = -1;
  assign id_8[~-1] = 1;
  wire id_10;
  wire id_11;
endmodule
