
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60+70 (git sha1 8101c87fa, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Running command `read_verilog -sv -DULX3S     boards/ULX3S/top_ulx3s.sv     boards/ULX3S/vram_ecp5.sv     boards/ULX3S/pll_black_box.sv     boards/ULX3S/ecp5_io_blackbox.sv     src/z8086/alu.sv     src/z8086/z8086.sv     src/soc_hdmi/z8086hdmi.sv     src/soc_hdmi/z8086soc.sv     src/soc_hdmi/uart_simple.sv     src/soc_hdmi/spram.sv     src/soc_hdmi/sprom.sv     src/soc_hdmi/hdmi/hdmi.sv     src/soc_hdmi/hdmi/tmds_channel.sv     src/soc_hdmi/hdmi/serializer.sv     src/soc_hdmi/hdmi/packet_assembler.sv     src/soc_hdmi/hdmi/packet_picker.sv     src/soc_hdmi/hdmi/audio_sample_packet.sv     src/soc_hdmi/hdmi/audio_info_frame.sv     src/soc_hdmi/hdmi/audio_clock_regeneration_packet.sv     src/soc_hdmi/hdmi/auxiliary_video_information_info_frame.sv     src/soc_hdmi/hdmi/source_product_description_info_frame.sv ;     synth_ecp5 -top top_ulx3s -json build/top.json' --

1. Executing Verilog-2005 frontend: boards/ULX3S/top_ulx3s.sv
Parsing SystemVerilog input from `boards/ULX3S/top_ulx3s.sv' to AST representation.
verilog frontend filename boards/ULX3S/top_ulx3s.sv
Generating RTLIL representation for module `\top_ulx3s'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: boards/ULX3S/vram_ecp5.sv
Parsing SystemVerilog input from `boards/ULX3S/vram_ecp5.sv' to AST representation.
verilog frontend filename boards/ULX3S/vram_ecp5.sv
Generating RTLIL representation for module `\vram_ecp5'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: boards/ULX3S/pll_black_box.sv
Parsing SystemVerilog input from `boards/ULX3S/pll_black_box.sv' to AST representation.
verilog frontend filename boards/ULX3S/pll_black_box.sv
Generating RTLIL representation for module `\pll27'.
Generating RTLIL representation for module `\pll74'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: boards/ULX3S/ecp5_io_blackbox.sv
Parsing SystemVerilog input from `boards/ULX3S/ecp5_io_blackbox.sv' to AST representation.
verilog frontend filename boards/ULX3S/ecp5_io_blackbox.sv
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\ODDRX1F'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: src/z8086/alu.sv
Parsing SystemVerilog input from `src/z8086/alu.sv' to AST representation.
verilog frontend filename src/z8086/alu.sv
Generating RTLIL representation for module `\alu'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: src/z8086/z8086.sv
Parsing SystemVerilog input from `src/z8086/z8086.sv' to AST representation.
verilog frontend filename src/z8086/z8086.sv
Generating RTLIL representation for module `\z8086'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: src/soc_hdmi/z8086hdmi.sv
Parsing SystemVerilog input from `src/soc_hdmi/z8086hdmi.sv' to AST representation.
verilog frontend filename src/soc_hdmi/z8086hdmi.sv
Generating RTLIL representation for module `\z8086hdmi'.
src/soc_hdmi/z8086hdmi.sv:362: Warning: Replacing floating point parameter hdmi.VIDEO_REFRESH_RATE = 60.000000 with string.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: src/soc_hdmi/z8086soc.sv
Parsing SystemVerilog input from `src/soc_hdmi/z8086soc.sv' to AST representation.
verilog frontend filename src/soc_hdmi/z8086soc.sv
Generating RTLIL representation for module `\z8086soc'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: src/soc_hdmi/uart_simple.sv
Parsing SystemVerilog input from `src/soc_hdmi/uart_simple.sv' to AST representation.
verilog frontend filename src/soc_hdmi/uart_simple.sv
Generating RTLIL representation for module `\uart_simple'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: src/soc_hdmi/spram.sv
Parsing SystemVerilog input from `src/soc_hdmi/spram.sv' to AST representation.
verilog frontend filename src/soc_hdmi/spram.sv
Generating RTLIL representation for module `\spram'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: src/soc_hdmi/sprom.sv
Parsing SystemVerilog input from `src/soc_hdmi/sprom.sv' to AST representation.
verilog frontend filename src/soc_hdmi/sprom.sv
Generating RTLIL representation for module `\sprom'.
Warning: sprom instantiated without init_file
Warning: sprom instantiated without init_file
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: src/soc_hdmi/hdmi/hdmi.sv
Parsing SystemVerilog input from `src/soc_hdmi/hdmi/hdmi.sv' to AST representation.
verilog frontend filename src/soc_hdmi/hdmi/hdmi.sv
Generating RTLIL representation for module `\hdmi'.
Warning: Replacing memory \audio_sample_word_arr with list of registers. See src/soc_hdmi/hdmi/hdmi.sv:107
src/soc_hdmi/hdmi/hdmi.sv:429: Warning: Replacing floating point parameter serializer.VIDEO_RATE = 25174825.174825 with string.
src/soc_hdmi/hdmi/hdmi.sv:329: Warning: Replacing floating point parameter true_hdmi_output.packet_picker.VIDEO_RATE = 25174825.174825 with string.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: src/soc_hdmi/hdmi/tmds_channel.sv
Parsing SystemVerilog input from `src/soc_hdmi/hdmi/tmds_channel.sv' to AST representation.
verilog frontend filename src/soc_hdmi/hdmi/tmds_channel.sv
Generating RTLIL representation for module `\tmds_channel'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: src/soc_hdmi/hdmi/serializer.sv
Parsing SystemVerilog input from `src/soc_hdmi/hdmi/serializer.sv' to AST representation.
verilog frontend filename src/soc_hdmi/hdmi/serializer.sv
Generating RTLIL representation for module `\serializer'.
Warning: Replacing memory \tmds_reversed with list of registers. See src/soc_hdmi/hdmi/serializer.sv:48
Warning: Replacing memory \tmds_internal_arr with list of registers. See src/soc_hdmi/hdmi/serializer.sv:31
Warning: Replacing memory \tmds_shift with list of registers. See src/soc_hdmi/hdmi/serializer.sv:82, src/soc_hdmi/hdmi/serializer.sv:74
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: src/soc_hdmi/hdmi/packet_assembler.sv
Parsing SystemVerilog input from `src/soc_hdmi/hdmi/packet_assembler.sv' to AST representation.
verilog frontend filename src/soc_hdmi/hdmi/packet_assembler.sv
Generating RTLIL representation for module `\packet_assembler'.
Warning: Replacing memory \parity_next_next with list of registers. See src/soc_hdmi/hdmi/packet_assembler.sv:88
Warning: Replacing memory \parity_next with list of registers. See src/soc_hdmi/hdmi/packet_assembler.sv:87
Warning: Replacing memory \sub_arr with list of registers. See src/soc_hdmi/hdmi/packet_assembler.sv:24
Warning: Replacing memory \parity with list of registers. See src/soc_hdmi/hdmi/packet_assembler.sv:97
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: src/soc_hdmi/hdmi/packet_picker.sv
Parsing SystemVerilog input from `src/soc_hdmi/hdmi/packet_picker.sv' to AST representation.
verilog frontend filename src/soc_hdmi/hdmi/packet_picker.sv
Generating RTLIL representation for module `\packet_picker'.
src/soc_hdmi/hdmi/packet_picker.sv:55: Warning: Replacing floating point parameter u_acr.VIDEO_RATE = 0.000000 with string.
src/soc_hdmi/hdmi/packet_picker.sv:136: Warning: Range [24:23] select out of bounds on signal `$mem2bits$\audio_sample_word_buffer$src/soc_hdmi/hdmi/packet_picker.sv:136$11595': Setting 1 MSB bits to undef.
src/soc_hdmi/hdmi/packet_picker.sv:137: Warning: Range [24:23] select out of bounds on signal `$mem2bits$\audio_sample_word_buffer$src/soc_hdmi/hdmi/packet_picker.sv:137$11596': Setting 1 MSB bits to undef.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: src/soc_hdmi/hdmi/audio_sample_packet.sv
Parsing SystemVerilog input from `src/soc_hdmi/hdmi/audio_sample_packet.sv' to AST representation.
verilog frontend filename src/soc_hdmi/hdmi/audio_sample_packet.sv
Generating RTLIL representation for module `\audio_sample_packet'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: src/soc_hdmi/hdmi/audio_info_frame.sv
Parsing SystemVerilog input from `src/soc_hdmi/hdmi/audio_info_frame.sv' to AST representation.
verilog frontend filename src/soc_hdmi/hdmi/audio_info_frame.sv
Generating RTLIL representation for module `\audio_info_frame'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: src/soc_hdmi/hdmi/audio_clock_regeneration_packet.sv
Parsing SystemVerilog input from `src/soc_hdmi/hdmi/audio_clock_regeneration_packet.sv' to AST representation.
verilog frontend filename src/soc_hdmi/hdmi/audio_clock_regeneration_packet.sv
Generating RTLIL representation for module `\audio_clock_regeneration_packet'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: src/soc_hdmi/hdmi/auxiliary_video_information_info_frame.sv
Parsing SystemVerilog input from `src/soc_hdmi/hdmi/auxiliary_video_information_info_frame.sv' to AST representation.
verilog frontend filename src/soc_hdmi/hdmi/auxiliary_video_information_info_frame.sv
Generating RTLIL representation for module `\auxiliary_video_information_info_frame'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: src/soc_hdmi/hdmi/source_product_description_info_frame.sv
Parsing SystemVerilog input from `src/soc_hdmi/hdmi/source_product_description_info_frame.sv' to AST representation.
verilog frontend filename src/soc_hdmi/hdmi/source_product_description_info_frame.sv
Generating RTLIL representation for module `\source_product_description_info_frame'.
Successfully finished Verilog frontend.

22. Executing SYNTH_LATTICE pass.

22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/lattice/cells_sim_ecp5.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/lattice/cells_sim_ecp5.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/lattice/cells_sim_ecp5.v
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\VLO'.
Generating RTLIL representation for module `\VHI'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\DP16KD'.
Replacing existing blackbox module `\FD1P3AX' at /usr/local/bin/../share/yosys/lattice/cells_ff.vh:2.1-2.261.
Generating RTLIL representation for module `\FD1P3AX'.
Replacing existing blackbox module `\FD1P3AY' at /usr/local/bin/../share/yosys/lattice/cells_ff.vh:3.1-3.261.
Generating RTLIL representation for module `\FD1P3AY'.
Replacing existing blackbox module `\FD1P3BX' at /usr/local/bin/../share/yosys/lattice/cells_ff.vh:4.1-4.261.
Generating RTLIL representation for module `\FD1P3BX'.
Replacing existing blackbox module `\FD1P3DX' at /usr/local/bin/../share/yosys/lattice/cells_ff.vh:5.1-5.261.
Generating RTLIL representation for module `\FD1P3DX'.
Replacing existing blackbox module `\FD1P3IX' at /usr/local/bin/../share/yosys/lattice/cells_ff.vh:6.1-6.261.
Generating RTLIL representation for module `\FD1P3IX'.
Replacing existing blackbox module `\FD1P3JX' at /usr/local/bin/../share/yosys/lattice/cells_ff.vh:7.1-7.261.
Generating RTLIL representation for module `\FD1P3JX'.
Replacing existing blackbox module `\FD1S3AX' at /usr/local/bin/../share/yosys/lattice/cells_ff.vh:8.1-8.261.
Generating RTLIL representation for module `\FD1S3AX'.
Replacing existing blackbox module `\FD1S3AY' at /usr/local/bin/../share/yosys/lattice/cells_ff.vh:9.1-9.261.
Generating RTLIL representation for module `\FD1S3AY'.
Replacing existing blackbox module `\FD1S3BX' at /usr/local/bin/../share/yosys/lattice/cells_ff.vh:10.1-10.261.
Generating RTLIL representation for module `\FD1S3BX'.
Replacing existing blackbox module `\FD1S3DX' at /usr/local/bin/../share/yosys/lattice/cells_ff.vh:11.1-11.261.
Generating RTLIL representation for module `\FD1S3DX'.
Replacing existing blackbox module `\FD1S3IX' at /usr/local/bin/../share/yosys/lattice/cells_ff.vh:12.1-12.261.
Generating RTLIL representation for module `\FD1S3IX'.
Replacing existing blackbox module `\FD1S3JX' at /usr/local/bin/../share/yosys/lattice/cells_ff.vh:13.1-13.261.
Generating RTLIL representation for module `\FD1S3JX'.
Replacing existing blackbox module `\IFS1P3BX' at /usr/local/bin/../share/yosys/lattice/cells_ff.vh:26.1-26.301.
Generating RTLIL representation for module `\IFS1P3BX'.
Replacing existing blackbox module `\IFS1P3DX' at /usr/local/bin/../share/yosys/lattice/cells_ff.vh:27.1-27.301.
Generating RTLIL representation for module `\IFS1P3DX'.
Replacing existing blackbox module `\IFS1P3IX' at /usr/local/bin/../share/yosys/lattice/cells_ff.vh:28.1-28.301.
Generating RTLIL representation for module `\IFS1P3IX'.
Replacing existing blackbox module `\IFS1P3JX' at /usr/local/bin/../share/yosys/lattice/cells_ff.vh:29.1-29.301.
Generating RTLIL representation for module `\IFS1P3JX'.
Replacing existing blackbox module `\OFS1P3BX' at /usr/local/bin/../share/yosys/lattice/cells_ff.vh:31.1-31.302.
Generating RTLIL representation for module `\OFS1P3BX'.
Replacing existing blackbox module `\OFS1P3DX' at /usr/local/bin/../share/yosys/lattice/cells_ff.vh:32.1-32.302.
Generating RTLIL representation for module `\OFS1P3DX'.
Replacing existing blackbox module `\OFS1P3IX' at /usr/local/bin/../share/yosys/lattice/cells_ff.vh:33.1-33.302.
Generating RTLIL representation for module `\OFS1P3IX'.
Replacing existing blackbox module `\OFS1P3JX' at /usr/local/bin/../share/yosys/lattice/cells_ff.vh:34.1-34.302.
Generating RTLIL representation for module `\OFS1P3JX'.
Replacing existing blackbox module `\IB' at /usr/local/bin/../share/yosys/lattice/cells_io.vh:2.1-2.157.
Generating RTLIL representation for module `\IB'.
Replacing existing blackbox module `\IBPU' at /usr/local/bin/../share/yosys/lattice/cells_io.vh:3.1-3.157.
Generating RTLIL representation for module `\IBPU'.
Replacing existing blackbox module `\IBPD' at /usr/local/bin/../share/yosys/lattice/cells_io.vh:4.1-4.157.
Generating RTLIL representation for module `\IBPD'.
Replacing existing blackbox module `\OB' at /usr/local/bin/../share/yosys/lattice/cells_io.vh:5.1-5.157.
Generating RTLIL representation for module `\OB'.
Replacing existing blackbox module `\OBZ' at /usr/local/bin/../share/yosys/lattice/cells_io.vh:6.1-6.164.
Generating RTLIL representation for module `\OBZ'.
Replacing existing blackbox module `\OBZPU' at /usr/local/bin/../share/yosys/lattice/cells_io.vh:7.1-7.164.
Generating RTLIL representation for module `\OBZPU'.
Replacing existing blackbox module `\OBZPD' at /usr/local/bin/../share/yosys/lattice/cells_io.vh:8.1-8.164.
Generating RTLIL representation for module `\OBZPD'.
Replacing existing blackbox module `\OBCO' at /usr/local/bin/../share/yosys/lattice/cells_io.vh:9.1-9.90.
Generating RTLIL representation for module `\OBCO'.
Replacing existing blackbox module `\BB' at /usr/local/bin/../share/yosys/lattice/cells_io.vh:10.1-10.179.
Generating RTLIL representation for module `\BB'.
Replacing existing blackbox module `\BBPU' at /usr/local/bin/../share/yosys/lattice/cells_io.vh:11.1-11.179.
Generating RTLIL representation for module `\BBPU'.
Replacing existing blackbox module `\BBPD' at /usr/local/bin/../share/yosys/lattice/cells_io.vh:12.1-12.179.
Generating RTLIL representation for module `\BBPD'.
Replacing existing blackbox module `\ILVDS' at /usr/local/bin/../share/yosys/lattice/cells_io.vh:13.1-13.139.
Generating RTLIL representation for module `\ILVDS'.
Replacing existing blackbox module `\OLVDS' at /usr/local/bin/../share/yosys/lattice/cells_io.vh:14.1-14.146.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

22.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/lattice/cells_bb_ecp5.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/lattice/cells_bb_ecp5.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/lattice/cells_bb_ecp5.v
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Replacing existing blackbox module `\ODDRX1F' at /usr/local/bin/../share/yosys/lattice/cells_bb_ecp5.v:1194.1-1201.10.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DCUA'.
Successfully finished Verilog frontend.

22.3. Executing HIERARCHY pass (managing design hierarchy).

22.3.1. Analyzing design hierarchy..
Top module:  \top_ulx3s
Used module:     \z8086soc
Used module:         \uart_simple
Used module:         \z8086hdmi
Used module:             \hdmi
Used module:                 \tmds_channel
Used module:                 \packet_assembler
Used module:                 \packet_picker
Used module:                     \audio_info_frame
Used module:                     \source_product_description_info_frame
Used module:                     \auxiliary_video_information_info_frame
Used module:                     \audio_sample_packet
Used module:                     \audio_clock_regeneration_packet
Used module:                 \serializer
Used module:             \sprom
Used module:             \vram_ecp5
Used module:         \spram
Used module:         \z8086
Used module:             \alu
Parameter \width = 8
Parameter \widthad = 17
Parameter \init_file = 96'011100110110111101100011010111110110100001100100011011010110100100101110011010000110010101111000

22.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\spram'.
Parameter \width = 8
Parameter \widthad = 17
Parameter \init_file = 96'011100110110111101100011010111110110100001100100011011010110100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram'.
Parameter \VIDEO_ID_CODE = 4
Parameter \IT_CONTENT = 1
Parameter \DVI_OUTPUT = 0
Parameter \VIDEO_REFRESH_RATE = 72'001101100011000000101110001100000011000000110000001100000011000000110000
Parameter \AUDIO_RATE = 48000
Parameter \AUDIO_BIT_WIDTH = 16
Parameter \START_X = 0
Parameter \START_Y = 0

22.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\hdmi'.
Parameter \VIDEO_ID_CODE = 4
Parameter \IT_CONTENT = 1
Parameter \DVI_OUTPUT = 0
Parameter \VIDEO_REFRESH_RATE = 72'001101100011000000101110001100000011000000110000001100000011000000110000
Parameter \AUDIO_RATE = 48000
Parameter \AUDIO_BIT_WIDTH = 16
Parameter \START_X = 0
Parameter \START_Y = 0
Generating RTLIL representation for module `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi'.
Warning: Replacing memory \audio_sample_word_arr with list of registers. See src/soc_hdmi/hdmi/hdmi.sv:107
src/soc_hdmi/hdmi/hdmi.sv:429: Warning: Replacing floating point parameter serializer.VIDEO_RATE = 74250000.000000 with string.
src/soc_hdmi/hdmi/hdmi.sv:329: Warning: Replacing floating point parameter true_hdmi_output.packet_picker.VIDEO_RATE = 74250000.000000 with string.
Parameter \width = 8
Parameter \widthad = 12
Parameter \init_file = 96'011001100110111101101110011101000011011001111000001100010011001000101110011010000110010101111000

22.3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\sprom'.
Parameter \width = 8
Parameter \widthad = 12
Parameter \init_file = 96'011001100110111101101110011101000011011001111000001100010011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$3a017fecfeb286358e44f3d59fb517a699c8e687\sprom'.
Parameter \DATA_W = 16
Parameter \ADDR_W = 12
Parameter \DEPTH = 2400
Parameter \INIT_FILE = 184'0110001001101111011000010111001001100100011100110010111101010101010011000101100000110011010100110010111101110011011000110111001001100101011001010110111000101110011010000110010101111000

22.3.5. Executing AST frontend in derive mode using pre-parsed AST for module `\vram_ecp5'.
Parameter \DATA_W = 16
Parameter \ADDR_W = 12
Parameter \DEPTH = 2400
Parameter \INIT_FILE = 184'0110001001101111011000010111001001100100011100110010111101010101010011000101100000110011010100110010111101110011011000110111001001100101011001010110111000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5'.
Parameter \CN = 2

22.3.6. Executing AST frontend in derive mode using pre-parsed AST for module `\tmds_channel'.
Parameter \CN = 2
Generating RTLIL representation for module `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010'.
Parameter \CN = 1

22.3.7. Executing AST frontend in derive mode using pre-parsed AST for module `\tmds_channel'.
Parameter \CN = 1
Generating RTLIL representation for module `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001'.
Parameter \CN = 0

22.3.8. Executing AST frontend in derive mode using pre-parsed AST for module `\tmds_channel'.
Parameter \CN = 0
Generating RTLIL representation for module `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000'.
Parameter \VIDEO_ID_CODE = 1
Parameter \VIDEO_RATE = 120'001100100011010100110001001101110011010000111000001100100011010100101110001100010011011100110100001110000011001000110101
Parameter \IT_CONTENT = 1'1
Parameter \AUDIO_BIT_WIDTH = 16
Parameter \AUDIO_RATE = 44100
Parameter \VENDOR_NAME = 64'0101010101101110011010110110111001101111011101110110111000000000
Parameter \PRODUCT_DESCRIPTION = 128'01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \SOURCE_DEVICE_INFORMATION = 8'00000000

22.3.9. Executing AST frontend in derive mode using pre-parsed AST for module `\packet_picker'.
Parameter \VIDEO_ID_CODE = 1
Parameter \VIDEO_RATE = 120'001100100011010100110001001101110011010000111000001100100011010100101110001100010011011100110100001110000011001000110101
Parameter \IT_CONTENT = 1'1
Parameter \AUDIO_BIT_WIDTH = 16
Parameter \AUDIO_RATE = 44100
Parameter \VENDOR_NAME = 64'0101010101101110011010110110111001101111011101110110111000000000
Parameter \PRODUCT_DESCRIPTION = 128'01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \SOURCE_DEVICE_INFORMATION = 8'00000000
Generating RTLIL representation for module `$paramod$58e1ab6fed64c0eea8102b55d653070f0246ccd1\packet_picker'.
src/soc_hdmi/hdmi/packet_picker.sv:55: Warning: Replacing floating point parameter u_acr.VIDEO_RATE = 25174825.174825 with string.
Parameter \NUM_CHANNELS = 3
Parameter \VIDEO_RATE = 120'001100100011010100110001001101110011010000111000001100100011010100101110001100010011011100110100001110000011001000110101

22.3.10. Executing AST frontend in derive mode using pre-parsed AST for module `\serializer'.
Parameter \NUM_CHANNELS = 3
Parameter \VIDEO_RATE = 120'001100100011010100110001001101110011010000111000001100100011010100101110001100010011011100110100001110000011001000110101
Generating RTLIL representation for module `$paramod$ceaa779ccfb1617d562266555df3b011d1aae697\serializer'.
Warning: Replacing memory \tmds_reversed with list of registers. See src/soc_hdmi/hdmi/serializer.sv:48
Warning: Replacing memory \tmds_internal_arr with list of registers. See src/soc_hdmi/hdmi/serializer.sv:31
Warning: Replacing memory \tmds_shift with list of registers. See src/soc_hdmi/hdmi/serializer.sv:82, src/soc_hdmi/hdmi/serializer.sv:74
Reprocessing module hdmi because instantiated module tmds_channel has become available.
Generating RTLIL representation for module `\hdmi'.
Warning: Replacing memory \tmds_internal with list of registers. See src/soc_hdmi/hdmi/hdmi.sv:413
Warning: Replacing memory \audio_sample_word_arr with list of registers. See src/soc_hdmi/hdmi/hdmi.sv:107
src/soc_hdmi/hdmi/hdmi.sv:429: Warning: Replacing floating point parameter serializer.VIDEO_RATE = 25174825.174825 with string.
src/soc_hdmi/hdmi/hdmi.sv:329: Warning: Replacing floating point parameter true_hdmi_output.packet_picker.VIDEO_RATE = 25174825.174825 with string.
Parameter \VENDOR_NAME = 64'0000000000000000000000000000000000000000000000000000000000000000
Parameter \PRODUCT_DESCRIPTION = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \SOURCE_DEVICE_INFORMATION = 8'00000000

22.3.11. Executing AST frontend in derive mode using pre-parsed AST for module `\source_product_description_info_frame'.
Parameter \VENDOR_NAME = 64'0000000000000000000000000000000000000000000000000000000000000000
Parameter \PRODUCT_DESCRIPTION = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \SOURCE_DEVICE_INFORMATION = 8'00000000
Generating RTLIL representation for module `$paramod$bccc2f67f2b3ff6d634a697ff55129270b80b6eb\source_product_description_info_frame'.
Parameter \VIDEO_ID_CODE = 7'0000100
Parameter \IT_CONTENT = 1'0

22.3.12. Executing AST frontend in derive mode using pre-parsed AST for module `\auxiliary_video_information_info_frame'.
Parameter \VIDEO_ID_CODE = 7'0000100
Parameter \IT_CONTENT = 1'0
Generating RTLIL representation for module `$paramod\auxiliary_video_information_info_frame\VIDEO_ID_CODE=7'0000100\IT_CONTENT=1'0'.
Parameter \SAMPLING_FREQUENCY = 4'0000
Parameter \WORD_LENGTH = 4'1000

22.3.13. Executing AST frontend in derive mode using pre-parsed AST for module `\audio_sample_packet'.
Parameter \SAMPLING_FREQUENCY = 4'0000
Parameter \WORD_LENGTH = 4'1000
Generating RTLIL representation for module `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0000\WORD_LENGTH=4'1000'.
Parameter \VIDEO_RATE = 64'0011000000101110001100000011000000110000001100000011000000110000
Parameter \AUDIO_RATE = 0

22.3.14. Executing AST frontend in derive mode using pre-parsed AST for module `\audio_clock_regeneration_packet'.
Parameter \VIDEO_RATE = 64'0011000000101110001100000011000000110000001100000011000000110000
Parameter \AUDIO_RATE = 0
Generating RTLIL representation for module `$paramod$ecd83189f5e32d48e1465dd6e2abd70dacffc182\audio_clock_regeneration_packet'.

22.3.15. Analyzing design hierarchy..
Top module:  \top_ulx3s
Used module:     \z8086soc
Used module:         \uart_simple
Used module:         \z8086hdmi
Used module:             $paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi
Used module:                 \tmds_channel
Used module:                 \packet_assembler
Used module:                 \packet_picker
Used module:                     \audio_info_frame
Used module:                     $paramod$bccc2f67f2b3ff6d634a697ff55129270b80b6eb\source_product_description_info_frame
Used module:                     $paramod\auxiliary_video_information_info_frame\VIDEO_ID_CODE=7'0000100\IT_CONTENT=1'0
Used module:                     $paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0000\WORD_LENGTH=4'1000
Used module:                     $paramod$ecd83189f5e32d48e1465dd6e2abd70dacffc182\audio_clock_regeneration_packet
Used module:                 \serializer
Used module:             $paramod$3a017fecfeb286358e44f3d59fb517a699c8e687\sprom
Used module:             $paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5
Used module:         $paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram
Used module:         \z8086
Used module:             \alu
Parameter \CN = 2
Found cached RTLIL representation for module `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010'.
Parameter \CN = 1
Found cached RTLIL representation for module `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001'.
Parameter \CN = 0
Found cached RTLIL representation for module `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000'.
Parameter \VIDEO_ID_CODE = 4
Parameter \VIDEO_RATE = 120'001101110011010000110010001101010011000000110000001100000011000000101110001100000011000000110000001100000011000000110000
Parameter \IT_CONTENT = 1'1
Parameter \AUDIO_BIT_WIDTH = 16
Parameter \AUDIO_RATE = 48000
Parameter \VENDOR_NAME = 64'0101010101101110011010110110111001101111011101110110111000000000
Parameter \PRODUCT_DESCRIPTION = 128'01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \SOURCE_DEVICE_INFORMATION = 8'00000000

22.3.16. Executing AST frontend in derive mode using pre-parsed AST for module `\packet_picker'.
Parameter \VIDEO_ID_CODE = 4
Parameter \VIDEO_RATE = 120'001101110011010000110010001101010011000000110000001100000011000000101110001100000011000000110000001100000011000000110000
Parameter \IT_CONTENT = 1'1
Parameter \AUDIO_BIT_WIDTH = 16
Parameter \AUDIO_RATE = 48000
Parameter \VENDOR_NAME = 64'0101010101101110011010110110111001101111011101110110111000000000
Parameter \PRODUCT_DESCRIPTION = 128'01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \SOURCE_DEVICE_INFORMATION = 8'00000000
Generating RTLIL representation for module `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker'.
src/soc_hdmi/hdmi/packet_picker.sv:55: Warning: Replacing floating point parameter u_acr.VIDEO_RATE = 74250000.000000 with string.
Parameter \NUM_CHANNELS = 3
Parameter \VIDEO_RATE = 120'001101110011010000110010001101010011000000110000001100000011000000101110001100000011000000110000001100000011000000110000

22.3.17. Executing AST frontend in derive mode using pre-parsed AST for module `\serializer'.
Parameter \NUM_CHANNELS = 3
Parameter \VIDEO_RATE = 120'001101110011010000110010001101010011000000110000001100000011000000101110001100000011000000110000001100000011000000110000
Generating RTLIL representation for module `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer'.
Warning: Replacing memory \tmds_reversed with list of registers. See src/soc_hdmi/hdmi/serializer.sv:48
Warning: Replacing memory \tmds_internal_arr with list of registers. See src/soc_hdmi/hdmi/serializer.sv:31
Warning: Replacing memory \tmds_shift with list of registers. See src/soc_hdmi/hdmi/serializer.sv:82, src/soc_hdmi/hdmi/serializer.sv:74
Reprocessing module $paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi because instantiated module $paramod\tmds_channel\CN=s32'00000000000000000000000000000010 has become available.
Generating RTLIL representation for module `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi'.
Warning: Replacing memory \tmds_internal with list of registers. See src/soc_hdmi/hdmi/hdmi.sv:413
Warning: Replacing memory \audio_sample_word_arr with list of registers. See src/soc_hdmi/hdmi/hdmi.sv:107
src/soc_hdmi/hdmi/hdmi.sv:429: Warning: Replacing floating point parameter serializer.VIDEO_RATE = 74250000.000000 with string.
src/soc_hdmi/hdmi/hdmi.sv:329: Warning: Replacing floating point parameter true_hdmi_output.packet_picker.VIDEO_RATE = 74250000.000000 with string.

22.3.18. Analyzing design hierarchy..
Top module:  \top_ulx3s
Used module:     \z8086soc
Used module:         \uart_simple
Used module:         \z8086hdmi
Used module:             $paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi
Used module:                 \tmds_channel
Used module:                 \packet_assembler
Used module:                 \packet_picker
Used module:                     \audio_info_frame
Used module:                     $paramod$bccc2f67f2b3ff6d634a697ff55129270b80b6eb\source_product_description_info_frame
Used module:                     $paramod\auxiliary_video_information_info_frame\VIDEO_ID_CODE=7'0000100\IT_CONTENT=1'0
Used module:                     $paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0000\WORD_LENGTH=4'1000
Used module:                     $paramod$ecd83189f5e32d48e1465dd6e2abd70dacffc182\audio_clock_regeneration_packet
Used module:                 \serializer
Used module:             $paramod$3a017fecfeb286358e44f3d59fb517a699c8e687\sprom
Used module:             $paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5
Used module:         $paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram
Used module:         \z8086
Used module:             \alu
Parameter \CN = 2
Found cached RTLIL representation for module `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010'.
Parameter \CN = 1
Found cached RTLIL representation for module `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001'.
Parameter \CN = 0
Found cached RTLIL representation for module `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000'.
Parameter \VIDEO_ID_CODE = 4
Parameter \VIDEO_RATE = 120'001101110011010000110010001101010011000000110000001100000011000000101110001100000011000000110000001100000011000000110000
Parameter \IT_CONTENT = 1'1
Parameter \AUDIO_BIT_WIDTH = 16
Parameter \AUDIO_RATE = 48000
Parameter \VENDOR_NAME = 64'0101010101101110011010110110111001101111011101110110111000000000
Parameter \PRODUCT_DESCRIPTION = 128'01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \SOURCE_DEVICE_INFORMATION = 8'00000000
Found cached RTLIL representation for module `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker'.
Parameter \NUM_CHANNELS = 3
Parameter \VIDEO_RATE = 120'001101110011010000110010001101010011000000110000001100000011000000101110001100000011000000110000001100000011000000110000
Found cached RTLIL representation for module `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer'.

22.3.19. Analyzing design hierarchy..
Top module:  \top_ulx3s
Used module:     \z8086soc
Used module:         \uart_simple
Used module:         \z8086hdmi
Used module:             $paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi
Used module:                 $paramod\tmds_channel\CN=s32'00000000000000000000000000000010
Used module:                 $paramod\tmds_channel\CN=s32'00000000000000000000000000000001
Used module:                 $paramod\tmds_channel\CN=s32'00000000000000000000000000000000
Used module:                 \packet_assembler
Used module:                 $paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker
Used module:                     \audio_info_frame
Used module:                     \source_product_description_info_frame
Used module:                     \auxiliary_video_information_info_frame
Used module:                     \audio_sample_packet
Used module:                     \audio_clock_regeneration_packet
Used module:                 $paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer
Used module:             $paramod$3a017fecfeb286358e44f3d59fb517a699c8e687\sprom
Used module:             $paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5
Used module:         $paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram
Used module:         \z8086
Used module:             \alu
Parameter \VENDOR_NAME = 64'0101010101101110011010110110111001101111011101110110111000000000
Parameter \PRODUCT_DESCRIPTION = 128'01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \SOURCE_DEVICE_INFORMATION = 8'00000000

22.3.20. Executing AST frontend in derive mode using pre-parsed AST for module `\source_product_description_info_frame'.
Parameter \VENDOR_NAME = 64'0101010101101110011010110110111001101111011101110110111000000000
Parameter \PRODUCT_DESCRIPTION = 128'01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \SOURCE_DEVICE_INFORMATION = 8'00000000
Generating RTLIL representation for module `$paramod$47a0a978ff1011d061114387ba827cec1525970f\source_product_description_info_frame'.
Parameter \VIDEO_ID_CODE = 7'0000100
Parameter \IT_CONTENT = 1'1

22.3.21. Executing AST frontend in derive mode using pre-parsed AST for module `\auxiliary_video_information_info_frame'.
Parameter \VIDEO_ID_CODE = 7'0000100
Parameter \IT_CONTENT = 1'1
Generating RTLIL representation for module `$paramod\auxiliary_video_information_info_frame\VIDEO_ID_CODE=7'0000100\IT_CONTENT=1'1'.
Parameter \SAMPLING_FREQUENCY = 4'0010
Parameter \WORD_LENGTH = 4'1000

22.3.22. Executing AST frontend in derive mode using pre-parsed AST for module `\audio_sample_packet'.
Parameter \SAMPLING_FREQUENCY = 4'0010
Parameter \WORD_LENGTH = 4'1000
Generating RTLIL representation for module `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000'.
Parameter \VIDEO_RATE = 120'001101110011010000110010001101010011000000110000001100000011000000101110001100000011000000110000001100000011000000110000
Parameter \AUDIO_RATE = 48000

22.3.23. Executing AST frontend in derive mode using pre-parsed AST for module `\audio_clock_regeneration_packet'.
Parameter \VIDEO_RATE = 120'001101110011010000110010001101010011000000110000001100000011000000101110001100000011000000110000001100000011000000110000
Parameter \AUDIO_RATE = 48000
Generating RTLIL representation for module `$paramod$03cb0f2bbd8cb75966066e68ce33b12cc6cde59c\audio_clock_regeneration_packet'.

22.3.24. Analyzing design hierarchy..
Top module:  \top_ulx3s
Used module:     \z8086soc
Used module:         \uart_simple
Used module:         \z8086hdmi
Used module:             $paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi
Used module:                 $paramod\tmds_channel\CN=s32'00000000000000000000000000000010
Used module:                 $paramod\tmds_channel\CN=s32'00000000000000000000000000000001
Used module:                 $paramod\tmds_channel\CN=s32'00000000000000000000000000000000
Used module:                 \packet_assembler
Used module:                 $paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker
Used module:                     \audio_info_frame
Used module:                     $paramod$47a0a978ff1011d061114387ba827cec1525970f\source_product_description_info_frame
Used module:                     $paramod\auxiliary_video_information_info_frame\VIDEO_ID_CODE=7'0000100\IT_CONTENT=1'1
Used module:                     $paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000
Used module:                     $paramod$03cb0f2bbd8cb75966066e68ce33b12cc6cde59c\audio_clock_regeneration_packet
Used module:                 $paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer
Used module:             $paramod$3a017fecfeb286358e44f3d59fb517a699c8e687\sprom
Used module:             $paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5
Used module:         $paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram
Used module:         \z8086
Used module:             \alu

22.3.25. Analyzing design hierarchy..
Top module:  \top_ulx3s
Used module:     \z8086soc
Used module:         \uart_simple
Used module:         \z8086hdmi
Used module:             $paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi
Used module:                 $paramod\tmds_channel\CN=s32'00000000000000000000000000000010
Used module:                 $paramod\tmds_channel\CN=s32'00000000000000000000000000000001
Used module:                 $paramod\tmds_channel\CN=s32'00000000000000000000000000000000
Used module:                 \packet_assembler
Used module:                 $paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker
Used module:                     \audio_info_frame
Used module:                     $paramod$47a0a978ff1011d061114387ba827cec1525970f\source_product_description_info_frame
Used module:                     $paramod\auxiliary_video_information_info_frame\VIDEO_ID_CODE=7'0000100\IT_CONTENT=1'1
Used module:                     $paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000
Used module:                     $paramod$03cb0f2bbd8cb75966066e68ce33b12cc6cde59c\audio_clock_regeneration_packet
Used module:                 $paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer
Used module:             $paramod$3a017fecfeb286358e44f3d59fb517a699c8e687\sprom
Used module:             $paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5
Used module:         $paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram
Used module:         \z8086
Used module:             \alu
Removing unused module `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0000\WORD_LENGTH=4'1000'.
Removing unused module `$paramod\auxiliary_video_information_info_frame\VIDEO_ID_CODE=7'0000100\IT_CONTENT=1'0'.
Removing unused module `$paramod$bccc2f67f2b3ff6d634a697ff55129270b80b6eb\source_product_description_info_frame'.
Removing unused module `\hdmi'.
Removing unused module `$paramod$ecd83189f5e32d48e1465dd6e2abd70dacffc182\audio_clock_regeneration_packet'.
Removing unused module `$paramod$58e1ab6fed64c0eea8102b55d653070f0246ccd1\packet_picker'.
Removing unused module `\source_product_description_info_frame'.
Removing unused module `\auxiliary_video_information_info_frame'.
Removing unused module `\audio_clock_regeneration_packet'.
Removing unused module `\audio_sample_packet'.
Removing unused module `\packet_picker'.
Removing unused module `\serializer'.
Removing unused module `\tmds_channel'.
Removing unused module `$paramod$ceaa779ccfb1617d562266555df3b011d1aae697\serializer'.
Removing unused module `\sprom'.
Removing unused module `\spram'.
Removing unused module `\vram_ecp5'.
Removed 17 unused modules.
Warning: Resizing cell port z8086hdmi.hdmi.cy from 11 bits to 10 bits.
Warning: Resizing cell port z8086hdmi.hdmi.reset from 32 bits to 1 bits.

22.4. Executing PROC pass (convert processes to netlists).

22.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram.$proc$src/soc_hdmi/spram.sv:20$11976'.
Removing empty process `$paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram.$proc$src/soc_hdmi/spram.sv:20$11976'.
Found and cleaned up 1 empty switch in `$paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.$proc$boards/ULX3S/vram_ecp5.sv:34$12147'.
Removing empty process `$paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.$proc$boards/ULX3S/vram_ecp5.sv:34$12147'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:538$10938'.
Found and cleaned up 1 empty switch in `\z8086.$proc$src/z8086/z8086.sv:926$10874'.
Found and cleaned up 2 empty switches in `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
Found and cleaned up 1 empty switch in `$paramod$3a017fecfeb286358e44f3d59fb517a699c8e687\sprom.$proc$src/soc_hdmi/sprom.sv:16$12128'.
Removing empty process `$paramod$3a017fecfeb286358e44f3d59fb517a699c8e687\sprom.$proc$src/soc_hdmi/sprom.sv:16$12128'.
Cleaned up 6 empty switches.

22.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/serializer.sv:79$12869 in module $paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.
Marked 1 switch rules as full_case in process $proc$src/soc_hdmi/spram.sv:27$11967 in module $paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram.
Marked 1 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/hdmi.sv:359$13042 in module $paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.
Marked 1 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/hdmi.sv:291$13011 in module $paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.
Marked 1 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/hdmi.sv:274$12987 in module $paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.
Marked 1 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/hdmi.sv:257$12965 in module $paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.
Marked 1 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/hdmi.sv:239$12961 in module $paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.
Marked 1 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/hdmi.sv:223$12949 in module $paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.
Marked 2 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/hdmi.sv:200$12921 in module $paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.
Marked 3 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/packet_assembler.sv:93$11473 in module packet_assembler.
Marked 1 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/packet_assembler.sv:29$11462 in module packet_assembler.
Marked 5 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/packet_picker.sv:310$12833 in module $paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.
Marked 7 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/packet_picker.sv:262$12781 in module $paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.
Marked 1 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/packet_picker.sv:166$12774 in module $paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.
Marked 2 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/packet_picker.sv:141$12745 in module $paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.
Marked 1 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/packet_picker.sv:127$12725 in module $paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.
Removed 1 dead cases from process $proc$src/soc_hdmi/hdmi/tmds_channel.sv:114$12348 in module $paramod\tmds_channel\CN=s32'00000000000000000000000000000000.
Removed 1 dead cases from process $proc$src/soc_hdmi/hdmi/tmds_channel.sv:102$12347 in module $paramod\tmds_channel\CN=s32'00000000000000000000000000000000.
Marked 4 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12300 in module $paramod\tmds_channel\CN=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12284 in module $paramod\tmds_channel\CN=s32'00000000000000000000000000000000.
Removed 1 dead cases from process $proc$src/soc_hdmi/hdmi/tmds_channel.sv:114$12280 in module $paramod\tmds_channel\CN=s32'00000000000000000000000000000001.
Removed 1 dead cases from process $proc$src/soc_hdmi/hdmi/tmds_channel.sv:102$12279 in module $paramod\tmds_channel\CN=s32'00000000000000000000000000000001.
Marked 4 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12232 in module $paramod\tmds_channel\CN=s32'00000000000000000000000000000001.
Marked 1 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12216 in module $paramod\tmds_channel\CN=s32'00000000000000000000000000000001.
Removed 1 dead cases from process $proc$src/soc_hdmi/hdmi/tmds_channel.sv:114$12212 in module $paramod\tmds_channel\CN=s32'00000000000000000000000000000010.
Removed 1 dead cases from process $proc$src/soc_hdmi/hdmi/tmds_channel.sv:102$12211 in module $paramod\tmds_channel\CN=s32'00000000000000000000000000000010.
Marked 4 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12164 in module $paramod\tmds_channel\CN=s32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12148 in module $paramod\tmds_channel\CN=s32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$boards/ULX3S/vram_ecp5.sv:60$12143 in module $paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.
Marked 3 switch rules as full_case in process $proc$boards/ULX3S/vram_ecp5.sv:45$12130 in module $paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.
Marked 9 switch rules as full_case in process $proc$src/soc_hdmi/uart_simple.sv:109$11128 in module uart_simple.
Marked 5 switch rules as full_case in process $proc$src/soc_hdmi/uart_simple.sv:38$11118 in module uart_simple.
Marked 7 switch rules as full_case in process $proc$src/soc_hdmi/z8086soc.sv:160$11088 in module z8086soc.
Marked 8 switch rules as full_case in process $proc$src/soc_hdmi/z8086hdmi.sv:254$10982 in module z8086hdmi.
Marked 1 switch rules as full_case in process $proc$src/soc_hdmi/z8086hdmi.sv:218$10966 in module z8086hdmi.
Marked 1 switch rules as full_case in process $proc$src/soc_hdmi/z8086hdmi.sv:120$10956 in module z8086hdmi.
Marked 1 switch rules as full_case in process $proc$src/z8086/z8086.sv:514$10918 in module z8086.
Marked 1 switch rules as full_case in process $proc$src/z8086/z8086.sv:85$10913 in module z8086.
Marked 4 switch rules as full_case in process $proc$src/z8086/z8086.sv:1022$10894 in module z8086.
Removed 3 dead cases from process $proc$src/z8086/z8086.sv:926$10874 in module z8086.
Marked 4 switch rules as full_case in process $proc$src/z8086/z8086.sv:926$10874 in module z8086.
Marked 2 switch rules as full_case in process $proc$src/z8086/z8086.sv:885$10856 in module z8086.
Marked 2 switch rules as full_case in process $proc$src/z8086/z8086.sv:782$10808 in module z8086.
Marked 2 switch rules as full_case in process $proc$src/z8086/z8086.sv:756$10797 in module z8086.
Marked 3 switch rules as full_case in process $proc$src/z8086/z8086.sv:733$10792 in module z8086.
Marked 21 switch rules as full_case in process $proc$src/z8086/z8086.sv:559$10448 in module z8086.
Marked 7 switch rules as full_case in process $proc$src/z8086/z8086.sv:517$10416 in module z8086.
Marked 2 switch rules as full_case in process $proc$src/z8086/z8086.sv:428$10336 in module z8086.
Removed 2 dead cases from process $proc$src/z8086/z8086.sv:251$10216 in module z8086.
Marked 15 switch rules as full_case in process $proc$src/z8086/z8086.sv:251$10216 in module z8086.
Removed 1 dead cases from process $proc$src/z8086/alu.sv:391$10132 in module alu.
Marked 1 switch rules as full_case in process $proc$src/z8086/alu.sv:391$10132 in module alu.
Removed 1 dead cases from process $proc$src/z8086/alu.sv:391$10109 in module alu.
Marked 1 switch rules as full_case in process $proc$src/z8086/alu.sv:391$10109 in module alu.
Removed 1 dead cases from process $proc$src/z8086/alu.sv:391$10086 in module alu.
Marked 1 switch rules as full_case in process $proc$src/z8086/alu.sv:391$10086 in module alu.
Removed 1 dead cases from process $proc$src/z8086/alu.sv:391$10063 in module alu.
Marked 1 switch rules as full_case in process $proc$src/z8086/alu.sv:391$10063 in module alu.
Removed 1 dead cases from process $proc$src/z8086/alu.sv:391$10040 in module alu.
Marked 1 switch rules as full_case in process $proc$src/z8086/alu.sv:391$10040 in module alu.
Removed 1 dead cases from process $proc$src/z8086/alu.sv:391$10017 in module alu.
Marked 1 switch rules as full_case in process $proc$src/z8086/alu.sv:391$10017 in module alu.
Removed 1 dead cases from process $proc$src/z8086/alu.sv:391$9994 in module alu.
Marked 1 switch rules as full_case in process $proc$src/z8086/alu.sv:391$9994 in module alu.
Removed 1 dead cases from process $proc$src/z8086/alu.sv:391$9971 in module alu.
Marked 1 switch rules as full_case in process $proc$src/z8086/alu.sv:391$9971 in module alu.
Removed 1 dead cases from process $proc$src/z8086/alu.sv:391$9948 in module alu.
Marked 1 switch rules as full_case in process $proc$src/z8086/alu.sv:391$9948 in module alu.
Removed 1 dead cases from process $proc$src/z8086/alu.sv:391$9925 in module alu.
Marked 1 switch rules as full_case in process $proc$src/z8086/alu.sv:391$9925 in module alu.
Removed 1 dead cases from process $proc$src/z8086/alu.sv:391$9902 in module alu.
Marked 1 switch rules as full_case in process $proc$src/z8086/alu.sv:391$9902 in module alu.
Removed 1 dead cases from process $proc$src/z8086/alu.sv:391$9879 in module alu.
Marked 1 switch rules as full_case in process $proc$src/z8086/alu.sv:391$9879 in module alu.
Removed 1 dead cases from process $proc$src/z8086/alu.sv:391$9856 in module alu.
Marked 1 switch rules as full_case in process $proc$src/z8086/alu.sv:391$9856 in module alu.
Removed 1 dead cases from process $proc$src/z8086/alu.sv:391$9833 in module alu.
Marked 1 switch rules as full_case in process $proc$src/z8086/alu.sv:391$9833 in module alu.
Removed 1 dead cases from process $proc$src/z8086/alu.sv:391$9810 in module alu.
Marked 1 switch rules as full_case in process $proc$src/z8086/alu.sv:391$9810 in module alu.
Removed 1 dead cases from process $proc$src/z8086/alu.sv:391$9787 in module alu.
Marked 1 switch rules as full_case in process $proc$src/z8086/alu.sv:391$9787 in module alu.
Marked 16 switch rules as full_case in process $proc$src/z8086/alu.sv:445$9744 in module alu.
Marked 3 switch rules as full_case in process $proc$src/z8086/alu.sv:128$9665 in module alu.
Marked 1 switch rules as full_case in process $proc$boards/ULX3S/top_ulx3s.sv:31$1 in module top_ulx3s.
Removed a total of 27 dead cases.

22.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 27 redundant assignments.
Promoted 594 assignments to connections.

22.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:72$12908'.
  Set init value: \tmds_shift_clk = 10'0000011111
  Set init value: \k = 3
  Set init value: \tmds_shift[0] = 10'0000000000
  Set init value: \tmds_shift[1] = 10'0000000000
  Set init value: \tmds_shift[2] = 10'0000000000
Found init rule in `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:59$12907'.
  Set init value: \tmds_control_sync = 4'0000
Found init rule in `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:54$12906'.
  Set init value: \tmds_control = 1'0
Found init rule in `$paramod$03cb0f2bbd8cb75966066e68ce33b12cc6cde59c\audio_clock_regeneration_packet.$proc$src/soc_hdmi/hdmi/audio_clock_regeneration_packet.sv:45$13071'.
  Set init value: \audio_counter = 16'0000000000000000
Found init rule in `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:290$13065'.
  Set init value: \true_hdmi_output.data_island_period = 1'0
Found init rule in `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:289$13064'.
  Set init value: \true_hdmi_output.data_island_preamble = 1'0
Found init rule in `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:288$13063'.
  Set init value: \true_hdmi_output.data_island_guard = 1'0
Found init rule in `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:256$13062'.
  Set init value: \true_hdmi_output.video_preamble = 1'0
Found init rule in `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:255$13061'.
  Set init value: \true_hdmi_output.video_guard = 1'1
Found init rule in `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:250$13060'.
  Set init value: \data_island_data = 12'000000000000
Found init rule in `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:249$13059'.
  Set init value: \control_data = 6'000000
Found init rule in `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:248$13058'.
  Set init value: \video_data = 24'000000000000000000000000
Found init rule in `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:247$13057'.
  Set init value: \mode = 3'001
Found init rule in `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:238$13056'.
  Set init value: \video_data_period = 1'0
Found init rule in `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:85$13055'.
  Set init value: \cy = 10'0000000000
Found init rule in `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:84$13054'.
  Set init value: \cx = 11'00000000000
Found init rule in `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:15$11593'.
  Set init value: \counter = 5'00000
Found init rule in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:260$12855'.
  Set init value: \last_clk_audio_counter_wrap = 1'0
Found init rule in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:259$12854'.
  Set init value: \source_product_description_info_frame_sent = 1'0
Found init rule in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:258$12853'.
  Set init value: \auxiliary_video_information_info_frame_sent = 1'0
Found init rule in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:257$12852'.
  Set init value: \audio_info_frame_sent = 1'0
Found init rule in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:187$12851'.
  Set init value: \audio_sample_word_present_packet = 4'0000
Found init rule in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:186$12850'.
  Set init value: \audio_sample_word_flat = 192'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:164$12847'.
  Set init value: \frame_counter = 8'00000000
Found init rule in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:122$12846'.
  Set init value: \sample_buffer_ready = 1'0
Found init rule in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:121$12845'.
  Set init value: \sample_buffer_used = 1'0
Found init rule in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:115$12844'.
  Set init value: \samples_remaining = 2'00
Found init rule in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:112$12843'.
  Set init value: \sample_buffer_current = 1'0
Found init rule in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:106$12842'.
  Set init value: \audio_transfer_sync = 2'00
Found init rule in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:92$12841'.
  Set init value: \audio_transfer_toggle = 1'0
Found init rule in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:87$12840'.
  Set init value: \clk_audio_old = 1'0
Found init rule in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:39$12839'.
  Set init value: \packet_type = 8'00000000
Found init rule in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:22$12357'.
  Set init value: \acc = 5'00000
Found init rule in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:16$12356'.
  Set init value: \tmds = 10'1101010100
Found init rule in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:22$12283'.
  Set init value: \acc = 5'00000
Found init rule in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:16$12282'.
  Set init value: \tmds = 10'1101010100
Found init rule in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:22$12215'.
  Set init value: \acc = 5'00000
Found init rule in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:16$12214'.
  Set init value: \tmds = 10'1101010100
Found init rule in `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:63$11116'.
  Set init value: \uart_rx_valid_seen = 1'0
Found init rule in `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:62$11115'.
  Set init value: \uart_rx_low_seen = 1'0
Found init rule in `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:61$11114'.
  Set init value: \uart_rx_sync2_top = 1'1
Found init rule in `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:60$11113'.
  Set init value: \uart_rx_sync1_top = 1'1
Found init rule in `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:59$11112'.
  Set init value: \reset_cnt = 20'11111111111111111111
Found init rule in `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:58$11111'.
  Set init value: \cpu_reset_n = 1'0
Found init rule in `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:245$11061'.
  Set init value: \blink_suppress_r = 1'0
Found init rule in `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:244$11060'.
  Set init value: \cursor_hit_r = 1'0
Found init rule in `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:198$11059'.
  Set init value: \settings_read_state = 3'000
Found init rule in `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:195$11058'.
  Set init value: \blink_enable = 1'0
Found init rule in `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:194$11057'.
  Set init value: \cursor_end = 5'00000
Found init rule in `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:193$11056'.
  Set init value: \cursor_start = 5'00000
Found init rule in `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:192$11055'.
  Set init value: \cursor_row = 5'00000
Found init rule in `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:191$11054'.
  Set init value: \cursor_col = 7'0000000
Found init rule in `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:188$11053'.
  Set init value: \blink_state = 1'1
Found init rule in `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:187$11052'.
  Set init value: \blink_div = 6'000000
Found init rule in `\z8086.$proc$src/z8086/z8086.sv:185$10937'.
  Set init value: \loader_state = 2'00
Found init rule in `\z8086.$proc$src/z8086/z8086.sv:126$10936'.
  Set init value: \not_halted = 1'1
Found init rule in `\z8086.$proc$src/z8086/z8086.sv:46$10935'.
  Set init value: \F = 16'0000000000000010
Found init rule in `\z8086.$proc$src/z8086/z8086.sv:37$10934'.
  Set init value: \CS = 16'1111111111110000

22.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset_n in `\uart_simple.$proc$src/soc_hdmi/uart_simple.sv:109$11128'.
Found async reset \reset_n in `\uart_simple.$proc$src/soc_hdmi/uart_simple.sv:38$11118'.

22.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 6 switches.
<suppressed ~302 debug messages>

22.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:72$12908'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:59$12907'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:54$12906'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12905'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12904'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12903'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12902'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12901'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12900'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12899'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12898'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12897'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12896'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12895'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12894'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12893'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12892'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12891'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12890'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12889'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12888'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12887'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12886'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12885'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12884'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12883'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12882'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12881'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12880'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12879'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12878'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12877'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12876'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:31$12875'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:31$12874'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:31$12873'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:79$12869'.
     1/4: $0\tmds_shift_clk[9:0]
     2/4: $0\tmds_shift[2][9:0]
     3/4: $0\tmds_shift[1][9:0]
     4/4: $0\tmds_shift[0][9:0]
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:60$12867'.
Creating decoders for process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:55$12865'.
Creating decoders for process `$paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram.$proc$src/soc_hdmi/spram.sv:27$11967'.
     1/3: $1$memwr$\mem$src/soc_hdmi/spram.sv:28$11966_EN[7:0]$11973
     2/3: $1$memwr$\mem$src/soc_hdmi/spram.sv:28$11966_DATA[7:0]$11972
     3/3: $1$memwr$\mem$src/soc_hdmi/spram.sv:28$11966_ADDR[16:0]$11971
Creating decoders for process `$paramod$03cb0f2bbd8cb75966066e68ce33b12cc6cde59c\audio_clock_regeneration_packet.$proc$src/soc_hdmi/hdmi/audio_clock_regeneration_packet.sv:45$13071'.
Creating decoders for process `$paramod$03cb0f2bbd8cb75966066e68ce33b12cc6cde59c\audio_clock_regeneration_packet.$proc$src/soc_hdmi/hdmi/audio_clock_regeneration_packet.sv:55$13069'.
Creating decoders for process `$paramod$03cb0f2bbd8cb75966066e68ce33b12cc6cde59c\audio_clock_regeneration_packet.$proc$src/soc_hdmi/hdmi/audio_clock_regeneration_packet.sv:47$13067'.
Creating decoders for process `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.$proc$src/soc_hdmi/hdmi/audio_sample_packet.sv:43$13066'.
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:290$13065'.
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:289$13064'.
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:288$13063'.
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:256$13062'.
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:255$13061'.
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:250$13060'.
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:249$13059'.
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:248$13058'.
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:247$13057'.
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:238$13056'.
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:85$13055'.
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:84$13054'.
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:413$13053'.
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:413$13052'.
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:413$13051'.
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:108$13050'.
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:107$13049'.
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:359$13042'.
     1/7: $0\data_island_data[11:0] [2]
     2/7: $0\data_island_data[11:0] [1:0]
     3/7: $0\data_island_data[11:0] [3]
     4/7: $0\data_island_data[11:0] [11:4]
     5/7: $1\control_data[5:0]
     6/7: $0\video_data[23:0]
     7/7: $0\mode[2:0]
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:291$13011'.
     1/3: $0\true_hdmi_output.data_island_period[0:0]
     2/3: $0\true_hdmi_output.data_island_preamble[0:0]
     3/3: $0\true_hdmi_output.data_island_guard[0:0]
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:274$12987'.
     1/1: $1\true_hdmi_output.num_packets_alongside[4:0]
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:257$12965'.
     1/2: $0\true_hdmi_output.video_preamble[0:0]
     2/2: $0\true_hdmi_output.video_guard[0:0]
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:239$12961'.
     1/1: $0\video_data_period[0:0]
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:223$12949'.
     1/2: $0\cy[9:0]
     2/2: $0\cx[10:0]
Creating decoders for process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:200$12921'.
     1/1: $0\vsync[0:0]
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:15$11593'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:84$11592'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11591'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11590'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11589'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11588'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11587'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11586'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11585'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11584'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:24$11583'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:24$11582'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:24$11581'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:24$11580'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:48$11579'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:47$11578'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:46$11577'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:45$11576'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:84$11565'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11554'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11543'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11532'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11521'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11510'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11499'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11488'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11477'.
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:93$11473'.
     1/5: $0\parity[4][7:0]
     2/5: $0\parity[3][7:0]
     3/5: $0\parity[2][7:0]
     4/5: $0\parity[1][7:0]
     5/5: $0\parity[0][7:0]
Creating decoders for process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:29$11462'.
     1/1: $0\counter[4:0]
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:260$12855'.
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:259$12854'.
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:258$12853'.
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:257$12852'.
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:187$12851'.
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:186$12850'.
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:185$12849'.
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:184$12848'.
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:164$12847'.
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:122$12846'.
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:121$12845'.
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:115$12844'.
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:112$12843'.
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:106$12842'.
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:92$12841'.
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:87$12840'.
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:39$12839'.
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:310$12833'.
     1/10: $5\sub[223:0]
     2/10: $5\header[23:0]
     3/10: $4\sub[223:0]
     4/10: $4\header[23:0]
     5/10: $3\sub[223:0]
     6/10: $3\header[23:0]
     7/10: $2\sub[223:0]
     8/10: $2\header[23:0]
     9/10: $1\sub[223:0]
    10/10: $1\header[23:0]
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:262$12781'.
     1/19: $0\audio_sample_word_flat[191:0] [191:168]
     2/19: $0\audio_sample_word_flat[191:0] [167:144]
     3/19: $0\audio_sample_word_flat[191:0] [143:120]
     4/19: $0\audio_sample_word_flat[191:0] [119:96]
     5/19: $0\audio_sample_word_flat[191:0] [95:72]
     6/19: $0\audio_sample_word_flat[191:0] [71:48]
     7/19: $0\audio_sample_word_flat[191:0] [47:24]
     8/19: $0\audio_sample_word_flat[191:0] [23:0]
     9/19: $3\load_audio_words_from_buffer$func$src/soc_hdmi/hdmi/packet_picker.sv:285$12715.which_buf[0:0]$12787
    10/19: $2\load_audio_words_from_buffer$func$src/soc_hdmi/hdmi/packet_picker.sv:285$12715.which_buf[0:0]$12785
    11/19: $1\load_audio_words_from_buffer$func$src/soc_hdmi/hdmi/packet_picker.sv:285$12715.which_buf[0:0]$12784
    12/19: $0\last_clk_audio_counter_wrap[0:0]
    13/19: $0\source_product_description_info_frame_sent[0:0]
    14/19: $0\auxiliary_video_information_info_frame_sent[0:0]
    15/19: $0\audio_info_frame_sent[0:0]
    16/19: $0\audio_sample_word_present_packet[3:0]
    17/19: $4\load_audio_words_from_buffer$func$src/soc_hdmi/hdmi/packet_picker.sv:285$12715.which_buf[0:0]$12788
    18/19: $0\sample_buffer_used[0:0]
    19/19: $0\packet_type[7:0]
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:166$12774'.
     1/1: $0\frame_counter[7:0]
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:141$12745'.
     1/9: $1$memwr$\audio_sample_word_buffer$src/soc_hdmi/hdmi/packet_picker.sv:149$12719_EN[23:0]$12758
     2/9: $1$memwr$\audio_sample_word_buffer$src/soc_hdmi/hdmi/packet_picker.sv:149$12719_DATA[23:0]$12757
     3/9: $1$memwr$\audio_sample_word_buffer$src/soc_hdmi/hdmi/packet_picker.sv:149$12719_ADDR[31:0]$12756
     4/9: $1$memwr$\audio_sample_word_buffer$src/soc_hdmi/hdmi/packet_picker.sv:148$12718_EN[23:0]$12755
     5/9: $1$memwr$\audio_sample_word_buffer$src/soc_hdmi/hdmi/packet_picker.sv:148$12718_DATA[23:0]$12754
     6/9: $1$memwr$\audio_sample_word_buffer$src/soc_hdmi/hdmi/packet_picker.sv:148$12718_ADDR[31:0]$12753
     7/9: $0\sample_buffer_ready[0:0]
     8/9: $0\samples_remaining[1:0]
     9/9: $0\sample_buffer_current[0:0]
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:127$12725'.
     1/4: $1\audio_mux1[15:0]
     2/4: $1\audio_mux0[15:0]
     3/4: $1$mem2bits$\audio_sample_word_buffer$src/soc_hdmi/hdmi/packet_picker.sv:137$12717[23:0]$12730
     4/4: $1$mem2bits$\audio_sample_word_buffer$src/soc_hdmi/hdmi/packet_picker.sv:136$12716[23:0]$12729
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:108$12724'.
Creating decoders for process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:94$12720'.
     1/3: $0\audio_transfer_toggle[0:0]
     2/3: $0\audio_transfer1[15:0]
     3/3: $0\audio_transfer0[15:0]
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:22$12357'.
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:16$12356'.
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:158$12349'.
     1/1: $0\tmds[9:0]
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:114$12348'.
     1/1: $1\terc4_coding[9:0]
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:102$12347'.
     1/1: $1\control_coding[9:0]
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:98$12343'.
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12300'.
     1/16: $3\acc_add[4:0]
     2/16: $3\q_out[9:0]
     3/16: $2\q_out[9:0]
     4/16: $2\acc_add[4:0]
     5/16: $1\acc_add[4:0]
     6/16: $1\q_out[9:0]
     7/16: $1\q_m[8:0] [8]
     8/16: $1\i[31:0]
     9/16: $1\q_m[8:0] [7]
    10/16: $1\q_m[8:0] [6]
    11/16: $1\q_m[8:0] [5]
    12/16: $1\q_m[8:0] [4]
    13/16: $1\q_m[8:0] [3]
    14/16: $1\q_m[8:0] [2]
    15/16: $1\q_m[8:0] [1]
    16/16: $1\q_m[8:0] [0]
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12284'.
     1/1: $1\N1q_m07[4:0]
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:22$12283'.
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:16$12282'.
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:158$12281'.
     1/1: $0\tmds[9:0]
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:114$12280'.
     1/1: $1\terc4_coding[9:0]
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:102$12279'.
     1/1: $1\control_coding[9:0]
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:98$12275'.
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12232'.
     1/16: $3\acc_add[4:0]
     2/16: $3\q_out[9:0]
     3/16: $2\q_out[9:0]
     4/16: $2\acc_add[4:0]
     5/16: $1\acc_add[4:0]
     6/16: $1\q_out[9:0]
     7/16: $1\q_m[8:0] [8]
     8/16: $1\i[31:0]
     9/16: $1\q_m[8:0] [7]
    10/16: $1\q_m[8:0] [6]
    11/16: $1\q_m[8:0] [5]
    12/16: $1\q_m[8:0] [4]
    13/16: $1\q_m[8:0] [3]
    14/16: $1\q_m[8:0] [2]
    15/16: $1\q_m[8:0] [1]
    16/16: $1\q_m[8:0] [0]
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12216'.
     1/1: $1\N1q_m07[4:0]
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:22$12215'.
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:16$12214'.
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:158$12213'.
     1/1: $0\tmds[9:0]
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:114$12212'.
     1/1: $1\terc4_coding[9:0]
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:102$12211'.
     1/1: $1\control_coding[9:0]
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:98$12207'.
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12164'.
     1/16: $3\acc_add[4:0]
     2/16: $3\q_out[9:0]
     3/16: $2\q_out[9:0]
     4/16: $2\acc_add[4:0]
     5/16: $1\acc_add[4:0]
     6/16: $1\q_out[9:0]
     7/16: $1\q_m[8:0] [8]
     8/16: $1\i[31:0]
     9/16: $1\q_m[8:0] [7]
    10/16: $1\q_m[8:0] [6]
    11/16: $1\q_m[8:0] [5]
    12/16: $1\q_m[8:0] [4]
    13/16: $1\q_m[8:0] [3]
    14/16: $1\q_m[8:0] [2]
    15/16: $1\q_m[8:0] [1]
    16/16: $1\q_m[8:0] [0]
Creating decoders for process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12148'.
     1/1: $1\N1q_m07[4:0]
Creating decoders for process `$paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.$proc$boards/ULX3S/vram_ecp5.sv:60$12143'.
     1/1: $0\doutb[15:0]
Creating decoders for process `$paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.$proc$boards/ULX3S/vram_ecp5.sv:45$12130'.
     1/7: $0\douta[15:0]
     2/7: $2$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12140
     3/7: $2$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_DATA[15:0]$12139
     4/7: $2$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_ADDR[11:0]$12138
     5/7: $1$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12136
     6/7: $1$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_DATA[15:0]$12135
     7/7: $1$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_ADDR[11:0]$12134
Creating decoders for process `\uart_simple.$proc$src/soc_hdmi/uart_simple.sv:109$11128'.
     1/6: $0\rx_bit_counter[3:0]
     2/6: $0\rx_sample_counter[4:0]
     3/6: $0\rx_shift[7:0]
     4/6: $0\rx_state[3:0]
     5/6: $0\rx_valid[0:0]
     6/6: $0\rx_data[7:0]
Creating decoders for process `\uart_simple.$proc$src/soc_hdmi/uart_simple.sv:104$11127'.
Creating decoders for process `\uart_simple.$proc$src/soc_hdmi/uart_simple.sv:38$11118'.
     1/4: $0\tx_counter[8:0]
     2/4: $0\tx_shift[7:0]
     3/4: $0\tx_state[3:0]
     4/4: $0\uart_tx[0:0]
Creating decoders for process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:63$11116'.
Creating decoders for process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:62$11115'.
Creating decoders for process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:61$11114'.
Creating decoders for process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:60$11113'.
Creating decoders for process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:59$11112'.
Creating decoders for process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:58$11111'.
Creating decoders for process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
     1/21: $0\din_r[15:0] [15:8]
     2/21: $0\din_r[15:0] [7:0]
     3/21: $0\hdmi_io_rd[0:0]
     4/21: $0\uart_rx_ack[0:0]
     5/21: $0\uart_tx_wr[0:0]
     6/21: $0\vram_write_en[0:0]
     7/21: $0\wr_2nd[0:0]
     8/21: $0\q_out_hi[0:0]
     9/21: $0\q_out_lo[0:0]
    10/21: $0\ready[0:0]
    11/21: $0\hdmi_io_din[15:0]
    12/21: $0\hdmi_io_addr[2:0]
    13/21: $0\uart_tx_data[7:0]
    14/21: $0\vram_write_data[15:0]
    15/21: $0\hdmi_io_wr[0:0]
    16/21: $0\vram_rd_addr0[0:0]
    17/21: $0\vram_rd_word[0:0]
    18/21: $0\state[2:0]
    19/21: $0\uart_rx_valid_seen[0:0]
    20/21: $0\uart_rx_low_seen[0:0]
    21/21: $0\led[7:0] [6:0]
Creating decoders for process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:77$11070'.
Creating decoders for process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:65$11065'.
     1/1: $0\cpu_reset_n[0:0]
Creating decoders for process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:245$11061'.
Creating decoders for process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:244$11060'.
Creating decoders for process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:198$11059'.
Creating decoders for process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:195$11058'.
Creating decoders for process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:194$11057'.
Creating decoders for process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:193$11056'.
Creating decoders for process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:192$11055'.
Creating decoders for process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:191$11054'.
Creating decoders for process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:188$11053'.
Creating decoders for process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:187$11052'.
Creating decoders for process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:154$11035'.
Creating decoders for process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:254$10982'.
     1/16: $0\rgb[23:0]
     2/16: $0\blink_suppress_r[0:0]
     3/16: $0\cursor_hit_r[0:0]
     4/16: $0\curr_attr[7:0]
     5/16: $0\font_shift[5:0]
     6/16: $0\settings_read_state[2:0]
     7/16: $0\blink_enable[0:0]
     8/16: $0\cursor_end[4:0]
     9/16: $0\cursor_start[4:0]
    10/16: $0\cursor_row[4:0]
    11/16: $0\cursor_col[6:0]
    12/16: $0\blink_state[0:0]
    13/16: $0\blink_div[5:0]
    14/16: $0\font_addr[11:0]
    15/16: $0\settings_addr_b[2:0]
    16/16: $0\vram_addr_b[11:0]
Creating decoders for process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:218$10966'.
     1/6: $0\visible[0:0]
     2/6: $0\active[0:0]
     3/6: $0\pixel_y[4:0]
     4/6: $0\pixel_x[3:0]
     5/6: $0\char_y[4:0]
     6/6: $0\char_x[6:0]
Creating decoders for process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:129$10964'.
Creating decoders for process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:120$10956'.
     1/4: $1$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_EN[15:0]$10962
     2/4: $1$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_DATA[15:0]$10961
     3/4: $1$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_ADDR[2:0]$10960
     4/4: $0\settings_q_a[15:0]
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:185$10937'.
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:126$10936'.
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:46$10935'.
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:37$10934'.
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:34$10933'.
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:415$10930'.
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:415$10927'.
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:514$10918'.
     1/1: $1\translate$func$src/z8086/z8086.sv:514$10174.$result[12:0]$10925
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:85$10913'.
     1/2: $1\uaddr_pack$func$src/z8086/z8086.sv:85$10173.$result[8:0]$10917 [8:2]
     2/2: $1\uaddr_pack$func$src/z8086/z8086.sv:85$10173.$result[8:0]$10917 [1:0]
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:1022$10894'.
     1/4: $3\IND_next[15:0]
     2/4: $2\IND_next[15:0]
     3/4: $1\IND_next[15:0]
     4/4: $1\IND_pre_update[15:0]
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:926$10874'.
     1/13: $2\read_loc$func$src/z8086/z8086.sv:935$10172.$result[15:0]$10893
     2/13: $2\read_loc$func$src/z8086/z8086.sv:932$10171.$result[15:0]$10891
     3/13: $2\read_loc$func$src/z8086/z8086.sv:930$10170.$result[15:0]$10890
     4/13: $2\read_loc$func$src/z8086/z8086.sv:929$10169.$result[15:0]$10889
     5/13: $1\s_bus[15:0]
     6/13: $1\read_loc$func$src/z8086/z8086.sv:929$10169.$result[15:0]$10882
     7/13: $1\read_loc$func$src/z8086/z8086.sv:929$10169.loc[4:0]$10883
     8/13: $1\read_loc$func$src/z8086/z8086.sv:935$10172.loc[4:0]$10888
     9/13: $1\read_loc$func$src/z8086/z8086.sv:935$10172.$result[15:0]$10887
    10/13: $1\read_loc$func$src/z8086/z8086.sv:932$10171.$result[15:0]$10886
    11/13: $1\read_loc$func$src/z8086/z8086.sv:930$10170.loc[4:0]$10885
    12/13: $1\read_loc$func$src/z8086/z8086.sv:930$10170.$result[15:0]$10884
    13/13: $1\s_bus_rdy[0:0]
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:919$10873'.
     1/1: $0\g_carry2[0:0]
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:885$10856'.
     1/4: $0\X[3:0] [3]
     2/4: $0\X[3:0] [2:0]
     3/4: $0\ALUOPC[4:0]
     4/4: $0\alu_src[1:0]
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:874$10851'.
     1/1: $0\Z16[0:0]
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:866$10846'.
     1/1: $0\CNT[3:0]
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:816$10823'.
     1/14: $0\F[15:0] [10]
     2/14: $0\F[15:0] [9]
     3/14: $0\F[15:0] [8]
     4/14: $0\F[15:0] [7:6]
     5/14: $0\F[15:0] [11]
     6/14: $0\F[15:0] [15:12]
     7/14: $0\F[15:0] [5]
     8/14: $0\F[15:0] [4]
     9/14: $0\F[15:0] [3]
    10/14: $0\F[15:0] [2]
    11/14: $0\F[15:0] [1]
    12/14: $0\F[15:0] [0]
    13/14: $0\F1[0:0]
    14/14: $0\F1Z[0:0]
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:782$10808'.
     1/4: $0\nmi_rr[0:0]
     2/4: $0\nmi_r[0:0]
     3/4: $0\nmi_pending[0:0]
     4/4: $0\intr_pending[0:0]
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:771$10803'.
     1/1: $0\delay_interrupt[0:0]
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:756$10797'.
     1/2: $2\XC[0:0]
     2/2: $1\XC[0:0]
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:733$10792'.
     1/3: $0\BPH[0:0]
     2/3: $0\BPL[0:0]
     3/3: $0\BPE[0:0]
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
     1/132: $0\AR[8:0]
     2/132: $3$unnamed_block$10157.taken[0:0]$10779
     3/132: $2$unnamed_block$10157.taken[0:0]$10776
     4/132: $6\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.$result[4:0]$10772
     5/132: $5\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.$result[4:0]$10771
     6/132: $4\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.axal[0:0]$10769
     7/132: $4\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.w[0:0]$10768
     8/132: $4\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.rrr[2:0]$10767
     9/132: $4\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.$result[4:0]$10766
    10/132: $5\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.$result[4:0]$10761
    11/132: $4\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.$result[4:0]$10760
    12/132: $3$unnamed_block$10156.AR_updated[8:0]$10697 [8]
    13/132: $5\gpr_bus_code$func$src/z8086/z8086.sv:651$10166.$result[4:0]$10755
    14/132: $4$unnamed_block$10156.M_expand[4:0]$10750
    15/132: $4\gpr_bus_code$func$src/z8086/z8086.sv:651$10166.$result[4:0]$10751
    16/132: $4\gpr_bus_code$func$src/z8086/z8086.sv:651$10166.w[0:0]$10753
    17/132: $4\gpr_bus_code$func$src/z8086/z8086.sv:651$10166.rrr[2:0]$10752
    18/132: $5$unnamed_block$10156.AR_updated[8:8]$10748
    19/132: $4$unnamed_block$10156.AR_updated[2:0]$10747
    20/132: $6\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.$result[4:0]$10744
    21/132: $5\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.$result[4:0]$10743
    22/132: $4$unnamed_block$10156.N_expand[4:0]$10738
    23/132: $4\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.w[0:0]$10741
    24/132: $4\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.rrr[2:0]$10740
    25/132: $4\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.$result[4:0]$10739
    26/132: $3\gpr_bus_code$func$src/z8086/z8086.sv:651$10166.w[0:0]$10703
    27/132: $3\gpr_bus_code$func$src/z8086/z8086.sv:651$10166.rrr[2:0]$10702
    28/132: $3\gpr_bus_code$func$src/z8086/z8086.sv:651$10166.$result[4:0]$10701
    29/132: $3$unnamed_block$10156.M_expand[4:0]$10695
    30/132: $3$unnamed_block$10156.AR_updated[8:0]$10697 [7:3]
    31/132: $0\CR[3:0]
    32/132: $3$unnamed_block$10156.AR_updated[8:0]$10697 [2:0]
    33/132: $3\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.w[0:0]$10700
    34/132: $3\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.rrr[2:0]$10699
    35/132: $3\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.$result[4:0]$10698
    36/132: $3$unnamed_block$10156.N_expand[4:0]$10696
    37/132: $3\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.axal[0:0]$10711
    38/132: $3\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.w[0:0]$10710
    39/132: $3\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.rrr[2:0]$10709
    40/132: $3\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.$result[4:0]$10708
    41/132: $3\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.axal[0:0]$10707
    42/132: $3\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.w[0:0]$10706
    43/132: $3\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.rrr[2:0]$10705
    44/132: $3\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.$result[4:0]$10704
    45/132: $2\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.axal[0:0]$10693
    46/132: $2\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.w[0:0]$10692
    47/132: $2\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.rrr[2:0]$10691
    48/132: $2\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.$result[4:0]$10690
    49/132: $2\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.axal[0:0]$10689
    50/132: $2\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.w[0:0]$10688
    51/132: $2\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.rrr[2:0]$10687
    52/132: $2\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.$result[4:0]$10686
    53/132: $2\gpr_bus_code$func$src/z8086/z8086.sv:651$10166.w[0:0]$10685
    54/132: $2\gpr_bus_code$func$src/z8086/z8086.sv:651$10166.rrr[2:0]$10684
    55/132: $2\gpr_bus_code$func$src/z8086/z8086.sv:651$10166.$result[4:0]$10683
    56/132: $2\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.w[0:0]$10682
    57/132: $2\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.rrr[2:0]$10681
    58/132: $2\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.$result[4:0]$10680
    59/132: $2$unnamed_block$10156.AR_updated[8:0]$10679
    60/132: $2$unnamed_block$10156.N_expand[4:0]$10678
    61/132: $2$unnamed_block$10156.M_expand[4:0]$10677
    62/132: $0\g_carry[0:0]
    63/132: $3\group_decode$func$src/z8086/z8086.sv:598$10164.$result[14:0]$10506 [13]
    64/132: $3\group_decode$func$src/z8086/z8086.sv:598$10164.$result[14:0]$10506 [12]
    65/132: $3\group_decode$func$src/z8086/z8086.sv:598$10164.$result[14:0]$10506 [11]
    66/132: $3\group_decode$func$src/z8086/z8086.sv:598$10164.$result[14:0]$10506 [10]
    67/132: $3\group_decode$func$src/z8086/z8086.sv:598$10164.$result[14:0]$10506 [9]
    68/132: $3\group_decode$func$src/z8086/z8086.sv:598$10164.$result[14:0]$10506 [8]
    69/132: $3\group_decode$func$src/z8086/z8086.sv:598$10164.$result[14:0]$10506 [7]
    70/132: $3\group_decode$func$src/z8086/z8086.sv:598$10164.$result[14:0]$10506 [6]
    71/132: $3\group_decode$func$src/z8086/z8086.sv:598$10164.$result[14:0]$10506 [5]
    72/132: $3\group_decode$func$src/z8086/z8086.sv:598$10164.$result[14:0]$10506 [4]
    73/132: $3\group_decode$func$src/z8086/z8086.sv:598$10164.$result[14:0]$10506 [3]
    74/132: $3\group_decode$func$src/z8086/z8086.sv:598$10164.$result[14:0]$10506 [2]
    75/132: $3\group_decode$func$src/z8086/z8086.sv:598$10164.$result[14:0]$10506 [1]
    76/132: $3\group_decode$func$src/z8086/z8086.sv:598$10164.$result[14:0]$10506 [0]
    77/132: $4$unnamed_block$10157.taken[0:0]$10780
    78/132: $2\group_decode$func$src/z8086/z8086.sv:598$10164.ir[7:0]$10503
    79/132: $2\group_decode$func$src/z8086/z8086.sv:598$10164.$result[14:0]$10502
    80/132: $2$mem2bits$\ucode_rom$src/z8086/z8086.sv:566$10178[23:0]$10494
    81/132: $0\ROME[0:0]
    82/132: $1$mem2bits$\ucode_rom$src/z8086/z8086.sv:566$10178[23:0]$10491
    83/132: $1$unnamed_block$10157.taken[0:0]$10490
    84/132: $1\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.axal[0:0]$10489
    85/132: $1\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.w[0:0]$10488
    86/132: $1\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.rrr[2:0]$10487
    87/132: $1\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.$result[4:0]$10486
    88/132: $1\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.axal[0:0]$10485
    89/132: $1\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.w[0:0]$10484
    90/132: $1\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.rrr[2:0]$10483
    91/132: $1\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.$result[4:0]$10482
    92/132: $1\gpr_bus_code$func$src/z8086/z8086.sv:651$10166.w[0:0]$10481
    93/132: $1\gpr_bus_code$func$src/z8086/z8086.sv:651$10166.rrr[2:0]$10480
    94/132: $1\gpr_bus_code$func$src/z8086/z8086.sv:651$10166.$result[4:0]$10479
    95/132: $1\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.w[0:0]$10478
    96/132: $1\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.rrr[2:0]$10477
    97/132: $1\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.$result[4:0]$10476
    98/132: $1$unnamed_block$10156.AR_updated[8:0]$10475
    99/132: $1$unnamed_block$10156.N_expand[4:0]$10474
   100/132: $1$unnamed_block$10156.M_expand[4:0]$10473
   101/132: $1\group_decode$func$src/z8086/z8086.sv:598$10164.ir[7:0]$10472
   102/132: $1\group_decode$func$src/z8086/z8086.sv:598$10164.$result[14:0]$10471
   103/132: $0\MOD1[0:0]
   104/132: $0\writes_memory[0:0]
   105/132: $0\ea_uses_bp[0:0]
   106/132: $0\g_alu_in_opcode[0:0]
   107/132: $0\g_forcebyte[0:0]
   108/132: $0\g_w[0:0]
   109/132: $0\g_1bl[0:0]
   110/132: $0\g_d[0:0]
   111/132: $0\g_seg_reg_bits[0:0]
   112/132: $0\g_axal[0:0]
   113/132: $0\g_cond[0:0]
   114/132: $0\g_alu_top[0:0]
   115/132: $0\g_2br_not[0:0]
   116/132: $0\g_grp345[0:0]
   117/132: $0\g_prefix[0:0]
   118/132: $0\g_modrm_not[0:0]
   119/132: $0\g_inout[0:0]
   120/132: $3\group_decode$func$src/z8086/z8086.sv:598$10164.$result[14:0]$10506 [14]
   121/132: $6\gpr_bus_code$func$src/z8086/z8086.sv:651$10166.$result[4:0]$10756
   122/132: $0\not_halted[0:0]
   123/132: $0\uc[20:0]
   124/132: $0\N_next[4:0]
   125/132: $0\M_next[4:0]
   126/132: $0\SR[12:0]
   127/132: $3\group_decode$func$src/z8086/z8086.sv:598$10164.ir[7:0]$10507
   128/132: $0\g_len1[0:0]
   129/132: $0\IR[7:0]
   130/132: $0\dbg_first_done[0:0]
   131/132: $0\N[4:0]
   132/132: $0\M[4:0]
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:545$10443'.
     1/2: $0\L8_aux[0:0]
     2/2: $0\L8[0:0]
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:517$10416'.
     1/1: $0\loader_state[1:0]
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:511$10415'.
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:492$10393'.
     1/1: $0\RNI_null[0:0]
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:428$10336'.
     1/5: $0\q_consumed[2:0]
     2/5: $0\q_suspended[0:0]
     3/5: $0\q_hl[0:0]
     4/5: $0\q_wptr[1:0]
     5/5: $0\q_rptr[1:0]
Creating decoders for process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
     1/83: $0\TMPB[15:0] [15:8]
     2/83: $3\write_loc$func$src/z8086/z8086.sv:395$10161.loc[4:0]$10312
     3/83: $3\write_loc$func$src/z8086/z8086.sv:397$10162.value[15:0]$10315
     4/83: $3\write_loc$func$src/z8086/z8086.sv:397$10162.loc[4:0]$10314
     5/83: $0\TMPA[15:0] [15:8]
     6/83: $0\TMPA[15:0] [7:0]
     7/83: $0\BX[15:0] [7:0]
     8/83: $0\DX[15:0] [7:0]
     9/83: $0\CX[15:0] [7:0]
    10/83: $0\AX[15:0] [7:0]
    11/83: $0\OPR[15:0] [7:0]
    12/83: $2\write_loc$func$src/z8086/z8086.sv:393$10160.loc[4:0]$10305
    13/83: $2\write_loc$func$src/z8086/z8086.sv:397$10162.value[15:0]$10310
    14/83: $2\write_loc$func$src/z8086/z8086.sv:397$10162.loc[4:0]$10309
    15/83: $2\write_loc$func$src/z8086/z8086.sv:395$10161.value[15:0]$10308
    16/83: $2\write_loc$func$src/z8086/z8086.sv:395$10161.loc[4:0]$10307
    17/83: $1\write_loc$func$src/z8086/z8086.sv:397$10162.value[15:0]$10303
    18/83: $1\write_loc$func$src/z8086/z8086.sv:397$10162.loc[4:0]$10302
    19/83: $1\write_loc$func$src/z8086/z8086.sv:395$10161.value[15:0]$10301
    20/83: $1\write_loc$func$src/z8086/z8086.sv:395$10161.loc[4:0]$10300
    21/83: $1\write_loc$func$src/z8086/z8086.sv:393$10160.value[15:0]$10299
    22/83: $1\write_loc$func$src/z8086/z8086.sv:393$10160.loc[4:0]$10298
    23/83: $5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279
    24/83: $5$memwr$\q_word$src/z8086/z8086.sv:345$10175_DATA[15:0]$10278
    25/83: $5$memwr$\q_word$src/z8086/z8086.sv:345$10175_ADDR[1:0]$10277
    26/83: $3\write_loc$func$src/z8086/z8086.sv:395$10161.value[15:0]$10313
    27/83: $2\write_loc$func$src/z8086/z8086.sv:393$10160.value[15:0]$10306
    28/83: $4$memwr$\q_word$src/z8086/z8086.sv:345$10175_DATA[15:0]$10273
    29/83: $4$memwr$\q_word$src/z8086/z8086.sv:345$10175_ADDR[1:0]$10272
    30/83: $3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271
    31/83: $3$memwr$\q_word$src/z8086/z8086.sv:345$10175_DATA[15:0]$10270
    32/83: $3$memwr$\q_word$src/z8086/z8086.sv:345$10175_ADDR[1:0]$10269
    33/83: $2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255
    34/83: $2$memwr$\q_word$src/z8086/z8086.sv:345$10175_DATA[15:0]$10254
    35/83: $2$memwr$\q_word$src/z8086/z8086.sv:345$10175_ADDR[1:0]$10253
    36/83: $4\seg_from_code$func$src/z8086/z8086.sv:294$10159.$result[15:0]$10246
    37/83: $3$unnamed_block$10155.segment[15:0]$10243
    38/83: $3\seg_from_code$func$src/z8086/z8086.sv:294$10159.code[1:0]$10245
    39/83: $3\seg_from_code$func$src/z8086/z8086.sv:294$10159.$result[15:0]$10244
    40/83: $2\seg_from_code$func$src/z8086/z8086.sv:294$10159.code[1:0]$10241
    41/83: $2\seg_from_code$func$src/z8086/z8086.sv:294$10159.$result[15:0]$10240
    42/83: $2$unnamed_block$10155.segment[15:0]$10239
    43/83: $0\io[0:0]
    44/83: $0\wr[0:0]
    45/83: $0\rd[0:0]
    46/83: $1$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10235
    47/83: $1$memwr$\q_word$src/z8086/z8086.sv:345$10175_DATA[15:0]$10234
    48/83: $1$memwr$\q_word$src/z8086/z8086.sv:345$10175_ADDR[1:0]$10233
    49/83: $1\seg_from_code$func$src/z8086/z8086.sv:294$10159.code[1:0]$10232
    50/83: $1\seg_from_code$func$src/z8086/z8086.sv:294$10159.$result[15:0]$10231
    51/83: $1$unnamed_block$10155.segment[15:0]$10230
    52/83: $0\bus_wait[0:0]
    53/83: $0\bus_ind[15:0]
    54/83: $0\bus_seg[15:0]
    55/83: $0\bus_word[0:0]
    56/83: $0\bus_io[0:0]
    57/83: $0\bus_inta[0:0]
    58/83: $0\bus_wr[0:0]
    59/83: $0\bus_pending[0:0]
    60/83: $0\bus_state[1:0]
    61/83: $0\uc_s_l[4:0]
    62/83: $0\TMPC[15:0]
    63/83: $0\BX[15:0] [15:8]
    64/83: $0\DX[15:0] [15:8]
    65/83: $0\DI[15:0]
    66/83: $0\SI[15:0]
    67/83: $0\BP[15:0]
    68/83: $0\SP[15:0]
    69/83: $0\CX[15:0] [15:8]
    70/83: $0\AX[15:0] [15:8]
    71/83: $0\OPR[15:0] [15:8]
    72/83: $0\TMPB[15:0] [7:0]
    73/83: $4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274
    74/83: $0\IND[15:0]
    75/83: $0\IP[15:0]
    76/83: $0\SS[15:0]
    77/83: $0\ES[15:0]
    78/83: $0\DS[15:0]
    79/83: $0\CS[15:0]
    80/83: $0\inta[0:0]
    81/83: $0\word[0:0]
    82/83: $0\dout[15:0]
    83/83: $0\addr[19:0]
Creating decoders for process `\alu.$proc$src/z8086/alu.sv:391$10132'.
     1/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9654.carry_prop[0:0]$10149
     2/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9654.carry_gen[0:0]$10148
Creating decoders for process `\alu.$proc$src/z8086/alu.sv:391$10109'.
     1/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9653.carry_prop[0:0]$10126
     2/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9653.carry_gen[0:0]$10125
Creating decoders for process `\alu.$proc$src/z8086/alu.sv:391$10086'.
     1/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9652.carry_prop[0:0]$10103
     2/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9652.carry_gen[0:0]$10102
Creating decoders for process `\alu.$proc$src/z8086/alu.sv:391$10063'.
     1/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9651.carry_prop[0:0]$10080
     2/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9651.carry_gen[0:0]$10079
Creating decoders for process `\alu.$proc$src/z8086/alu.sv:391$10040'.
     1/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9650.carry_prop[0:0]$10057
     2/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9650.carry_gen[0:0]$10056
Creating decoders for process `\alu.$proc$src/z8086/alu.sv:391$10017'.
     1/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9649.carry_prop[0:0]$10034
     2/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9649.carry_gen[0:0]$10033
Creating decoders for process `\alu.$proc$src/z8086/alu.sv:391$9994'.
     1/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9648.carry_prop[0:0]$10011
     2/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9648.carry_gen[0:0]$10010
Creating decoders for process `\alu.$proc$src/z8086/alu.sv:391$9971'.
     1/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9647.carry_prop[0:0]$9988
     2/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9647.carry_gen[0:0]$9987
Creating decoders for process `\alu.$proc$src/z8086/alu.sv:391$9948'.
     1/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9646.carry_prop[0:0]$9965
     2/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9646.carry_gen[0:0]$9964
Creating decoders for process `\alu.$proc$src/z8086/alu.sv:391$9925'.
     1/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9645.carry_prop[0:0]$9942
     2/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9645.carry_gen[0:0]$9941
Creating decoders for process `\alu.$proc$src/z8086/alu.sv:391$9902'.
     1/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9644.carry_prop[0:0]$9919
     2/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9644.carry_gen[0:0]$9918
Creating decoders for process `\alu.$proc$src/z8086/alu.sv:391$9879'.
     1/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9643.carry_prop[0:0]$9896
     2/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9643.carry_gen[0:0]$9895
Creating decoders for process `\alu.$proc$src/z8086/alu.sv:391$9856'.
     1/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9642.carry_prop[0:0]$9873
     2/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9642.carry_gen[0:0]$9872
Creating decoders for process `\alu.$proc$src/z8086/alu.sv:391$9833'.
     1/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9641.carry_prop[0:0]$9850
     2/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9641.carry_gen[0:0]$9849
Creating decoders for process `\alu.$proc$src/z8086/alu.sv:391$9810'.
     1/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9640.carry_prop[0:0]$9827
     2/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9640.carry_gen[0:0]$9826
Creating decoders for process `\alu.$proc$src/z8086/alu.sv:391$9787'.
     1/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9639.carry_prop[0:0]$9804
     2/2: $1\alu_slice_fn$func$src/z8086/alu.sv:391$9639.carry_gen[0:0]$9803
Creating decoders for process `\alu.$proc$src/z8086/alu.sv:445$9744'.
     1/21: $12\f2[0:0]
     2/21: $13\f2[4:4]
     3/21: $11\f2[11:11]
     4/21: $9\f2[0:0]
     5/21: $10\f2[4:4]
     6/21: $8\f2[0:0]
     7/21: $7$unnamed_block$9622.cf_cand[0:0]$9778
     8/21: $6$unnamed_block$9622.cf_cand[0:0]$9774
     9/21: $5$unnamed_block$9622.cf_cand[0:0]$9772
    10/21: $4$unnamed_block$9622.cf_cand[0:0]$9771
    11/21: $3$unnamed_block$9622.cf_cand[0:0]$9770
    12/21: $2$unnamed_block$9622.cf_cand[0:0]$9769
    13/21: $1$unnamed_block$9622.cf_cand[0:0]$9767
    14/21: $7\f2[4:4]
    15/21: $6\f2[4:4]
    16/21: $5\f2[4:4]
    17/21: $4\f2[11:11]
    18/21: $3\f2[11:11]
    19/21: $2\f2[7:6] [1]
    20/21: $1\f2[2:2]
    21/21: $2\f2[7:6] [0]
Creating decoders for process `\alu.$proc$src/z8086/alu.sv:128$9665'.
     1/16: $1\use_override[0:0]
     2/16: $1\result_override[15:0]
     3/16: $1\ctrl_10[0:0]
     4/16: $1\ctrl_11[0:0]
     5/16: $1\ctrl_01[0:0]
     6/16: $1\ctrl_00[0:0]
     7/16: $1\ctrl_c1[0:0]
     8/16: $1\ctrl_c0[0:0]
     9/16: $2\arg2_bus[15:0]
    10/16: $2\arg1_bus[15:0]
    11/16: $1\carry_in0[0:0]
    12/16: $1\arg2_bus[15:0]
    13/16: $1\arg1_bus[15:0]
    14/16: $2\carry_in0[0:0]
    15/16: $1\val_right_bus[15:0]
    16/16: $1\shift_right[0:0]
Creating decoders for process `$paramod$3a017fecfeb286358e44f3d59fb517a699c8e687\sprom.$proc$src/soc_hdmi/sprom.sv:25$12125'.
Creating decoders for process `\top_ulx3s.$proc$boards/ULX3S/top_ulx3s.sv:31$1'.
     1/4: $0\o_led[7:0] [6]
     2/4: $0\o_led[7:0] [5:0]
     3/4: $0\o_led[7:0] [7]
     4/4: $0\ctr[31:0]

22.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[2] [9]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12905'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[2] [8]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12904'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[2] [7]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12903'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[2] [6]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12902'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[2] [5]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12901'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[2] [4]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12900'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[2] [3]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12899'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[2] [2]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12898'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[2] [1]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12897'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[2] [0]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12896'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[1] [9]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12895'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[1] [8]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12894'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[1] [7]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12893'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[1] [6]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12892'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[1] [5]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12891'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[1] [4]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12890'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[1] [3]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12889'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[1] [2]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12888'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[1] [1]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12887'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[1] [0]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12886'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[0] [9]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12885'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[0] [8]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12884'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[0] [7]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12883'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[0] [6]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12882'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[0] [5]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12881'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[0] [4]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12880'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[0] [3]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12879'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[0] [2]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12878'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[0] [1]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12877'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_reversed[0] [0]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12876'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_internal_arr[2]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:31$12875'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_internal_arr[1]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:31$12874'.
No latch inferred for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_internal_arr[0]' from process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:31$12873'.
No latch inferred for signal `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.\valid_bit_arr0' from process `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.$proc$src/soc_hdmi/hdmi/audio_sample_packet.sv:43$13066'.
No latch inferred for signal `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.\valid_bit_arr1' from process `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.$proc$src/soc_hdmi/hdmi/audio_sample_packet.sv:43$13066'.
No latch inferred for signal `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.\valid_bit_arr2' from process `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.$proc$src/soc_hdmi/hdmi/audio_sample_packet.sv:43$13066'.
No latch inferred for signal `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.\valid_bit_arr3' from process `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.$proc$src/soc_hdmi/hdmi/audio_sample_packet.sv:43$13066'.
No latch inferred for signal `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.\user_data_bit_arr0' from process `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.$proc$src/soc_hdmi/hdmi/audio_sample_packet.sv:43$13066'.
No latch inferred for signal `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.\user_data_bit_arr1' from process `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.$proc$src/soc_hdmi/hdmi/audio_sample_packet.sv:43$13066'.
No latch inferred for signal `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.\user_data_bit_arr2' from process `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.$proc$src/soc_hdmi/hdmi/audio_sample_packet.sv:43$13066'.
No latch inferred for signal `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.\user_data_bit_arr3' from process `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.$proc$src/soc_hdmi/hdmi/audio_sample_packet.sv:43$13066'.
No latch inferred for signal `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.\w00' from process `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.$proc$src/soc_hdmi/hdmi/audio_sample_packet.sv:43$13066'.
No latch inferred for signal `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.\w01' from process `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.$proc$src/soc_hdmi/hdmi/audio_sample_packet.sv:43$13066'.
No latch inferred for signal `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.\w10' from process `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.$proc$src/soc_hdmi/hdmi/audio_sample_packet.sv:43$13066'.
No latch inferred for signal `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.\w11' from process `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.$proc$src/soc_hdmi/hdmi/audio_sample_packet.sv:43$13066'.
No latch inferred for signal `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.\w20' from process `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.$proc$src/soc_hdmi/hdmi/audio_sample_packet.sv:43$13066'.
No latch inferred for signal `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.\w21' from process `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.$proc$src/soc_hdmi/hdmi/audio_sample_packet.sv:43$13066'.
No latch inferred for signal `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.\w30' from process `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.$proc$src/soc_hdmi/hdmi/audio_sample_packet.sv:43$13066'.
No latch inferred for signal `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.\w31' from process `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.$proc$src/soc_hdmi/hdmi/audio_sample_packet.sv:43$13066'.
No latch inferred for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\tmds_internal[2]' from process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:413$13053'.
No latch inferred for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\tmds_internal[1]' from process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:413$13052'.
No latch inferred for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\tmds_internal[0]' from process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:413$13051'.
No latch inferred for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\audio_sample_word_arr[1]' from process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:108$13050'.
No latch inferred for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\audio_sample_word_arr[0]' from process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:107$13049'.
No latch inferred for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\true_hdmi_output.max_num_packets_alongside' from process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:274$12987'.
No latch inferred for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\true_hdmi_output.num_packets_alongside' from process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:274$12987'.
No latch inferred for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\hsync' from process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:200$12921'.
No latch inferred for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\vsync' from process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:200$12921'.
No latch inferred for signal `\packet_assembler.\parity_next[4]' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:84$11592'.
No latch inferred for signal `\packet_assembler.\parity_next_next[3]' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11591'.
No latch inferred for signal `\packet_assembler.\parity_next[3]' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11590'.
No latch inferred for signal `\packet_assembler.\parity_next_next[2]' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11589'.
No latch inferred for signal `\packet_assembler.\parity_next[2]' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11588'.
No latch inferred for signal `\packet_assembler.\parity_next_next[1]' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11587'.
No latch inferred for signal `\packet_assembler.\parity_next[1]' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11586'.
No latch inferred for signal `\packet_assembler.\parity_next_next[0]' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11585'.
No latch inferred for signal `\packet_assembler.\parity_next[0]' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11584'.
No latch inferred for signal `\packet_assembler.\sub_arr[3]' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:24$11583'.
No latch inferred for signal `\packet_assembler.\sub_arr[2]' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:24$11582'.
No latch inferred for signal `\packet_assembler.\sub_arr[1]' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:24$11581'.
No latch inferred for signal `\packet_assembler.\sub_arr[0]' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:24$11580'.
No latch inferred for signal `\packet_assembler.\bch[3]' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:48$11579'.
No latch inferred for signal `\packet_assembler.\bch[2]' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:47$11578'.
No latch inferred for signal `\packet_assembler.\bch[1]' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:46$11577'.
No latch inferred for signal `\packet_assembler.\bch[0]' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:45$11576'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:84$11452.$result' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:84$11565'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:84$11461.$result' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:84$11565'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:84$11461.ecc' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:84$11565'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:84$11461.next_bch_bit' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:84$11565'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:88$11451.$result' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11554'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:88$11460.$result' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11554'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:88$11460.ecc' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11554'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:88$11460.next_bch_bit' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11554'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11450.$result' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11543'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11459.$result' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11543'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11459.ecc' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11543'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11459.next_bch_bit' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11543'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:88$11449.$result' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11532'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:88$11458.$result' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11532'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:88$11458.ecc' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11532'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:88$11458.next_bch_bit' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11532'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11448.$result' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11521'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11457.$result' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11521'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11457.ecc' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11521'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11457.next_bch_bit' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11521'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:88$11447.$result' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11510'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:88$11456.$result' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11510'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:88$11456.ecc' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11510'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:88$11456.next_bch_bit' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11510'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11446.$result' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11499'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11455.$result' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11499'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11455.ecc' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11499'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11455.next_bch_bit' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11499'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:88$11445.$result' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11488'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:88$11454.$result' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11488'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:88$11454.ecc' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11488'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:88$11454.next_bch_bit' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11488'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11444.$result' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11477'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11453.$result' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11477'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11453.ecc' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11477'.
No latch inferred for signal `\packet_assembler.\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11453.next_bch_bit' from process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11477'.
No latch inferred for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\user_data_bit_flat' from process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:185$12849'.
No latch inferred for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\valid_bit_flat' from process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:184$12848'.
No latch inferred for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\header' from process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:310$12833'.
No latch inferred for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\sub' from process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:310$12833'.
No latch inferred for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\audio_mux0' from process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:127$12725'.
No latch inferred for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\audio_mux1' from process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:127$12725'.
No latch inferred for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$mem2bits$\audio_sample_word_buffer$src/soc_hdmi/hdmi/packet_picker.sv:136$12716' from process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:127$12725'.
No latch inferred for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$mem2bits$\audio_sample_word_buffer$src/soc_hdmi/hdmi/packet_picker.sv:137$12717' from process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:127$12725'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.\terc4_coding' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:114$12348'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.\control_coding' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:102$12347'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.\i' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12300'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.\q_m' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12300'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.\q_out' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12300'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.\acc_add' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12300'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.\N1D' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12284'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.\N1q_m07' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12284'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.\N0q_m07' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12284'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.\terc4_coding' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:114$12280'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.\control_coding' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:102$12279'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.\i' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12232'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.\q_m' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12232'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.\q_out' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12232'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.\acc_add' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12232'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.\N1D' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12216'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.\N1q_m07' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12216'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.\N0q_m07' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12216'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.\terc4_coding' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:114$12212'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.\control_coding' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:102$12211'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.\i' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12164'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.\q_m' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12164'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.\q_out' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12164'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.\acc_add' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12164'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.\N1D' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12148'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.\N1q_m07' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12148'.
No latch inferred for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.\N0q_m07' from process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12148'.
No latch inferred for signal `\z8086hdmi.$memwr$\palette$src/soc_hdmi/z8086hdmi.sv:155$10940_EN' from process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:154$11035'.
No latch inferred for signal `\z8086hdmi.$memwr$\palette$src/soc_hdmi/z8086hdmi.sv:156$10941_EN' from process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:154$11035'.
No latch inferred for signal `\z8086hdmi.$memwr$\palette$src/soc_hdmi/z8086hdmi.sv:157$10942_EN' from process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:154$11035'.
No latch inferred for signal `\z8086hdmi.$memwr$\palette$src/soc_hdmi/z8086hdmi.sv:158$10943_EN' from process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:154$11035'.
No latch inferred for signal `\z8086hdmi.$memwr$\palette$src/soc_hdmi/z8086hdmi.sv:159$10944_EN' from process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:154$11035'.
No latch inferred for signal `\z8086hdmi.$memwr$\palette$src/soc_hdmi/z8086hdmi.sv:160$10945_EN' from process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:154$11035'.
No latch inferred for signal `\z8086hdmi.$memwr$\palette$src/soc_hdmi/z8086hdmi.sv:161$10946_EN' from process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:154$11035'.
No latch inferred for signal `\z8086hdmi.$memwr$\palette$src/soc_hdmi/z8086hdmi.sv:162$10947_EN' from process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:154$11035'.
No latch inferred for signal `\z8086hdmi.$memwr$\palette$src/soc_hdmi/z8086hdmi.sv:163$10948_EN' from process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:154$11035'.
No latch inferred for signal `\z8086hdmi.$memwr$\palette$src/soc_hdmi/z8086hdmi.sv:164$10949_EN' from process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:154$11035'.
No latch inferred for signal `\z8086hdmi.$memwr$\palette$src/soc_hdmi/z8086hdmi.sv:165$10950_EN' from process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:154$11035'.
No latch inferred for signal `\z8086hdmi.$memwr$\palette$src/soc_hdmi/z8086hdmi.sv:166$10951_EN' from process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:154$11035'.
No latch inferred for signal `\z8086hdmi.$memwr$\palette$src/soc_hdmi/z8086hdmi.sv:167$10952_EN' from process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:154$11035'.
No latch inferred for signal `\z8086hdmi.$memwr$\palette$src/soc_hdmi/z8086hdmi.sv:168$10953_EN' from process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:154$11035'.
No latch inferred for signal `\z8086hdmi.$memwr$\palette$src/soc_hdmi/z8086hdmi.sv:169$10954_EN' from process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:154$11035'.
No latch inferred for signal `\z8086hdmi.$memwr$\palette$src/soc_hdmi/z8086hdmi.sv:170$10955_EN' from process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:154$11035'.
No latch inferred for signal `\z8086.\popf_hi_is_f' from process `\z8086.$proc$src/z8086/z8086.sv:34$10933'.
No latch inferred for signal `\z8086.$mem2bits$\q_word$src/z8086/z8086.sv:415$10177' from process `\z8086.$proc$src/z8086/z8086.sv:415$10930'.
No latch inferred for signal `\z8086.$mem2bits$\q_word$src/z8086/z8086.sv:415$10176' from process `\z8086.$proc$src/z8086/z8086.sv:415$10927'.
No latch inferred for signal `\z8086.\translate$func$src/z8086/z8086.sv:514$10163.$result' from process `\z8086.$proc$src/z8086/z8086.sv:514$10918'.
No latch inferred for signal `\z8086.\translate$func$src/z8086/z8086.sv:514$10174.$result' from process `\z8086.$proc$src/z8086/z8086.sv:514$10918'.
No latch inferred for signal `\z8086.\translate$func$src/z8086/z8086.sv:514$10174.is_mem' from process `\z8086.$proc$src/z8086/z8086.sv:514$10918'.
No latch inferred for signal `\z8086.\translate$func$src/z8086/z8086.sv:514$10174.mode_rm' from process `\z8086.$proc$src/z8086/z8086.sv:514$10918'.
No latch inferred for signal `\z8086.\translate$func$src/z8086/z8086.sv:514$10174.disp_not' from process `\z8086.$proc$src/z8086/z8086.sv:514$10918'.
No latch inferred for signal `\z8086.\translate$func$src/z8086/z8086.sv:514$10174.mem_read_not' from process `\z8086.$proc$src/z8086/z8086.sv:514$10918'.
No latch inferred for signal `\z8086.\uaddr_pack$func$src/z8086/z8086.sv:85$10158.$result' from process `\z8086.$proc$src/z8086/z8086.sv:85$10913'.
No latch inferred for signal `\z8086.\uaddr_pack$func$src/z8086/z8086.sv:85$10173.$result' from process `\z8086.$proc$src/z8086/z8086.sv:85$10913'.
No latch inferred for signal `\z8086.\uaddr_pack$func$src/z8086/z8086.sv:85$10173.uaddr' from process `\z8086.$proc$src/z8086/z8086.sv:85$10913'.
No latch inferred for signal `\z8086.\IND_pre_update' from process `\z8086.$proc$src/z8086/z8086.sv:1022$10894'.
No latch inferred for signal `\z8086.\IND_next' from process `\z8086.$proc$src/z8086/z8086.sv:1022$10894'.
No latch inferred for signal `\z8086.\s_bus' from process `\z8086.$proc$src/z8086/z8086.sv:926$10874'.
No latch inferred for signal `\z8086.\s_bus_rdy' from process `\z8086.$proc$src/z8086/z8086.sv:926$10874'.
No latch inferred for signal `\z8086.\read_loc$func$src/z8086/z8086.sv:929$10169.$result' from process `\z8086.$proc$src/z8086/z8086.sv:926$10874'.
No latch inferred for signal `\z8086.\read_loc$func$src/z8086/z8086.sv:929$10169.loc' from process `\z8086.$proc$src/z8086/z8086.sv:926$10874'.
No latch inferred for signal `\z8086.\read_loc$func$src/z8086/z8086.sv:930$10170.$result' from process `\z8086.$proc$src/z8086/z8086.sv:926$10874'.
No latch inferred for signal `\z8086.\read_loc$func$src/z8086/z8086.sv:930$10170.loc' from process `\z8086.$proc$src/z8086/z8086.sv:926$10874'.
No latch inferred for signal `\z8086.\read_loc$func$src/z8086/z8086.sv:932$10171.$result' from process `\z8086.$proc$src/z8086/z8086.sv:926$10874'.
No latch inferred for signal `\z8086.\read_loc$func$src/z8086/z8086.sv:935$10172.$result' from process `\z8086.$proc$src/z8086/z8086.sv:926$10874'.
No latch inferred for signal `\z8086.\read_loc$func$src/z8086/z8086.sv:935$10172.loc' from process `\z8086.$proc$src/z8086/z8086.sv:926$10874'.
No latch inferred for signal `\z8086.\XC' from process `\z8086.$proc$src/z8086/z8086.sv:756$10797'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9638.$result' from process `\alu.$proc$src/z8086/alu.sv:391$10132'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9654.$result' from process `\alu.$proc$src/z8086/alu.sv:391$10132'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9654.arg1' from process `\alu.$proc$src/z8086/alu.sv:391$10132'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9654.arg2' from process `\alu.$proc$src/z8086/alu.sv:391$10132'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9654.carry_in' from process `\alu.$proc$src/z8086/alu.sv:391$10132'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9654.value_right' from process `\alu.$proc$src/z8086/alu.sv:391$10132'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9654.shift_right' from process `\alu.$proc$src/z8086/alu.sv:391$10132'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9654.ctrl_c0' from process `\alu.$proc$src/z8086/alu.sv:391$10132'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9654.ctrl_c1' from process `\alu.$proc$src/z8086/alu.sv:391$10132'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9654.ctrl_00' from process `\alu.$proc$src/z8086/alu.sv:391$10132'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9654.ctrl_01' from process `\alu.$proc$src/z8086/alu.sv:391$10132'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9654.ctrl_10' from process `\alu.$proc$src/z8086/alu.sv:391$10132'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9654.ctrl_11' from process `\alu.$proc$src/z8086/alu.sv:391$10132'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9654.carry_gen' from process `\alu.$proc$src/z8086/alu.sv:391$10132'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9654.carry_prop' from process `\alu.$proc$src/z8086/alu.sv:391$10132'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9637.$result' from process `\alu.$proc$src/z8086/alu.sv:391$10109'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9653.$result' from process `\alu.$proc$src/z8086/alu.sv:391$10109'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9653.arg1' from process `\alu.$proc$src/z8086/alu.sv:391$10109'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9653.arg2' from process `\alu.$proc$src/z8086/alu.sv:391$10109'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9653.carry_in' from process `\alu.$proc$src/z8086/alu.sv:391$10109'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9653.value_right' from process `\alu.$proc$src/z8086/alu.sv:391$10109'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9653.shift_right' from process `\alu.$proc$src/z8086/alu.sv:391$10109'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9653.ctrl_c0' from process `\alu.$proc$src/z8086/alu.sv:391$10109'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9653.ctrl_c1' from process `\alu.$proc$src/z8086/alu.sv:391$10109'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9653.ctrl_00' from process `\alu.$proc$src/z8086/alu.sv:391$10109'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9653.ctrl_01' from process `\alu.$proc$src/z8086/alu.sv:391$10109'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9653.ctrl_10' from process `\alu.$proc$src/z8086/alu.sv:391$10109'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9653.ctrl_11' from process `\alu.$proc$src/z8086/alu.sv:391$10109'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9653.carry_gen' from process `\alu.$proc$src/z8086/alu.sv:391$10109'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9653.carry_prop' from process `\alu.$proc$src/z8086/alu.sv:391$10109'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9636.$result' from process `\alu.$proc$src/z8086/alu.sv:391$10086'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9652.$result' from process `\alu.$proc$src/z8086/alu.sv:391$10086'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9652.arg1' from process `\alu.$proc$src/z8086/alu.sv:391$10086'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9652.arg2' from process `\alu.$proc$src/z8086/alu.sv:391$10086'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9652.carry_in' from process `\alu.$proc$src/z8086/alu.sv:391$10086'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9652.value_right' from process `\alu.$proc$src/z8086/alu.sv:391$10086'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9652.shift_right' from process `\alu.$proc$src/z8086/alu.sv:391$10086'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9652.ctrl_c0' from process `\alu.$proc$src/z8086/alu.sv:391$10086'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9652.ctrl_c1' from process `\alu.$proc$src/z8086/alu.sv:391$10086'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9652.ctrl_00' from process `\alu.$proc$src/z8086/alu.sv:391$10086'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9652.ctrl_01' from process `\alu.$proc$src/z8086/alu.sv:391$10086'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9652.ctrl_10' from process `\alu.$proc$src/z8086/alu.sv:391$10086'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9652.ctrl_11' from process `\alu.$proc$src/z8086/alu.sv:391$10086'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9652.carry_gen' from process `\alu.$proc$src/z8086/alu.sv:391$10086'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9652.carry_prop' from process `\alu.$proc$src/z8086/alu.sv:391$10086'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9635.$result' from process `\alu.$proc$src/z8086/alu.sv:391$10063'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9651.$result' from process `\alu.$proc$src/z8086/alu.sv:391$10063'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9651.arg1' from process `\alu.$proc$src/z8086/alu.sv:391$10063'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9651.arg2' from process `\alu.$proc$src/z8086/alu.sv:391$10063'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9651.carry_in' from process `\alu.$proc$src/z8086/alu.sv:391$10063'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9651.value_right' from process `\alu.$proc$src/z8086/alu.sv:391$10063'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9651.shift_right' from process `\alu.$proc$src/z8086/alu.sv:391$10063'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9651.ctrl_c0' from process `\alu.$proc$src/z8086/alu.sv:391$10063'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9651.ctrl_c1' from process `\alu.$proc$src/z8086/alu.sv:391$10063'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9651.ctrl_00' from process `\alu.$proc$src/z8086/alu.sv:391$10063'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9651.ctrl_01' from process `\alu.$proc$src/z8086/alu.sv:391$10063'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9651.ctrl_10' from process `\alu.$proc$src/z8086/alu.sv:391$10063'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9651.ctrl_11' from process `\alu.$proc$src/z8086/alu.sv:391$10063'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9651.carry_gen' from process `\alu.$proc$src/z8086/alu.sv:391$10063'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9651.carry_prop' from process `\alu.$proc$src/z8086/alu.sv:391$10063'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9634.$result' from process `\alu.$proc$src/z8086/alu.sv:391$10040'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9650.$result' from process `\alu.$proc$src/z8086/alu.sv:391$10040'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9650.arg1' from process `\alu.$proc$src/z8086/alu.sv:391$10040'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9650.arg2' from process `\alu.$proc$src/z8086/alu.sv:391$10040'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9650.carry_in' from process `\alu.$proc$src/z8086/alu.sv:391$10040'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9650.value_right' from process `\alu.$proc$src/z8086/alu.sv:391$10040'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9650.shift_right' from process `\alu.$proc$src/z8086/alu.sv:391$10040'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9650.ctrl_c0' from process `\alu.$proc$src/z8086/alu.sv:391$10040'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9650.ctrl_c1' from process `\alu.$proc$src/z8086/alu.sv:391$10040'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9650.ctrl_00' from process `\alu.$proc$src/z8086/alu.sv:391$10040'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9650.ctrl_01' from process `\alu.$proc$src/z8086/alu.sv:391$10040'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9650.ctrl_10' from process `\alu.$proc$src/z8086/alu.sv:391$10040'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9650.ctrl_11' from process `\alu.$proc$src/z8086/alu.sv:391$10040'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9650.carry_gen' from process `\alu.$proc$src/z8086/alu.sv:391$10040'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9650.carry_prop' from process `\alu.$proc$src/z8086/alu.sv:391$10040'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9633.$result' from process `\alu.$proc$src/z8086/alu.sv:391$10017'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9649.$result' from process `\alu.$proc$src/z8086/alu.sv:391$10017'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9649.arg1' from process `\alu.$proc$src/z8086/alu.sv:391$10017'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9649.arg2' from process `\alu.$proc$src/z8086/alu.sv:391$10017'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9649.carry_in' from process `\alu.$proc$src/z8086/alu.sv:391$10017'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9649.value_right' from process `\alu.$proc$src/z8086/alu.sv:391$10017'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9649.shift_right' from process `\alu.$proc$src/z8086/alu.sv:391$10017'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9649.ctrl_c0' from process `\alu.$proc$src/z8086/alu.sv:391$10017'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9649.ctrl_c1' from process `\alu.$proc$src/z8086/alu.sv:391$10017'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9649.ctrl_00' from process `\alu.$proc$src/z8086/alu.sv:391$10017'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9649.ctrl_01' from process `\alu.$proc$src/z8086/alu.sv:391$10017'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9649.ctrl_10' from process `\alu.$proc$src/z8086/alu.sv:391$10017'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9649.ctrl_11' from process `\alu.$proc$src/z8086/alu.sv:391$10017'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9649.carry_gen' from process `\alu.$proc$src/z8086/alu.sv:391$10017'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9649.carry_prop' from process `\alu.$proc$src/z8086/alu.sv:391$10017'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9632.$result' from process `\alu.$proc$src/z8086/alu.sv:391$9994'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9648.$result' from process `\alu.$proc$src/z8086/alu.sv:391$9994'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9648.arg1' from process `\alu.$proc$src/z8086/alu.sv:391$9994'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9648.arg2' from process `\alu.$proc$src/z8086/alu.sv:391$9994'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9648.carry_in' from process `\alu.$proc$src/z8086/alu.sv:391$9994'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9648.value_right' from process `\alu.$proc$src/z8086/alu.sv:391$9994'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9648.shift_right' from process `\alu.$proc$src/z8086/alu.sv:391$9994'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9648.ctrl_c0' from process `\alu.$proc$src/z8086/alu.sv:391$9994'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9648.ctrl_c1' from process `\alu.$proc$src/z8086/alu.sv:391$9994'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9648.ctrl_00' from process `\alu.$proc$src/z8086/alu.sv:391$9994'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9648.ctrl_01' from process `\alu.$proc$src/z8086/alu.sv:391$9994'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9648.ctrl_10' from process `\alu.$proc$src/z8086/alu.sv:391$9994'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9648.ctrl_11' from process `\alu.$proc$src/z8086/alu.sv:391$9994'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9648.carry_gen' from process `\alu.$proc$src/z8086/alu.sv:391$9994'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9648.carry_prop' from process `\alu.$proc$src/z8086/alu.sv:391$9994'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9631.$result' from process `\alu.$proc$src/z8086/alu.sv:391$9971'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9647.$result' from process `\alu.$proc$src/z8086/alu.sv:391$9971'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9647.arg1' from process `\alu.$proc$src/z8086/alu.sv:391$9971'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9647.arg2' from process `\alu.$proc$src/z8086/alu.sv:391$9971'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9647.carry_in' from process `\alu.$proc$src/z8086/alu.sv:391$9971'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9647.value_right' from process `\alu.$proc$src/z8086/alu.sv:391$9971'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9647.shift_right' from process `\alu.$proc$src/z8086/alu.sv:391$9971'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9647.ctrl_c0' from process `\alu.$proc$src/z8086/alu.sv:391$9971'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9647.ctrl_c1' from process `\alu.$proc$src/z8086/alu.sv:391$9971'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9647.ctrl_00' from process `\alu.$proc$src/z8086/alu.sv:391$9971'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9647.ctrl_01' from process `\alu.$proc$src/z8086/alu.sv:391$9971'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9647.ctrl_10' from process `\alu.$proc$src/z8086/alu.sv:391$9971'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9647.ctrl_11' from process `\alu.$proc$src/z8086/alu.sv:391$9971'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9647.carry_gen' from process `\alu.$proc$src/z8086/alu.sv:391$9971'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9647.carry_prop' from process `\alu.$proc$src/z8086/alu.sv:391$9971'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9630.$result' from process `\alu.$proc$src/z8086/alu.sv:391$9948'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9646.$result' from process `\alu.$proc$src/z8086/alu.sv:391$9948'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9646.arg1' from process `\alu.$proc$src/z8086/alu.sv:391$9948'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9646.arg2' from process `\alu.$proc$src/z8086/alu.sv:391$9948'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9646.carry_in' from process `\alu.$proc$src/z8086/alu.sv:391$9948'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9646.value_right' from process `\alu.$proc$src/z8086/alu.sv:391$9948'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9646.shift_right' from process `\alu.$proc$src/z8086/alu.sv:391$9948'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9646.ctrl_c0' from process `\alu.$proc$src/z8086/alu.sv:391$9948'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9646.ctrl_c1' from process `\alu.$proc$src/z8086/alu.sv:391$9948'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9646.ctrl_00' from process `\alu.$proc$src/z8086/alu.sv:391$9948'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9646.ctrl_01' from process `\alu.$proc$src/z8086/alu.sv:391$9948'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9646.ctrl_10' from process `\alu.$proc$src/z8086/alu.sv:391$9948'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9646.ctrl_11' from process `\alu.$proc$src/z8086/alu.sv:391$9948'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9646.carry_gen' from process `\alu.$proc$src/z8086/alu.sv:391$9948'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9646.carry_prop' from process `\alu.$proc$src/z8086/alu.sv:391$9948'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9629.$result' from process `\alu.$proc$src/z8086/alu.sv:391$9925'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9645.$result' from process `\alu.$proc$src/z8086/alu.sv:391$9925'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9645.arg1' from process `\alu.$proc$src/z8086/alu.sv:391$9925'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9645.arg2' from process `\alu.$proc$src/z8086/alu.sv:391$9925'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9645.carry_in' from process `\alu.$proc$src/z8086/alu.sv:391$9925'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9645.value_right' from process `\alu.$proc$src/z8086/alu.sv:391$9925'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9645.shift_right' from process `\alu.$proc$src/z8086/alu.sv:391$9925'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9645.ctrl_c0' from process `\alu.$proc$src/z8086/alu.sv:391$9925'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9645.ctrl_c1' from process `\alu.$proc$src/z8086/alu.sv:391$9925'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9645.ctrl_00' from process `\alu.$proc$src/z8086/alu.sv:391$9925'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9645.ctrl_01' from process `\alu.$proc$src/z8086/alu.sv:391$9925'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9645.ctrl_10' from process `\alu.$proc$src/z8086/alu.sv:391$9925'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9645.ctrl_11' from process `\alu.$proc$src/z8086/alu.sv:391$9925'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9645.carry_gen' from process `\alu.$proc$src/z8086/alu.sv:391$9925'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9645.carry_prop' from process `\alu.$proc$src/z8086/alu.sv:391$9925'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9628.$result' from process `\alu.$proc$src/z8086/alu.sv:391$9902'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9644.$result' from process `\alu.$proc$src/z8086/alu.sv:391$9902'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9644.arg1' from process `\alu.$proc$src/z8086/alu.sv:391$9902'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9644.arg2' from process `\alu.$proc$src/z8086/alu.sv:391$9902'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9644.carry_in' from process `\alu.$proc$src/z8086/alu.sv:391$9902'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9644.value_right' from process `\alu.$proc$src/z8086/alu.sv:391$9902'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9644.shift_right' from process `\alu.$proc$src/z8086/alu.sv:391$9902'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9644.ctrl_c0' from process `\alu.$proc$src/z8086/alu.sv:391$9902'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9644.ctrl_c1' from process `\alu.$proc$src/z8086/alu.sv:391$9902'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9644.ctrl_00' from process `\alu.$proc$src/z8086/alu.sv:391$9902'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9644.ctrl_01' from process `\alu.$proc$src/z8086/alu.sv:391$9902'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9644.ctrl_10' from process `\alu.$proc$src/z8086/alu.sv:391$9902'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9644.ctrl_11' from process `\alu.$proc$src/z8086/alu.sv:391$9902'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9644.carry_gen' from process `\alu.$proc$src/z8086/alu.sv:391$9902'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9644.carry_prop' from process `\alu.$proc$src/z8086/alu.sv:391$9902'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9627.$result' from process `\alu.$proc$src/z8086/alu.sv:391$9879'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9643.$result' from process `\alu.$proc$src/z8086/alu.sv:391$9879'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9643.arg1' from process `\alu.$proc$src/z8086/alu.sv:391$9879'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9643.arg2' from process `\alu.$proc$src/z8086/alu.sv:391$9879'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9643.carry_in' from process `\alu.$proc$src/z8086/alu.sv:391$9879'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9643.value_right' from process `\alu.$proc$src/z8086/alu.sv:391$9879'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9643.shift_right' from process `\alu.$proc$src/z8086/alu.sv:391$9879'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9643.ctrl_c0' from process `\alu.$proc$src/z8086/alu.sv:391$9879'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9643.ctrl_c1' from process `\alu.$proc$src/z8086/alu.sv:391$9879'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9643.ctrl_00' from process `\alu.$proc$src/z8086/alu.sv:391$9879'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9643.ctrl_01' from process `\alu.$proc$src/z8086/alu.sv:391$9879'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9643.ctrl_10' from process `\alu.$proc$src/z8086/alu.sv:391$9879'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9643.ctrl_11' from process `\alu.$proc$src/z8086/alu.sv:391$9879'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9643.carry_gen' from process `\alu.$proc$src/z8086/alu.sv:391$9879'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9643.carry_prop' from process `\alu.$proc$src/z8086/alu.sv:391$9879'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9626.$result' from process `\alu.$proc$src/z8086/alu.sv:391$9856'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9642.$result' from process `\alu.$proc$src/z8086/alu.sv:391$9856'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9642.arg1' from process `\alu.$proc$src/z8086/alu.sv:391$9856'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9642.arg2' from process `\alu.$proc$src/z8086/alu.sv:391$9856'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9642.carry_in' from process `\alu.$proc$src/z8086/alu.sv:391$9856'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9642.value_right' from process `\alu.$proc$src/z8086/alu.sv:391$9856'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9642.shift_right' from process `\alu.$proc$src/z8086/alu.sv:391$9856'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9642.ctrl_c0' from process `\alu.$proc$src/z8086/alu.sv:391$9856'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9642.ctrl_c1' from process `\alu.$proc$src/z8086/alu.sv:391$9856'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9642.ctrl_00' from process `\alu.$proc$src/z8086/alu.sv:391$9856'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9642.ctrl_01' from process `\alu.$proc$src/z8086/alu.sv:391$9856'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9642.ctrl_10' from process `\alu.$proc$src/z8086/alu.sv:391$9856'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9642.ctrl_11' from process `\alu.$proc$src/z8086/alu.sv:391$9856'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9642.carry_gen' from process `\alu.$proc$src/z8086/alu.sv:391$9856'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9642.carry_prop' from process `\alu.$proc$src/z8086/alu.sv:391$9856'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9625.$result' from process `\alu.$proc$src/z8086/alu.sv:391$9833'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9641.$result' from process `\alu.$proc$src/z8086/alu.sv:391$9833'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9641.arg1' from process `\alu.$proc$src/z8086/alu.sv:391$9833'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9641.arg2' from process `\alu.$proc$src/z8086/alu.sv:391$9833'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9641.carry_in' from process `\alu.$proc$src/z8086/alu.sv:391$9833'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9641.value_right' from process `\alu.$proc$src/z8086/alu.sv:391$9833'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9641.shift_right' from process `\alu.$proc$src/z8086/alu.sv:391$9833'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9641.ctrl_c0' from process `\alu.$proc$src/z8086/alu.sv:391$9833'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9641.ctrl_c1' from process `\alu.$proc$src/z8086/alu.sv:391$9833'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9641.ctrl_00' from process `\alu.$proc$src/z8086/alu.sv:391$9833'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9641.ctrl_01' from process `\alu.$proc$src/z8086/alu.sv:391$9833'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9641.ctrl_10' from process `\alu.$proc$src/z8086/alu.sv:391$9833'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9641.ctrl_11' from process `\alu.$proc$src/z8086/alu.sv:391$9833'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9641.carry_gen' from process `\alu.$proc$src/z8086/alu.sv:391$9833'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9641.carry_prop' from process `\alu.$proc$src/z8086/alu.sv:391$9833'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9624.$result' from process `\alu.$proc$src/z8086/alu.sv:391$9810'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9640.$result' from process `\alu.$proc$src/z8086/alu.sv:391$9810'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9640.arg1' from process `\alu.$proc$src/z8086/alu.sv:391$9810'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9640.arg2' from process `\alu.$proc$src/z8086/alu.sv:391$9810'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9640.carry_in' from process `\alu.$proc$src/z8086/alu.sv:391$9810'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9640.value_right' from process `\alu.$proc$src/z8086/alu.sv:391$9810'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9640.shift_right' from process `\alu.$proc$src/z8086/alu.sv:391$9810'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9640.ctrl_c0' from process `\alu.$proc$src/z8086/alu.sv:391$9810'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9640.ctrl_c1' from process `\alu.$proc$src/z8086/alu.sv:391$9810'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9640.ctrl_00' from process `\alu.$proc$src/z8086/alu.sv:391$9810'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9640.ctrl_01' from process `\alu.$proc$src/z8086/alu.sv:391$9810'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9640.ctrl_10' from process `\alu.$proc$src/z8086/alu.sv:391$9810'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9640.ctrl_11' from process `\alu.$proc$src/z8086/alu.sv:391$9810'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9640.carry_gen' from process `\alu.$proc$src/z8086/alu.sv:391$9810'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9640.carry_prop' from process `\alu.$proc$src/z8086/alu.sv:391$9810'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9623.$result' from process `\alu.$proc$src/z8086/alu.sv:391$9787'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9639.$result' from process `\alu.$proc$src/z8086/alu.sv:391$9787'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9639.arg1' from process `\alu.$proc$src/z8086/alu.sv:391$9787'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9639.arg2' from process `\alu.$proc$src/z8086/alu.sv:391$9787'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9639.carry_in' from process `\alu.$proc$src/z8086/alu.sv:391$9787'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9639.value_right' from process `\alu.$proc$src/z8086/alu.sv:391$9787'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9639.shift_right' from process `\alu.$proc$src/z8086/alu.sv:391$9787'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9639.ctrl_c0' from process `\alu.$proc$src/z8086/alu.sv:391$9787'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9639.ctrl_c1' from process `\alu.$proc$src/z8086/alu.sv:391$9787'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9639.ctrl_00' from process `\alu.$proc$src/z8086/alu.sv:391$9787'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9639.ctrl_01' from process `\alu.$proc$src/z8086/alu.sv:391$9787'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9639.ctrl_10' from process `\alu.$proc$src/z8086/alu.sv:391$9787'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9639.ctrl_11' from process `\alu.$proc$src/z8086/alu.sv:391$9787'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9639.carry_gen' from process `\alu.$proc$src/z8086/alu.sv:391$9787'.
No latch inferred for signal `\alu.\alu_slice_fn$func$src/z8086/alu.sv:391$9639.carry_prop' from process `\alu.$proc$src/z8086/alu.sv:391$9787'.
No latch inferred for signal `\alu.\f2' from process `\alu.$proc$src/z8086/alu.sv:445$9744'.
No latch inferred for signal `\alu.$unnamed_block$9622.cf_cand' from process `\alu.$proc$src/z8086/alu.sv:445$9744'.
No latch inferred for signal `\alu.\shift_right' from process `\alu.$proc$src/z8086/alu.sv:128$9665'.
No latch inferred for signal `\alu.\ctrl_c0' from process `\alu.$proc$src/z8086/alu.sv:128$9665'.
No latch inferred for signal `\alu.\ctrl_c1' from process `\alu.$proc$src/z8086/alu.sv:128$9665'.
No latch inferred for signal `\alu.\ctrl_00' from process `\alu.$proc$src/z8086/alu.sv:128$9665'.
No latch inferred for signal `\alu.\ctrl_01' from process `\alu.$proc$src/z8086/alu.sv:128$9665'.
No latch inferred for signal `\alu.\ctrl_10' from process `\alu.$proc$src/z8086/alu.sv:128$9665'.
No latch inferred for signal `\alu.\ctrl_11' from process `\alu.$proc$src/z8086/alu.sv:128$9665'.
No latch inferred for signal `\alu.\arg1_bus' from process `\alu.$proc$src/z8086/alu.sv:128$9665'.
No latch inferred for signal `\alu.\arg2_bus' from process `\alu.$proc$src/z8086/alu.sv:128$9665'.
No latch inferred for signal `\alu.\val_right_bus' from process `\alu.$proc$src/z8086/alu.sv:128$9665'.
No latch inferred for signal `\alu.\carry_in0' from process `\alu.$proc$src/z8086/alu.sv:128$9665'.
No latch inferred for signal `\alu.\result_override' from process `\alu.$proc$src/z8086/alu.sv:128$9665'.
No latch inferred for signal `\alu.\use_override' from process `\alu.$proc$src/z8086/alu.sv:128$9665'.

22.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_shift_clk' using process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:79$12869'.
  created $dff cell `$procdff$18983' with positive edge clock.
Creating register for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\k' using process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:79$12869'.
  created $dff cell `$procdff$18984' with positive edge clock.
Creating register for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_shift[0]' using process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:79$12869'.
  created $dff cell `$procdff$18985' with positive edge clock.
Creating register for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_shift[1]' using process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:79$12869'.
  created $dff cell `$procdff$18986' with positive edge clock.
Creating register for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_shift[2]' using process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:79$12869'.
  created $dff cell `$procdff$18987' with positive edge clock.
Creating register for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_control_sync' using process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:60$12867'.
  created $dff cell `$procdff$18988' with positive edge clock.
Creating register for signal `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.\tmds_control' using process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:55$12865'.
  created $dff cell `$procdff$18989' with positive edge clock.
Creating register for signal `$paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram.\rdaddr' using process `$paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram.$proc$src/soc_hdmi/spram.sv:27$11967'.
  created $dff cell `$procdff$18990' with positive edge clock.
Creating register for signal `$paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram.$memwr$\mem$src/soc_hdmi/spram.sv:28$11966_ADDR' using process `$paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram.$proc$src/soc_hdmi/spram.sv:27$11967'.
  created $dff cell `$procdff$18991' with positive edge clock.
Creating register for signal `$paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram.$memwr$\mem$src/soc_hdmi/spram.sv:28$11966_DATA' using process `$paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram.$proc$src/soc_hdmi/spram.sv:27$11967'.
  created $dff cell `$procdff$18992' with positive edge clock.
Creating register for signal `$paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram.$memwr$\mem$src/soc_hdmi/spram.sv:28$11966_EN' using process `$paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram.$proc$src/soc_hdmi/spram.sv:27$11967'.
  created $dff cell `$procdff$18993' with positive edge clock.
Creating register for signal `$paramod$03cb0f2bbd8cb75966066e68ce33b12cc6cde59c\audio_clock_regeneration_packet.\audio_counter_pix' using process `$paramod$03cb0f2bbd8cb75966066e68ce33b12cc6cde59c\audio_clock_regeneration_packet.$proc$src/soc_hdmi/hdmi/audio_clock_regeneration_packet.sv:55$13069'.
  created $dff cell `$procdff$18994' with positive edge clock.
Creating register for signal `$paramod$03cb0f2bbd8cb75966066e68ce33b12cc6cde59c\audio_clock_regeneration_packet.\audio_counter_pix_d' using process `$paramod$03cb0f2bbd8cb75966066e68ce33b12cc6cde59c\audio_clock_regeneration_packet.$proc$src/soc_hdmi/hdmi/audio_clock_regeneration_packet.sv:55$13069'.
  created $dff cell `$procdff$18995' with positive edge clock.
Creating register for signal `$paramod$03cb0f2bbd8cb75966066e68ce33b12cc6cde59c\audio_clock_regeneration_packet.\audio_counter' using process `$paramod$03cb0f2bbd8cb75966066e68ce33b12cc6cde59c\audio_clock_regeneration_packet.$proc$src/soc_hdmi/hdmi/audio_clock_regeneration_packet.sv:47$13067'.
  created $dff cell `$procdff$18996' with positive edge clock.
Creating register for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\mode' using process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:359$13042'.
  created $dff cell `$procdff$18997' with positive edge clock.
Creating register for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\video_data' using process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:359$13042'.
  created $dff cell `$procdff$18998' with positive edge clock.
Creating register for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\control_data' using process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:359$13042'.
  created $dff cell `$procdff$18999' with positive edge clock.
Creating register for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\data_island_data' using process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:359$13042'.
  created $dff cell `$procdff$19000' with positive edge clock.
Creating register for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\true_hdmi_output.data_island_guard' using process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:291$13011'.
  created $dff cell `$procdff$19001' with positive edge clock.
Creating register for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\true_hdmi_output.data_island_preamble' using process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:291$13011'.
  created $dff cell `$procdff$19002' with positive edge clock.
Creating register for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\true_hdmi_output.data_island_period' using process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:291$13011'.
  created $dff cell `$procdff$19003' with positive edge clock.
Creating register for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\true_hdmi_output.video_guard' using process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:257$12965'.
  created $dff cell `$procdff$19004' with positive edge clock.
Creating register for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\true_hdmi_output.video_preamble' using process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:257$12965'.
  created $dff cell `$procdff$19005' with positive edge clock.
Creating register for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\video_data_period' using process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:239$12961'.
  created $dff cell `$procdff$19006' with positive edge clock.
Creating register for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\cx' using process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:223$12949'.
  created $dff cell `$procdff$19007' with positive edge clock.
Creating register for signal `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.\cy' using process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:223$12949'.
  created $dff cell `$procdff$19008' with positive edge clock.
Creating register for signal `\packet_assembler.\parity[0]' using process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:93$11473'.
  created $dff cell `$procdff$19009' with positive edge clock.
Creating register for signal `\packet_assembler.\parity[1]' using process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:93$11473'.
  created $dff cell `$procdff$19010' with positive edge clock.
Creating register for signal `\packet_assembler.\parity[2]' using process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:93$11473'.
  created $dff cell `$procdff$19011' with positive edge clock.
Creating register for signal `\packet_assembler.\parity[3]' using process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:93$11473'.
  created $dff cell `$procdff$19012' with positive edge clock.
Creating register for signal `\packet_assembler.\parity[4]' using process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:93$11473'.
  created $dff cell `$procdff$19013' with positive edge clock.
Creating register for signal `\packet_assembler.\counter' using process `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:29$11462'.
  created $dff cell `$procdff$19014' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\packet_type' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:262$12781'.
  created $dff cell `$procdff$19015' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\sample_buffer_used' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:262$12781'.
  created $dff cell `$procdff$19016' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\audio_sample_word_flat' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:262$12781'.
  created $dff cell `$procdff$19017' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\audio_sample_word_present_packet' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:262$12781'.
  created $dff cell `$procdff$19018' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\audio_info_frame_sent' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:262$12781'.
  created $dff cell `$procdff$19019' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\auxiliary_video_information_info_frame_sent' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:262$12781'.
  created $dff cell `$procdff$19020' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\source_product_description_info_frame_sent' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:262$12781'.
  created $dff cell `$procdff$19021' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\last_clk_audio_counter_wrap' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:262$12781'.
  created $dff cell `$procdff$19022' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\load_audio_words_from_buffer$func$src/soc_hdmi/hdmi/packet_picker.sv:285$12715.which_buf' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:262$12781'.
  created $dff cell `$procdff$19023' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\frame_counter' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:166$12774'.
  created $dff cell `$procdff$19024' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\sample_buffer_current' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:141$12745'.
  created $dff cell `$procdff$19025' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\samples_remaining' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:141$12745'.
  created $dff cell `$procdff$19026' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\sample_buffer_ready' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:141$12745'.
  created $dff cell `$procdff$19027' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$memwr$\audio_sample_word_buffer$src/soc_hdmi/hdmi/packet_picker.sv:148$12718_ADDR' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:141$12745'.
  created $dff cell `$procdff$19028' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$memwr$\audio_sample_word_buffer$src/soc_hdmi/hdmi/packet_picker.sv:148$12718_DATA' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:141$12745'.
  created $dff cell `$procdff$19029' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$memwr$\audio_sample_word_buffer$src/soc_hdmi/hdmi/packet_picker.sv:148$12718_EN' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:141$12745'.
  created $dff cell `$procdff$19030' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$memwr$\audio_sample_word_buffer$src/soc_hdmi/hdmi/packet_picker.sv:149$12719_ADDR' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:141$12745'.
  created $dff cell `$procdff$19031' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$memwr$\audio_sample_word_buffer$src/soc_hdmi/hdmi/packet_picker.sv:149$12719_DATA' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:141$12745'.
  created $dff cell `$procdff$19032' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$memwr$\audio_sample_word_buffer$src/soc_hdmi/hdmi/packet_picker.sv:149$12719_EN' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:141$12745'.
  created $dff cell `$procdff$19033' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\audio_transfer_sync' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:108$12724'.
  created $dff cell `$procdff$19034' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\clk_audio_old' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:94$12720'.
  created $dff cell `$procdff$19035' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\audio_transfer0' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:94$12720'.
  created $dff cell `$procdff$19036' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\audio_transfer1' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:94$12720'.
  created $dff cell `$procdff$19037' with positive edge clock.
Creating register for signal `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.\audio_transfer_toggle' using process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:94$12720'.
  created $dff cell `$procdff$19038' with positive edge clock.
Creating register for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.\tmds' using process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:158$12349'.
  created $dff cell `$procdff$19039' with positive edge clock.
Creating register for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.\acc' using process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:98$12343'.
  created $dff cell `$procdff$19040' with positive edge clock.
Creating register for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.\tmds' using process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:158$12281'.
  created $dff cell `$procdff$19041' with positive edge clock.
Creating register for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.\acc' using process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:98$12275'.
  created $dff cell `$procdff$19042' with positive edge clock.
Creating register for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.\tmds' using process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:158$12213'.
  created $dff cell `$procdff$19043' with positive edge clock.
Creating register for signal `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.\acc' using process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:98$12207'.
  created $dff cell `$procdff$19044' with positive edge clock.
Creating register for signal `$paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.\doutb' using process `$paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.$proc$boards/ULX3S/vram_ecp5.sv:60$12143'.
  created $dff cell `$procdff$19045' with positive edge clock.
Creating register for signal `$paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.\douta' using process `$paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.$proc$boards/ULX3S/vram_ecp5.sv:45$12130'.
  created $dff cell `$procdff$19046' with positive edge clock.
Creating register for signal `$paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_ADDR' using process `$paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.$proc$boards/ULX3S/vram_ecp5.sv:45$12130'.
  created $dff cell `$procdff$19047' with positive edge clock.
Creating register for signal `$paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_DATA' using process `$paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.$proc$boards/ULX3S/vram_ecp5.sv:45$12130'.
  created $dff cell `$procdff$19048' with positive edge clock.
Creating register for signal `$paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN' using process `$paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.$proc$boards/ULX3S/vram_ecp5.sv:45$12130'.
  created $dff cell `$procdff$19049' with positive edge clock.
Creating register for signal `\uart_simple.\rx_data' using process `\uart_simple.$proc$src/soc_hdmi/uart_simple.sv:109$11128'.
  created $adff cell `$procdff$19054' with positive edge clock and positive level reset.
Creating register for signal `\uart_simple.\rx_valid' using process `\uart_simple.$proc$src/soc_hdmi/uart_simple.sv:109$11128'.
  created $adff cell `$procdff$19059' with positive edge clock and positive level reset.
Creating register for signal `\uart_simple.\rx_state' using process `\uart_simple.$proc$src/soc_hdmi/uart_simple.sv:109$11128'.
  created $adff cell `$procdff$19064' with positive edge clock and positive level reset.
Creating register for signal `\uart_simple.\rx_shift' using process `\uart_simple.$proc$src/soc_hdmi/uart_simple.sv:109$11128'.
  created $adff cell `$procdff$19069' with positive edge clock and positive level reset.
Creating register for signal `\uart_simple.\rx_sample_counter' using process `\uart_simple.$proc$src/soc_hdmi/uart_simple.sv:109$11128'.
  created $adff cell `$procdff$19074' with positive edge clock and positive level reset.
Creating register for signal `\uart_simple.\rx_bit_counter' using process `\uart_simple.$proc$src/soc_hdmi/uart_simple.sv:109$11128'.
  created $adff cell `$procdff$19079' with positive edge clock and positive level reset.
Creating register for signal `\uart_simple.\uart_rx_sync1' using process `\uart_simple.$proc$src/soc_hdmi/uart_simple.sv:104$11127'.
  created $dff cell `$procdff$19080' with positive edge clock.
Creating register for signal `\uart_simple.\uart_rx_sync2' using process `\uart_simple.$proc$src/soc_hdmi/uart_simple.sv:104$11127'.
  created $dff cell `$procdff$19081' with positive edge clock.
Creating register for signal `\uart_simple.\uart_tx' using process `\uart_simple.$proc$src/soc_hdmi/uart_simple.sv:38$11118'.
  created $adff cell `$procdff$19086' with positive edge clock and positive level reset.
Creating register for signal `\uart_simple.\tx_state' using process `\uart_simple.$proc$src/soc_hdmi/uart_simple.sv:38$11118'.
  created $adff cell `$procdff$19091' with positive edge clock and positive level reset.
Creating register for signal `\uart_simple.\tx_shift' using process `\uart_simple.$proc$src/soc_hdmi/uart_simple.sv:38$11118'.
  created $adff cell `$procdff$19096' with positive edge clock and positive level reset.
Creating register for signal `\uart_simple.\tx_counter' using process `\uart_simple.$proc$src/soc_hdmi/uart_simple.sv:38$11118'.
  created $adff cell `$procdff$19101' with positive edge clock and positive level reset.
Creating register for signal `\z8086soc.\led' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
  created $dff cell `$procdff$19102' with positive edge clock.
Creating register for signal `\z8086soc.\ready' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
  created $dff cell `$procdff$19103' with positive edge clock.
Creating register for signal `\z8086soc.\uart_rx_low_seen' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
  created $dff cell `$procdff$19104' with positive edge clock.
Creating register for signal `\z8086soc.\uart_rx_valid_seen' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
  created $dff cell `$procdff$19105' with positive edge clock.
Creating register for signal `\z8086soc.\state' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
  created $dff cell `$procdff$19106' with positive edge clock.
Creating register for signal `\z8086soc.\vram_rd_word' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
  created $dff cell `$procdff$19107' with positive edge clock.
Creating register for signal `\z8086soc.\vram_rd_addr0' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
  created $dff cell `$procdff$19108' with positive edge clock.
Creating register for signal `\z8086soc.\din_r' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
  created $dff cell `$procdff$19109' with positive edge clock.
Creating register for signal `\z8086soc.\q_out_lo' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
  created $dff cell `$procdff$19110' with positive edge clock.
Creating register for signal `\z8086soc.\q_out_hi' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
  created $dff cell `$procdff$19111' with positive edge clock.
Creating register for signal `\z8086soc.\wr_2nd' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
  created $dff cell `$procdff$19112' with positive edge clock.
Creating register for signal `\z8086soc.\vram_write_data' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
  created $dff cell `$procdff$19113' with positive edge clock.
Creating register for signal `\z8086soc.\vram_write_en' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
  created $dff cell `$procdff$19114' with positive edge clock.
Creating register for signal `\z8086soc.\uart_tx_data' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
  created $dff cell `$procdff$19115' with positive edge clock.
Creating register for signal `\z8086soc.\uart_tx_wr' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
  created $dff cell `$procdff$19116' with positive edge clock.
Creating register for signal `\z8086soc.\uart_rx_ack' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
  created $dff cell `$procdff$19117' with positive edge clock.
Creating register for signal `\z8086soc.\hdmi_io_addr' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
  created $dff cell `$procdff$19118' with positive edge clock.
Creating register for signal `\z8086soc.\hdmi_io_rd' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
  created $dff cell `$procdff$19119' with positive edge clock.
Creating register for signal `\z8086soc.\hdmi_io_wr' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
  created $dff cell `$procdff$19120' with positive edge clock.
Creating register for signal `\z8086soc.\hdmi_io_din' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
  created $dff cell `$procdff$19121' with positive edge clock.
Creating register for signal `\z8086soc.\uart_rx_sync1_top' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:77$11070'.
  created $dff cell `$procdff$19122' with positive edge clock.
Creating register for signal `\z8086soc.\uart_rx_sync2_top' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:77$11070'.
  created $dff cell `$procdff$19123' with positive edge clock.
Creating register for signal `\z8086soc.\cpu_reset_n' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:65$11065'.
  created $dff cell `$procdff$19124' with positive edge clock.
Creating register for signal `\z8086soc.\reset_cnt' using process `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:65$11065'.
  created $dff cell `$procdff$19125' with positive edge clock.
Creating register for signal `\z8086hdmi.\vram_addr_b' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:254$10982'.
  created $dff cell `$procdff$19126' with positive edge clock.
Creating register for signal `\z8086hdmi.\settings_addr_b' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:254$10982'.
  created $dff cell `$procdff$19127' with positive edge clock.
Creating register for signal `\z8086hdmi.\font_addr' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:254$10982'.
  created $dff cell `$procdff$19128' with positive edge clock.
Creating register for signal `\z8086hdmi.\rgb' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:254$10982'.
  created $dff cell `$procdff$19129' with positive edge clock.
Creating register for signal `\z8086hdmi.\blink_div' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:254$10982'.
  created $dff cell `$procdff$19130' with positive edge clock.
Creating register for signal `\z8086hdmi.\blink_state' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:254$10982'.
  created $dff cell `$procdff$19131' with positive edge clock.
Creating register for signal `\z8086hdmi.\cursor_col' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:254$10982'.
  created $dff cell `$procdff$19132' with positive edge clock.
Creating register for signal `\z8086hdmi.\cursor_row' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:254$10982'.
  created $dff cell `$procdff$19133' with positive edge clock.
Creating register for signal `\z8086hdmi.\cursor_start' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:254$10982'.
  created $dff cell `$procdff$19134' with positive edge clock.
Creating register for signal `\z8086hdmi.\cursor_end' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:254$10982'.
  created $dff cell `$procdff$19135' with positive edge clock.
Creating register for signal `\z8086hdmi.\blink_enable' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:254$10982'.
  created $dff cell `$procdff$19136' with positive edge clock.
Creating register for signal `\z8086hdmi.\settings_read_state' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:254$10982'.
  created $dff cell `$procdff$19137' with positive edge clock.
Creating register for signal `\z8086hdmi.\font_shift' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:254$10982'.
  created $dff cell `$procdff$19138' with positive edge clock.
Creating register for signal `\z8086hdmi.\curr_attr' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:254$10982'.
  created $dff cell `$procdff$19139' with positive edge clock.
Creating register for signal `\z8086hdmi.\cursor_hit_r' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:254$10982'.
  created $dff cell `$procdff$19140' with positive edge clock.
Creating register for signal `\z8086hdmi.\blink_suppress_r' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:254$10982'.
  created $dff cell `$procdff$19141' with positive edge clock.
Creating register for signal `\z8086hdmi.\char_x' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:218$10966'.
  created $dff cell `$procdff$19142' with positive edge clock.
Creating register for signal `\z8086hdmi.\char_y' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:218$10966'.
  created $dff cell `$procdff$19143' with positive edge clock.
Creating register for signal `\z8086hdmi.\pixel_x' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:218$10966'.
  created $dff cell `$procdff$19144' with positive edge clock.
Creating register for signal `\z8086hdmi.\pixel_y' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:218$10966'.
  created $dff cell `$procdff$19145' with positive edge clock.
Creating register for signal `\z8086hdmi.\active' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:218$10966'.
  created $dff cell `$procdff$19146' with positive edge clock.
Creating register for signal `\z8086hdmi.\visible' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:218$10966'.
  created $dff cell `$procdff$19147' with positive edge clock.
Creating register for signal `\z8086hdmi.\settings_q_b' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:129$10964'.
  created $dff cell `$procdff$19148' with positive edge clock.
Creating register for signal `\z8086hdmi.\settings_q_a' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:120$10956'.
  created $dff cell `$procdff$19149' with positive edge clock.
Creating register for signal `\z8086hdmi.$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_ADDR' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:120$10956'.
  created $dff cell `$procdff$19150' with positive edge clock.
Creating register for signal `\z8086hdmi.$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_DATA' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:120$10956'.
  created $dff cell `$procdff$19151' with positive edge clock.
Creating register for signal `\z8086hdmi.$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_EN' using process `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:120$10956'.
  created $dff cell `$procdff$19152' with positive edge clock.
Creating register for signal `\z8086.\g_carry2' using process `\z8086.$proc$src/z8086/z8086.sv:919$10873'.
  created $dff cell `$procdff$19153' with positive edge clock.
Creating register for signal `\z8086.\X' using process `\z8086.$proc$src/z8086/z8086.sv:885$10856'.
  created $dff cell `$procdff$19154' with positive edge clock.
Creating register for signal `\z8086.\ALUOPC' using process `\z8086.$proc$src/z8086/z8086.sv:885$10856'.
  created $dff cell `$procdff$19155' with positive edge clock.
Creating register for signal `\z8086.\alu_src' using process `\z8086.$proc$src/z8086/z8086.sv:885$10856'.
  created $dff cell `$procdff$19156' with positive edge clock.
Creating register for signal `\z8086.\Z16' using process `\z8086.$proc$src/z8086/z8086.sv:874$10851'.
  created $dff cell `$procdff$19157' with positive edge clock.
Creating register for signal `\z8086.\CNT' using process `\z8086.$proc$src/z8086/z8086.sv:866$10846'.
  created $dff cell `$procdff$19158' with positive edge clock.
Creating register for signal `\z8086.\F' using process `\z8086.$proc$src/z8086/z8086.sv:816$10823'.
  created $dff cell `$procdff$19159' with positive edge clock.
Creating register for signal `\z8086.\F1' using process `\z8086.$proc$src/z8086/z8086.sv:816$10823'.
  created $dff cell `$procdff$19160' with positive edge clock.
Creating register for signal `\z8086.\F1Z' using process `\z8086.$proc$src/z8086/z8086.sv:816$10823'.
  created $dff cell `$procdff$19161' with positive edge clock.
Creating register for signal `\z8086.\intr_pending' using process `\z8086.$proc$src/z8086/z8086.sv:782$10808'.
  created $dff cell `$procdff$19162' with positive edge clock.
Creating register for signal `\z8086.\nmi_pending' using process `\z8086.$proc$src/z8086/z8086.sv:782$10808'.
  created $dff cell `$procdff$19163' with positive edge clock.
Creating register for signal `\z8086.\nmi_r' using process `\z8086.$proc$src/z8086/z8086.sv:782$10808'.
  created $dff cell `$procdff$19164' with positive edge clock.
Creating register for signal `\z8086.\nmi_rr' using process `\z8086.$proc$src/z8086/z8086.sv:782$10808'.
  created $dff cell `$procdff$19165' with positive edge clock.
Creating register for signal `\z8086.\delay_interrupt' using process `\z8086.$proc$src/z8086/z8086.sv:771$10803'.
  created $dff cell `$procdff$19166' with positive edge clock.
Creating register for signal `\z8086.\BPE' using process `\z8086.$proc$src/z8086/z8086.sv:733$10792'.
  created $dff cell `$procdff$19167' with positive edge clock.
Creating register for signal `\z8086.\BPL' using process `\z8086.$proc$src/z8086/z8086.sv:733$10792'.
  created $dff cell `$procdff$19168' with positive edge clock.
Creating register for signal `\z8086.\BPH' using process `\z8086.$proc$src/z8086/z8086.sv:733$10792'.
  created $dff cell `$procdff$19169' with positive edge clock.
Creating register for signal `\z8086.\M' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19170' with positive edge clock.
Creating register for signal `\z8086.\N' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19171' with positive edge clock.
Creating register for signal `\z8086.\dbg_first_done' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19172' with positive edge clock.
Creating register for signal `\z8086.\IR' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19173' with positive edge clock.
Creating register for signal `\z8086.\AR' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19174' with positive edge clock.
Creating register for signal `\z8086.\CR' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19175' with positive edge clock.
Creating register for signal `\z8086.\SR' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19176' with positive edge clock.
Creating register for signal `\z8086.\M_next' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19177' with positive edge clock.
Creating register for signal `\z8086.\N_next' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19178' with positive edge clock.
Creating register for signal `\z8086.\uc' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19179' with positive edge clock.
Creating register for signal `\z8086.\ROME' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19180' with positive edge clock.
Creating register for signal `\z8086.\not_halted' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19181' with positive edge clock.
Creating register for signal `\z8086.\g_inout' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19182' with positive edge clock.
Creating register for signal `\z8086.\g_modrm_not' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19183' with positive edge clock.
Creating register for signal `\z8086.\g_grp345' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19184' with positive edge clock.
Creating register for signal `\z8086.\g_prefix' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19185' with positive edge clock.
Creating register for signal `\z8086.\g_2br_not' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19186' with positive edge clock.
Creating register for signal `\z8086.\g_alu_top' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19187' with positive edge clock.
Creating register for signal `\z8086.\g_cond' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19188' with positive edge clock.
Creating register for signal `\z8086.\g_axal' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19189' with positive edge clock.
Creating register for signal `\z8086.\g_seg_reg_bits' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19190' with positive edge clock.
Creating register for signal `\z8086.\g_d' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19191' with positive edge clock.
Creating register for signal `\z8086.\g_1bl' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19192' with positive edge clock.
Creating register for signal `\z8086.\g_w' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19193' with positive edge clock.
Creating register for signal `\z8086.\g_forcebyte' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19194' with positive edge clock.
Creating register for signal `\z8086.\g_len1' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19195' with positive edge clock.
Creating register for signal `\z8086.\g_carry' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19196' with positive edge clock.
Creating register for signal `\z8086.\g_alu_in_opcode' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19197' with positive edge clock.
Creating register for signal `\z8086.\ea_uses_bp' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19198' with positive edge clock.
Creating register for signal `\z8086.\writes_memory' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19199' with positive edge clock.
Creating register for signal `\z8086.\MOD1' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19200' with positive edge clock.
Creating register for signal `\z8086.\group_decode$func$src/z8086/z8086.sv:598$10164.$result' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19201' with positive edge clock.
Creating register for signal `\z8086.\group_decode$func$src/z8086/z8086.sv:598$10164.ir' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19202' with positive edge clock.
Creating register for signal `\z8086.$unnamed_block$10156.M_expand' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19203' with positive edge clock.
Creating register for signal `\z8086.$unnamed_block$10156.N_expand' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19204' with positive edge clock.
Creating register for signal `\z8086.$unnamed_block$10156.AR_updated' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19205' with positive edge clock.
Creating register for signal `\z8086.\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.$result' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19206' with positive edge clock.
Creating register for signal `\z8086.\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.rrr' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19207' with positive edge clock.
Creating register for signal `\z8086.\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.w' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19208' with positive edge clock.
Creating register for signal `\z8086.\gpr_bus_code$func$src/z8086/z8086.sv:651$10166.$result' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19209' with positive edge clock.
Creating register for signal `\z8086.\gpr_bus_code$func$src/z8086/z8086.sv:651$10166.rrr' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19210' with positive edge clock.
Creating register for signal `\z8086.\gpr_bus_code$func$src/z8086/z8086.sv:651$10166.w' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19211' with positive edge clock.
Creating register for signal `\z8086.\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.$result' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19212' with positive edge clock.
Creating register for signal `\z8086.\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.rrr' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19213' with positive edge clock.
Creating register for signal `\z8086.\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.w' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19214' with positive edge clock.
Creating register for signal `\z8086.\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.axal' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19215' with positive edge clock.
Creating register for signal `\z8086.\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.$result' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19216' with positive edge clock.
Creating register for signal `\z8086.\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.rrr' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19217' with positive edge clock.
Creating register for signal `\z8086.\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.w' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19218' with positive edge clock.
Creating register for signal `\z8086.\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.axal' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19219' with positive edge clock.
Creating register for signal `\z8086.$unnamed_block$10157.taken' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19220' with positive edge clock.
Creating register for signal `\z8086.$mem2bits$\ucode_rom$src/z8086/z8086.sv:566$10178' using process `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
  created $dff cell `$procdff$19221' with positive edge clock.
Creating register for signal `\z8086.\L8' using process `\z8086.$proc$src/z8086/z8086.sv:545$10443'.
  created $dff cell `$procdff$19222' with positive edge clock.
Creating register for signal `\z8086.\L8_aux' using process `\z8086.$proc$src/z8086/z8086.sv:545$10443'.
  created $dff cell `$procdff$19223' with positive edge clock.
Creating register for signal `\z8086.\loader_state' using process `\z8086.$proc$src/z8086/z8086.sv:517$10416'.
  created $dff cell `$procdff$19224' with positive edge clock.
Creating register for signal `\z8086.\t_disp_not_r' using process `\z8086.$proc$src/z8086/z8086.sv:511$10415'.
  created $dff cell `$procdff$19225' with positive edge clock.
Creating register for signal `\z8086.\RNI_null' using process `\z8086.$proc$src/z8086/z8086.sv:492$10393'.
  created $dff cell `$procdff$19226' with positive edge clock.
Creating register for signal `\z8086.\q_rptr' using process `\z8086.$proc$src/z8086/z8086.sv:428$10336'.
  created $dff cell `$procdff$19227' with positive edge clock.
Creating register for signal `\z8086.\q_wptr' using process `\z8086.$proc$src/z8086/z8086.sv:428$10336'.
  created $dff cell `$procdff$19228' with positive edge clock.
Creating register for signal `\z8086.\q_hl' using process `\z8086.$proc$src/z8086/z8086.sv:428$10336'.
  created $dff cell `$procdff$19229' with positive edge clock.
Creating register for signal `\z8086.\q_suspended' using process `\z8086.$proc$src/z8086/z8086.sv:428$10336'.
  created $dff cell `$procdff$19230' with positive edge clock.
Creating register for signal `\z8086.\q_consumed' using process `\z8086.$proc$src/z8086/z8086.sv:428$10336'.
  created $dff cell `$procdff$19231' with positive edge clock.
Creating register for signal `\z8086.\addr' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19232' with positive edge clock.
Creating register for signal `\z8086.\dout' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19233' with positive edge clock.
Creating register for signal `\z8086.\wr' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19234' with positive edge clock.
Creating register for signal `\z8086.\rd' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19235' with positive edge clock.
Creating register for signal `\z8086.\io' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19236' with positive edge clock.
Creating register for signal `\z8086.\word' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19237' with positive edge clock.
Creating register for signal `\z8086.\inta' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19238' with positive edge clock.
Creating register for signal `\z8086.\CS' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19239' with positive edge clock.
Creating register for signal `\z8086.\DS' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19240' with positive edge clock.
Creating register for signal `\z8086.\ES' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19241' with positive edge clock.
Creating register for signal `\z8086.\SS' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19242' with positive edge clock.
Creating register for signal `\z8086.\IP' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19243' with positive edge clock.
Creating register for signal `\z8086.\IND' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19244' with positive edge clock.
Creating register for signal `\z8086.\OPR' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19245' with positive edge clock.
Creating register for signal `\z8086.\AX' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19246' with positive edge clock.
Creating register for signal `\z8086.\CX' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19247' with positive edge clock.
Creating register for signal `\z8086.\DX' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19248' with positive edge clock.
Creating register for signal `\z8086.\BX' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19249' with positive edge clock.
Creating register for signal `\z8086.\SP' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19250' with positive edge clock.
Creating register for signal `\z8086.\BP' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19251' with positive edge clock.
Creating register for signal `\z8086.\SI' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19252' with positive edge clock.
Creating register for signal `\z8086.\DI' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19253' with positive edge clock.
Creating register for signal `\z8086.\TMPA' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19254' with positive edge clock.
Creating register for signal `\z8086.\TMPB' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19255' with positive edge clock.
Creating register for signal `\z8086.\TMPC' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19256' with positive edge clock.
Creating register for signal `\z8086.\uc_s_l' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19257' with positive edge clock.
Creating register for signal `\z8086.\bus_state' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19258' with positive edge clock.
Creating register for signal `\z8086.\bus_pending' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19259' with positive edge clock.
Creating register for signal `\z8086.\bus_wr' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19260' with positive edge clock.
Creating register for signal `\z8086.\bus_inta' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19261' with positive edge clock.
Creating register for signal `\z8086.\bus_io' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19262' with positive edge clock.
Creating register for signal `\z8086.\bus_word' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19263' with positive edge clock.
Creating register for signal `\z8086.\bus_seg' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19264' with positive edge clock.
Creating register for signal `\z8086.\bus_ind' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19265' with positive edge clock.
Creating register for signal `\z8086.\bus_wait' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19266' with positive edge clock.
Creating register for signal `\z8086.$unnamed_block$10155.segment' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19267' with positive edge clock.
Creating register for signal `\z8086.\seg_from_code$func$src/z8086/z8086.sv:294$10159.$result' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19268' with positive edge clock.
Creating register for signal `\z8086.\seg_from_code$func$src/z8086/z8086.sv:294$10159.code' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19269' with positive edge clock.
Creating register for signal `\z8086.\write_loc$func$src/z8086/z8086.sv:393$10160.loc' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19270' with positive edge clock.
Creating register for signal `\z8086.\write_loc$func$src/z8086/z8086.sv:393$10160.value' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19271' with positive edge clock.
Creating register for signal `\z8086.\write_loc$func$src/z8086/z8086.sv:395$10161.loc' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19272' with positive edge clock.
Creating register for signal `\z8086.\write_loc$func$src/z8086/z8086.sv:395$10161.value' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19273' with positive edge clock.
Creating register for signal `\z8086.\write_loc$func$src/z8086/z8086.sv:397$10162.loc' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19274' with positive edge clock.
Creating register for signal `\z8086.\write_loc$func$src/z8086/z8086.sv:397$10162.value' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19275' with positive edge clock.
Creating register for signal `\z8086.$memwr$\q_word$src/z8086/z8086.sv:345$10175_ADDR' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19276' with positive edge clock.
Creating register for signal `\z8086.$memwr$\q_word$src/z8086/z8086.sv:345$10175_DATA' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19277' with positive edge clock.
Creating register for signal `\z8086.$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN' using process `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
  created $dff cell `$procdff$19278' with positive edge clock.
Creating register for signal `$paramod$3a017fecfeb286358e44f3d59fb517a699c8e687\sprom.\addr_reg' using process `$paramod$3a017fecfeb286358e44f3d59fb517a699c8e687\sprom.$proc$src/soc_hdmi/sprom.sv:25$12125'.
  created $dff cell `$procdff$19279' with positive edge clock.
Creating register for signal `\top_ulx3s.\ctr' using process `\top_ulx3s.$proc$boards/ULX3S/top_ulx3s.sv:31$1'.
  created $dff cell `$procdff$19280' with positive edge clock.
Creating register for signal `\top_ulx3s.\o_led' using process `\top_ulx3s.$proc$boards/ULX3S/top_ulx3s.sv:31$1'.
  created $dff cell `$procdff$19281' with positive edge clock.

22.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

22.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:72$12908'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:59$12907'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:54$12906'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12905'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12904'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12903'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12902'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12901'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12900'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12899'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12898'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12897'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12896'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12895'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12894'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12893'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12892'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12891'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12890'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12889'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12888'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12887'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12886'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12885'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12884'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12883'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12882'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12881'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12880'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12879'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12878'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12877'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:48$12876'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:31$12875'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:31$12874'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:31$12873'.
Found and cleaned up 4 empty switches in `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:79$12869'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:79$12869'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:60$12867'.
Removing empty process `$paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.$proc$src/soc_hdmi/hdmi/serializer.sv:55$12865'.
Found and cleaned up 1 empty switch in `$paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram.$proc$src/soc_hdmi/spram.sv:27$11967'.
Removing empty process `$paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram.$proc$src/soc_hdmi/spram.sv:27$11967'.
Removing empty process `$paramod$03cb0f2bbd8cb75966066e68ce33b12cc6cde59c\audio_clock_regeneration_packet.$proc$src/soc_hdmi/hdmi/audio_clock_regeneration_packet.sv:45$13071'.
Removing empty process `$paramod$03cb0f2bbd8cb75966066e68ce33b12cc6cde59c\audio_clock_regeneration_packet.$proc$src/soc_hdmi/hdmi/audio_clock_regeneration_packet.sv:55$13069'.
Removing empty process `$paramod$03cb0f2bbd8cb75966066e68ce33b12cc6cde59c\audio_clock_regeneration_packet.$proc$src/soc_hdmi/hdmi/audio_clock_regeneration_packet.sv:47$13067'.
Removing empty process `$paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.$proc$src/soc_hdmi/hdmi/audio_sample_packet.sv:43$13066'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:290$13065'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:289$13064'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:288$13063'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:256$13062'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:255$13061'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:250$13060'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:249$13059'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:248$13058'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:247$13057'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:238$13056'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:85$13055'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:84$13054'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:413$13053'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:413$13052'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:413$13051'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:108$13050'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:107$13049'.
Found and cleaned up 1 empty switch in `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:359$13042'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:359$13042'.
Found and cleaned up 1 empty switch in `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:291$13011'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:291$13011'.
Found and cleaned up 1 empty switch in `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:274$12987'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:274$12987'.
Found and cleaned up 1 empty switch in `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:257$12965'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:257$12965'.
Found and cleaned up 1 empty switch in `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:239$12961'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:239$12961'.
Found and cleaned up 1 empty switch in `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:223$12949'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:223$12949'.
Found and cleaned up 2 empty switches in `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:200$12921'.
Removing empty process `$paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.$proc$src/soc_hdmi/hdmi/hdmi.sv:200$12921'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:15$11593'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:84$11592'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11591'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11590'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11589'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11588'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11587'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11586'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11585'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11584'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:24$11583'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:24$11582'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:24$11581'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:24$11580'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:48$11579'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:47$11578'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:46$11577'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:45$11576'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:84$11565'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11554'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11543'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11532'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11521'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11510'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11499'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:88$11488'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:87$11477'.
Found and cleaned up 5 empty switches in `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:93$11473'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:93$11473'.
Found and cleaned up 2 empty switches in `\packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:29$11462'.
Removing empty process `packet_assembler.$proc$src/soc_hdmi/hdmi/packet_assembler.sv:29$11462'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:260$12855'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:259$12854'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:258$12853'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:257$12852'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:187$12851'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:186$12850'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:185$12849'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:184$12848'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:164$12847'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:122$12846'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:121$12845'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:115$12844'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:112$12843'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:106$12842'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:92$12841'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:87$12840'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:39$12839'.
Found and cleaned up 5 empty switches in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:310$12833'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:310$12833'.
Found and cleaned up 8 empty switches in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:262$12781'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:262$12781'.
Found and cleaned up 3 empty switches in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:166$12774'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:166$12774'.
Found and cleaned up 3 empty switches in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:141$12745'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:141$12745'.
Found and cleaned up 1 empty switch in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:127$12725'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:127$12725'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:108$12724'.
Found and cleaned up 1 empty switch in `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:94$12720'.
Removing empty process `$paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.$proc$src/soc_hdmi/hdmi/packet_picker.sv:94$12720'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:22$12357'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:16$12356'.
Found and cleaned up 1 empty switch in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:158$12349'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:158$12349'.
Found and cleaned up 1 empty switch in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:114$12348'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:114$12348'.
Found and cleaned up 1 empty switch in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:102$12347'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:102$12347'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:98$12343'.
Found and cleaned up 4 empty switches in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12300'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12300'.
Found and cleaned up 1 empty switch in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12284'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000000.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12284'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:22$12283'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:16$12282'.
Found and cleaned up 1 empty switch in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:158$12281'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:158$12281'.
Found and cleaned up 1 empty switch in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:114$12280'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:114$12280'.
Found and cleaned up 1 empty switch in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:102$12279'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:102$12279'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:98$12275'.
Found and cleaned up 4 empty switches in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12232'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12232'.
Found and cleaned up 1 empty switch in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12216'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000001.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12216'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:22$12215'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:16$12214'.
Found and cleaned up 1 empty switch in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:158$12213'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:158$12213'.
Found and cleaned up 1 empty switch in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:114$12212'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:114$12212'.
Found and cleaned up 1 empty switch in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:102$12211'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:102$12211'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:98$12207'.
Found and cleaned up 4 empty switches in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12164'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:54$12164'.
Found and cleaned up 1 empty switch in `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12148'.
Removing empty process `$paramod\tmds_channel\CN=s32'00000000000000000000000000000010.$proc$src/soc_hdmi/hdmi/tmds_channel.sv:32$12148'.
Found and cleaned up 1 empty switch in `$paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.$proc$boards/ULX3S/vram_ecp5.sv:60$12143'.
Removing empty process `$paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.$proc$boards/ULX3S/vram_ecp5.sv:60$12143'.
Found and cleaned up 3 empty switches in `$paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.$proc$boards/ULX3S/vram_ecp5.sv:45$12130'.
Removing empty process `$paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.$proc$boards/ULX3S/vram_ecp5.sv:45$12130'.
Found and cleaned up 15 empty switches in `\uart_simple.$proc$src/soc_hdmi/uart_simple.sv:109$11128'.
Removing empty process `uart_simple.$proc$src/soc_hdmi/uart_simple.sv:109$11128'.
Removing empty process `uart_simple.$proc$src/soc_hdmi/uart_simple.sv:104$11127'.
Found and cleaned up 5 empty switches in `\uart_simple.$proc$src/soc_hdmi/uart_simple.sv:38$11118'.
Removing empty process `uart_simple.$proc$src/soc_hdmi/uart_simple.sv:38$11118'.
Removing empty process `z8086soc.$proc$src/soc_hdmi/z8086soc.sv:63$11116'.
Removing empty process `z8086soc.$proc$src/soc_hdmi/z8086soc.sv:62$11115'.
Removing empty process `z8086soc.$proc$src/soc_hdmi/z8086soc.sv:61$11114'.
Removing empty process `z8086soc.$proc$src/soc_hdmi/z8086soc.sv:60$11113'.
Removing empty process `z8086soc.$proc$src/soc_hdmi/z8086soc.sv:59$11112'.
Removing empty process `z8086soc.$proc$src/soc_hdmi/z8086soc.sv:58$11111'.
Found and cleaned up 27 empty switches in `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
Removing empty process `z8086soc.$proc$src/soc_hdmi/z8086soc.sv:160$11088'.
Removing empty process `z8086soc.$proc$src/soc_hdmi/z8086soc.sv:77$11070'.
Found and cleaned up 1 empty switch in `\z8086soc.$proc$src/soc_hdmi/z8086soc.sv:65$11065'.
Removing empty process `z8086soc.$proc$src/soc_hdmi/z8086soc.sv:65$11065'.
Removing empty process `z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:245$11061'.
Removing empty process `z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:244$11060'.
Removing empty process `z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:198$11059'.
Removing empty process `z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:195$11058'.
Removing empty process `z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:194$11057'.
Removing empty process `z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:193$11056'.
Removing empty process `z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:192$11055'.
Removing empty process `z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:191$11054'.
Removing empty process `z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:188$11053'.
Removing empty process `z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:187$11052'.
Removing empty process `z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:154$11035'.
Found and cleaned up 15 empty switches in `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:254$10982'.
Removing empty process `z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:254$10982'.
Found and cleaned up 2 empty switches in `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:218$10966'.
Removing empty process `z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:218$10966'.
Removing empty process `z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:129$10964'.
Found and cleaned up 1 empty switch in `\z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:120$10956'.
Removing empty process `z8086hdmi.$proc$src/soc_hdmi/z8086hdmi.sv:120$10956'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:185$10937'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:126$10936'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:46$10935'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:37$10934'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:34$10933'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:415$10930'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:415$10927'.
Found and cleaned up 1 empty switch in `\z8086.$proc$src/z8086/z8086.sv:514$10918'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:514$10918'.
Found and cleaned up 1 empty switch in `\z8086.$proc$src/z8086/z8086.sv:85$10913'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:85$10913'.
Found and cleaned up 4 empty switches in `\z8086.$proc$src/z8086/z8086.sv:1022$10894'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:1022$10894'.
Found and cleaned up 4 empty switches in `\z8086.$proc$src/z8086/z8086.sv:926$10874'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:926$10874'.
Found and cleaned up 1 empty switch in `\z8086.$proc$src/z8086/z8086.sv:919$10873'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:919$10873'.
Found and cleaned up 6 empty switches in `\z8086.$proc$src/z8086/z8086.sv:885$10856'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:885$10856'.
Found and cleaned up 2 empty switches in `\z8086.$proc$src/z8086/z8086.sv:874$10851'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:874$10851'.
Found and cleaned up 3 empty switches in `\z8086.$proc$src/z8086/z8086.sv:866$10846'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:866$10846'.
Found and cleaned up 15 empty switches in `\z8086.$proc$src/z8086/z8086.sv:816$10823'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:816$10823'.
Found and cleaned up 7 empty switches in `\z8086.$proc$src/z8086/z8086.sv:782$10808'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:782$10808'.
Found and cleaned up 2 empty switches in `\z8086.$proc$src/z8086/z8086.sv:771$10803'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:771$10803'.
Found and cleaned up 2 empty switches in `\z8086.$proc$src/z8086/z8086.sv:756$10797'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:756$10797'.
Found and cleaned up 5 empty switches in `\z8086.$proc$src/z8086/z8086.sv:733$10792'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:733$10792'.
Found and cleaned up 29 empty switches in `\z8086.$proc$src/z8086/z8086.sv:559$10448'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:559$10448'.
Found and cleaned up 2 empty switches in `\z8086.$proc$src/z8086/z8086.sv:545$10443'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:545$10443'.
Found and cleaned up 11 empty switches in `\z8086.$proc$src/z8086/z8086.sv:517$10416'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:517$10416'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:511$10415'.
Found and cleaned up 2 empty switches in `\z8086.$proc$src/z8086/z8086.sv:492$10393'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:492$10393'.
Found and cleaned up 9 empty switches in `\z8086.$proc$src/z8086/z8086.sv:428$10336'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:428$10336'.
Found and cleaned up 31 empty switches in `\z8086.$proc$src/z8086/z8086.sv:251$10216'.
Removing empty process `z8086.$proc$src/z8086/z8086.sv:251$10216'.
Found and cleaned up 1 empty switch in `\alu.$proc$src/z8086/alu.sv:391$10132'.
Removing empty process `alu.$proc$src/z8086/alu.sv:391$10132'.
Found and cleaned up 1 empty switch in `\alu.$proc$src/z8086/alu.sv:391$10109'.
Removing empty process `alu.$proc$src/z8086/alu.sv:391$10109'.
Found and cleaned up 1 empty switch in `\alu.$proc$src/z8086/alu.sv:391$10086'.
Removing empty process `alu.$proc$src/z8086/alu.sv:391$10086'.
Found and cleaned up 1 empty switch in `\alu.$proc$src/z8086/alu.sv:391$10063'.
Removing empty process `alu.$proc$src/z8086/alu.sv:391$10063'.
Found and cleaned up 1 empty switch in `\alu.$proc$src/z8086/alu.sv:391$10040'.
Removing empty process `alu.$proc$src/z8086/alu.sv:391$10040'.
Found and cleaned up 1 empty switch in `\alu.$proc$src/z8086/alu.sv:391$10017'.
Removing empty process `alu.$proc$src/z8086/alu.sv:391$10017'.
Found and cleaned up 1 empty switch in `\alu.$proc$src/z8086/alu.sv:391$9994'.
Removing empty process `alu.$proc$src/z8086/alu.sv:391$9994'.
Found and cleaned up 1 empty switch in `\alu.$proc$src/z8086/alu.sv:391$9971'.
Removing empty process `alu.$proc$src/z8086/alu.sv:391$9971'.
Found and cleaned up 1 empty switch in `\alu.$proc$src/z8086/alu.sv:391$9948'.
Removing empty process `alu.$proc$src/z8086/alu.sv:391$9948'.
Found and cleaned up 1 empty switch in `\alu.$proc$src/z8086/alu.sv:391$9925'.
Removing empty process `alu.$proc$src/z8086/alu.sv:391$9925'.
Found and cleaned up 1 empty switch in `\alu.$proc$src/z8086/alu.sv:391$9902'.
Removing empty process `alu.$proc$src/z8086/alu.sv:391$9902'.
Found and cleaned up 1 empty switch in `\alu.$proc$src/z8086/alu.sv:391$9879'.
Removing empty process `alu.$proc$src/z8086/alu.sv:391$9879'.
Found and cleaned up 1 empty switch in `\alu.$proc$src/z8086/alu.sv:391$9856'.
Removing empty process `alu.$proc$src/z8086/alu.sv:391$9856'.
Found and cleaned up 1 empty switch in `\alu.$proc$src/z8086/alu.sv:391$9833'.
Removing empty process `alu.$proc$src/z8086/alu.sv:391$9833'.
Found and cleaned up 1 empty switch in `\alu.$proc$src/z8086/alu.sv:391$9810'.
Removing empty process `alu.$proc$src/z8086/alu.sv:391$9810'.
Found and cleaned up 1 empty switch in `\alu.$proc$src/z8086/alu.sv:391$9787'.
Removing empty process `alu.$proc$src/z8086/alu.sv:391$9787'.
Found and cleaned up 16 empty switches in `\alu.$proc$src/z8086/alu.sv:445$9744'.
Removing empty process `alu.$proc$src/z8086/alu.sv:445$9744'.
Found and cleaned up 3 empty switches in `\alu.$proc$src/z8086/alu.sv:128$9665'.
Removing empty process `alu.$proc$src/z8086/alu.sv:128$9665'.
Removing empty process `$paramod$3a017fecfeb286358e44f3d59fb517a699c8e687\sprom.$proc$src/soc_hdmi/sprom.sv:25$12125'.
Found and cleaned up 1 empty switch in `\top_ulx3s.$proc$boards/ULX3S/top_ulx3s.sv:31$1'.
Removing empty process `top_ulx3s.$proc$boards/ULX3S/top_ulx3s.sv:31$1'.
Cleaned up 308 empty switches.

22.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.
<suppressed ~3 debug messages>
Optimizing module $paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram.
Optimizing module $paramod$03cb0f2bbd8cb75966066e68ce33b12cc6cde59c\audio_clock_regeneration_packet.
Optimizing module $paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.
Optimizing module $paramod\auxiliary_video_information_info_frame\VIDEO_ID_CODE=7'0000100\IT_CONTENT=1'1.
Optimizing module audio_info_frame.
Optimizing module $paramod$47a0a978ff1011d061114387ba827cec1525970f\source_product_description_info_frame.
Optimizing module $paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.
<suppressed ~63 debug messages>
Optimizing module packet_assembler.
<suppressed ~9 debug messages>
Optimizing module $paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.
<suppressed ~9 debug messages>
Optimizing module $paramod\tmds_channel\CN=s32'00000000000000000000000000000000.
<suppressed ~11 debug messages>
Optimizing module $paramod\tmds_channel\CN=s32'00000000000000000000000000000001.
<suppressed ~10 debug messages>
Optimizing module $paramod\tmds_channel\CN=s32'00000000000000000000000000000010.
<suppressed ~10 debug messages>
Optimizing module $paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.
Optimizing module uart_simple.
<suppressed ~31 debug messages>
Optimizing module z8086soc.
<suppressed ~25 debug messages>
Optimizing module z8086hdmi.
<suppressed ~8 debug messages>
Optimizing module z8086.
<suppressed ~323 debug messages>
Optimizing module alu.
<suppressed ~48 debug messages>
Optimizing module $paramod$3a017fecfeb286358e44f3d59fb517a699c8e687\sprom.
Optimizing module top_ulx3s.

22.5. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$d2f1ea176df49eb62beb5db06ab25170a297a667\serializer.
Deleting now unused module $paramod$48529384c1d70e3935c19effcfeecab99938daa8\spram.
Deleting now unused module $paramod$03cb0f2bbd8cb75966066e68ce33b12cc6cde59c\audio_clock_regeneration_packet.
Deleting now unused module $paramod\audio_sample_packet\SAMPLING_FREQUENCY=4'0010\WORD_LENGTH=4'1000.
Deleting now unused module $paramod\auxiliary_video_information_info_frame\VIDEO_ID_CODE=7'0000100\IT_CONTENT=1'1.
Deleting now unused module audio_info_frame.
Deleting now unused module $paramod$47a0a978ff1011d061114387ba827cec1525970f\source_product_description_info_frame.
Deleting now unused module $paramod$901da6f9edb7f22ba139f26087f592badc570823\hdmi.
Deleting now unused module packet_assembler.
Deleting now unused module $paramod$5c4e3bf47ea240664332b1e79d0c8526c28d5529\packet_picker.
Deleting now unused module $paramod\tmds_channel\CN=s32'00000000000000000000000000000000.
Deleting now unused module $paramod\tmds_channel\CN=s32'00000000000000000000000000000001.
Deleting now unused module $paramod\tmds_channel\CN=s32'00000000000000000000000000000010.
Deleting now unused module $paramod$fc6d69e38d228916313d1d46676b6b282e4b262e\vram_ecp5.
Deleting now unused module uart_simple.
Deleting now unused module z8086soc.
Deleting now unused module z8086hdmi.
Deleting now unused module z8086.
Deleting now unused module alu.
Deleting now unused module $paramod$3a017fecfeb286358e44f3d59fb517a699c8e687\sprom.
<suppressed ~20 debug messages>

22.6. Executing TRIBUF pass.

22.7. Executing DEMINOUT pass (demote inout ports to input or output).

22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.
<suppressed ~84 debug messages>

22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..
Removed 560 unused cells and 3328 unused wires.
<suppressed ~625 debug messages>

22.10. Executing CHECK pass (checking for obvious problems).
Checking module top_ulx3s...
Found and reported 0 problems.

22.11. Executing OPT pass (performing simple optimizations).

22.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.

22.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
<suppressed ~2625 debug messages>
Removed a total of 875 cells.

22.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_ulx3s..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_soc.\cpu.$procmux$15183: \u_soc.cpu.intr_pending -> 1'0
      Replacing known input bits on port A of cell $flatten\u_soc.\cpu.$procmux$18446: \u_soc.cpu.addr -> { \u_soc.cpu.addr [19:1] 1'0 }
      Replacing known input bits on port A of cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procmux$13648: { $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$logic_or$src/soc_hdmi/hdmi/tmds_channel.sv:56$12305_Y \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_m [8:1] \u_soc.hdmi_module.hdmi.video_data [0] } -> { 1'0 \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_m [8:1] \u_soc.hdmi_module.hdmi.video_data [0] }
      Replacing known input bits on port B of cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procmux$13648: { $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$logic_or$src/soc_hdmi/hdmi/tmds_channel.sv:56$12305_Y \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_m [8] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$not$src/soc_hdmi/hdmi/tmds_channel.sv:80$12326_Y } -> { 1'1 \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_m [8] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$not$src/soc_hdmi/hdmi/tmds_channel.sv:80$12326_Y }
      Replacing known input bits on port A of cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$procmux$13719: { $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$logic_or$src/soc_hdmi/hdmi/tmds_channel.sv:56$12237_Y \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_m [8:1] \u_soc.hdmi_module.hdmi.video_data [8] } -> { 1'0 \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_m [8:1] \u_soc.hdmi_module.hdmi.video_data [8] }
      Replacing known input bits on port B of cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$procmux$13719: { $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$logic_or$src/soc_hdmi/hdmi/tmds_channel.sv:56$12237_Y \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_m [8] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$not$src/soc_hdmi/hdmi/tmds_channel.sv:80$12258_Y } -> { 1'1 \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_m [8] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$not$src/soc_hdmi/hdmi/tmds_channel.sv:80$12258_Y }
      Replacing known input bits on port A of cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$procmux$13790: { $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$logic_or$src/soc_hdmi/hdmi/tmds_channel.sv:56$12169_Y \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_m [8:1] \u_soc.hdmi_module.hdmi.video_data [16] } -> { 1'0 \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_m [8:1] \u_soc.hdmi_module.hdmi.video_data [16] }
      Replacing known input bits on port B of cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$procmux$13790: { $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$logic_or$src/soc_hdmi/hdmi/tmds_channel.sv:56$12169_Y \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_m [8] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$not$src/soc_hdmi/hdmi/tmds_channel.sv:80$12190_Y } -> { 1'1 \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_m [8] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$not$src/soc_hdmi/hdmi/tmds_channel.sv:80$12190_Y }
      Replacing known input bits on port B of cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13448: \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.source_product_description_info_frame_sent -> 1'1
      Replacing known input bits on port B of cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13469: \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.auxiliary_video_information_info_frame_sent -> 1'1
      Replacing known input bits on port B of cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13487: \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.audio_info_frame_sent -> 1'1
      Replacing known input bits on port A of cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13524: \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.sample_buffer_used -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$14825.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$14827.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$14835.
    dead port 2/33 on $pmux $flatten\u_soc.\cpu.$procmux$14843.
    dead port 18/33 on $pmux $flatten\u_soc.\cpu.$procmux$14843.
    dead port 20/33 on $pmux $flatten\u_soc.\cpu.$procmux$14843.
    dead port 1/4 on $pmux $flatten\u_soc.\cpu.$procmux$14877.
    dead port 2/4 on $pmux $flatten\u_soc.\cpu.$procmux$14877.
    dead port 3/4 on $pmux $flatten\u_soc.\cpu.$procmux$14877.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$14882.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$14919.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$14957.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.$procmux$15300.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.$procmux$15303.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15306.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15308.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15311.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.$procmux$15318.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15321.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15323.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15326.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.$procmux$15381.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15384.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15386.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15389.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15396.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15398.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15401.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15415.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.$procmux$15417.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15419.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15422.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.$procmux$15429.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15431.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15434.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.$procmux$15477.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15479.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15482.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.$procmux$15489.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15491.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15494.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.$procmux$15502.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.$procmux$15504.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15506.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15509.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.$procmux$15514.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.$procmux$15516.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15518.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15521.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.$procmux$15528.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15530.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$15533.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$16311.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.$procmux$16313.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$16315.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$16318.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.$procmux$17021.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17023.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17025.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17028.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.$procmux$17037.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17039.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17041.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17044.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.$procmux$17053.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17055.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17057.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17060.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17083.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17085.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17088.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17096.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17098.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17101.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17108.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17111.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17118.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17121.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17128.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17131.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17139.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17146.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17153.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17161.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17163.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17166.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17174.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17177.
    dead port 1/3 on $pmux $flatten\u_soc.\cpu.$procmux$17428.
    dead port 1/3 on $pmux $flatten\u_soc.\cpu.$procmux$17468.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$17998.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$18000.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.$procmux$18003.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18625.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18631.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18646.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18649.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18652.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18655.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18658.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18664.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18667.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18670.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18673.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18679.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18682.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18685.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18691.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18694.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18700.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18703.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18709.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18718.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18721.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18727.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18737.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18755.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18865.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18888.
    dead port 2/2 on $mux $flatten\u_soc.\cpu.\alu.$procmux$18949.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procmux$13638.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procmux$13644.
    dead port 2/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procmux$13650.
    dead port 2/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procmux$13656.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$procmux$13709.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$procmux$13715.
    dead port 2/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$procmux$13721.
    dead port 2/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$procmux$13727.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$procmux$13780.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$procmux$13786.
    dead port 2/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$procmux$13792.
    dead port 2/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$procmux$13798.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13237.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13240.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13243.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13246.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13252.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13255.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13258.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13261.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13267.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13270.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13273.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13279.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13282.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13285.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13291.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13294.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13300.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13303.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13309.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13315.
    dead port 2/2 on $mux $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13845.
    dead port 2/2 on $mux $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13851.
    dead port 2/2 on $mux $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13857.
Removed 155 multiplexer ports.
<suppressed ~3228 debug messages>

22.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_ulx3s.
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$15212: { $auto$opt_reduce.cc:137:opt_pmux$19311 $auto$opt_reduce.cc:137:opt_pmux$19309 }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$15227: { $auto$opt_reduce.cc:137:opt_pmux$19315 $auto$opt_reduce.cc:137:opt_pmux$19313 }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$14691: $auto$opt_reduce.cc:137:opt_pmux$19317
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$16611: $auto$opt_reduce.cc:137:opt_pmux$19319
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$16618: $auto$opt_reduce.cc:137:opt_pmux$19321
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$16627: $auto$opt_reduce.cc:137:opt_pmux$19323
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$16646: $auto$opt_reduce.cc:137:opt_pmux$19325
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$16661: $auto$opt_reduce.cc:137:opt_pmux$19327
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$16678: $auto$opt_reduce.cc:137:opt_pmux$19329
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$16698: $auto$opt_reduce.cc:137:opt_pmux$19331
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$16714: $auto$opt_reduce.cc:137:opt_pmux$19333
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$16732: $auto$opt_reduce.cc:137:opt_pmux$19335
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$16753: $auto$opt_reduce.cc:137:opt_pmux$19337
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$16770: $auto$opt_reduce.cc:137:opt_pmux$19339
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$16789: $auto$opt_reduce.cc:137:opt_pmux$19341
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$16814: $auto$opt_reduce.cc:137:opt_pmux$19343
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$16832: $auto$opt_reduce.cc:137:opt_pmux$19345
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$16852: $auto$opt_reduce.cc:137:opt_pmux$19347
    New ctrl vector for $pmux cell $flatten\u_soc.$procmux$14292: $auto$opt_reduce.cc:137:opt_pmux$19349
    New ctrl vector for $pmux cell $flatten\u_soc.$procmux$14325: { $flatten\u_soc.$procmux$14067_CMP $auto$opt_reduce.cc:137:opt_pmux$19351 }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$17133: { $flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:456$10359_Y $auto$opt_reduce.cc:137:opt_pmux$19353 }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$17971: $auto$opt_reduce.cc:137:opt_pmux$19355
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$17977: $auto$opt_reduce.cc:137:opt_pmux$19357
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$17985: $auto$opt_reduce.cc:137:opt_pmux$19359
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18466: { $auto$opt_reduce.cc:137:opt_pmux$19361 $flatten\u_soc.\cpu.\alu.$procmux$18462_CMP }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18476: { $auto$opt_reduce.cc:137:opt_pmux$19363 $flatten\u_soc.\cpu.\alu.$procmux$18472_CMP }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18486: { $auto$opt_reduce.cc:137:opt_pmux$19365 $flatten\u_soc.\cpu.\alu.$procmux$18482_CMP }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18496: { $auto$opt_reduce.cc:137:opt_pmux$19367 $flatten\u_soc.\cpu.\alu.$procmux$18492_CMP }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18506: { $auto$opt_reduce.cc:137:opt_pmux$19369 $flatten\u_soc.\cpu.\alu.$procmux$18502_CMP }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18516: { $auto$opt_reduce.cc:137:opt_pmux$19371 $flatten\u_soc.\cpu.\alu.$procmux$18512_CMP }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18526: { $auto$opt_reduce.cc:137:opt_pmux$19373 $flatten\u_soc.\cpu.\alu.$procmux$18522_CMP }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18536: { $auto$opt_reduce.cc:137:opt_pmux$19375 $flatten\u_soc.\cpu.\alu.$procmux$18532_CMP }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18546: { $auto$opt_reduce.cc:137:opt_pmux$19377 $flatten\u_soc.\cpu.\alu.$procmux$18542_CMP }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18556: { $auto$opt_reduce.cc:137:opt_pmux$19379 $flatten\u_soc.\cpu.\alu.$procmux$18552_CMP }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18566: { $auto$opt_reduce.cc:137:opt_pmux$19381 $flatten\u_soc.\cpu.\alu.$procmux$18562_CMP }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18576: { $auto$opt_reduce.cc:137:opt_pmux$19383 $flatten\u_soc.\cpu.\alu.$procmux$18572_CMP }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18586: { $auto$opt_reduce.cc:137:opt_pmux$19385 $flatten\u_soc.\cpu.\alu.$procmux$18582_CMP }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18596: { $auto$opt_reduce.cc:137:opt_pmux$19387 $flatten\u_soc.\cpu.\alu.$procmux$18592_CMP }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18606: { $auto$opt_reduce.cc:137:opt_pmux$19389 $flatten\u_soc.\cpu.\alu.$procmux$18602_CMP }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18616: { $auto$opt_reduce.cc:137:opt_pmux$19391 $flatten\u_soc.\cpu.\alu.$procmux$18612_CMP }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18758: $auto$opt_reduce.cc:137:opt_pmux$19393
    New ctrl vector for $pmux cell $flatten\u_soc.$procmux$14189: { $flatten\u_soc.$procmux$14067_CMP $auto$opt_reduce.cc:137:opt_pmux$19395 }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18771: $auto$opt_reduce.cc:137:opt_pmux$19397
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18787: $auto$opt_reduce.cc:137:opt_pmux$19399
    New ctrl vector for $pmux cell $flatten\u_soc.$procmux$14226: $auto$opt_reduce.cc:137:opt_pmux$19401
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18810: $auto$opt_reduce.cc:137:opt_pmux$19403
    New ctrl vector for $pmux cell $flatten\u_soc.$procmux$14242: $auto$opt_reduce.cc:137:opt_pmux$19405
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18857: { $auto$opt_reduce.cc:137:opt_pmux$19407 $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:431$9713_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9722_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:431$9715_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9724_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9726_Y }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18893: { $flatten\u_soc.\cpu.\alu.$procmux$18785_CTRL $auto$opt_reduce.cc:137:opt_pmux$19409 $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:427$9700_Y $flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:839$10830_Y }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18900: { $flatten\u_soc.\cpu.\alu.$procmux$18785_CTRL $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:416$9683_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:416$9684_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:415$9680_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:415$9681_Y $auto$opt_reduce.cc:137:opt_pmux$19413 $auto$opt_reduce.cc:137:opt_pmux$19411 $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:494$9777_Y }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18915: { $flatten\u_soc.\cpu.\alu.$procmux$18785_CTRL $auto$opt_reduce.cc:137:opt_pmux$19415 }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18941: { $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:431$9711_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9718_Y $auto$opt_reduce.cc:137:opt_pmux$19417 }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.\alu.$procmux$18966: $auto$opt_reduce.cc:137:opt_pmux$19419
    New ctrl vector for $pmux cell $flatten\u_soc.\hdmi_module.$procmux$14478: { $flatten\u_soc.\hdmi_module.$procmux$14480_CMP $auto$opt_reduce.cc:137:opt_pmux$19421 }
    New ctrl vector for $pmux cell $flatten\u_soc.\hdmi_module.$procmux$14495: { $flatten\u_soc.\hdmi_module.$eq$src/soc_hdmi/z8086hdmi.sv:287$10988_Y $auto$opt_reduce.cc:137:opt_pmux$19423 }
    New ctrl vector for $pmux cell $flatten\u_soc.\hdmi_module.$procmux$14509: { $flatten\u_soc.\hdmi_module.$eq$src/soc_hdmi/z8086hdmi.sv:287$10988_Y $auto$opt_reduce.cc:137:opt_pmux$19425 }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.$procmux$14515:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\u_soc.\hdmi_module.$0$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_EN[15:0]$10959
      New ports: A=1'0, B=1'1, Y=$flatten\u_soc.\hdmi_module.$0$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_EN[15:0]$10959 [0]
      New connections: $flatten\u_soc.\hdmi_module.$0$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_EN[15:0]$10959 [15:1] = { $flatten\u_soc.\hdmi_module.$0$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_EN[15:0]$10959 [0] $flatten\u_soc.\hdmi_module.$0$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_EN[15:0]$10959 [0] $flatten\u_soc.\hdmi_module.$0$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_EN[15:0]$10959 [0] $flatten\u_soc.\hdmi_module.$0$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_EN[15:0]$10959 [0] $flatten\u_soc.\hdmi_module.$0$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_EN[15:0]$10959 [0] $flatten\u_soc.\hdmi_module.$0$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_EN[15:0]$10959 [0] $flatten\u_soc.\hdmi_module.$0$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_EN[15:0]$10959 [0] $flatten\u_soc.\hdmi_module.$0$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_EN[15:0]$10959 [0] $flatten\u_soc.\hdmi_module.$0$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_EN[15:0]$10959 [0] $flatten\u_soc.\hdmi_module.$0$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_EN[15:0]$10959 [0] $flatten\u_soc.\hdmi_module.$0$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_EN[15:0]$10959 [0] $flatten\u_soc.\hdmi_module.$0$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_EN[15:0]$10959 [0] $flatten\u_soc.\hdmi_module.$0$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_EN[15:0]$10959 [0] $flatten\u_soc.\hdmi_module.$0$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_EN[15:0]$10959 [0] $flatten\u_soc.\hdmi_module.$0$memwr$\settings_mem$src/soc_hdmi/z8086hdmi.sv:122$10939_EN[15:0]$10959 [0] }
    New ctrl vector for $pmux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$procmux$13693: { $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procmux$13627_CMP $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procmux$13626_CMP $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procmux$13624_CMP $auto$opt_reduce.cc:137:opt_pmux$19427 }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13843:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\u_soc.\hdmi_module.\u_vram.$procmux$13843_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_soc.\hdmi_module.\u_vram.$procmux$13843_Y [0]
      New connections: $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13843_Y [15:1] = { $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13843_Y [0] $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13843_Y [0] $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13843_Y [0] $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13843_Y [0] $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13843_Y [0] $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13843_Y [0] $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13843_Y [0] $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13843_Y [0] $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13843_Y [0] $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13843_Y [0] $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13843_Y [0] $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13843_Y [0] $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13843_Y [0] $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13843_Y [0] $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13843_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\ram.$procmux$13109:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_soc.\ram.$0$memwr$\mem$src/soc_hdmi/spram.sv:28$11966_EN[7:0]$11970
      New ports: A=1'0, B=1'1, Y=$flatten\u_soc.\ram.$0$memwr$\mem$src/soc_hdmi/spram.sv:28$11966_EN[7:0]$11970 [0]
      New connections: $flatten\u_soc.\ram.$0$memwr$\mem$src/soc_hdmi/spram.sv:28$11966_EN[7:0]$11970 [7:1] = { $flatten\u_soc.\ram.$0$memwr$\mem$src/soc_hdmi/spram.sv:28$11966_EN[7:0]$11970 [0] $flatten\u_soc.\ram.$0$memwr$\mem$src/soc_hdmi/spram.sv:28$11966_EN[7:0]$11970 [0] $flatten\u_soc.\ram.$0$memwr$\mem$src/soc_hdmi/spram.sv:28$11966_EN[7:0]$11970 [0] $flatten\u_soc.\ram.$0$memwr$\mem$src/soc_hdmi/spram.sv:28$11966_EN[7:0]$11970 [0] $flatten\u_soc.\ram.$0$memwr$\mem$src/soc_hdmi/spram.sv:28$11966_EN[7:0]$11970 [0] $flatten\u_soc.\ram.$0$memwr$\mem$src/soc_hdmi/spram.sv:28$11966_EN[7:0]$11970 [0] $flatten\u_soc.\ram.$0$memwr$\mem$src/soc_hdmi/spram.sv:28$11966_EN[7:0]$11970 [0] }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$14527: { $flatten\u_soc.\cpu.$procmux$14560_CMP $flatten\u_soc.\cpu.$procmux$14559_CMP $flatten\u_soc.\cpu.$procmux$14558_CMP $flatten\u_soc.\cpu.$procmux$14557_CMP $flatten\u_soc.\cpu.$procmux$14556_CMP $flatten\u_soc.\cpu.$procmux$14555_CMP $flatten\u_soc.\cpu.$procmux$14554_CMP $auto$opt_reduce.cc:137:opt_pmux$19433 $flatten\u_soc.\cpu.$procmux$14551_CMP $flatten\u_soc.\cpu.$procmux$14550_CMP $flatten\u_soc.\cpu.$procmux$14549_CMP $flatten\u_soc.\cpu.$procmux$14548_CMP $flatten\u_soc.\cpu.$procmux$14547_CMP $auto$opt_reduce.cc:137:opt_pmux$19431 $auto$opt_reduce.cc:137:opt_pmux$19429 $flatten\u_soc.\cpu.$procmux$14542_CMP $flatten\u_soc.\cpu.$procmux$14541_CMP $flatten\u_soc.\cpu.$procmux$14540_CMP $flatten\u_soc.\cpu.$procmux$14539_CMP $flatten\u_soc.\cpu.$procmux$14538_CMP $flatten\u_soc.\cpu.$procmux$14537_CMP $flatten\u_soc.\cpu.$procmux$14536_CMP $flatten\u_soc.\cpu.$procmux$14535_CMP $flatten\u_soc.\cpu.$procmux$14534_CMP $flatten\u_soc.\cpu.$procmux$14533_CMP $flatten\u_soc.\cpu.$procmux$14532_CMP $flatten\u_soc.\cpu.$procmux$14531_CMP $flatten\u_soc.\cpu.$procmux$14530_CMP $flatten\u_soc.\cpu.$procmux$14529_CMP $flatten\u_soc.\cpu.$procmux$14528_CMP }
    New ctrl vector for $pmux cell $flatten\u_soc.\uart.$procmux$14040: { $flatten\u_soc.\uart.$procmux$14008_CMP $flatten\u_soc.\uart.$procmux$14004_CTRL $auto$opt_reduce.cc:137:opt_pmux$19435 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$19416: { $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:375$9678_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:431$9713_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9717_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9722_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9724_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9726_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$19396: { $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:375$9678_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:415$9680_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:415$9681_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:416$9683_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:416$9684_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:425$9693_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:426$9695_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:426$9696_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:426$9698_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:427$9700_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:427$9701_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:431$9710_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:431$9711_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:431$9713_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:431$9715_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9717_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9718_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9722_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9724_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9726_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:475$9763_Y $flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:839$10831_Y $flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:839$10830_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$19398: { $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:375$9678_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:415$9680_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:415$9681_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:416$9683_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:416$9684_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:425$9691_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:425$9693_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:431$9710_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:431$9711_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:431$9713_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:431$9715_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9717_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9718_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9722_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9724_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9726_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:475$9763_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:494$9777_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$19402: { $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:375$9678_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:415$9680_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:415$9681_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:416$9683_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:416$9684_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:426$9695_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:427$9700_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:431$9710_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:431$9711_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:431$9713_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:431$9715_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9717_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9718_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9722_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9724_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9726_Y $flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:839$10830_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$19406: { $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:375$9678_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9717_Y $flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9718_Y }
  Optimizing cells in module \top_ulx3s.
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\u_vram.$procmux$13860:
      Old ports: A=16'0000000000000000, B=$flatten\u_soc.\hdmi_module.\u_vram.$2$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12140, Y=$flatten\u_soc.\hdmi_module.\u_vram.$0$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12133
      New ports: A=1'0, B=$flatten\u_soc.\hdmi_module.\u_vram.$procmux$13843_Y [0], Y=$flatten\u_soc.\hdmi_module.\u_vram.$0$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12133 [0]
      New connections: $flatten\u_soc.\hdmi_module.\u_vram.$0$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12133 [15:1] = { $flatten\u_soc.\hdmi_module.\u_vram.$0$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12133 [0] $flatten\u_soc.\hdmi_module.\u_vram.$0$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12133 [0] $flatten\u_soc.\hdmi_module.\u_vram.$0$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12133 [0] $flatten\u_soc.\hdmi_module.\u_vram.$0$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12133 [0] $flatten\u_soc.\hdmi_module.\u_vram.$0$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12133 [0] $flatten\u_soc.\hdmi_module.\u_vram.$0$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12133 [0] $flatten\u_soc.\hdmi_module.\u_vram.$0$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12133 [0] $flatten\u_soc.\hdmi_module.\u_vram.$0$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12133 [0] $flatten\u_soc.\hdmi_module.\u_vram.$0$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12133 [0] $flatten\u_soc.\hdmi_module.\u_vram.$0$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12133 [0] $flatten\u_soc.\hdmi_module.\u_vram.$0$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12133 [0] $flatten\u_soc.\hdmi_module.\u_vram.$0$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12133 [0] $flatten\u_soc.\hdmi_module.\u_vram.$0$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12133 [0] $flatten\u_soc.\hdmi_module.\u_vram.$0$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12133 [0] $flatten\u_soc.\hdmi_module.\u_vram.$0$memwr$\mem$boards/ULX3S/vram_ecp5.sv:48$12129_EN[15:0]$12133 [0] }
  Optimizing cells in module \top_ulx3s.
Performed a total of 77 changes.

22.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

22.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18996 ($dff) from module top_ulx3s (removing D path).
Handling D = Q on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procdff$19038 ($dff) from module top_ulx3s (removing D path).
Setting constant 1-bit at position 7 on $flatten\u_soc.$procdff$19102 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 0 on $flatten\u_soc.\cpu.$procdff$19164 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 3 on $flatten\u_soc.\hdmi_module.\hdmi.$procdff$18999 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 5 on $flatten\u_soc.\hdmi_module.\hdmi.$procdff$18999 ($dff) from module top_ulx3s.

22.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..
Removed 2 unused cells and 951 unused wires.
<suppressed ~21 debug messages>

22.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.
<suppressed ~9 debug messages>

22.11.9. Rerunning OPT passes. (Maybe there is more to do..)

22.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_ulx3s..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_soc.\cpu.$procmux$15172: $flatten\u_soc.\cpu.$procmux$15169_Y -> 1'0
  Analyzing evaluation results.
    dead port 1/5 on $pmux $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$procmux$13700.
    dead port 2/5 on $pmux $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$procmux$13700.
    dead port 1/5 on $pmux $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$procmux$13771.
    dead port 2/5 on $pmux $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$procmux$13771.
Removed 4 multiplexer ports.
<suppressed ~2287 debug messages>

22.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_ulx3s.
    New ctrl vector for $pmux cell $flatten\u_soc.$procmux$14054: $auto$opt_reduce.cc:137:opt_pmux$19439
    New ctrl vector for $pmux cell $flatten\u_soc.\uart.$procmux$13877: { $flatten\u_soc.\uart.$procmux$13903_CMP $flatten\u_soc.\uart.$procmux$13902_CMP $flatten\u_soc.\uart.$procmux$13893_CMP $auto$opt_reduce.cc:137:opt_pmux$19441 }
    New ctrl vector for $pmux cell $flatten\u_soc.\uart.$procmux$13908: { $flatten\u_soc.\uart.$procmux$13903_CMP $auto$opt_reduce.cc:137:opt_pmux$19443 }
    New ctrl vector for $pmux cell $flatten\u_soc.\uart.$procmux$13999: { $flatten\u_soc.\uart.$procmux$14011_CMP $auto$opt_reduce.cc:137:opt_pmux$19445 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$19440: { $flatten\u_soc.\uart.$procmux$13887_CMP $flatten\u_soc.\uart.$procmux$13878_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$19442: { $flatten\u_soc.\uart.$procmux$13902_CMP $flatten\u_soc.\uart.$procmux$13893_CMP $flatten\u_soc.\uart.$procmux$13887_CMP $flatten\u_soc.\uart.$procmux$13878_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$19444: { $flatten\u_soc.\uart.$procmux$14008_CMP $flatten\u_soc.\uart.$procmux$14004_CMP $flatten\u_soc.\uart.$procmux$14000_CMP }
  Optimizing cells in module \top_ulx3s.
Performed a total of 8 changes.

22.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

22.11.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_soc.\cpu.$procdff$19165 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 1 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procdff$19034 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 0 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18994 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 1 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18994 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 2 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18994 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 3 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18994 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 4 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18994 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 5 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18994 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 6 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18994 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 7 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18994 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 8 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18994 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 9 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18994 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 10 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18994 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 11 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18994 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 12 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18994 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 13 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18994 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 14 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18994 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 15 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18994 ($dff) from module top_ulx3s.

22.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..
Removed 1 unused cells and 12 unused wires.
<suppressed ~2 debug messages>

22.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.
<suppressed ~2 debug messages>

22.11.16. Rerunning OPT passes. (Maybe there is more to do..)

22.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_ulx3s..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2275 debug messages>

22.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_ulx3s.
Performed a total of 0 changes.

22.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
Removed a total of 0 cells.

22.11.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$19446 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 0 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18995 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 1 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18995 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 2 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18995 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 3 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18995 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 4 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18995 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 5 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18995 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 6 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18995 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 7 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18995 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 8 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18995 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 9 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18995 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 10 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18995 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 11 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18995 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 12 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18995 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 13 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18995 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 14 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18995 ($dff) from module top_ulx3s.
Setting constant 0-bit at position 15 on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.\u_acr.$procdff$18995 ($dff) from module top_ulx3s.

22.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

22.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.
<suppressed ~3 debug messages>

22.11.23. Rerunning OPT passes. (Maybe there is more to do..)

22.11.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_ulx3s..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13439: \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.last_clk_audio_counter_wrap -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13588.
    dead port 2/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13588.
    dead port 1/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13594.
    dead port 2/2 on $mux $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13594.
Removed 4 multiplexer ports.
<suppressed ~2267 debug messages>

22.11.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_ulx3s.
  Optimizing cells in module \top_ulx3s.
Performed a total of 1 changes.

22.11.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
Removed a total of 0 cells.

22.11.27. Executing OPT_DFF pass (perform DFF optimizations).

22.11.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..
Removed 3 unused cells and 9 unused wires.
<suppressed ~5 debug messages>

22.11.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.

22.11.30. Rerunning OPT passes. (Maybe there is more to do..)

22.11.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_ulx3s..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2266 debug messages>

22.11.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_ulx3s.
Performed a total of 0 changes.

22.11.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
Removed a total of 0 cells.

22.11.34. Executing OPT_DFF pass (perform DFF optimizations).

22.11.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..

22.11.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.

22.11.37. Finished fast OPT passes. (There is nothing left to do.)

22.12. Executing FSM pass (extract and optimize FSM).

22.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register top_ulx3s.u_soc.cpu.bus_state.
Not marking top_ulx3s.u_soc.cpu.loader_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top_ulx3s.u_soc.hdmi_module.hdmi.mode as FSM state register:
    Register has an initialization value.
Not marking top_ulx3s.u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.packet_type as FSM state register:
    Register has an initialization value.
Not marking top_ulx3s.u_soc.hdmi_module.settings_addr_b as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top_ulx3s.u_soc.state.

22.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_soc.cpu.bus_state' from module `\top_ulx3s'.
  found $dff cell for state register: $flatten\u_soc.\cpu.$procdff$19258
  root of input selection tree: $flatten\u_soc.\cpu.$0\bus_state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \u_soc.cpu_reset_n
  found state code: 2'00
  found ctrl input: $flatten\u_soc.\cpu.$procmux$16867_CMP
  found ctrl input: $flatten\u_soc.\cpu.$procmux$17135_CMP
  found ctrl input: $flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:456$10359_Y
  found ctrl input: $flatten\u_soc.\cpu.$procmux$17137_CMP
  found ctrl input: \u_soc.ready
  found ctrl input: \u_soc.cpu.addr [0]
  found ctrl input: $flatten\u_soc.\cpu.$and$src/z8086/z8086.sv:352$10283_Y
  found state code: 2'11
  found ctrl input: \u_soc.cpu.bus_pending
  found ctrl input: $flatten\u_soc.\cpu.$and$src/z8086/z8086.sv:325$10266_Y
  found state code: 2'01
  found ctrl input: $flatten\u_soc.\cpu.$and$src/z8086/z8086.sv:319$10262_Y
  found state code: 2'10
  found ctrl output: $flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:456$10359_Y
  found ctrl output: $flatten\u_soc.\cpu.$procmux$16867_CMP
  found ctrl output: $flatten\u_soc.\cpu.$procmux$17135_CMP
  found ctrl output: $flatten\u_soc.\cpu.$procmux$17137_CMP
  ctrl inputs: { \u_soc.cpu_reset_n \u_soc.ready $flatten\u_soc.\cpu.$and$src/z8086/z8086.sv:352$10283_Y $flatten\u_soc.\cpu.$and$src/z8086/z8086.sv:325$10266_Y $flatten\u_soc.\cpu.$and$src/z8086/z8086.sv:319$10262_Y \u_soc.cpu.bus_pending \u_soc.cpu.addr [0] }
  ctrl outputs: { $flatten\u_soc.\cpu.$procmux$17137_CMP $flatten\u_soc.\cpu.$procmux$17135_CMP $flatten\u_soc.\cpu.$procmux$16867_CMP $flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:456$10359_Y $flatten\u_soc.\cpu.$0\bus_state[1:0] }
  transition:       2'00 7'0------ ->       2'00 6'100000
  transition:       2'00 7'1--0-0- ->       2'00 6'100000
  transition:       2'00 7'1--1-0- ->       2'01 6'100001
  transition:       2'00 7'1---01- ->       2'01 6'100001
  transition:       2'00 7'1---11- ->       2'10 6'100010
  transition:       2'10 7'0------ ->       2'00 6'001000
  transition:       2'10 7'10----- ->       2'10 6'001010
  transition:       2'10 7'11----0 ->       2'00 6'001000
  transition:       2'10 7'11----1 ->       2'10 6'001010
  transition:       2'01 7'0------ ->       2'00 6'000100
  transition:       2'01 7'100---- ->       2'01 6'000101
  transition:       2'01 7'101---- ->       2'11 6'000111
  transition:       2'01 7'11----- ->       2'00 6'000100
  transition:       2'11 7'0------ ->       2'00 6'010000
  transition:       2'11 7'10----- ->       2'11 6'010011
  transition:       2'11 7'11----- ->       2'00 6'010000
Extracting FSM `\u_soc.state' from module `\top_ulx3s'.
  found $dff cell for state register: $flatten\u_soc.$procdff$19106
  root of input selection tree: $flatten\u_soc.$0\state[2:0]
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$19351
  found ctrl input: $flatten\u_soc.$procmux$14067_CMP
  found state code: 3'000
  found ctrl input: $flatten\u_soc.$and$src/soc_hdmi/z8086soc.sv:184$11090_Y
  found ctrl input: $flatten\u_soc.$and$src/soc_hdmi/z8086soc.sv:205$11092_Y
  found ctrl input: $flatten\u_soc.$and$src/soc_hdmi/z8086soc.sv:147$11077_Y
  found ctrl input: \u_soc.cpu.word
  found state code: 3'010
  found state code: 3'001
  found ctrl input: \u_soc.cpu.rd
  found ctrl input: \u_soc.cpu.wr
  found state code: 3'011
  found state code: 3'100
  found ctrl output: $flatten\u_soc.$procmux$14192_CMP
  found ctrl output: $flatten\u_soc.$procmux$14176_CMP
  found ctrl output: $flatten\u_soc.$procmux$14143_CMP
  found ctrl output: $flatten\u_soc.$procmux$14067_CMP
  found ctrl output: $flatten\u_soc.$procmux$14046_CMP
  found ctrl output: $flatten\u_soc.$eq$src/soc_hdmi/z8086soc.sv:149$11083_Y
  found ctrl output: $flatten\u_soc.$eq$src/soc_hdmi/z8086soc.sv:146$11073_Y
  ctrl inputs: { $flatten\u_soc.$and$src/soc_hdmi/z8086soc.sv:147$11077_Y $flatten\u_soc.$and$src/soc_hdmi/z8086soc.sv:184$11090_Y $flatten\u_soc.$and$src/soc_hdmi/z8086soc.sv:205$11092_Y \u_soc.cpu.word \u_soc.cpu.rd \u_soc.cpu.wr $auto$opt_reduce.cc:137:opt_pmux$19351 }
  ctrl outputs: { $flatten\u_soc.$eq$src/soc_hdmi/z8086soc.sv:146$11073_Y $flatten\u_soc.$eq$src/soc_hdmi/z8086soc.sv:149$11083_Y $flatten\u_soc.$0\state[2:0] $flatten\u_soc.$procmux$14046_CMP $flatten\u_soc.$procmux$14067_CMP $flatten\u_soc.$procmux$14143_CMP $flatten\u_soc.$procmux$14176_CMP $flatten\u_soc.$procmux$14192_CMP }
  transition:      3'000 7'000---- ->      3'000 10'0000001000
  transition:      3'000 7'1000--- ->      3'000 10'0000001000
  transition:      3'000 7'1001--- ->      3'010 10'0001001000
  transition:      3'000 7'-010--- ->      3'000 10'0000001000
  transition:      3'000 7'-011--- ->      3'001 10'0000101000
  transition:      3'000 7'-1--00- ->      3'000 10'0000001000
  transition:      3'000 7'-1-001- ->      3'011 10'0001101000
  transition:      3'000 7'-1-101- ->      3'000 10'0000001000
  transition:      3'000 7'-1--1-- ->      3'100 10'0010001000
  transition:      3'100 7'------- ->      3'000 10'0000010000
  transition:      3'010 7'------- ->      3'000 10'1000000001
  transition:      3'001 7'------- ->      3'000 10'0100000010
  transition:      3'011 7'------- ->      3'000 10'0000000100

22.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_soc.state$19453' from module `\top_ulx3s'.
  Removing unused input signal $auto$opt_reduce.cc:137:opt_pmux$19351.
Optimizing FSM `$fsm$\u_soc.cpu.bus_state$19447' from module `\top_ulx3s'.

22.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

22.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_soc.cpu.bus_state$19447' from module `\top_ulx3s'.
  Removing unused output signal $flatten\u_soc.\cpu.$0\bus_state[1:0] [0].
  Removing unused output signal $flatten\u_soc.\cpu.$0\bus_state[1:0] [1].
Optimizing FSM `$fsm$\u_soc.state$19453' from module `\top_ulx3s'.
  Removing unused output signal $flatten\u_soc.$0\state[2:0] [0].
  Removing unused output signal $flatten\u_soc.$0\state[2:0] [1].
  Removing unused output signal $flatten\u_soc.$0\state[2:0] [2].

22.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_soc.cpu.bus_state$19447' from module `\top_ulx3s' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_soc.state$19453' from module `\top_ulx3s' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----

22.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_soc.cpu.bus_state$19447' from module `top_ulx3s':
-------------------------------------

  Information on FSM $fsm$\u_soc.cpu.bus_state$19447 (\u_soc.cpu.bus_state):

  Number of input signals:    7
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \u_soc.cpu.addr [0]
    1: \u_soc.cpu.bus_pending
    2: $flatten\u_soc.\cpu.$and$src/z8086/z8086.sv:319$10262_Y
    3: $flatten\u_soc.\cpu.$and$src/z8086/z8086.sv:325$10266_Y
    4: $flatten\u_soc.\cpu.$and$src/z8086/z8086.sv:352$10283_Y
    5: \u_soc.ready
    6: \u_soc.cpu_reset_n

  Output signals:
    0: $flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:456$10359_Y
    1: $flatten\u_soc.\cpu.$procmux$16867_CMP
    2: $flatten\u_soc.\cpu.$procmux$17135_CMP
    3: $flatten\u_soc.\cpu.$procmux$17137_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'1--0-0-   ->     0 4'1000
      1:     0 7'0------   ->     0 4'1000
      2:     0 7'1---11-   ->     1 4'1000
      3:     0 7'1--1-0-   ->     2 4'1000
      4:     0 7'1---01-   ->     2 4'1000
      5:     1 7'11----0   ->     0 4'0010
      6:     1 7'0------   ->     0 4'0010
      7:     1 7'11----1   ->     1 4'0010
      8:     1 7'10-----   ->     1 4'0010
      9:     2 7'11-----   ->     0 4'0001
     10:     2 7'0------   ->     0 4'0001
     11:     2 7'100----   ->     2 4'0001
     12:     2 7'101----   ->     3 4'0001
     13:     3 7'11-----   ->     0 4'0100
     14:     3 7'0------   ->     0 4'0100
     15:     3 7'10-----   ->     3 4'0100

-------------------------------------

FSM `$fsm$\u_soc.state$19453' from module `top_ulx3s':
-------------------------------------

  Information on FSM $fsm$\u_soc.state$19453 (\u_soc.state):

  Number of input signals:    6
  Number of output signals:   7
  Number of state bits:       5

  Input signals:
    0: \u_soc.cpu.wr
    1: \u_soc.cpu.rd
    2: \u_soc.cpu.word
    3: $flatten\u_soc.$and$src/soc_hdmi/z8086soc.sv:205$11092_Y
    4: $flatten\u_soc.$and$src/soc_hdmi/z8086soc.sv:184$11090_Y
    5: $flatten\u_soc.$and$src/soc_hdmi/z8086soc.sv:147$11077_Y

  Output signals:
    0: $flatten\u_soc.$procmux$14192_CMP
    1: $flatten\u_soc.$procmux$14176_CMP
    2: $flatten\u_soc.$procmux$14143_CMP
    3: $flatten\u_soc.$procmux$14067_CMP
    4: $flatten\u_soc.$procmux$14046_CMP
    5: $flatten\u_soc.$eq$src/soc_hdmi/z8086soc.sv:149$11083_Y
    6: $flatten\u_soc.$eq$src/soc_hdmi/z8086soc.sv:146$11073_Y

  State encoding:
    0:    5'----1
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'-1--00   ->     0 7'0001000
      1:     0 6'-1-101   ->     0 7'0001000
      2:     0 6'1000--   ->     0 7'0001000
      3:     0 6'-010--   ->     0 7'0001000
      4:     0 6'000---   ->     0 7'0001000
      5:     0 6'-1--1-   ->     1 7'0001000
      6:     0 6'1001--   ->     2 7'0001000
      7:     0 6'-011--   ->     3 7'0001000
      8:     0 6'-1-001   ->     4 7'0001000
      9:     1 6'------   ->     0 7'0010000
     10:     2 6'------   ->     0 7'1000001
     11:     3 6'------   ->     0 7'0100010
     12:     4 6'------   ->     0 7'0000100

-------------------------------------

22.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_soc.cpu.bus_state$19447' from module `\top_ulx3s'.
Mapping FSM `$fsm$\u_soc.state$19453' from module `\top_ulx3s'.

22.13. Executing OPT pass (performing simple optimizations).

22.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.
<suppressed ~2 debug messages>

22.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

22.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_ulx3s..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2245 debug messages>

22.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_ulx3s.
Performed a total of 0 changes.

22.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
Removed a total of 0 cells.

22.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$19281 ($dff) from module top_ulx3s (D = { \btn [1] \ctr [23:18] }, Q = \o_led [6:0], rval = 7'0000000).
Adding SRST signal on $procdff$19280 ($dff) from module top_ulx3s (D = $add$boards/ULX3S/top_ulx3s.sv:36$2_Y, Q = \ctr, rval = 0).
Adding EN signal on $flatten\u_soc.\uart.$procdff$19101 ($adff) from module top_ulx3s (D = $flatten\u_soc.\uart.$0\tx_counter[8:0], Q = \u_soc.uart.tx_counter).
Adding EN signal on $flatten\u_soc.\uart.$procdff$19096 ($adff) from module top_ulx3s (D = $flatten\u_soc.\uart.$0\tx_shift[7:0], Q = \u_soc.uart.tx_shift).
Adding EN signal on $flatten\u_soc.\uart.$procdff$19091 ($adff) from module top_ulx3s (D = $flatten\u_soc.\uart.$0\tx_state[3:0], Q = \u_soc.uart.tx_state).
Adding EN signal on $flatten\u_soc.\uart.$procdff$19086 ($adff) from module top_ulx3s (D = $flatten\u_soc.\uart.$0\uart_tx[0:0], Q = \u_soc.uart.uart_tx).
Adding EN signal on $flatten\u_soc.\uart.$procdff$19079 ($adff) from module top_ulx3s (D = $flatten\u_soc.\uart.$0\rx_bit_counter[3:0], Q = \u_soc.uart.rx_bit_counter).
Adding EN signal on $flatten\u_soc.\uart.$procdff$19074 ($adff) from module top_ulx3s (D = $flatten\u_soc.\uart.$0\rx_sample_counter[4:0], Q = \u_soc.uart.rx_sample_counter).
Adding EN signal on $flatten\u_soc.\uart.$procdff$19069 ($adff) from module top_ulx3s (D = { \u_soc.uart.uart_rx_sync2 \u_soc.uart.rx_shift [7:1] }, Q = \u_soc.uart.rx_shift).
Adding EN signal on $flatten\u_soc.\uart.$procdff$19064 ($adff) from module top_ulx3s (D = $flatten\u_soc.\uart.$0\rx_state[3:0], Q = \u_soc.uart.rx_state).
Adding EN signal on $flatten\u_soc.\uart.$procdff$19054 ($adff) from module top_ulx3s (D = \u_soc.uart.rx_shift, Q = \u_soc.uart.rx_data).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\u_vram.$procdff$19046 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\u_vram.$memrd$\mem$boards/ULX3S/vram_ecp5.sv:53$12142_DATA, Q = \u_soc.hdmi_module.u_vram.douta, rval = 16'0000000000000000).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\u_vram.$procdff$19045 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\u_vram.$memrd$\mem$boards/ULX3S/vram_ecp5.sv:62$12145_DATA, Q = \u_soc.hdmi_module.u_vram.doutb, rval = 16'0000000000000000).
Adding EN signal on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procdff$19027 ($dff) from module top_ulx3s (D = 1'0, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.sample_buffer_ready).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procdff$19022 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13441_Y, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.last_clk_audio_counter_wrap, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$19630 ($sdff) from module top_ulx3s (D = 1'0, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.last_clk_audio_counter_wrap).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procdff$19021 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13462_Y, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.source_product_description_info_frame_sent, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$19632 ($sdff) from module top_ulx3s (D = 1'1, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.source_product_description_info_frame_sent).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procdff$19020 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13480_Y, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.auxiliary_video_information_info_frame_sent, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$19640 ($sdff) from module top_ulx3s (D = 1'1, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.auxiliary_video_information_info_frame_sent).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procdff$19019 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13495_Y, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.audio_info_frame_sent, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$19648 ($sdff) from module top_ulx3s (D = 1'1, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.audio_info_frame_sent).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procdff$19016 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13528_Y, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.sample_buffer_used, rval = 1'0).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procdff$19015 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13554_Y, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.packet_type, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$19661 ($sdff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13552_Y, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.packet_type).
Adding EN signal on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$procdff$19014 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$add$src/soc_hdmi/hdmi/packet_assembler.sv:34$11463_Y, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.counter).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$procdff$19013 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$procmux$13177_Y, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.parity[4], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$19664 ($sdff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$procmux$13177_Y, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.parity[4]).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$procdff$19012 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$procmux$13188_Y, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.parity[3], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$19672 ($sdff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$procmux$13188_Y, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.parity[3]).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$procdff$19011 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$procmux$13199_Y, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.parity[2], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$19676 ($sdff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$procmux$13199_Y, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.parity[2]).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$procdff$19010 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$procmux$13210_Y, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.parity[1], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$19680 ($sdff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$procmux$13210_Y, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.parity[1]).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$procdff$19009 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$procmux$13221_Y, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.parity[0], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$19684 ($sdff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$procmux$13221_Y, Q = \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.parity[0]).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$procdff$19044 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:98$12209_Y, Q = \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.acc, rval = 5'00000).
Adding EN signal on $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$procdff$19043 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$0\tmds[9:0], Q = \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.tmds).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$procdff$19042 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:98$12277_Y, Q = \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.acc, rval = 5'00000).
Adding EN signal on $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$procdff$19041 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$0\tmds[9:0], Q = \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.tmds).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procdff$19040 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:98$12345_Y, Q = \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.acc, rval = 5'00000).
Adding EN signal on $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procdff$19039 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$0\tmds[9:0], Q = \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.tmds).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\hdmi.\serializer.$procdff$18987 ($dff) from module top_ulx3s (D = { \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.tmds [0] \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.tmds [1] }, Q = \u_soc.hdmi_module.hdmi.serializer.tmds_shift[2] [9:8], rval = 2'00).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\hdmi.\serializer.$procdff$18986 ($dff) from module top_ulx3s (D = { \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.tmds [0] \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.tmds [1] }, Q = \u_soc.hdmi_module.hdmi.serializer.tmds_shift[1] [9:8], rval = 2'00).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\hdmi.\serializer.$procdff$18985 ($dff) from module top_ulx3s (D = { \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.tmds [0] \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.tmds [1] }, Q = \u_soc.hdmi_module.hdmi.serializer.tmds_shift[0] [9:8], rval = 2'00).
Adding EN signal on $flatten\u_soc.\hdmi_module.\hdmi.$procdff$19008 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.$ternary$src/soc_hdmi/hdmi/hdmi.sv:233$12959_Y, Q = \u_soc.hdmi_module.hdmi.cy).
Adding SRST signal on $auto$ff.cc:337:slice$19706 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.$add$src/soc_hdmi/hdmi/hdmi.sv:233$12958_Y, Q = \u_soc.hdmi_module.hdmi.cy, rval = 10'0000000000).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\hdmi.$procdff$19007 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.$add$src/soc_hdmi/hdmi/hdmi.sv:232$12952_Y, Q = \u_soc.hdmi_module.hdmi.cx, rval = 11'00000000000).
Adding SRST signal on $flatten\u_soc.\hdmi_module.\hdmi.$procdff$18997 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.\hdmi.$ternary$src/soc_hdmi/hdmi/hdmi.sv:370$13045_Y, Q = \u_soc.hdmi_module.hdmi.mode, rval = 3'100).
Adding EN signal on $flatten\u_soc.\hdmi_module.$procdff$19149 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$memrd$\settings_mem$src/soc_hdmi/z8086hdmi.sv:124$10963_DATA, Q = \u_soc.hdmi_module.settings_q_a).
Adding EN signal on $flatten\u_soc.\hdmi_module.$procdff$19147 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$0\visible[0:0], Q = \u_soc.hdmi_module.visible).
Adding EN signal on $flatten\u_soc.\hdmi_module.$procdff$19146 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$0\active[0:0], Q = \u_soc.hdmi_module.active).
Adding EN signal on $flatten\u_soc.\hdmi_module.$procdff$19145 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$mod$src/soc_hdmi/z8086hdmi.sv:225$10970_Y [4:0], Q = \u_soc.hdmi_module.pixel_y).
Adding EN signal on $flatten\u_soc.\hdmi_module.$procdff$19144 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$0\pixel_x[3:0], Q = \u_soc.hdmi_module.pixel_x).
Adding EN signal on $flatten\u_soc.\hdmi_module.$procdff$19143 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$div$src/soc_hdmi/z8086hdmi.sv:223$10968_Y [4:0], Q = \u_soc.hdmi_module.char_y).
Adding EN signal on $flatten\u_soc.\hdmi_module.$procdff$19142 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$0\char_x[6:0], Q = \u_soc.hdmi_module.char_x).
Adding EN signal on $flatten\u_soc.\hdmi_module.$procdff$19141 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$logic_and$src/soc_hdmi/z8086hdmi.sv:319$11011_Y, Q = \u_soc.hdmi_module.blink_suppress_r).
Adding EN signal on $flatten\u_soc.\hdmi_module.$procdff$19140 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$logic_and$src/soc_hdmi/z8086hdmi.sv:314$11008_Y, Q = \u_soc.hdmi_module.cursor_hit_r).
Adding EN signal on $flatten\u_soc.\hdmi_module.$procdff$19139 ($dff) from module top_ulx3s (D = \u_soc.hdmi_module.u_vram.doutb [15:8], Q = \u_soc.hdmi_module.curr_attr).
Adding EN signal on $flatten\u_soc.\hdmi_module.$procdff$19138 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$0\font_shift[5:0], Q = \u_soc.hdmi_module.font_shift).
Adding SRST signal on $flatten\u_soc.\hdmi_module.$procdff$19137 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$procmux$14401_Y, Q = \u_soc.hdmi_module.settings_read_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:337:slice$19741 ($sdff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:260$10987_Y, Q = \u_soc.hdmi_module.settings_read_state).
Adding EN signal on $flatten\u_soc.\hdmi_module.$procdff$19136 ($dff) from module top_ulx3s (D = \u_soc.hdmi_module.settings_q_b [0], Q = \u_soc.hdmi_module.blink_enable).
Adding EN signal on $flatten\u_soc.\hdmi_module.$procdff$19135 ($dff) from module top_ulx3s (D = \u_soc.hdmi_module.settings_q_b [4:0], Q = \u_soc.hdmi_module.cursor_end).
Adding EN signal on $flatten\u_soc.\hdmi_module.$procdff$19134 ($dff) from module top_ulx3s (D = \u_soc.hdmi_module.settings_q_b [4:0], Q = \u_soc.hdmi_module.cursor_start).
Adding EN signal on $flatten\u_soc.\hdmi_module.$procdff$19133 ($dff) from module top_ulx3s (D = \u_soc.hdmi_module.settings_q_b [4:0], Q = \u_soc.hdmi_module.cursor_row).
Adding EN signal on $flatten\u_soc.\hdmi_module.$procdff$19132 ($dff) from module top_ulx3s (D = \u_soc.hdmi_module.settings_q_b [6:0], Q = \u_soc.hdmi_module.cursor_col).
Adding EN signal on $flatten\u_soc.\hdmi_module.$procdff$19131 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$not$src/soc_hdmi/z8086hdmi.sv:290$10992_Y, Q = \u_soc.hdmi_module.blink_state).
Adding EN signal on $flatten\u_soc.\hdmi_module.$procdff$19130 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$procmux$14457_Y, Q = \u_soc.hdmi_module.blink_div).
Adding SRST signal on $auto$ff.cc:337:slice$19771 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:292$10993_Y, Q = \u_soc.hdmi_module.blink_div, rval = 6'000000).
Adding EN signal on $flatten\u_soc.\hdmi_module.$procdff$19128 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:307$10999_Y [11:0], Q = \u_soc.hdmi_module.font_addr).
Adding SRST signal on $flatten\u_soc.\hdmi_module.$procdff$19127 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$procmux$14470_Y, Q = \u_soc.hdmi_module.settings_addr_b, rval = 3'000).
Adding EN signal on $auto$ff.cc:337:slice$19774 ($sdff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$procmux$14464_Y, Q = \u_soc.hdmi_module.settings_addr_b).
Adding EN signal on $flatten\u_soc.\hdmi_module.$procdff$19126 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:300$10996_Y [11:0], Q = \u_soc.hdmi_module.vram_addr_b).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19266 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$17283_Y, Q = \u_soc.cpu.bus_wait, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$19781 ($sdff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$17283_Y, Q = \u_soc.cpu.bus_wait).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19265 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$17307_Y, Q = \u_soc.cpu.bus_ind).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19264 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$3$unnamed_block$10155.segment[15:0]$10243, Q = \u_soc.cpu.bus_seg).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19263 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$not$src/z8086/z8086.sv:285$10242_Y, Q = \u_soc.cpu.bus_word).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19262 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$17327_Y, Q = \u_soc.cpu.bus_io).
Adding SRST signal on $auto$ff.cc:337:slice$19802 ($dffe) from module top_ulx3s (D = \u_soc.cpu.g_inout, Q = \u_soc.cpu.bus_io, rval = 1'0).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19261 ($dff) from module top_ulx3s (D = \u_soc.cpu.uc [5], Q = \u_soc.cpu.bus_inta).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19260 ($dff) from module top_ulx3s (D = \u_soc.cpu.uc [6], Q = \u_soc.cpu.bus_wr).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19259 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$17355_Y, Q = \u_soc.cpu.bus_pending, rval = 1'0).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19253 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$17557_Y, Q = \u_soc.cpu.DI).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19252 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$17620_Y, Q = \u_soc.cpu.SI).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19251 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$17686_Y, Q = \u_soc.cpu.BP).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19250 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$17755_Y, Q = \u_soc.cpu.SP).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19249 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16681_Y, Q = \u_soc.cpu.BX [7:0]).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19249 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$17455_Y, Q = \u_soc.cpu.BX [15:8]).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19248 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16735_Y, Q = \u_soc.cpu.DX [7:0]).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19248 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$17497_Y, Q = \u_soc.cpu.DX [15:8]).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19247 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16792_Y, Q = \u_soc.cpu.CX [7:0]).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19247 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$17800_Y, Q = \u_soc.cpu.CX [15:8]).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19244 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$0\IND[15:0], Q = \u_soc.cpu.IND).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19243 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$18027_Y, Q = \u_soc.cpu.IP, rval = 16'0000000000000000).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19242 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$18118_Y, Q = \u_soc.cpu.SS).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19241 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$18214_Y, Q = \u_soc.cpu.ES).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19240 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$18301_Y, Q = \u_soc.cpu.DS).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19237 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$18422_Y, Q = \u_soc.cpu.word, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$19934 ($sdff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$18420_Y, Q = \u_soc.cpu.word).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19236 ($dff) from module top_ulx3s (D = \u_soc.cpu.bus_io, Q = \u_soc.cpu.io, rval = 1'0).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19235 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$17249_Y, Q = \u_soc.cpu.rd, rval = 1'0).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19234 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$17235_Y, Q = \u_soc.cpu.wr, rval = 1'0).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19233 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$18434_Y, Q = \u_soc.cpu.dout, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$19945 ($sdff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$18434_Y, Q = \u_soc.cpu.dout).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19232 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$18450_Y, Q = \u_soc.cpu.addr, rval = 20'00000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$19959 ($sdff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$18450_Y [19:1], Q = \u_soc.cpu.addr [19:1]).
Adding EN signal on $auto$ff.cc:337:slice$19959 ($sdff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$18450_Y [0], Q = \u_soc.cpu.addr [0]).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19230 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16485_Y, Q = \u_soc.cpu.q_suspended, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$19980 ($sdff) from module top_ulx3s (D = 1'1, Q = \u_soc.cpu.q_suspended).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19229 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16499_Y, Q = \u_soc.cpu.q_hl, rval = 1'0).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19228 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16506_Y, Q = \u_soc.cpu.q_wptr, rval = 2'00).
Adding EN signal on $auto$ff.cc:337:slice$19991 ($sdff) from module top_ulx3s (D = \u_soc.cpu.q_next_w, Q = \u_soc.cpu.q_wptr).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19227 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16516_Y, Q = \u_soc.cpu.q_rptr, rval = 2'00).
Adding EN signal on $auto$ff.cc:337:slice$19997 ($sdff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:446$10352_Y, Q = \u_soc.cpu.q_rptr).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19226 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16470_Y, Q = \u_soc.cpu.RNI_null).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19224 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16447_Y, Q = \u_soc.cpu.loader_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:337:slice$20006 ($sdff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16447_Y, Q = \u_soc.cpu.loader_state).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19223 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16433_Y, Q = \u_soc.cpu.L8_aux, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$20020 ($sdff) from module top_ulx3s (D = \u_soc.cpu.L8_aux_next, Q = \u_soc.cpu.L8_aux).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19222 ($dff) from module top_ulx3s (D = \u_soc.cpu.L8_next, Q = \u_soc.cpu.L8).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19200 ($dff) from module top_ulx3s (D = \u_soc.cpu.q_bus [6], Q = \u_soc.cpu.MOD1).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19199 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16154_Y, Q = \u_soc.cpu.writes_memory).
Adding SRST signal on $auto$ff.cc:337:slice$20028 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$and$src/z8086/z8086.sv:620$10722_Y, Q = \u_soc.cpu.writes_memory, rval = 1'0).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19198 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16163_Y, Q = \u_soc.cpu.ea_uses_bp).
Adding SRST signal on $auto$ff.cc:337:slice$20034 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$and$src/z8086/z8086.sv:627$10737_Y, Q = \u_soc.cpu.ea_uses_bp, rval = 1'0).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19197 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16172_Y, Q = \u_soc.cpu.g_alu_in_opcode).
Adding SRST signal on $auto$ff.cc:337:slice$20038 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$not$src/z8086/z8086.sv:600$10672_Y, Q = \u_soc.cpu.g_alu_in_opcode, rval = 1'0).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19196 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15873_Y, Q = \u_soc.cpu.g_carry).
Adding SRST signal on $auto$ff.cc:337:slice$20042 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$not$src/z8086/z8086.sv:1089$10662_Y, Q = \u_soc.cpu.g_carry, rval = 1'0).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19195 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16385_Y, Q = \u_soc.cpu.g_len1).
Adding SRST signal on $auto$ff.cc:337:slice$20046 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$or$src/z8086/z8086.sv:1087$10656_Y, Q = \u_soc.cpu.g_len1, rval = 1'0).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19194 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16181_Y, Q = \u_soc.cpu.g_forcebyte).
Adding SRST signal on $auto$ff.cc:337:slice$20050 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$or$src/z8086/z8086.sv:1085$10649_Y, Q = \u_soc.cpu.g_forcebyte, rval = 1'0).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19193 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16190_Y, Q = \u_soc.cpu.g_w).
Adding SRST signal on $auto$ff.cc:337:slice$20054 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$or$src/z8086/z8086.sv:1078$10642_Y, Q = \u_soc.cpu.g_w, rval = 1'0).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19192 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16199_Y, Q = \u_soc.cpu.g_1bl).
Adding SRST signal on $auto$ff.cc:337:slice$20058 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$or$src/z8086/z8086.sv:1076$10618_Y, Q = \u_soc.cpu.g_1bl, rval = 1'0).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19191 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16208_Y, Q = \u_soc.cpu.g_d).
Adding SRST signal on $auto$ff.cc:337:slice$20062 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$or$src/z8086/z8086.sv:1074$10611_Y, Q = \u_soc.cpu.g_d, rval = 1'0).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19190 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16217_Y, Q = \u_soc.cpu.g_seg_reg_bits).
Adding SRST signal on $auto$ff.cc:337:slice$20066 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$and$src/z8086/z8086.sv:1073$10600_Y, Q = \u_soc.cpu.g_seg_reg_bits, rval = 1'0).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19189 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16226_Y, Q = \u_soc.cpu.g_axal).
Adding SRST signal on $auto$ff.cc:337:slice$20070 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$or$src/z8086/z8086.sv:1070$10595_Y, Q = \u_soc.cpu.g_axal, rval = 1'0).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19187 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16244_Y, Q = \u_soc.cpu.g_alu_top).
Adding SRST signal on $auto$ff.cc:337:slice$20074 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$not$src/z8086/z8086.sv:1066$10583_Y, Q = \u_soc.cpu.g_alu_top, rval = 1'0).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19186 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16253_Y, Q = \u_soc.cpu.g_2br_not).
Adding SRST signal on $auto$ff.cc:337:slice$20078 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$or$src/z8086/z8086.sv:1059$10569_Y, Q = \u_soc.cpu.g_2br_not, rval = 1'1).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19185 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16271_Y, Q = \u_soc.cpu.g_prefix).
Adding SRST signal on $auto$ff.cc:337:slice$20082 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$or$src/z8086/z8086.sv:1057$10547_Y, Q = \u_soc.cpu.g_prefix, rval = 1'0).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19184 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16262_Y, Q = \u_soc.cpu.g_grp345).
Adding SRST signal on $auto$ff.cc:337:slice$20086 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$and$src/z8086/z8086.sv:1056$10540_Y, Q = \u_soc.cpu.g_grp345, rval = 1'0).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19183 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16280_Y, Q = \u_soc.cpu.g_modrm_not).
Adding SRST signal on $auto$ff.cc:337:slice$20090 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$or$src/z8086/z8086.sv:1049$10537_Y, Q = \u_soc.cpu.g_modrm_not, rval = 1'0).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19182 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16289_Y, Q = \u_soc.cpu.g_inout).
Adding SRST signal on $auto$ff.cc:337:slice$20094 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$and$src/z8086/z8086.sv:1048$10510_Y, Q = \u_soc.cpu.g_inout, rval = 1'0).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19181 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16320_Y, Q = \u_soc.cpu.not_halted, rval = 1'1).
Adding EN signal on $auto$ff.cc:337:slice$20098 ($sdff) from module top_ulx3s (D = 1'0, Q = \u_soc.cpu.not_halted).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19180 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16071_Y, Q = \u_soc.cpu.ROME, rval = 1'0).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19179 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$memrd$\ucode_rom$src/z8086/z8086.sv:566$10495_DATA [20:0], Q = \u_soc.cpu.uc).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19178 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16333_Y, Q = \u_soc.cpu.N_next).
Adding SRST signal on $auto$ff.cc:337:slice$20104 ($dffe) from module top_ulx3s (D = \u_soc.cpu.q_bus [5:3], Q = \u_soc.cpu.N_next [2:0], rval = 3'000).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19177 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16342_Y, Q = \u_soc.cpu.M_next).
Adding SRST signal on $auto$ff.cc:337:slice$20109 ($dffe) from module top_ulx3s (D = \u_soc.cpu.q_bus [2:0], Q = \u_soc.cpu.M_next [2:0], rval = 3'000).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19176 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16369_Y, Q = \u_soc.cpu.SR).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19175 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15647_Y, Q = \u_soc.cpu.CR).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19174 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15275_Y, Q = \u_soc.cpu.AR).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19173 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16394_Y, Q = \u_soc.cpu.IR).
Adding SRST signal on $auto$ff.cc:337:slice$20117 ($dffe) from module top_ulx3s (D = \u_soc.cpu.q_bus, Q = \u_soc.cpu.IR, rval = 8'11001101).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19171 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16414_Y, Q = \u_soc.cpu.N).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19170 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$16426_Y, Q = \u_soc.cpu.M).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19169 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15219_Y, Q = \u_soc.cpu.BPH, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$20127 ($sdff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15219_Y, Q = \u_soc.cpu.BPH).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19168 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15234_Y, Q = \u_soc.cpu.BPL, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$20135 ($sdff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15234_Y, Q = \u_soc.cpu.BPL).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19167 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15244_Y, Q = \u_soc.cpu.BPE, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$20143 ($sdff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15244_Y, Q = \u_soc.cpu.BPE).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19166 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15193_Y, Q = \u_soc.cpu.delay_interrupt, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$20151 ($sdff) from module top_ulx3s (D = 1'1, Q = \u_soc.cpu.delay_interrupt).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19163 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15174_Y, Q = \u_soc.cpu.nmi_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$20153 ($sdff) from module top_ulx3s (D = 1'0, Q = \u_soc.cpu.nmi_pending).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19162 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15188_Y, Q = \u_soc.cpu.intr_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$20155 ($sdff) from module top_ulx3s (D = 1'0, Q = \u_soc.cpu.intr_pending).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19161 ($dff) from module top_ulx3s (D = \u_soc.cpu.IR [0], Q = \u_soc.cpu.F1Z).
Adding SRST signal on $flatten\u_soc.\cpu.$procdff$19160 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15155_Y, Q = \u_soc.cpu.F1, rval = 1'0).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19159 ($dff) from module top_ulx3s (D = 7'1111001, Q = { \u_soc.cpu.F [15:12] \u_soc.cpu.F [5] \u_soc.cpu.F [3] \u_soc.cpu.F [1] }).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19159 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15085_Y, Q = \u_soc.cpu.F [11]).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19159 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15103_Y, Q = \u_soc.cpu.F [4]).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19159 ($dff) from module top_ulx3s (D = { $flatten\u_soc.\cpu.$procmux$15075_Y $flatten\u_soc.\cpu.$procmux$15115_Y }, Q = { \u_soc.cpu.F [7:6] \u_soc.cpu.F [2] }).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19159 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15069_Y, Q = \u_soc.cpu.F [8]).
Adding SRST signal on $auto$ff.cc:337:slice$20187 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15067_Y, Q = \u_soc.cpu.F [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:337:slice$20168 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15083_Y, Q = \u_soc.cpu.F [11], rval = 1'1).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19158 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15035_Y, Q = \u_soc.cpu.CNT).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19157 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:878$10855_Y, Q = \u_soc.cpu.Z16).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19156 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15024_Y, Q = \u_soc.cpu.alu_src).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19155 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15017_Y, Q = \u_soc.cpu.ALUOPC).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19154 ($dff) from module top_ulx3s (D = \u_soc.cpu.q_bus [6], Q = \u_soc.cpu.X [3]).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19154 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$procmux$15010_Y, Q = \u_soc.cpu.X [2:0]).
Adding EN signal on $flatten\u_soc.\cpu.$procdff$19153 ($dff) from module top_ulx3s (D = \u_soc.cpu.g_carry, Q = \u_soc.cpu.g_carry2).
Adding SRST signal on $flatten\u_soc.$procdff$19125 ($dff) from module top_ulx3s (D = $flatten\u_soc.$sub$src/soc_hdmi/z8086soc.sv:69$11067_Y, Q = \u_soc.reset_cnt, rval = 20'00000000000000000000).
Adding EN signal on $flatten\u_soc.$procdff$19124 ($dff) from module top_ulx3s (D = 1'1, Q = \u_soc.cpu_reset_n).
Adding EN signal on $flatten\u_soc.$procdff$19121 ($dff) from module top_ulx3s (D = \u_soc.cpu.dout, Q = \u_soc.hdmi_io_din).
Adding SRST signal on $flatten\u_soc.$procdff$19120 ($dff) from module top_ulx3s (D = $flatten\u_soc.$procmux$14133_Y, Q = \u_soc.hdmi_io_wr, rval = 1'0).
Adding EN signal on $flatten\u_soc.$procdff$19118 ($dff) from module top_ulx3s (D = \u_soc.cpu.addr [2:0], Q = \u_soc.hdmi_io_addr).
Adding SRST signal on $flatten\u_soc.$procdff$19117 ($dff) from module top_ulx3s (D = $flatten\u_soc.$procmux$14119_Y, Q = \u_soc.uart_rx_ack, rval = 1'0).
Adding SRST signal on $flatten\u_soc.$procdff$19116 ($dff) from module top_ulx3s (D = $flatten\u_soc.$procmux$14133_Y, Q = \u_soc.uart_tx_wr, rval = 1'0).
Adding EN signal on $flatten\u_soc.$procdff$19115 ($dff) from module top_ulx3s (D = \u_soc.cpu.dout [7:0], Q = \u_soc.uart_tx_data).
Adding EN signal on $flatten\u_soc.$procdff$19113 ($dff) from module top_ulx3s (D = $flatten\u_soc.$0\vram_write_data[15:0], Q = \u_soc.vram_write_data).
Adding SRST signal on $flatten\u_soc.$procdff$19112 ($dff) from module top_ulx3s (D = $flatten\u_soc.$procmux$14146_Y, Q = \u_soc.wr_2nd, rval = 1'0).
Adding SRST signal on $flatten\u_soc.$procdff$19110 ($dff) from module top_ulx3s (D = $flatten\u_soc.$procmux$14182_Y, Q = \u_soc.q_out_lo, rval = 1'0).
Adding EN signal on $flatten\u_soc.$procdff$19109 ($dff) from module top_ulx3s (D = $flatten\u_soc.$0\din_r[15:0] [15:8], Q = \u_soc.din_r [15:8]).
Adding EN signal on $flatten\u_soc.$procdff$19109 ($dff) from module top_ulx3s (D = $flatten\u_soc.$0\din_r[15:0] [7:0], Q = \u_soc.din_r [7:0]).
Adding EN signal on $flatten\u_soc.$procdff$19108 ($dff) from module top_ulx3s (D = \u_soc.cpu.addr [0], Q = \u_soc.vram_rd_addr0).
Adding EN signal on $flatten\u_soc.$procdff$19107 ($dff) from module top_ulx3s (D = \u_soc.cpu.word, Q = \u_soc.vram_rd_word).
Adding EN signal on $auto$ff.cc:337:slice$19436 ($dff) from module top_ulx3s (D = $flatten\u_soc.$not$src/soc_hdmi/z8086soc.sv:219$11102_Y, Q = \u_soc.led [6:0]).
Setting constant 1-bit at position 0 on $auto$ff.cc:337:slice$20165 ($dffe) from module top_ulx3s.
Setting constant 0-bit at position 1 on $auto$ff.cc:337:slice$20165 ($dffe) from module top_ulx3s.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$20165 ($dffe) from module top_ulx3s.
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$20156 ($sdffe) from module top_ulx3s.
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$20154 ($sdffe) from module top_ulx3s.
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$19631 ($sdffe) from module top_ulx3s.
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$19629 ($dffe) from module top_ulx3s.

22.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..
Removed 298 unused cells and 299 unused wires.
<suppressed ~300 debug messages>

22.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.
<suppressed ~70 debug messages>

22.13.9. Rerunning OPT passes. (Maybe there is more to do..)

22.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_ulx3s..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1840 debug messages>

22.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_ulx3s.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$20237: { $flatten\u_soc.$procmux$14055_CMP $flatten\u_soc.$procmux$14058_CMP $flatten\u_soc.$procmux$14061_CMP $flatten\u_soc.$procmux$14064_CMP $auto$rtlil.cc:3322:Not$20231 $auto$rtlil.cc:3322:Not$20233 $auto$rtlil.cc:3322:Not$20235 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:273:make_patterns_logic$19647: { \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_enable \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.audio_info_frame_sent }
    New input vector for $reduce_and cell $auto$opt_dff.cc:273:make_patterns_logic$19639: { \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_enable \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.auxiliary_video_information_info_frame_sent \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_picker.audio_info_frame_sent }
  Optimizing cells in module \top_ulx3s.
Performed a total of 3 changes.

22.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
<suppressed ~231 debug messages>
Removed a total of 77 cells.

22.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active SRST on $auto$ff.cc:337:slice$20120 ($sdffce) from module top_ulx3s.
Removing never-active SRST on $auto$ff.cc:337:slice$20112 ($sdffce) from module top_ulx3s.
Removing never-active SRST on $auto$ff.cc:337:slice$20107 ($sdffce) from module top_ulx3s.
Removing never-active SRST on $auto$ff.cc:337:slice$20097 ($sdffce) from module top_ulx3s.
Removing never-active SRST on $auto$ff.cc:337:slice$20093 ($sdffce) from module top_ulx3s.
Removing never-active SRST on $auto$ff.cc:337:slice$20089 ($sdffce) from module top_ulx3s.
Removing never-active SRST on $auto$ff.cc:337:slice$20085 ($sdffce) from module top_ulx3s.
Removing never-active SRST on $auto$ff.cc:337:slice$20081 ($sdffce) from module top_ulx3s.
Removing never-active SRST on $auto$ff.cc:337:slice$20077 ($sdffce) from module top_ulx3s.
Removing never-active SRST on $auto$ff.cc:337:slice$20073 ($sdffce) from module top_ulx3s.
Removing never-active SRST on $auto$ff.cc:337:slice$20069 ($sdffce) from module top_ulx3s.
Removing never-active SRST on $auto$ff.cc:337:slice$20065 ($sdffce) from module top_ulx3s.
Removing never-active SRST on $auto$ff.cc:337:slice$20061 ($sdffce) from module top_ulx3s.
Removing never-active SRST on $auto$ff.cc:337:slice$20057 ($sdffce) from module top_ulx3s.
Removing never-active SRST on $auto$ff.cc:337:slice$20053 ($sdffce) from module top_ulx3s.
Removing never-active SRST on $auto$ff.cc:337:slice$20049 ($sdffce) from module top_ulx3s.
Removing never-active SRST on $auto$ff.cc:337:slice$20045 ($sdffce) from module top_ulx3s.
Removing never-active SRST on $auto$ff.cc:337:slice$20041 ($sdffce) from module top_ulx3s.

22.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..
Removed 4 unused cells and 94 unused wires.
<suppressed ~6 debug messages>

22.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.

22.13.16. Rerunning OPT passes. (Maybe there is more to do..)

22.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_ulx3s..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1844 debug messages>

22.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_ulx3s.
Performed a total of 0 changes.

22.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
Removed a total of 0 cells.

22.13.20. Executing OPT_DFF pass (perform DFF optimizations).

22.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..

22.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.

22.13.23. Finished fast OPT passes. (There is nothing left to do.)

22.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 23 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\cpu.$meminit$\ucode_rom$src/z8086/z8086.sv:539$10926 (u_soc.cpu.ucode_rom).
Removed top 22 bits (of 32) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$div$src/soc_hdmi/z8086hdmi.sv:223$10968 ($div).
Removed top 27 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$div$src/soc_hdmi/z8086hdmi.sv:223$10968 ($div).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.$meminit$\palette$src/soc_hdmi/z8086hdmi.sv:155$11019 (u_soc.hdmi_module.palette).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.$meminit$\palette$src/soc_hdmi/z8086hdmi.sv:156$11020 (u_soc.hdmi_module.palette).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.$meminit$\palette$src/soc_hdmi/z8086hdmi.sv:157$11021 (u_soc.hdmi_module.palette).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.$meminit$\palette$src/soc_hdmi/z8086hdmi.sv:158$11022 (u_soc.hdmi_module.palette).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.$meminit$\palette$src/soc_hdmi/z8086hdmi.sv:159$11023 (u_soc.hdmi_module.palette).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.$meminit$\palette$src/soc_hdmi/z8086hdmi.sv:160$11024 (u_soc.hdmi_module.palette).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.$meminit$\palette$src/soc_hdmi/z8086hdmi.sv:161$11025 (u_soc.hdmi_module.palette).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.$meminit$\palette$src/soc_hdmi/z8086hdmi.sv:162$11026 (u_soc.hdmi_module.palette).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.$meminit$\palette$src/soc_hdmi/z8086hdmi.sv:163$11027 (u_soc.hdmi_module.palette).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.$meminit$\palette$src/soc_hdmi/z8086hdmi.sv:164$11028 (u_soc.hdmi_module.palette).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.$meminit$\palette$src/soc_hdmi/z8086hdmi.sv:165$11029 (u_soc.hdmi_module.palette).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.$meminit$\palette$src/soc_hdmi/z8086hdmi.sv:166$11030 (u_soc.hdmi_module.palette).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.$meminit$\palette$src/soc_hdmi/z8086hdmi.sv:167$11031 (u_soc.hdmi_module.palette).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.$meminit$\palette$src/soc_hdmi/z8086hdmi.sv:168$11032 (u_soc.hdmi_module.palette).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.$meminit$\palette$src/soc_hdmi/z8086hdmi.sv:169$11033 (u_soc.hdmi_module.palette).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.$meminit$\palette$src/soc_hdmi/z8086hdmi.sv:170$11034 (u_soc.hdmi_module.palette).
Removed top 22 bits (of 32) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$mod$src/soc_hdmi/z8086hdmi.sv:225$10970 ($mod).
Removed top 27 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$mod$src/soc_hdmi/z8086hdmi.sv:225$10970 ($mod).
Removed top 20 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.\font_rom.$meminit$\mem$src/soc_hdmi/sprom.sv:18$12127 (u_soc.hdmi_module.font_rom.mem).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$mem.cc:351:emit$13075 ($flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$mem.cc:351:emit$13079 ($flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$mem.cc:351:emit$13083 ($flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$mem.cc:351:emit$13087 ($flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$mem.cc:351:emit$13091 ($flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089).
Removed top 28 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$mem.cc:351:emit$13095 ($flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093).
Removed top 20 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\hdmi_module.\u_vram.$meminit$\mem$boards/ULX3S/vram_ecp5.sv:36$12146 (u_soc.hdmi_module.u_vram.mem).
Removed top 15 address bits (of 32) from memory init port top_ulx3s.$flatten\u_soc.\ram.$meminit$\mem$src/soc_hdmi/spram.sv:23$11975 (u_soc.ram.mem).
Removed top 3 bits (of 4) from FF cell top_ulx3s.$auto$ff.cc:337:slice$20316 ($dffe).
Removed top 4 bits (of 6) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$20177 ($ne).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$20132 ($ne).
Removed top 3 bits (of 4) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$20017 ($ne).
Removed top 2 bits (of 3) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19966 ($ne).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19954 ($ne).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19931 ($ne).
Removed top 1 bits (of 3) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19929 ($ne).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19922 ($ne).
Removed top 1 bits (of 3) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19920 ($ne).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19913 ($ne).
Removed top 1 bits (of 3) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19911 ($ne).
Removed top 2 bits (of 3) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19900 ($ne).
Removed top 2 bits (of 4) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19898 ($ne).
Removed top 2 bits (of 3) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19882 ($ne).
Removed top 2 bits (of 4) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19880 ($ne).
Removed top 2 bits (of 3) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19864 ($ne).
Removed top 2 bits (of 4) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19862 ($ne).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19846 ($ne).
Removed top 1 bits (of 3) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19844 ($ne).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19837 ($ne).
Removed top 1 bits (of 3) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19835 ($ne).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19828 ($ne).
Removed top 1 bits (of 3) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19826 ($ne).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19819 ($ne).
Removed top 1 bits (of 3) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19817 ($ne).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19792 ($ne).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19790 ($ne).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19788 ($ne).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19669 ($ne).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19586 ($ne).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$auto$opt_dff.cc:248:make_patterns_logic$19556 ($ne).
Removed top 1 bits (of 3) from port B of cell top_ulx3s.$auto$fsm_map.cc:77:implement_pattern_cache$19542 ($eq).
Removed top 1 bits (of 3) from port B of cell top_ulx3s.$auto$fsm_map.cc:77:implement_pattern_cache$19529 ($eq).
Removed top 31 bits (of 32) from port B of cell top_ulx3s.$add$boards/ULX3S/top_ulx3s.sv:36$2 ($add).
Removed top 31 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:65$11121 ($add).
Removed top 23 bits (of 32) from port Y of cell top_ulx3s.$flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:65$11121 ($add).
Removed top 31 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:74$11123 ($add).
Removed top 28 bits (of 32) from port Y of cell top_ulx3s.$flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:74$11123 ($add).
Removed top 31 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:135$11132 ($add).
Removed top 28 bits (of 32) from port Y of cell top_ulx3s.$flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:135$11132 ($add).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\uart.$eq$src/soc_hdmi/uart_simple.sv:138$11133 ($eq).
Removed top 31 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:147$11135 ($add).
Removed top 27 bits (of 32) from port Y of cell top_ulx3s.$flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:147$11135 ($add).
Removed top 31 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:175$11144 ($add).
Removed top 28 bits (of 32) from port Y of cell top_ulx3s.$flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:175$11144 ($add).
Removed top 2 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\uart.$procmux$13887_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\uart.$procmux$13887_CMP1 ($eq).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\uart.$procmux$13887_CMP2 ($eq).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\uart.$procmux$13887_CMP3 ($eq).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\uart.$procmux$13887_CMP4 ($eq).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\uart.$procmux$13887_CMP5 ($eq).
Removed top 3 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\uart.$procmux$13902_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\uart.$procmux$14004_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\uart.$procmux$14004_CMP1 ($eq).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\uart.$procmux$14004_CMP2 ($eq).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\uart.$procmux$14004_CMP3 ($eq).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\uart.$procmux$14004_CMP4 ($eq).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\uart.$procmux$14004_CMP5 ($eq).
Removed top 3 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\uart.$procmux$14008_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:232$10972 ($add).
Removed top 27 bits (of 32) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:232$10972 ($add).
Removed top 28 bits (of 32) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.$ternary$src/soc_hdmi/z8086hdmi.sv:232$10973 ($mux).
Removed top 31 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:233$10975 ($add).
Removed top 24 bits (of 32) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:233$10975 ($add).
Removed top 25 bits (of 32) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.$ternary$src/soc_hdmi/z8086hdmi.sv:233$10977 ($mux).
Removed top 1 bits (of 6) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$eq$src/soc_hdmi/z8086hdmi.sv:288$10991 ($eq).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$eq$src/soc_hdmi/z8086hdmi.sv:298$10994 ($eq).
Removed top 25 bits (of 28) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$mul$src/soc_hdmi/z8086hdmi.sv:300$10995 ($mul).
Removed top 20 bits (of 28) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$mul$src/soc_hdmi/z8086hdmi.sv:300$10995 ($mul).
Removed top 20 bits (of 32) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:300$10996 ($add).
Removed top 20 bits (of 32) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:300$10996 ($add).
Removed top 28 bits (of 30) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$mul$src/soc_hdmi/z8086hdmi.sv:307$10998 ($mul).
Removed top 20 bits (of 30) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$mul$src/soc_hdmi/z8086hdmi.sv:307$10998 ($mul).
Removed top 20 bits (of 32) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:307$10999 ($add).
Removed top 20 bits (of 32) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:307$10999 ($add).
Removed top 24 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$lt$src/soc_hdmi/z8086hdmi.sv:341$11015 ($lt).
Removed top 21 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$ge$src/soc_hdmi/z8086hdmi.sv:343$11016 ($ge).
Removed top 1 bits (of 11) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$lt$src/soc_hdmi/z8086hdmi.sv:345$11017 ($lt).
Removed top 31 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$lt$src/soc_hdmi/z8086hdmi.sv:345$11017 ($lt).
Removed top 16 bits (of 24) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.$procmux$14376 ($mux).
Removed top 8 bits (of 24) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.$procmux$14379 ($mux).
Removed top 2 bits (of 24) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.$procmux$14382 ($mux).
Removed top 1 bits (of 3) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$procmux$14424_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$procmux$14434_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$procmux$14445_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$procmux$14480_CMP0 ($eq).
Removed top 3 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$procmux$14485_CMP0 ($eq).
Removed top 9 bits (of 16) from FF cell top_ulx3s.$flatten\u_soc.\hdmi_module.$procdff$19148 ($dff).
Removed top 20 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\u_vram.$lt$boards/ULX3S/vram_ecp5.sv:61$12144 ($lt).
Removed top 7 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$eq$src/soc_hdmi/hdmi/packet_picker.sv:315$12834 ($eq).
Removed top 6 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$eq$src/soc_hdmi/hdmi/packet_picker.sv:320$12835 ($eq).
Removed top 16 bits (of 24) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13249 ($mux).
Removed top 16 bits (of 24) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13276 ($mux).
Removed top 16 bits (of 24) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13297 ($mux).
Removed top 16 bits (of 24) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13312 ($mux).
Removed top 16 bits (of 24) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13321 ($mux).
Removed top 7 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11484 ($xor).
Removed top 7 bits (of 8) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11484 ($xor).
Removed top 1 bits (of 8) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11487 ($xor).
Removed top 7 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11495 ($xor).
Removed top 7 bits (of 8) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11495 ($xor).
Removed top 1 bits (of 8) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11498 ($xor).
Removed top 7 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11506 ($xor).
Removed top 7 bits (of 8) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11506 ($xor).
Removed top 1 bits (of 8) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11509 ($xor).
Removed top 7 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11517 ($xor).
Removed top 7 bits (of 8) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11517 ($xor).
Removed top 1 bits (of 8) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11520 ($xor).
Removed top 7 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11528 ($xor).
Removed top 7 bits (of 8) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11528 ($xor).
Removed top 1 bits (of 8) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11531 ($xor).
Removed top 7 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11539 ($xor).
Removed top 7 bits (of 8) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11539 ($xor).
Removed top 1 bits (of 8) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11542 ($xor).
Removed top 7 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11550 ($xor).
Removed top 7 bits (of 8) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11550 ($xor).
Removed top 1 bits (of 8) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11553 ($xor).
Removed top 7 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11561 ($xor).
Removed top 7 bits (of 8) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11561 ($xor).
Removed top 1 bits (of 8) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11564 ($xor).
Removed top 7 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11572 ($xor).
Removed top 7 bits (of 8) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11572 ($xor).
Removed top 1 bits (of 8) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11575 ($xor).
Removed top 2 bits (of 4) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12292 ($add).
Removed top 2 bits (of 4) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12293 ($add).
Removed top 1 bits (of 4) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12293 ($add).
Removed top 1 bits (of 4) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12294 ($add).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:56$12301 ($gt).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$eq$src/soc_hdmi/hdmi/tmds_channel.sv:56$12302 ($eq).
Removed top 4 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12328 ($gt).
Removed top 4 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$lt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12331 ($lt).
Removed top 3 bits (of 5) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:88$12337 ($mux).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:88$12338 ($add).
Removed top 3 bits (of 5) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:93$12341 ($mux).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:93$12342 ($sub).
Removed top 2 bits (of 3) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ne$src/soc_hdmi/hdmi/tmds_channel.sv:98$12344 ($ne).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$eq$src/soc_hdmi/hdmi/tmds_channel.sv:152$12351 ($eq).
Removed top 1 bits (of 3) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procmux$13624_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procmux$13625_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procmux$13626_CMP0 ($eq).
Removed top 2 bits (of 4) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12224 ($add).
Removed top 2 bits (of 4) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12225 ($add).
Removed top 1 bits (of 4) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12225 ($add).
Removed top 1 bits (of 4) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12226 ($add).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:56$12233 ($gt).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$eq$src/soc_hdmi/hdmi/tmds_channel.sv:56$12234 ($eq).
Removed top 4 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12260 ($gt).
Removed top 4 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$lt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12263 ($lt).
Removed top 3 bits (of 5) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:88$12269 ($mux).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:88$12270 ($add).
Removed top 3 bits (of 5) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:93$12273 ($mux).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:93$12274 ($sub).
Removed top 2 bits (of 4) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12156 ($add).
Removed top 2 bits (of 4) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12157 ($add).
Removed top 1 bits (of 4) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12157 ($add).
Removed top 1 bits (of 4) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12158 ($add).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:56$12165 ($gt).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$eq$src/soc_hdmi/hdmi/tmds_channel.sv:56$12166 ($eq).
Removed top 4 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12192 ($gt).
Removed top 4 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$lt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12195 ($lt).
Removed top 3 bits (of 5) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:88$12201 ($mux).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:88$12202 ($add).
Removed top 3 bits (of 5) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:93$12205 ($mux).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:93$12206 ($sub).
Removed top 2 bits (of 10) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\serializer.$procmux$13100 ($mux).
Removed top 2 bits (of 10) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\serializer.$procmux$13103 ($mux).
Removed top 2 bits (of 10) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\serializer.$procmux$13106 ($mux).
Removed top 21 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:303$13021 ($ge).
Removed top 21 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:305$13035 ($lt).
Removed top 21 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:302$13016 ($lt).
Removed top 21 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:302$13014 ($ge).
Removed top 21 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:303$13026 ($lt).
Removed top 27 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$add$src/soc_hdmi/hdmi/hdmi.sv:286$13008 ($add).
Removed top 27 bits (of 32) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$add$src/soc_hdmi/hdmi/hdmi.sv:286$13008 ($add).
Removed top 27 bits (of 32) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$add$src/soc_hdmi/hdmi/hdmi.sv:286$13008 ($add).
Removed top 27 bits (of 32) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$add$src/soc_hdmi/hdmi/hdmi.sv:286$13007 ($add).
Removed top 6 bits (of 11) from port A of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$add$src/soc_hdmi/hdmi/hdmi.sv:286$13007 ($add).
Removed top 10 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$add$src/soc_hdmi/hdmi/hdmi.sv:286$13007 ($add).
Removed top 21 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:284$13005 ($lt).
Removed top 21 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:305$13032 ($ge).
Removed top 21 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:284$13000 ($ge).
Removed top 4 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$add$src/soc_hdmi/hdmi/packet_assembler.sv:34$11463 ($add).
Removed top 2 bits (of 3) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$ternary$src/soc_hdmi/hdmi/hdmi.sv:370$13043 ($mux).
Removed top 2 bits (of 4) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12285 ($add).
Removed top 2 bits (of 4) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12217 ($add).
Removed top 2 bits (of 4) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12149 ($add).
Removed top 21 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:267$12979 ($lt).
Removed top 21 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:267$12977 ($ge).
Removed top 22 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:266$12973 ($lt).
Removed top 21 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:266$12967 ($ge).
Removed top 1 bits (of 3) from mux cell top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$ternary$src/soc_hdmi/hdmi/hdmi.sv:370$13044 ($mux).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:102$10185 ($eq).
Removed top 3 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:107$10191 ($eq).
Removed top 2 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:108$10193 ($eq).
Removed top 2 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:109$10195 ($eq).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:110$10197 ($eq).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:111$10199 ($eq).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:112$10201 ($eq).
Removed top 2 bits (of 3) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:116$10205 ($eq).
Removed top 1 bits (of 3) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:117$10207 ($eq).
Removed top 1 bits (of 3) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:118$10209 ($eq).
Removed top 4 bits (of 20) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:247$10215 ($add).
Removed top 15 bits (of 16) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:322$10263 ($add).
Removed top 4 bits (of 20) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:326$10267 ($add).
Removed top 14 bits (of 15) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:348$10281 ($add).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:380$10289 ($eq).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:380$10292 ($eq).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:380$10295 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:416$10320 ($add).
Removed top 1 bits (of 3) from port A of cell top_ulx3s.$flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:423$10330 ($add).
Removed top 1 bits (of 3) from port Y of cell top_ulx3s.$flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:423$10331 ($sub).
Removed top 1 bits (of 3) from port A of cell top_ulx3s.$flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:423$10331 ($sub).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:439$10339 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:446$10351 ($add).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:495$10396 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:503$10405 ($eq).
Removed top 3 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:572$10501 ($add).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:1050$10513 ($eq).
Removed top 2 bits (of 3) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:1057$10541 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$ne$src/z8086/z8086.sv:1062$10557 ($ne).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:1063$10561 ($eq).
Removed top 1 bits (of 3) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:1081$10629 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$ne$src/z8086/z8086.sv:625$10724 ($ne).
Removed top 1 bits (of 3) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:628$10730 ($eq).
Removed top 1 bits (of 3) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:628$10731 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:819$10826 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:839$10830 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:839$10831 ($eq).
Removed top 3 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:869$10850 ($sub).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:901$10865 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:910$10870 ($eq).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:1024$10895 ($eq).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:1024$10897 ($eq).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:1024$10901 ($eq).
Removed top 14 bits (of 16) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:1030$10905 ($add).
Removed top 15 bits (of 16) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:1033$10906 ($sub).
Removed top 14 bits (of 16) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:1033$10907 ($sub).
Removed top 15 bits (of 16) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:1035$10909 ($add).
Removed top 1 bits (of 6) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14538_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14539_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14540_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14541_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14542_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14543_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14544_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14545_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14546_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14547_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14548_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14549_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14553_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14554_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14557_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14558_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14559_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14560_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14563_CMP0 ($eq).
Removed top 1 bits (of 9) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14564_CMP0 ($eq).
Removed top 1 bits (of 9) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14565_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14566_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14567_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14582_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14583_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14584_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14593_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14594_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14595_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14596_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14597_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14598_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14601_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14602_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14605_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14606_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14607_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14608_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14609_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14610_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14611_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14612_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14613_CMP0 ($eq).
Removed top 1 bits (of 9) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14614_CMP0 ($eq).
Removed top 1 bits (of 9) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14615_CMP0 ($eq).
Removed top 1 bits (of 9) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14616_CMP0 ($eq).
Removed top 1 bits (of 9) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14617_CMP0 ($eq).
Removed top 1 bits (of 9) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14618_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14619_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14620_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14621_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14622_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14623_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14624_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14625_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14626_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14627_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14628_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14629_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14630_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14631_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14632_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14633_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14634_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14637_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14638_CMP0 ($eq).
Removed top 1 bits (of 9) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14639_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14640_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14641_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14642_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14643_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14644_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14645_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14646_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14647_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14648_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14649_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14650_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14651_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14653_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14654_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14655_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14656_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14657_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14658_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14659_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14662_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14665_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14666_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14667_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14668_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14669_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14672_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14673_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14674_CMP0 ($eq).
Removed top 4 bits (of 9) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14675_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14676_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14677_CMP0 ($eq).
Removed top 4 bits (of 9) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14678_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14679_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14682_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14683_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14684_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14685_CMP0 ($eq).
Removed top 1 bits (of 9) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14686_CMP0 ($eq).
Removed top 1 bits (of 11) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14688_CMP0 ($eq).
Removed top 1 bits (of 9) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14689_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14826_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14848_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14849_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14850_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14860_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14862_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14864_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14866_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14868_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14869_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14870_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14871_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14872_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14873_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14874_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14888_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14891_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14892_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14893_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14903_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14905_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14907_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14909_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14911_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14912_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14915_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14916_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14917_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14926_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14929_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14930_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14931_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14941_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14943_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14945_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14947_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14949_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14953_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14954_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$14955_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$15146_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$15205_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$15206_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$15207_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$15215_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$16010_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$16011_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$16012_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$16013_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$16014_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$16015_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$16016_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$16532_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$16585_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$16647_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$16699_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$16754_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$16815_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$16907_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$17159_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$17172_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$17399_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$18059_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$18244_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.$procmux$18336_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$procmux$18614_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$procmux$18604_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$procmux$18594_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$procmux$18584_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$procmux$18574_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$procmux$18564_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$procmux$18554_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$procmux$18544_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$procmux$18534_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$procmux$18524_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$procmux$18514_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$procmux$18504_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$procmux$18494_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$procmux$18484_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$procmux$18474_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$procmux$18464_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:494$9777 ($eq).
Removed top 31 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$sub$src/z8086/alu.sv:441$9741 ($sub).
Removed top 27 bits (of 32) from port Y of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$sub$src/z8086/alu.sv:441$9741 ($sub).
Removed top 3 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9718 ($eq).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:432$9717 ($eq).
Removed top 3 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:431$9711 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:427$9701 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:427$9700 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:426$9698 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:426$9696 ($eq).
Removed top 1 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:426$9695 ($eq).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:425$9693 ($eq).
Removed top 4 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:425$9691 ($eq).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:425$9690 ($eq).
Removed top 2 bits (of 5) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$eq$src/z8086/alu.sv:375$9678 ($eq).
Removed top 1 bits (of 16) from mux cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:301$9672 ($mux).
Removed top 8 bits (of 16) from port A of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$not$src/z8086/alu.sv:234$9670 ($not).
Removed top 7 bits (of 16) from mux cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:126$9664 ($mux).
Removed top 5 bits (of 8) from port A of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$or$src/z8086/alu.sv:123$9661 ($or).
Removed top 1 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$or$src/z8086/alu.sv:123$9661 ($or).
Removed top 1 bits (of 8) from port Y of cell top_ulx3s.$flatten\u_soc.\cpu.\alu.$or$src/z8086/alu.sv:123$9661 ($or).
Removed top 5 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.$procmux$14064_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.$procmux$14061_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.$procmux$14058_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell top_ulx3s.$flatten\u_soc.$procmux$14055_CMP0 ($eq).
Removed top 20 bits (of 32) from port B of cell top_ulx3s.$flatten\u_soc.\hdmi_module.\u_vram.$lt$boards/ULX3S/vram_ecp5.sv:47$12137 ($lt).
Removed top 8 bits (of 16) from mux cell top_ulx3s.$flatten\u_soc.$ternary$src/soc_hdmi/z8086soc.sv:289$11106 ($mux).
Removed top 8 bits (of 16) from mux cell top_ulx3s.$flatten\u_soc.$ternary$src/soc_hdmi/z8086soc.sv:155$11086 ($mux).
Removed top 16 bits (of 17) from port B of cell top_ulx3s.$flatten\u_soc.$add$src/soc_hdmi/z8086soc.sv:146$11074 ($add).
Removed top 3 bits (of 4) from port B of cell top_ulx3s.$flatten\u_soc.$eq$src/soc_hdmi/z8086soc.sv:132$11071 ($eq).
Removed top 19 bits (of 20) from port B of cell top_ulx3s.$flatten\u_soc.$sub$src/soc_hdmi/z8086soc.sv:69$11067 ($sub).
Removed top 1 bits (of 5) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:232$10972 ($add).
Removed top 1 bits (of 8) from port Y of cell top_ulx3s.$flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:233$10975 ($add).
Removed top 1 bits (of 3) from port Y of cell top_ulx3s.$flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:423$10330 ($add).
Removed top 8 bits (of 16) from wire top_ulx3s.$flatten\u_soc.$ternary$src/soc_hdmi/z8086soc.sv:289$11106_Y.
Removed top 5 bits (of 16) from wire top_ulx3s.$flatten\u_soc.\cpu.$0\F[15:0].
Removed top 1 bits (of 3) from wire top_ulx3s.$flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:423$10330_Y.
Removed top 1 bits (of 3) from wire top_ulx3s.$flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:423$10331_Y.
Removed top 1 bits (of 16) from wire top_ulx3s.$flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:301$9672_Y.
Removed top 6 bits (of 16) from wire top_ulx3s.$flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:312$9673_Y.
Removed top 6 bits (of 16) from wire top_ulx3s.$flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:324$9674_Y.
Removed top 6 bits (of 16) from wire top_ulx3s.$flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:334$9675_Y.
Removed top 2 bits (of 16) from wire top_ulx3s.$flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:365$9677_Y.
Removed top 28 bits (of 32) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:232$10972_Y.
Removed top 25 bits (of 32) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:233$10975_Y.
Removed top 20 bits (of 32) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:300$10996_Y.
Removed top 20 bits (of 32) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:307$10999_Y.
Removed top 8 bits (of 24) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.$procmux$14376_Y.
Removed top 8 bits (of 24) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.$procmux$14379_Y.
Removed top 2 bits (of 24) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.$procmux$14382_Y.
Removed top 1 bits (of 6) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$0\control_data[5:0].
Removed top 27 bits (of 32) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.$add$src/soc_hdmi/hdmi/hdmi.sv:286$13007_Y.
Removed top 2 bits (of 10) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\serializer.$0\tmds_shift[0][9:0].
Removed top 2 bits (of 10) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\serializer.$0\tmds_shift[1][9:0].
Removed top 9 bits (of 10) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\serializer.$0\tmds_shift[2][9:0].
Removed top 2 bits (of 4) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12285_Y.
Removed top 2 bits (of 4) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12292_Y.
Removed top 1 bits (of 4) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12293_Y.
Removed top 3 bits (of 5) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:88$12337_Y.
Removed top 3 bits (of 5) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:93$12341_Y.
Removed top 2 bits (of 4) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12217_Y.
Removed top 2 bits (of 4) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12224_Y.
Removed top 1 bits (of 4) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12225_Y.
Removed top 3 bits (of 5) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:88$12269_Y.
Removed top 3 bits (of 5) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:93$12273_Y.
Removed top 2 bits (of 4) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12149_Y.
Removed top 2 bits (of 4) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12156_Y.
Removed top 1 bits (of 4) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12157_Y.
Removed top 3 bits (of 5) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:88$12201_Y.
Removed top 3 bits (of 5) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:93$12205_Y.
Removed top 7 bits (of 8) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$0\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:84$11461.next_bch_bit[7:0]$11569.
Removed top 7 bits (of 8) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$0\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11453.next_bch_bit[7:0]$11481.
Removed top 7 bits (of 8) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$0\next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:88$11454.next_bch_bit[7:0]$11492.
Removed top 1 bits (of 8) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11486_Y.
Removed top 7 bits (of 8) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11484_Y.
Removed top 7 bits (of 8) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11495_Y.
Removed top 7 bits (of 8) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11506_Y.
Removed top 7 bits (of 8) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11517_Y.
Removed top 7 bits (of 8) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11528_Y.
Removed top 7 bits (of 8) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11539_Y.
Removed top 7 bits (of 8) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11550_Y.
Removed top 7 bits (of 8) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11561_Y.
Removed top 7 bits (of 8) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$xor$src/soc_hdmi/hdmi/packet_assembler.sv:69$11572_Y.
Removed top 16 bits (of 24) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$2\header[23:0].
Removed top 16 bits (of 24) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$3\header[23:0].
Removed top 16 bits (of 24) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$4\header[23:0].
Removed top 16 bits (of 24) from wire top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$5\header[23:0].

22.15. Executing PEEPOPT pass (run peephole optimizers).

22.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..
Removed 0 unused cells and 54 unused wires.
<suppressed ~1 debug messages>

22.17. Executing SHARE pass (SAT-based resource sharing).
Found 8 cells in module top_ulx3s that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\u_soc.\ram.$memrd$\mem$src/soc_hdmi/spram.sv:32$11974 ($memrd):
    Found 28 activation_patterns using ctrl signal { \u_soc.cpu_reset_n \u_soc.ready \u_soc.q_out_lo \u_soc.q_out_hi $flatten\u_soc.\cpu.$procmux$16907_CMP $flatten\u_soc.\cpu.$procmux$14912_CMP $flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:1024$10900_Y $flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:1024$10896_Y $flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:495$10396_Y $flatten\u_soc.\cpu.$logic_and$src/z8086/z8086.sv:390$10297_Y \u_soc.cpu.bus_wait \u_soc.cpu.bus_word \u_soc.cpu.bus_wr \u_soc.cpu.bus_state [2:1] \u_soc.cpu.q_suspended }.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$mem.cc:305:emit$13090 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procmux$13624_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$mem.cc:305:emit$13082 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procmux$13624_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$mem.cc:305:emit$13074 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procmux$13624_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_soc.\hdmi_module.\font_rom.$memrd$\mem$src/soc_hdmi/sprom.sv:29$12126 ($memrd):
    Found 1 activation_patterns using ctrl signal $flatten\u_soc.\hdmi_module.$eq$src/soc_hdmi/z8086hdmi.sv:232$10971_Y.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:337$11014 ($memrd):
    Found 1 activation_patterns using ctrl signal { \u_soc.hdmi_module.pixel_on \u_soc.hdmi_module.visible }.
    Found 1 candidates: $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013
    Analyzing resource sharing with $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013 ($memrd):
      Found 1 activation_patterns using ctrl signal { \u_soc.hdmi_module.pixel_on \u_soc.hdmi_module.visible }.
      Activation pattern for cell $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:337$11014: { \u_soc.hdmi_module.pixel_on \u_soc.hdmi_module.visible } = 2'01
      Activation pattern for cell $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013: { \u_soc.hdmi_module.pixel_on \u_soc.hdmi_module.visible } = 2'11
      According to the SAT solver this pair of cells can be shared. (Pattern only case)
      Simplified activation pattern for cell $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:337$11014: \u_soc.hdmi_module.pixel_on = 1'0
      Simplified activation pattern for cell $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013: \u_soc.hdmi_module.pixel_on = 1'1
      Activation signal for $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:337$11014: $auto$share.cc:1068:make_cell_activation_logic$20370
      New cell: $auto$share.cc:713:make_supercell$20372 ($memrd)
  Analyzing resource sharing options for $auto$share.cc:713:make_supercell$20372 ($memrd):
    Found 1 activation_patterns using ctrl signal \u_soc.hdmi_module.visible.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_soc.\cpu.$memrd$\q_word$src/z8086/z8086.sv:415$10929 ($memrd):
    Cell is always active. Therefore no sharing is possible.
Removing 2 cells in module top_ulx3s:
  Removing cell $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013 ($memrd).
  Removing cell $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:337$11014 ($memrd).

22.18. Executing TECHMAP pass (map to technology primitives).

22.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/cmp2lut.v
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

22.18.2. Continuing TECHMAP pass.
Using template $paramod$1589de7c7e0b2319786fc7a60d78b5cf9da00c8d\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$fc417d2e8c11f8fd0321206ae65056a1f93d1c72\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$e4c92889d88a2565010b877d9939a0ac6b8fc9a2\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~1042 debug messages>

22.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.
<suppressed ~12 debug messages>

22.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..
Removed 1 unused cells and 27 unused wires.
<suppressed ~4 debug messages>

22.21. Executing TECHMAP pass (map to technology primitives).

22.21.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/mul2dsp.v
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

22.21.2. Continuing TECHMAP pass.
Using template $paramod$c4aa1940cd16d205019ff8713b7cbb7000b19db9\_80_mul for cells of type $mul.
Using template $paramod$b94270fb9b4177893d3d89d009b133807507cd99\_80_mul for cells of type $mul.
No more expansions possible.
<suppressed ~166 debug messages>

22.22. Executing TECHMAP pass (map to technology primitives).

22.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/lattice/dsp_map_18x18.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/lattice/dsp_map_18x18.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/lattice/dsp_map_18x18.v
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

22.22.2. Continuing TECHMAP pass.
Using template $paramod$758924e58d2c08e4f6dfcf0498c0e9f692664c15\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$1cfe5c53fbd2d3ba5472e03b71732cd6647a3555\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~43 debug messages>

22.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top_ulx3s:
  creating $macc model for $flatten\u_soc.$add$src/soc_hdmi/z8086soc.sv:146$11074 ($add).
  creating $macc model for $flatten\u_soc.$sub$src/soc_hdmi/z8086soc.sv:69$11067 ($sub).
  creating $macc model for $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:1030$10905 ($add).
  creating $macc model for $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:1035$10909 ($add).
  creating $macc model for $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:247$10215 ($add).
  creating $macc model for $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:322$10263 ($add).
  creating $macc model for $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:326$10267 ($add).
  creating $macc model for $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:348$10281 ($add).
  creating $macc model for $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:416$10320 ($add).
  creating $macc model for $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:423$10330 ($add).
  creating $macc model for $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:446$10351 ($add).
  creating $macc model for $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:572$10501 ($add).
  creating $macc model for $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:1033$10906 ($sub).
  creating $macc model for $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:1033$10907 ($sub).
  creating $macc model for $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:301$10252 ($sub).
  creating $macc model for $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:422$10328 ($sub).
  creating $macc model for $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:422$10329 ($sub).
  creating $macc model for $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:423$10331 ($sub).
  creating $macc model for $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:423$10333 ($sub).
  creating $macc model for $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:869$10850 ($sub).
  creating $macc model for $flatten\u_soc.\cpu.\alu.$sub$src/z8086/alu.sv:441$9741 ($sub).
  creating $macc model for $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:232$10972 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:233$10975 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:260$10987 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:292$10993 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:300$10996 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:307$10999 ($add).
  creating $macc model for $add$boards/ULX3S/top_ulx3s.sv:36$2 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.$add$src/soc_hdmi/hdmi/hdmi.sv:232$12952 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.$add$src/soc_hdmi/hdmi/hdmi.sv:233$12958 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.$add$src/soc_hdmi/hdmi/hdmi.sv:286$13008 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12285 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12286 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12287 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12288 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12289 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12290 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12291 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12292 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12293 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12294 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12295 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12296 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12297 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12298 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:88$12338 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:98$12345 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:47$12299 ($sub).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:74$12323 ($sub).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:79$12325 ($sub).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:93$12342 ($sub).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12217 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12218 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12219 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12220 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12221 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12222 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12223 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12224 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12225 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12226 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12227 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12228 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12229 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12230 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:88$12270 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:98$12277 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:47$12231 ($sub).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:74$12255 ($sub).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:79$12257 ($sub).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:93$12274 ($sub).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12149 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12150 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12151 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12152 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12153 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12154 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12155 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12156 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12157 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12158 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12159 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12160 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12161 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12162 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:88$12202 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:98$12209 ($add).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:47$12163 ($sub).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:74$12187 ($sub).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:79$12189 ($sub).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:93$12206 ($sub).
  creating $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$add$src/soc_hdmi/hdmi/packet_assembler.sv:34$11463 ($add).
  creating $macc model for $flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:135$11132 ($add).
  creating $macc model for $flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:147$11135 ($add).
  creating $macc model for $flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:175$11144 ($add).
  creating $macc model for $flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:65$11121 ($add).
  creating $macc model for $flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:74$11123 ($add).
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12161 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12162.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12160 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12162.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12159 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12162.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12158 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12162.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12157 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12162.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12156 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12162.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12154 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12155.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12153 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12155.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12152 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12155.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12151 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12155.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12150 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12155.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12229 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12230.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12228 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12230.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12227 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12230.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12226 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12230.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12225 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12230.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12224 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12230.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12222 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12223.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12221 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12223.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12220 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12223.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12219 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12223.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12218 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12223.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12297 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12298.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12296 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12298.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12295 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12298.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12294 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12298.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12293 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12298.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12292 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12298.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12290 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12291.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12289 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12291.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12288 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12291.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12287 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12291.
  merging $macc model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12286 into $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12291.
  merging $macc model for $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:423$10330 into $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:423$10331.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:93$12274.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:79$12257.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:74$12255.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:47$12231.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:98$12277.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:88$12270.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12149.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12217.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:93$12342.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:79$12325.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:74$12323.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:47$12299.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:98$12345.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:88$12338.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:88$12202.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:98$12209.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:47$12163.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:74$12187.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:79$12189.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:93$12206.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$add$src/soc_hdmi/hdmi/packet_assembler.sv:34$11463.
  creating $alu model for $macc $flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:135$11132.
  creating $alu model for $macc $flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:147$11135.
  creating $alu model for $macc $flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:175$11144.
  creating $alu model for $macc $flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:65$11121.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12285.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.$add$src/soc_hdmi/hdmi/hdmi.sv:286$13008.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.$add$src/soc_hdmi/hdmi/hdmi.sv:233$12958.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.\hdmi.$add$src/soc_hdmi/hdmi/hdmi.sv:232$12952.
  creating $alu model for $macc $add$boards/ULX3S/top_ulx3s.sv:36$2.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:307$10999.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:300$10996.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:292$10993.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:260$10987.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:233$10975.
  creating $alu model for $macc $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:232$10972.
  creating $alu model for $macc $flatten\u_soc.\cpu.\alu.$sub$src/z8086/alu.sv:441$9741.
  creating $alu model for $macc $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:869$10850.
  creating $alu model for $macc $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:423$10333.
  creating $alu model for $macc $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:422$10329.
  creating $alu model for $macc $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:422$10328.
  creating $alu model for $macc $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:301$10252.
  creating $alu model for $macc $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:1033$10907.
  creating $alu model for $macc $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:1033$10906.
  creating $alu model for $macc $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:572$10501.
  creating $alu model for $macc $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:446$10351.
  creating $alu model for $macc $flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:74$11123.
  creating $alu model for $macc $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:416$10320.
  creating $alu model for $macc $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:348$10281.
  creating $alu model for $macc $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:326$10267.
  creating $alu model for $macc $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:322$10263.
  creating $alu model for $macc $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:247$10215.
  creating $alu model for $macc $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:1035$10909.
  creating $alu model for $macc $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:1030$10905.
  creating $alu model for $macc $flatten\u_soc.$sub$src/soc_hdmi/z8086soc.sv:69$11067.
  creating $alu model for $macc $flatten\u_soc.$add$src/soc_hdmi/z8086soc.sv:146$11074.
  creating $macc cell for $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:423$10331: $auto$alumacc.cc:382:replace_macc$20389
  creating $macc cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12223: $auto$alumacc.cc:382:replace_macc$20390
  creating $macc cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12162: $auto$alumacc.cc:382:replace_macc$20391
  creating $macc cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12298: $auto$alumacc.cc:382:replace_macc$20392
  creating $macc cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12155: $auto$alumacc.cc:382:replace_macc$20393
  creating $macc cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12230: $auto$alumacc.cc:382:replace_macc$20394
  creating $macc cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12291: $auto$alumacc.cc:382:replace_macc$20395
  creating $alu model for $flatten\u_soc.$ge$src/soc_hdmi/z8086soc.sv:20$11062 ($ge): new $alu
  creating $alu model for $flatten\u_soc.$lt$src/soc_hdmi/z8086soc.sv:20$11063 ($lt): new $alu
  creating $alu model for $flatten\u_soc.\cpu.$gt$src/z8086/z8086.sv:421$10327 ($gt): merged with $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:422$10328.
  creating $alu model for $flatten\u_soc.\cpu.\alu.$gt$src/z8086/alu.sv:122$9657 ($gt): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.$ge$src/soc_hdmi/z8086hdmi.sv:316$11004 ($ge): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.$ge$src/soc_hdmi/z8086hdmi.sv:343$11016 ($ge): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.$le$src/soc_hdmi/z8086hdmi.sv:317$11006 ($le): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.$lt$src/soc_hdmi/z8086hdmi.sv:341$11015 ($lt): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.$lt$src/soc_hdmi/z8086hdmi.sv:345$11017 ($lt): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:201$12923 ($ge): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:209$12943 ($ge): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:266$12967 ($ge): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:267$12977 ($ge): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:284$13000 ($ge): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:302$13014 ($ge): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:303$13021 ($ge): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:305$13032 ($ge): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:201$12926 ($lt): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:207$12940 ($lt): merged with $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:201$12923.
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:209$12946 ($lt): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:244$12962 ($lt): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:244$12963 ($lt): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:266$12968 ($lt): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:266$12973 ($lt): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:267$12979 ($lt): merged with $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:266$12967.
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:284$13005 ($lt): merged with $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:303$13021.
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:302$13016 ($lt): merged with $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:284$13000.
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:303$13026 ($lt): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:305$13035 ($lt): merged with $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:302$13014.
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12328 ($gt): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12329 ($gt): merged with $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:74$12323.
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$lt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12331 ($lt): merged with $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12328.
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$lt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12332 ($lt): merged with $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:74$12323.
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12260 ($gt): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12261 ($gt): merged with $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:74$12255.
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$lt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12263 ($lt): merged with $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12260.
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$lt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12264 ($lt): merged with $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:74$12255.
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12192 ($gt): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12193 ($gt): merged with $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:74$12187.
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$lt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12195 ($lt): merged with $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12192.
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$lt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12196 ($lt): merged with $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:74$12187.
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$lt$src/soc_hdmi/hdmi/packet_assembler.sv:105$11474 ($lt): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$lt$src/soc_hdmi/hdmi/packet_assembler.sv:112$11475 ($lt): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\u_vram.$lt$boards/ULX3S/vram_ecp5.sv:47$12137 ($lt): new $alu
  creating $alu model for $flatten\u_soc.\hdmi_module.\u_vram.$lt$boards/ULX3S/vram_ecp5.sv:61$12144 ($lt): new $alu
  creating $alu model for $flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:418$10323 ($eq): merged with $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:422$10328.
  creating $alu model for $flatten\u_soc.\hdmi_module.$eq$src/soc_hdmi/z8086hdmi.sv:256$10984 ($eq): merged with $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:266$12973.
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$eq$src/soc_hdmi/hdmi/tmds_channel.sv:70$12321 ($eq): merged with $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:74$12323.
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$eq$src/soc_hdmi/hdmi/tmds_channel.sv:70$12253 ($eq): merged with $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:74$12255.
  creating $alu model for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$eq$src/soc_hdmi/hdmi/tmds_channel.sv:70$12185 ($eq): merged with $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:74$12187.
  creating $alu cell for $flatten\u_soc.\hdmi_module.\u_vram.$lt$boards/ULX3S/vram_ecp5.sv:61$12144: $auto$alumacc.cc:512:replace_alu$20426
  creating $alu cell for $flatten\u_soc.\hdmi_module.\u_vram.$lt$boards/ULX3S/vram_ecp5.sv:47$12137: $auto$alumacc.cc:512:replace_alu$20431
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$lt$src/soc_hdmi/hdmi/packet_assembler.sv:112$11475: $auto$alumacc.cc:512:replace_alu$20436
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$lt$src/soc_hdmi/hdmi/packet_assembler.sv:105$11474: $auto$alumacc.cc:512:replace_alu$20441
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12192, $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$lt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12195: $auto$alumacc.cc:512:replace_alu$20446
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12260, $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$lt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12263: $auto$alumacc.cc:512:replace_alu$20459
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12328, $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$lt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12331: $auto$alumacc.cc:512:replace_alu$20472
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:303$13026: $auto$alumacc.cc:512:replace_alu$20485
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:266$12973, $flatten\u_soc.\hdmi_module.$eq$src/soc_hdmi/z8086hdmi.sv:256$10984: $auto$alumacc.cc:512:replace_alu$20490
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:266$12968: $auto$alumacc.cc:512:replace_alu$20497
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:244$12963: $auto$alumacc.cc:512:replace_alu$20502
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:244$12962: $auto$alumacc.cc:512:replace_alu$20507
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:209$12946: $auto$alumacc.cc:512:replace_alu$20512
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:201$12926: $auto$alumacc.cc:512:replace_alu$20517
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:305$13032: $auto$alumacc.cc:512:replace_alu$20522
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:303$13021, $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:284$13005: $auto$alumacc.cc:512:replace_alu$20535
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:302$13014, $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:305$13035: $auto$alumacc.cc:512:replace_alu$20548
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:284$13000, $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:302$13016: $auto$alumacc.cc:512:replace_alu$20561
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:267$12977: $auto$alumacc.cc:512:replace_alu$20574
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:266$12967, $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:267$12979: $auto$alumacc.cc:512:replace_alu$20587
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:209$12943: $auto$alumacc.cc:512:replace_alu$20600
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.$ge$src/soc_hdmi/hdmi/hdmi.sv:201$12923, $flatten\u_soc.\hdmi_module.\hdmi.$lt$src/soc_hdmi/hdmi/hdmi.sv:207$12940: $auto$alumacc.cc:512:replace_alu$20613
  creating $alu cell for $flatten\u_soc.\hdmi_module.$lt$src/soc_hdmi/z8086hdmi.sv:345$11017: $auto$alumacc.cc:512:replace_alu$20626
  creating $alu cell for $flatten\u_soc.\hdmi_module.$lt$src/soc_hdmi/z8086hdmi.sv:341$11015: $auto$alumacc.cc:512:replace_alu$20631
  creating $alu cell for $flatten\u_soc.\hdmi_module.$le$src/soc_hdmi/z8086hdmi.sv:317$11006: $auto$alumacc.cc:512:replace_alu$20636
  creating $alu cell for $flatten\u_soc.\hdmi_module.$ge$src/soc_hdmi/z8086hdmi.sv:343$11016: $auto$alumacc.cc:512:replace_alu$20645
  creating $alu cell for $flatten\u_soc.\hdmi_module.$ge$src/soc_hdmi/z8086hdmi.sv:316$11004: $auto$alumacc.cc:512:replace_alu$20658
  creating $alu cell for $flatten\u_soc.\cpu.\alu.$gt$src/z8086/alu.sv:122$9657: $auto$alumacc.cc:512:replace_alu$20671
  creating $alu cell for $flatten\u_soc.$lt$src/soc_hdmi/z8086soc.sv:20$11063: $auto$alumacc.cc:512:replace_alu$20682
  creating $alu cell for $flatten\u_soc.$ge$src/soc_hdmi/z8086soc.sv:20$11062: $auto$alumacc.cc:512:replace_alu$20687
  creating $alu cell for $flatten\u_soc.$add$src/soc_hdmi/z8086soc.sv:146$11074: $auto$alumacc.cc:512:replace_alu$20700
  creating $alu cell for $flatten\u_soc.$sub$src/soc_hdmi/z8086soc.sv:69$11067: $auto$alumacc.cc:512:replace_alu$20703
  creating $alu cell for $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:1030$10905: $auto$alumacc.cc:512:replace_alu$20706
  creating $alu cell for $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:1035$10909: $auto$alumacc.cc:512:replace_alu$20709
  creating $alu cell for $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:247$10215: $auto$alumacc.cc:512:replace_alu$20712
  creating $alu cell for $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:322$10263: $auto$alumacc.cc:512:replace_alu$20715
  creating $alu cell for $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:326$10267: $auto$alumacc.cc:512:replace_alu$20718
  creating $alu cell for $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:348$10281: $auto$alumacc.cc:512:replace_alu$20721
  creating $alu cell for $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:416$10320: $auto$alumacc.cc:512:replace_alu$20724
  creating $alu cell for $flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:74$11123: $auto$alumacc.cc:512:replace_alu$20727
  creating $alu cell for $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:446$10351: $auto$alumacc.cc:512:replace_alu$20730
  creating $alu cell for $flatten\u_soc.\cpu.$add$src/z8086/z8086.sv:572$10501: $auto$alumacc.cc:512:replace_alu$20733
  creating $alu cell for $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:1033$10906: $auto$alumacc.cc:512:replace_alu$20736
  creating $alu cell for $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:1033$10907: $auto$alumacc.cc:512:replace_alu$20739
  creating $alu cell for $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:301$10252: $auto$alumacc.cc:512:replace_alu$20742
  creating $alu cell for $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:422$10328, $flatten\u_soc.\cpu.$gt$src/z8086/z8086.sv:421$10327, $flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:418$10323: $auto$alumacc.cc:512:replace_alu$20745
  creating $alu cell for $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:422$10329: $auto$alumacc.cc:512:replace_alu$20756
  creating $alu cell for $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:423$10333: $auto$alumacc.cc:512:replace_alu$20759
  creating $alu cell for $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:869$10850: $auto$alumacc.cc:512:replace_alu$20762
  creating $alu cell for $flatten\u_soc.\cpu.\alu.$sub$src/z8086/alu.sv:441$9741: $auto$alumacc.cc:512:replace_alu$20765
  creating $alu cell for $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:232$10972: $auto$alumacc.cc:512:replace_alu$20768
  creating $alu cell for $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:233$10975: $auto$alumacc.cc:512:replace_alu$20771
  creating $alu cell for $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:260$10987: $auto$alumacc.cc:512:replace_alu$20774
  creating $alu cell for $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:292$10993: $auto$alumacc.cc:512:replace_alu$20777
  creating $alu cell for $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:300$10996: $auto$alumacc.cc:512:replace_alu$20780
  creating $alu cell for $flatten\u_soc.\hdmi_module.$add$src/soc_hdmi/z8086hdmi.sv:307$10999: $auto$alumacc.cc:512:replace_alu$20783
  creating $alu cell for $add$boards/ULX3S/top_ulx3s.sv:36$2: $auto$alumacc.cc:512:replace_alu$20786
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.$add$src/soc_hdmi/hdmi/hdmi.sv:232$12952: $auto$alumacc.cc:512:replace_alu$20789
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.$add$src/soc_hdmi/hdmi/hdmi.sv:233$12958: $auto$alumacc.cc:512:replace_alu$20792
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.$add$src/soc_hdmi/hdmi/hdmi.sv:286$13008: $auto$alumacc.cc:512:replace_alu$20795
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12285: $auto$alumacc.cc:512:replace_alu$20798
  creating $alu cell for $flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:65$11121: $auto$alumacc.cc:512:replace_alu$20801
  creating $alu cell for $flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:175$11144: $auto$alumacc.cc:512:replace_alu$20804
  creating $alu cell for $flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:147$11135: $auto$alumacc.cc:512:replace_alu$20807
  creating $alu cell for $flatten\u_soc.\uart.$add$src/soc_hdmi/uart_simple.sv:135$11132: $auto$alumacc.cc:512:replace_alu$20810
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$add$src/soc_hdmi/hdmi/packet_assembler.sv:34$11463: $auto$alumacc.cc:512:replace_alu$20813
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:93$12206: $auto$alumacc.cc:512:replace_alu$20816
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:79$12189: $auto$alumacc.cc:512:replace_alu$20819
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:74$12187, $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12193, $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$lt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12196, $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$eq$src/soc_hdmi/hdmi/tmds_channel.sv:70$12185: $auto$alumacc.cc:512:replace_alu$20822
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:47$12163: $auto$alumacc.cc:512:replace_alu$20835
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:98$12209: $auto$alumacc.cc:512:replace_alu$20838
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:88$12202: $auto$alumacc.cc:512:replace_alu$20841
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:88$12338: $auto$alumacc.cc:512:replace_alu$20844
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:98$12345: $auto$alumacc.cc:512:replace_alu$20847
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:47$12299: $auto$alumacc.cc:512:replace_alu$20850
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:74$12323, $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12329, $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$lt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12332, $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$eq$src/soc_hdmi/hdmi/tmds_channel.sv:70$12321: $auto$alumacc.cc:512:replace_alu$20853
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:79$12325: $auto$alumacc.cc:512:replace_alu$20866
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:93$12342: $auto$alumacc.cc:512:replace_alu$20869
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12217: $auto$alumacc.cc:512:replace_alu$20872
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:34$12149: $auto$alumacc.cc:512:replace_alu$20875
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:88$12270: $auto$alumacc.cc:512:replace_alu$20878
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:98$12277: $auto$alumacc.cc:512:replace_alu$20881
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:47$12231: $auto$alumacc.cc:512:replace_alu$20884
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:74$12255, $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$gt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12261, $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$lt$src/soc_hdmi/hdmi/tmds_channel.sv:85$12264, $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$eq$src/soc_hdmi/hdmi/tmds_channel.sv:70$12253: $auto$alumacc.cc:512:replace_alu$20887
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:79$12257: $auto$alumacc.cc:512:replace_alu$20900
  creating $alu cell for $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$sub$src/soc_hdmi/hdmi/tmds_channel.sv:93$12274: $auto$alumacc.cc:512:replace_alu$20903
  created 86 $alu and 7 $macc cells.

22.24. Executing OPT pass (performing simple optimizations).

22.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.
<suppressed ~27 debug messages>

22.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

22.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_ulx3s..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1843 debug messages>

22.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_ulx3s.
Performed a total of 0 changes.

22.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
Removed a total of 0 cells.

22.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\u_soc.\hdmi_module.$procdff$19129 ($dff) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$procmux$14386_Y [23:22], Q = \u_soc.hdmi_module.rgb [23:22], rval = 2'00).

22.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..
Removed 39 unused cells and 128 unused wires.
<suppressed ~44 debug messages>

22.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.

22.24.9. Rerunning OPT passes. (Maybe there is more to do..)

22.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_ulx3s..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1843 debug messages>

22.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_ulx3s.
Performed a total of 0 changes.

22.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
Removed a total of 0 cells.

22.24.13. Executing OPT_DFF pass (perform DFF optimizations).

22.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..

22.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.

22.24.16. Finished fast OPT passes. (There is nothing left to do.)

22.25. Executing MEMORY pass.

22.25.1. Executing OPT_MEM pass (optimize memories).
top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077: removing const-0 lane 4
top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085: removing const-0 lane 4
top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093: removing const-0 lane 4
top_ulx3s.u_soc.cpu.ucode_rom: removing const-0 lane 21
top_ulx3s.u_soc.cpu.ucode_rom: removing const-0 lane 22
top_ulx3s.u_soc.cpu.ucode_rom: removing const-0 lane 23
top_ulx3s.u_soc.hdmi_module.font_rom.mem: removing const-0 lane 6
top_ulx3s.u_soc.hdmi_module.font_rom.mem: removing const-0 lane 7
Performed a total of 5 transformations.

22.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

22.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing top_ulx3s.u_soc.cpu.q_word write port 0.
  Analyzing top_ulx3s.u_soc.hdmi_module.settings_mem write port 0.
  Analyzing top_ulx3s.u_soc.hdmi_module.u_vram.mem write port 0.
  Analyzing top_ulx3s.u_soc.ram.mem write port 0.

22.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

22.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073'[0] in module `\top_ulx3s': no output FF found.
Checking read port `$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077'[0] in module `\top_ulx3s': no output FF found.
Checking read port `$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081'[0] in module `\top_ulx3s': no output FF found.
Checking read port `$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085'[0] in module `\top_ulx3s': no output FF found.
Checking read port `$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089'[0] in module `\top_ulx3s': no output FF found.
Checking read port `$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093'[0] in module `\top_ulx3s': no output FF found.
Checking read port `\u_soc.cpu.q_word'[0] in module `\top_ulx3s': no output FF found.
Checking read port `\u_soc.cpu.ucode_rom'[0] in module `\top_ulx3s': merging output FF to cell.
Checking read port `\u_soc.hdmi_module.font_rom.mem'[0] in module `\top_ulx3s': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\u_soc.hdmi_module.palette'[0] in module `\top_ulx3s': no output FF found.
Checking read port `\u_soc.hdmi_module.settings_mem'[0] in module `\top_ulx3s': merging output FF to cell.
Checking read port `\u_soc.hdmi_module.settings_mem'[1] in module `\top_ulx3s': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\u_soc.hdmi_module.u_vram.mem'[0] in module `\top_ulx3s': merging output FF to cell.
Checking read port `\u_soc.hdmi_module.u_vram.mem'[1] in module `\top_ulx3s': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\u_soc.ram.mem'[0] in module `\top_ulx3s': no output FF found.
Checking read port address `$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073'[0] in module `\top_ulx3s': address FF has fully-defined init value, not supported.
Checking read port address `$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077'[0] in module `\top_ulx3s': no address FF found.
Checking read port address `$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081'[0] in module `\top_ulx3s': address FF has fully-defined init value, not supported.
Checking read port address `$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085'[0] in module `\top_ulx3s': no address FF found.
Checking read port address `$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089'[0] in module `\top_ulx3s': address FF has fully-defined init value, not supported.
Checking read port address `$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093'[0] in module `\top_ulx3s': no address FF found.
Checking read port address `\u_soc.cpu.q_word'[0] in module `\top_ulx3s': merged address FF to cell.
Checking read port address `\u_soc.hdmi_module.font_rom.mem'[0] in module `\top_ulx3s': merged address FF to cell.
Checking read port address `\u_soc.hdmi_module.palette'[0] in module `\top_ulx3s': no address FF found.
Checking read port address `\u_soc.ram.mem'[0] in module `\top_ulx3s': merged address FF to cell.

22.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..
Removed 7 unused cells and 82 unused wires.
<suppressed ~10 debug messages>

22.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory top_ulx3s.u_soc.hdmi_module.settings_mem by address:
Consolidating read ports of memory top_ulx3s.u_soc.hdmi_module.u_vram.mem by address:

22.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

22.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..

22.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

22.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..

22.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073
using FF mapping for memory top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077
using FF mapping for memory top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081
using FF mapping for memory top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085
using FF mapping for memory top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089
using FF mapping for memory top_ulx3s.$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093
using FF mapping for memory top_ulx3s.u_soc.cpu.q_word
mapping memory top_ulx3s.u_soc.cpu.ucode_rom via $__PDPW16KD_
mapping memory top_ulx3s.u_soc.hdmi_module.font_rom.mem via $__DP16KD_
using FF mapping for memory top_ulx3s.u_soc.hdmi_module.palette
mapping memory top_ulx3s.u_soc.hdmi_module.settings_mem via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of top_ulx3s.u_soc.hdmi_module.settings_mem: $\u_soc.hdmi_module.settings_mem$rdreg[0]
Extracted data FF from read port 1 of top_ulx3s.u_soc.hdmi_module.settings_mem: $\u_soc.hdmi_module.settings_mem$rdreg[1]
found attribute 'ram_style = block' on memory top_ulx3s.u_soc.hdmi_module.u_vram.mem, forced mapping to block RAM
mapping memory top_ulx3s.u_soc.hdmi_module.u_vram.mem via $__DP16KD_
mapping memory top_ulx3s.u_soc.ram.mem via $__DP16KD_
<suppressed ~3150 debug messages>

22.28. Executing TECHMAP pass (map to technology primitives).

22.28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/lattice/lutrams_map_trellis.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/lattice/lutrams_map_trellis.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/lattice/lutrams_map_trellis.v
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

22.28.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/lattice/brams_map_16kd.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/lattice/brams_map_16kd.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/lattice/brams_map_16kd.v
Generating RTLIL representation for module `\$__DP16KD_'.
Generating RTLIL representation for module `\$__PDPW16KD_'.
Successfully finished Verilog frontend.

22.28.3. Continuing TECHMAP pass.
Using template $paramod$7586acaa3b5da00a52c5a76708ac3a6caa571cf0\$__PDPW16KD_ for cells of type $__PDPW16KD_.
Using template $paramod$7945d48506d69d56b47ec0b91e23fce2e17f63ab\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$9e9e0fe8bea58a6bcbed50c6c3e4606c286d2387\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$04778961cc1285a5efea28f98f28381eb2862208\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$889cbe570b401ec346f78284ab84be2a5d9795ab\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$a356af5aa4e62ad197fe55d18429c60bb8996336\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$8084604a73670cf4ce65e1ecf20c95e2bea50db0\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$b99d13011bae2fd5e48b61b83819a784fc9d6021\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$9e9da5b694630f539a9b1792465fe68346a14f44\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$9b514b92617d91ba2afd86a384b709fc35d0342a\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$599e8aa2abc35c3bdaf499999827377f573d35f9\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$ac26e9d2fe3dbb5546d0435e223b0227b64a9356\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$36595ba777f3ac677e5f67a1421b59edbb0a480e\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$b4eca230aef2e7402a865a62fbfd269cbd31b190\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$3fb66074eb89d38910da8e06d699b4e0f365c57b\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$f207c15c73106beb8889273909e399b39a98f382\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$ef4c04010281a4d293687683ebd2f958386f37ff\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$a3e3f65ef390d89fbf0f7e5744168c4b81764477\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$930b50591888e5d1d49f63355c34f1b66043c103\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$0011568d710483f1091dff7c2d1d30d048cc20de\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$ac8596cfeeeae92ad94d84241783591ccded987e\$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$dc74753b2d4fe97ed0ce63b6d9a41ad870194f4b\$__DP16KD_ for cells of type $__DP16KD_.
No more expansions possible.
<suppressed ~699 debug messages>

22.29. Executing OPT pass (performing simple optimizations).

22.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.
<suppressed ~547 debug messages>

22.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
<suppressed ~153 debug messages>
Removed a total of 51 cells.

22.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$21270 ($dffe) from module top_ulx3s.
Removing always-active EN on $auto$mem.cc:1169:emulate_transparency$21066 ($dffe) from module top_ulx3s.
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$21048 ($dffe) from module top_ulx3s.
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$21057 ($dffe) from module top_ulx3s.
Adding SRST signal on $auto$ff.cc:337:slice$20208 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:902$10868_Y, Q = \u_soc.cpu.ALUOPC, rval = 5'00000).
Adding SRST signal on $auto$ff.cc:337:slice$20203 ($dffe) from module top_ulx3s (D = \u_soc.cpu.uc [2:1], Q = \u_soc.cpu.alu_src, rval = 2'00).
Adding SRST signal on $auto$ff.cc:337:slice$19903 ($dffe) from module top_ulx3s (D = \u_soc.cpu.IND_next, Q = \u_soc.cpu.IND, rval = 16'0000000000000000).
Adding SRST signal on $auto$ff.cc:337:slice$19726 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$procmux$14506_Y, Q = \u_soc.hdmi_module.char_x, rval = 7'0000000).
Adding SRST signal on $auto$ff.cc:337:slice$19718 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\hdmi_module.$procmux$14492_Y, Q = \u_soc.hdmi_module.pixel_x, rval = 4'0000).

22.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..
Removed 65 unused cells and 1979 unused wires.
<suppressed ~66 debug messages>

22.29.5. Rerunning OPT passes. (Removed registers in this run.)

22.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.
<suppressed ~1 debug messages>

22.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
Removed a total of 0 cells.

22.29.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:337:slice$23148 ($sdffce) from module top_ulx3s (D = $auto$wreduce.cc:514:run$20326 [3:0], Q = \u_soc.hdmi_module.pixel_x, rval = 4'0000).
Adding SRST signal on $auto$ff.cc:337:slice$19738 ($dffe) from module top_ulx3s (D = \u_soc.hdmi_module.font_data [5], Q = \u_soc.hdmi_module.font_shift [5], rval = 1'0).

22.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

22.29.10. Rerunning OPT passes. (Removed registers in this run.)

22.29.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.

22.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
Removed a total of 0 cells.

22.29.13. Executing OPT_DFF pass (perform DFF optimizations).

22.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..

22.29.15. Finished fast OPT passes.

22.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073 in module \top_ulx3s:
  created 16 $dff cells and 0 static cells of width 10.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077 in module \top_ulx3s:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081 in module \top_ulx3s:
  created 16 $dff cells and 0 static cells of width 10.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085 in module \top_ulx3s:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089 in module \top_ulx3s:
  created 16 $dff cells and 0 static cells of width 10.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093 in module \top_ulx3s:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \u_soc.cpu.q_word in module \top_ulx3s:
  created 3 $dff cells and 0 static cells of width 16.
Extracted addr FF from read port 0 of top_ulx3s.u_soc.cpu.q_word: $\u_soc.cpu.q_word$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 48 write mux blocks.
Mapping memory \u_soc.hdmi_module.palette in module \top_ulx3s:
  created 16 $dff cells and 0 static cells of width 24.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

22.31. Executing OPT pass (performing simple optimizations).

22.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.
<suppressed ~17 debug messages>

22.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
Removed a total of 0 cells.

22.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_ulx3s..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:410$9679.
Removed 1 multiplexer ports.
<suppressed ~1847 debug messages>

22.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_ulx3s.
    Consolidated identical input bits for $mux cell $memory\u_soc.hdmi_module.palette$rdmux[0][3][6]$23684:
      Old ports: A=24'111111110101010101010101, B=24'111111110101010111111111, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][2][3]$a$23664
      New ports: A=1'0, B=1'1, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][2][3]$a$23664 [1]
      New connections: { $memory\u_soc.hdmi_module.palette$rdmux[0][2][3]$a$23664 [23:2] $memory\u_soc.hdmi_module.palette$rdmux[0][2][3]$a$23664 [0] } = { 16'1111111101010101 $memory\u_soc.hdmi_module.palette$rdmux[0][2][3]$a$23664 [1] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][2][3]$a$23664 [1] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][2][3]$a$23664 [1] 2'11 }
    Consolidated identical input bits for $mux cell $memory\u_soc.hdmi_module.palette$rdmux[0][3][5]$23681:
      Old ports: A=24'010101011111111101010101, B=24'010101011111111111111111, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][2][2]$b$23662
      New ports: A=1'0, B=1'1, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][2][2]$b$23662 [1]
      New connections: { $memory\u_soc.hdmi_module.palette$rdmux[0][2][2]$b$23662 [23:2] $memory\u_soc.hdmi_module.palette$rdmux[0][2][2]$b$23662 [0] } = { 16'0101010111111111 $memory\u_soc.hdmi_module.palette$rdmux[0][2][2]$b$23662 [1] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][2][2]$b$23662 [1] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][2][2]$b$23662 [1] 2'11 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][3][4]$23412:
      Old ports: A=4'1000, B=4'0000, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][2]$a$23395
      New ports: A=1'1, B=1'0, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][2]$a$23395 [3]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][2]$a$23395 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][3][3]$23409:
      Old ports: A=4'0110, B=4'0111, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][1]$b$23393
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][1]$b$23393 [0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][1]$b$23393 [3:1] = 3'011
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][3][2]$23406:
      Old ports: A=4'0100, B=4'0101, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][1]$a$23392
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][1]$a$23392 [0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][1]$a$23392 [3:1] = 3'010
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][3][1]$23403:
      Old ports: A=4'0010, B=4'0011, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][0]$b$23390
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][0]$b$23390 [0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][0]$b$23390 [3:1] = 3'001
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][3][0]$23400:
      Old ports: A=4'0000, B=4'0001, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][0]$a$23389
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][0]$a$23389 [0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][0]$a$23389 [3:1] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][3][6]$23373:
      Old ports: A=10'1010001110, B=10'1001110001, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$a$23353
      New ports: A=2'10, B=2'01, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$a$23353 [1:0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$a$23353 [9:2] = { 2'10 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$a$23353 [1:0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$a$23353 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$a$23353 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$a$23353 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$a$23353 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][3][5]$23370:
      Old ports: A=10'0110011100, B=10'1011000110, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$b$23351
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$b$23351 [3] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$b$23351 [1] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$b$23351 [9:4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$b$23351 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$b$23351 [0] } = { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$b$23351 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$b$23351 [3] 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$b$23351 [1] 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$b$23351 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][3][4]$23367:
      Old ports: A=10'1011001100, B=10'0100111001, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$a$23350
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$a$23350 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$a$23350 [0] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$a$23350 [9:3] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$a$23350 [1] } = { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$a$23350 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$a$23350 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$a$23350 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$a$23350 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$a$23350 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$a$23350 [0] 2'10 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][3][3]$23364:
      Old ports: A=10'0110001110, B=10'0100111100, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$b$23348
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$b$23348 [4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$b$23348 [1] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$b$23348 [9:5] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$b$23348 [3:2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$b$23348 [0] } = { 2'01 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$b$23348 [1] 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$b$23348 [4] 3'110 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][3][2]$23361:
      Old ports: A=10'0101110001, B=10'0100011110, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$a$23347
      New ports: A=2'01, B=2'10, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$a$23347 [1:0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$a$23347 [9:2] = { 3'010 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$a$23347 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$a$23347 [0] 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$a$23347 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$a$23347 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][3][1]$23358:
      Old ports: A=10'1011100100, B=10'1011100010, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$b$23345
      New ports: A=2'10, B=2'01, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$b$23345 [2:1]
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$b$23345 [9:3] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$b$23345 [0] } = 8'10111000
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][3][0]$23355:
      Old ports: A=10'1010011100, B=10'1001100011, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [0] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [9:3] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [1] } = { 2'10 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [0] }
    Consolidated identical input bits for $mux cell $memory\u_soc.hdmi_module.palette$rdmux[0][3][3]$23675:
      Old ports: A=24'101010100101010100000000, B=24'101010101010101010101010, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$b$23659
      New ports: A=2'10, B=2'01, Y={ $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$b$23659 [8] $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$b$23659 [1] }
      New connections: { $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$b$23659 [23:9] $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$b$23659 [7:2] $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$b$23659 [0] } = { 8'10101010 $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$b$23659 [1] $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$b$23659 [8] $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$b$23659 [1] $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$b$23659 [8] $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$b$23659 [1] $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$b$23659 [8] $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$b$23659 [1] $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$b$23659 [1] 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$b$23659 [1] 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$b$23659 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\u_soc.hdmi_module.palette$rdmux[0][3][4]$23678:
      Old ports: A=24'010101010101010101010101, B=24'010101010101010111111111, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][2][2]$a$23661
      New ports: A=1'0, B=1'1, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][2][2]$a$23661 [1]
      New connections: { $memory\u_soc.hdmi_module.palette$rdmux[0][2][2]$a$23661 [23:2] $memory\u_soc.hdmi_module.palette$rdmux[0][2][2]$a$23661 [0] } = { 16'0101010101010101 $memory\u_soc.hdmi_module.palette$rdmux[0][2][2]$a$23661 [1] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][2][2]$a$23661 [1] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][2][2]$a$23661 [1] 2'11 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][3][4]$23322:
      Old ports: A=4'1000, B=4'0000, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][2]$a$23305
      New ports: A=1'1, B=1'0, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][2]$a$23305 [3]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][2]$a$23305 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][3][3]$23319:
      Old ports: A=4'0110, B=4'0111, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][1]$b$23303
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][1]$b$23303 [0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][1]$b$23303 [3:1] = 3'011
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][3][2]$23316:
      Old ports: A=4'0100, B=4'0101, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][1]$a$23302
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][1]$a$23302 [0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][1]$a$23302 [3:1] = 3'010
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][3][1]$23313:
      Old ports: A=4'0010, B=4'0011, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][0]$b$23300
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][0]$b$23300 [0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][0]$b$23300 [3:1] = 3'001
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][3][0]$23310:
      Old ports: A=4'0000, B=4'0001, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][0]$a$23299
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][0]$a$23299 [0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][0]$a$23299 [3:1] = 3'000
    Consolidated identical input bits for $mux cell $memory\u_soc.hdmi_module.palette$rdmux[0][3][1]$23669:
      Old ports: A=24'000000001010101000000000, B=24'000000001010101010101010, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$b$23656
      New ports: A=1'0, B=1'1, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$b$23656 [1]
      New connections: { $memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$b$23656 [23:2] $memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$b$23656 [0] } = { 16'0000000010101010 $memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$b$23656 [1] 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$b$23656 [1] 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$b$23656 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][3][6]$23283:
      Old ports: A=10'1010001110, B=10'1001110001, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$a$23263
      New ports: A=2'10, B=2'01, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$a$23263 [1:0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$a$23263 [9:2] = { 2'10 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$a$23263 [1:0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$a$23263 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$a$23263 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$a$23263 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$a$23263 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][3][5]$23280:
      Old ports: A=10'0110011100, B=10'1011000110, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$b$23261
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$b$23261 [3] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$b$23261 [1] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$b$23261 [9:4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$b$23261 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$b$23261 [0] } = { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$b$23261 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$b$23261 [3] 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$b$23261 [1] 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$b$23261 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][3][4]$23277:
      Old ports: A=10'1011001100, B=10'0100111001, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$a$23260
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$a$23260 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$a$23260 [0] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$a$23260 [9:3] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$a$23260 [1] } = { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$a$23260 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$a$23260 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$a$23260 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$a$23260 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$a$23260 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$a$23260 [0] 2'10 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][3][3]$23274:
      Old ports: A=10'0110001110, B=10'0100111100, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$b$23258
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$b$23258 [4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$b$23258 [1] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$b$23258 [9:5] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$b$23258 [3:2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$b$23258 [0] } = { 2'01 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$b$23258 [1] 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$b$23258 [4] 3'110 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][3][2]$23271:
      Old ports: A=10'0101110001, B=10'0100011110, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$a$23257
      New ports: A=2'01, B=2'10, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$a$23257 [1:0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$a$23257 [9:2] = { 3'010 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$a$23257 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$a$23257 [0] 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$a$23257 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$a$23257 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][3][1]$23268:
      Old ports: A=10'1011100100, B=10'1011100010, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$b$23255
      New ports: A=2'10, B=2'01, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$b$23255 [2:1]
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$b$23255 [9:3] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$b$23255 [0] } = 8'10111000
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][3][0]$23265:
      Old ports: A=10'1010011100, B=10'1001100011, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [0] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [9:3] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [1] } = { 2'10 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [0] }
    Consolidated identical input bits for $mux cell $memory\u_soc.hdmi_module.palette$rdmux[0][3][0]$23666:
      Old ports: A=24'000000000000000000000000, B=24'000000000000000010101010, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$a$23655
      New ports: A=1'0, B=1'1, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$a$23655 [1]
      New connections: { $memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$a$23655 [23:2] $memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$a$23655 [0] } = { 16'0000000000000000 $memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$a$23655 [1] 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$a$23655 [1] 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$a$23655 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][3][4]$23232:
      Old ports: A=4'1000, B=4'0000, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][2]$a$23215
      New ports: A=1'1, B=1'0, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][2]$a$23215 [3]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][2]$a$23215 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][3][3]$23229:
      Old ports: A=4'0110, B=4'0111, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][1]$b$23213
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][1]$b$23213 [0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][1]$b$23213 [3:1] = 3'011
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][3][2]$23226:
      Old ports: A=4'0100, B=4'0101, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][1]$a$23212
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][1]$a$23212 [0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][1]$a$23212 [3:1] = 3'010
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][3][1]$23223:
      Old ports: A=4'0010, B=4'0011, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][0]$b$23210
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][0]$b$23210 [0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][0]$b$23210 [3:1] = 3'001
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][3][0]$23220:
      Old ports: A=4'0000, B=4'0001, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][0]$a$23209
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][0]$a$23209 [0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][0]$a$23209 [3:1] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][3][6]$23193:
      Old ports: A=10'1010001110, B=10'1001110001, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$a$23173
      New ports: A=2'10, B=2'01, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$a$23173 [1:0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$a$23173 [9:2] = { 2'10 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$a$23173 [1:0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$a$23173 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$a$23173 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$a$23173 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$a$23173 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][3][5]$23190:
      Old ports: A=10'0110011100, B=10'1011000110, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$b$23171
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$b$23171 [3] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$b$23171 [1] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$b$23171 [9:4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$b$23171 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$b$23171 [0] } = { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$b$23171 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$b$23171 [3] 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$b$23171 [1] 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$b$23171 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][3][4]$23187:
      Old ports: A=10'1011001100, B=10'0100111001, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$a$23170
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$a$23170 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$a$23170 [0] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$a$23170 [9:3] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$a$23170 [1] } = { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$a$23170 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$a$23170 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$a$23170 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$a$23170 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$a$23170 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$a$23170 [0] 2'10 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][3][3]$23184:
      Old ports: A=10'0110001110, B=10'0100111100, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$b$23168
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$b$23168 [4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$b$23168 [1] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$b$23168 [9:5] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$b$23168 [3:2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$b$23168 [0] } = { 2'01 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$b$23168 [1] 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$b$23168 [4] 3'110 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][3][2]$23181:
      Old ports: A=10'0101110001, B=10'0100011110, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$a$23167
      New ports: A=2'01, B=2'10, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$a$23167 [1:0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$a$23167 [9:2] = { 3'010 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$a$23167 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$a$23167 [0] 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$a$23167 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$a$23167 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][3][1]$23178:
      Old ports: A=10'1011100100, B=10'1011100010, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$b$23165
      New ports: A=2'10, B=2'01, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$b$23165 [2:1]
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$b$23165 [9:3] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$b$23165 [0] } = 8'10111000
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][3][0]$23175:
      Old ports: A=10'1010011100, B=10'1001100011, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [0] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [9:3] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [1] } = { 2'10 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.$procmux$15297:
      Old ports: A={ 2'11 \u_soc.cpu.N_next [2:0] }, B={ $flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10773_Y \u_soc.cpu.N_next [1:0] }, Y=$flatten\u_soc.\cpu.$6\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.$result[4:0]$10772
      New ports: A={ 2'11 \u_soc.cpu.N_next [2] }, B=$flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10773_Y, Y=$flatten\u_soc.\cpu.$6\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.$result[4:0]$10772 [4:2]
      New connections: $flatten\u_soc.\cpu.$6\gpr_bus_code$func$src/z8086/z8086.sv:674$10168.$result[4:0]$10772 [1:0] = \u_soc.cpu.N_next [1:0]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.$procmux$15378:
      Old ports: A={ 2'11 \u_soc.cpu.M_next [2:0] }, B={ $flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10762_Y \u_soc.cpu.M_next [1:0] }, Y=$flatten\u_soc.\cpu.$5\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.$result[4:0]$10761
      New ports: A={ 2'11 \u_soc.cpu.M_next [2] }, B=$flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10762_Y, Y=$flatten\u_soc.\cpu.$5\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.$result[4:0]$10761 [4:2]
      New connections: $flatten\u_soc.\cpu.$5\gpr_bus_code$func$src/z8086/z8086.sv:670$10167.$result[4:0]$10761 [1:0] = \u_soc.cpu.M_next [1:0]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.$procmux$15499:
      Old ports: A={ 2'11 \u_soc.cpu.q_bus [5:3] }, B={ $flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10745_Y \u_soc.cpu.q_bus [4:3] }, Y=$flatten\u_soc.\cpu.$5\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.$result[4:0]$10743
      New ports: A={ 2'11 \u_soc.cpu.q_bus [5] }, B=$flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10745_Y, Y=$flatten\u_soc.\cpu.$5\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.$result[4:0]$10743 [4:2]
      New connections: $flatten\u_soc.\cpu.$5\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.$result[4:0]$10743 [1:0] = \u_soc.cpu.q_bus [4:3]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.$procmux$16309:
      Old ports: A={ 2'11 \u_soc.cpu.q_bus [2:0] }, B={ $flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10757_Y \u_soc.cpu.q_bus [1:0] }, Y=$flatten\u_soc.\cpu.$5\gpr_bus_code$func$src/z8086/z8086.sv:651$10166.$result[4:0]$10755
      New ports: A={ 2'11 \u_soc.cpu.q_bus [2] }, B=$flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10757_Y, Y=$flatten\u_soc.\cpu.$5\gpr_bus_code$func$src/z8086/z8086.sv:651$10166.$result[4:0]$10755 [4:2]
      New connections: $flatten\u_soc.\cpu.$5\gpr_bus_code$func$src/z8086/z8086.sv:651$10166.$result[4:0]$10755 [1:0] = \u_soc.cpu.q_bus [1:0]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.$procmux$16442:
      Old ports: A=2'01, B=2'00, Y=$flatten\u_soc.\cpu.$procmux$16442_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_soc.\cpu.$procmux$16442_Y [0]
      New connections: $flatten\u_soc.\cpu.$procmux$16442_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.$procmux$16452:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_soc.\cpu.$procmux$16452_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_soc.\cpu.$procmux$16452_Y [0]
      New connections: $flatten\u_soc.\cpu.$procmux$16452_Y [1] = $flatten\u_soc.\cpu.$procmux$16452_Y [0]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.$procmux$16461:
      Old ports: A=2'10, B=2'00, Y=$flatten\u_soc.\cpu.$procmux$16461_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_soc.\cpu.$procmux$16461_Y [1]
      New connections: $flatten\u_soc.\cpu.$procmux$16461_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.$procmux$17018:
      Old ports: A=16'1111111111111111, B=16'0000000000000000, Y=$flatten\u_soc.\cpu.$5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279
      New ports: A=1'1, B=1'0, Y=$flatten\u_soc.\cpu.$5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279 [0]
      New connections: $flatten\u_soc.\cpu.$5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279 [15:1] = { $flatten\u_soc.\cpu.$5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279 [0] $flatten\u_soc.\cpu.$5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279 [0] $flatten\u_soc.\cpu.$5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279 [0] $flatten\u_soc.\cpu.$5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279 [0] $flatten\u_soc.\cpu.$5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279 [0] $flatten\u_soc.\cpu.$5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279 [0] $flatten\u_soc.\cpu.$5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279 [0] $flatten\u_soc.\cpu.$5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279 [0] $flatten\u_soc.\cpu.$5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279 [0] $flatten\u_soc.\cpu.$5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279 [0] $flatten\u_soc.\cpu.$5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279 [0] $flatten\u_soc.\cpu.$5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279 [0] $flatten\u_soc.\cpu.$5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279 [0] $flatten\u_soc.\cpu.$5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279 [0] $flatten\u_soc.\cpu.$5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279 [0] }
    New ctrl vector for $pmux cell $flatten\u_soc.\cpu.$procmux$17283: $auto$opt_reduce.cc:137:opt_pmux$23691
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10745:
      Old ports: A=3'010, B=3'100, Y=$flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10745_Y
      New ports: A=2'01, B=2'10, Y=$flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10745_Y [2:1]
      New connections: $flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10745_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10757:
      Old ports: A=3'010, B=3'100, Y=$flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10757_Y
      New ports: A=2'01, B=2'10, Y=$flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10757_Y [2:1]
      New connections: $flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10757_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10762:
      Old ports: A=3'010, B=3'100, Y=$flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10762_Y
      New ports: A=2'01, B=2'10, Y=$flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10762_Y [2:1]
      New connections: $flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10762_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10773:
      Old ports: A=3'010, B=3'100, Y=$flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10773_Y
      New ports: A=2'01, B=2'10, Y=$flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10773_Y [2:1]
      New connections: $flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:1338$10773_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:314$10259:
      Old ports: A={ 8'00000000 \u_soc.cpu.OPR [7:0] }, B=\u_soc.cpu.OPR, Y=$flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:314$10259_Y
      New ports: A=8'00000000, B=\u_soc.cpu.OPR [15:8], Y=$flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:314$10259_Y [15:8]
      New connections: $flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:314$10259_Y [7:0] = \u_soc.cpu.OPR [7:0]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:868$10849:
      Old ports: A=4'1111, B=4'0111, Y=$flatten\u_soc.\cpu.$procmux$15033_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_soc.\cpu.$procmux$15033_Y [3]
      New connections: $flatten\u_soc.\cpu.$procmux$15033_Y [2:0] = 3'111
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:126$9664:
      Old ports: A=9'000000000, B=9'100000110, Y=\u_soc.cpu.alu.aaa_adj [8:0]
      New ports: A=1'0, B=1'1, Y=\u_soc.cpu.alu.aaa_adj [1]
      New connections: { \u_soc.cpu.alu.aaa_adj [8:2] \u_soc.cpu.alu.aaa_adj [0] } = { \u_soc.cpu.alu.aaa_adj [1] 5'00000 \u_soc.cpu.alu.aaa_adj [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:301$9672:
      Old ports: A=\u_soc.cpu.alu.src [15:1], B={ 6'000000 \u_soc.cpu.alu.src [0] 1'0 \u_soc.cpu.alu.src [7:1] }, Y=$auto$wreduce.cc:514:run$20321 [14:0]
      New ports: A=\u_soc.cpu.alu.src [15:8], B={ 6'000000 \u_soc.cpu.alu.src [0] 1'0 }, Y=$auto$wreduce.cc:514:run$20321 [14:7]
      New connections: $auto$wreduce.cc:514:run$20321 [6:0] = \u_soc.cpu.alu.src [7:1]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:312$9673:
      Old ports: A={ \u_soc.cpu.alu.src [15] \u_soc.cpu.alu.src [15:1] }, B={ 7'0000000 \u_soc.cpu.alu.src [0] \u_soc.cpu.alu.src [7] \u_soc.cpu.alu.src [7:1] }, Y=$auto$wreduce.cc:514:run$20322
      New ports: A=\u_soc.cpu.alu.src [15:8], B={ 6'000000 \u_soc.cpu.alu.src [0] \u_soc.cpu.alu.src [7] }, Y=$auto$wreduce.cc:514:run$20322 [14:7]
      New connections: { $auto$wreduce.cc:514:run$20322 [15] $auto$wreduce.cc:514:run$20322 [6:0] } = { $auto$wreduce.cc:514:run$20322 [14] \u_soc.cpu.alu.src [7:1] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:324$9674:
      Old ports: A={ \u_soc.cpu.alu.src [0] \u_soc.cpu.alu.src [15:1] }, B={ 8'00000000 \u_soc.cpu.alu.src [0] \u_soc.cpu.alu.src [7:1] }, Y=$auto$wreduce.cc:514:run$20323
      New ports: A={ \u_soc.cpu.alu.src [0] \u_soc.cpu.alu.src [15:8] }, B={ 8'00000000 \u_soc.cpu.alu.src [0] }, Y=$auto$wreduce.cc:514:run$20323 [15:7]
      New connections: $auto$wreduce.cc:514:run$20323 [6:0] = \u_soc.cpu.alu.src [7:1]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:334$9675:
      Old ports: A={ \u_soc.cpu.F [0] \u_soc.cpu.alu.src [15:1] }, B={ 8'00000000 \u_soc.cpu.F [0] \u_soc.cpu.alu.src [7:1] }, Y=$auto$wreduce.cc:514:run$20324
      New ports: A={ \u_soc.cpu.F [0] \u_soc.cpu.alu.src [15:8] }, B={ 8'00000000 \u_soc.cpu.F [0] }, Y=$auto$wreduce.cc:514:run$20324 [15:7]
      New connections: $auto$wreduce.cc:514:run$20324 [6:0] = \u_soc.cpu.alu.src [7:1]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:365$9677:
      Old ports: A=16'1111111111111111, B=16'0000000011111111, Y=$auto$wreduce.cc:514:run$20325
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$20325 [8]
      New connections: { $auto$wreduce.cc:514:run$20325 [15:9] $auto$wreduce.cc:514:run$20325 [7:0] } = { $auto$wreduce.cc:514:run$20325 [8] $auto$wreduce.cc:514:run$20325 [8] $auto$wreduce.cc:514:run$20325 [8] $auto$wreduce.cc:514:run$20325 [8] $auto$wreduce.cc:514:run$20325 [8] $auto$wreduce.cc:514:run$20325 [8] $auto$wreduce.cc:514:run$20325 [8] 8'11111111 }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:416$9686:
      Old ports: A=\u_soc.cpu.alu.alu_raw, B={ \u_soc.cpu.alu.src [15:8] \u_soc.cpu.alu.alu_raw [7:0] }, Y=$flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:416$9686_Y
      New ports: A=\u_soc.cpu.alu.R [15:8], B=\u_soc.cpu.alu.src [15:8], Y=$flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:416$9686_Y [15:8]
      New connections: $flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:416$9686_Y [7:0] = \u_soc.cpu.alu.R [7:0]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:437$9736:
      Old ports: A=4'1111, B=4'0111, Y=\u_soc.cpu.alu.msb_idx
      New ports: A=1'1, B=1'0, Y=\u_soc.cpu.alu.msb_idx [3]
      New connections: \u_soc.cpu.alu.msb_idx [2:0] = 3'111
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.$procmux$14379:
      Old ports: A={ \u_soc.hdmi_module.hdmi.cx [7:0] \u_soc.hdmi_module.hdmi.cx [7:0] }, B={ 10'0000000000 \u_soc.hdmi_module.hdmi.cy [7:2] }, Y=$auto$wreduce.cc:514:run$20331 [15:0]
      New ports: A={ \u_soc.hdmi_module.hdmi.cx [5:0] \u_soc.hdmi_module.hdmi.cx [7:0] }, B={ 8'00000000 \u_soc.hdmi_module.hdmi.cy [7:2] }, Y=$auto$wreduce.cc:514:run$20331 [13:0]
      New connections: $auto$wreduce.cc:514:run$20331 [15:14] = $auto$wreduce.cc:514:run$20331 [7:6]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.$ternary$src/soc_hdmi/z8086hdmi.sv:249$10978:
      Old ports: A=\u_soc.hdmi_module.curr_attr [7:4], B={ 1'0 \u_soc.hdmi_module.curr_attr [6:4] }, Y=\u_soc.hdmi_module.bg_index
      New ports: A=\u_soc.hdmi_module.curr_attr [7], B=1'0, Y=\u_soc.hdmi_module.bg_index [3]
      New connections: \u_soc.hdmi_module.bg_index [2:0] = \u_soc.hdmi_module.curr_attr [6:4]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.$ternary$src/soc_hdmi/hdmi/hdmi.sv:370$13045:
      Old ports: A={ 1'0 $flatten\u_soc.\hdmi_module.\hdmi.$ternary$src/soc_hdmi/hdmi/hdmi.sv:370$13044_Y [1:0] }, B=3'011, Y=$flatten\u_soc.\hdmi_module.\hdmi.$ternary$src/soc_hdmi/hdmi/hdmi.sv:370$13045_Y
      New ports: A=$flatten\u_soc.\hdmi_module.\hdmi.$ternary$src/soc_hdmi/hdmi/hdmi.sv:370$13044_Y [1:0], B=2'11, Y=$flatten\u_soc.\hdmi_module.\hdmi.$ternary$src/soc_hdmi/hdmi/hdmi.sv:370$13045_Y [1:0]
      New connections: $flatten\u_soc.\hdmi_module.\hdmi.$ternary$src/soc_hdmi/hdmi/hdmi.sv:370$13045_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][3][7]$23196:
      Old ports: A=10'0101100011, B=10'1011000011, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$b$23174
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$b$23174 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$b$23174 [5] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$b$23174 [9:8] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$b$23174 [6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$b$23174 [4:0] } = { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$b$23174 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$b$23174 [5] 6'100011 }
    Consolidated identical input bits for $pmux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procmux$13629:
      Old ports: A=10'1101010100, B=30'001010101101010101001010101011, Y=\u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.control_coding
      New ports: A=3'110, B=9'001010101, Y={ \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.control_coding [9] \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.control_coding [2] \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.control_coding [0] }
      New connections: { \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.control_coding [8:3] \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.control_coding [1] } = { \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.control_coding [2] \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.control_coding [0] \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.control_coding [2] \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.control_coding [0] \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.control_coding [2] \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.control_coding [0] \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.control_coding [0] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procmux$13641:
      Old ports: A={ 1'0 \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_m [8:1] \u_soc.hdmi_module.hdmi.video_data [0] }, B={ 1'1 \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_m [8] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$not$src/soc_hdmi/hdmi/tmds_channel.sv:80$12326_Y }, Y=$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$3\q_out[9:0]
      New ports: A={ 1'0 \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_m [7:1] \u_soc.hdmi_module.hdmi.video_data [0] }, B={ 1'1 $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$not$src/soc_hdmi/hdmi/tmds_channel.sv:80$12326_Y }, Y={ $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$3\q_out[9:0] [9] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$3\q_out[9:0] [7:0] }
      New connections: $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$3\q_out[9:0] [8] = \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_m [8]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procmux$13648:
      Old ports: A={ 1'0 \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_m [8:1] \u_soc.hdmi_module.hdmi.video_data [0] }, B={ 1'1 \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_m [8] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$not$src/soc_hdmi/hdmi/tmds_channel.sv:80$12326_Y }, Y=$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$2\q_out[9:0]
      New ports: A={ 1'0 \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_m [7:1] \u_soc.hdmi_module.hdmi.video_data [0] }, B={ 1'1 $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$not$src/soc_hdmi/hdmi/tmds_channel.sv:80$12326_Y }, Y={ $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$2\q_out[9:0] [9] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$2\q_out[9:0] [7:0] }
      New connections: $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$2\q_out[9:0] [8] = \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_m [8]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:153$12353:
      Old ports: A=10'1011000011, B=10'0101100011, Y=$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:153$12353_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:153$12353_Y [7] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:153$12353_Y [5] }
      New connections: { $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:153$12353_Y [9:8] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:153$12353_Y [6] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:153$12353_Y [4:0] } = { $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:153$12353_Y [7] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:153$12353_Y [5] 6'100011 }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:88$12337:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:514:run$20341 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$20341 [1]
      New connections: $auto$wreduce.cc:514:run$20341 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:93$12341:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:514:run$20342 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$20342 [1]
      New connections: $auto$wreduce.cc:514:run$20342 [0] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][3][7]$23286:
      Old ports: A=10'0101100011, B=10'1011000011, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$b$23264
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$b$23264 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$b$23264 [5] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$b$23264 [9:8] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$b$23264 [6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$b$23264 [4:0] } = { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$b$23264 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$b$23264 [5] 6'100011 }
    Consolidated identical input bits for $mux cell $memory\u_soc.hdmi_module.palette$rdmux[0][3][2]$23672:
      Old ports: A=24'101010100000000000000000, B=24'101010100000000010101010, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$a$23658
      New ports: A=1'0, B=1'1, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$a$23658 [1]
      New connections: { $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$a$23658 [23:2] $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$a$23658 [0] } = { 16'1010101000000000 $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$a$23658 [1] 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$a$23658 [1] 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$a$23658 [1] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$procmux$13700:
      Old ports: A=10'1101010100, B=10'0010101011, Y=\u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.control_coding
      New ports: A=2'10, B=2'01, Y={ \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.control_coding [2] \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.control_coding [0] }
      New connections: { \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.control_coding [9:3] \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.control_coding [1] } = { \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.control_coding [2] \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.control_coding [2] \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.control_coding [0] \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.control_coding [2] \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.control_coding [0] \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.control_coding [2] \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.control_coding [0] \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.control_coding [0] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$procmux$13712:
      Old ports: A={ 1'0 \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_m [8:1] \u_soc.hdmi_module.hdmi.video_data [8] }, B={ 1'1 \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_m [8] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$not$src/soc_hdmi/hdmi/tmds_channel.sv:80$12258_Y }, Y=$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$3\q_out[9:0]
      New ports: A={ 1'0 \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_m [7:1] \u_soc.hdmi_module.hdmi.video_data [8] }, B={ 1'1 $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$not$src/soc_hdmi/hdmi/tmds_channel.sv:80$12258_Y }, Y={ $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$3\q_out[9:0] [9] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$3\q_out[9:0] [7:0] }
      New connections: $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$3\q_out[9:0] [8] = \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_m [8]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$procmux$13719:
      Old ports: A={ 1'0 \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_m [8:1] \u_soc.hdmi_module.hdmi.video_data [8] }, B={ 1'1 \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_m [8] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$not$src/soc_hdmi/hdmi/tmds_channel.sv:80$12258_Y }, Y=$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$2\q_out[9:0]
      New ports: A={ 1'0 \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_m [7:1] \u_soc.hdmi_module.hdmi.video_data [8] }, B={ 1'1 $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$not$src/soc_hdmi/hdmi/tmds_channel.sv:80$12258_Y }, Y={ $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$2\q_out[9:0] [9] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$2\q_out[9:0] [7:0] }
      New connections: $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$2\q_out[9:0] [8] = \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_m [8]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:88$12269:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:514:run$20346 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$20346 [1]
      New connections: $auto$wreduce.cc:514:run$20346 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:93$12273:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:514:run$20347 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$20347 [1]
      New connections: $auto$wreduce.cc:514:run$20347 [0] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][3][7]$23376:
      Old ports: A=10'0101100011, B=10'1011000011, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$b$23354
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$b$23354 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$b$23354 [5] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$b$23354 [9:8] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$b$23354 [6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$b$23354 [4:0] } = { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$b$23354 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$b$23354 [5] 6'100011 }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$procmux$13771:
      Old ports: A=10'1101010100, B=10'0010101011, Y=\u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.control_coding
      New ports: A=2'10, B=2'01, Y={ \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.control_coding [2] \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.control_coding [0] }
      New connections: { \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.control_coding [9:3] \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.control_coding [1] } = { \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.control_coding [2] \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.control_coding [2] \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.control_coding [0] \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.control_coding [2] \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.control_coding [0] \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.control_coding [2] \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.control_coding [0] \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.control_coding [0] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$procmux$13783:
      Old ports: A={ 1'0 \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_m [8:1] \u_soc.hdmi_module.hdmi.video_data [16] }, B={ 1'1 \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_m [8] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$not$src/soc_hdmi/hdmi/tmds_channel.sv:80$12190_Y }, Y=$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$3\q_out[9:0]
      New ports: A={ 1'0 \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_m [7:1] \u_soc.hdmi_module.hdmi.video_data [16] }, B={ 1'1 $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$not$src/soc_hdmi/hdmi/tmds_channel.sv:80$12190_Y }, Y={ $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$3\q_out[9:0] [9] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$3\q_out[9:0] [7:0] }
      New connections: $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$3\q_out[9:0] [8] = \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_m [8]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$procmux$13790:
      Old ports: A={ 1'0 \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_m [8:1] \u_soc.hdmi_module.hdmi.video_data [16] }, B={ 1'1 \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_m [8] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$not$src/soc_hdmi/hdmi/tmds_channel.sv:80$12190_Y }, Y=$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$2\q_out[9:0]
      New ports: A={ 1'0 \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_m [7:1] \u_soc.hdmi_module.hdmi.video_data [16] }, B={ 1'1 $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$not$src/soc_hdmi/hdmi/tmds_channel.sv:80$12190_Y }, Y={ $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$2\q_out[9:0] [9] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$2\q_out[9:0] [7:0] }
      New connections: $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$2\q_out[9:0] [8] = \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_m [8]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:88$12201:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:514:run$20351 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$20351 [1]
      New connections: $auto$wreduce.cc:514:run$20351 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:93$12205:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:514:run$20352 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$20352 [1]
      New connections: $auto$wreduce.cc:514:run$20352 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11486:
      Old ports: A=8'00000000, B=8'10000011, Y={ \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11444.$result [7] $auto$wreduce.cc:514:run$20356 [6:0] }
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$20356 [0]
      New connections: { \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11444.$result [7] $auto$wreduce.cc:514:run$20356 [6:1] } = { $auto$wreduce.cc:514:run$20356 [0] 5'00000 $auto$wreduce.cc:514:run$20356 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11497:
      Old ports: A=8'00000000, B=8'10000011, Y={ \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.parity_next_next[0] [7] $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11497_Y [6:0] }
      New ports: A=1'0, B=1'1, Y=$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11497_Y [0]
      New connections: { \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.parity_next_next[0] [7] $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11497_Y [6:1] } = { $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11497_Y [0] 5'00000 $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11497_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11508:
      Old ports: A=8'00000000, B=8'10000011, Y={ \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11446.$result [7] $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11508_Y [6:0] }
      New ports: A=1'0, B=1'1, Y=$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11508_Y [0]
      New connections: { \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11446.$result [7] $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11508_Y [6:1] } = { $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11508_Y [0] 5'00000 $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11508_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11519:
      Old ports: A=8'00000000, B=8'10000011, Y={ \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.parity_next_next[1] [7] $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11519_Y [6:0] }
      New ports: A=1'0, B=1'1, Y=$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11519_Y [0]
      New connections: { \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.parity_next_next[1] [7] $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11519_Y [6:1] } = { $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11519_Y [0] 5'00000 $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11519_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11530:
      Old ports: A=8'00000000, B=8'10000011, Y={ \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11448.$result [7] $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11530_Y [6:0] }
      New ports: A=1'0, B=1'1, Y=$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11530_Y [0]
      New connections: { \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11448.$result [7] $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11530_Y [6:1] } = { $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11530_Y [0] 5'00000 $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11530_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11541:
      Old ports: A=8'00000000, B=8'10000011, Y={ \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.parity_next_next[2] [7] $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11541_Y [6:0] }
      New ports: A=1'0, B=1'1, Y=$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11541_Y [0]
      New connections: { \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.parity_next_next[2] [7] $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11541_Y [6:1] } = { $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11541_Y [0] 5'00000 $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11541_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11552:
      Old ports: A=8'00000000, B=8'10000011, Y={ \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11450.$result [7] $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11552_Y [6:0] }
      New ports: A=1'0, B=1'1, Y=$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11552_Y [0]
      New connections: { \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.next_ecc$func$src/soc_hdmi/hdmi/packet_assembler.sv:87$11450.$result [7] $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11552_Y [6:1] } = { $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11552_Y [0] 5'00000 $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11552_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11563:
      Old ports: A=8'00000000, B=8'10000011, Y={ \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.parity_next_next[3] [7] $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11563_Y [6:0] }
      New ports: A=1'0, B=1'1, Y=$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11563_Y [0]
      New connections: { \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.parity_next_next[3] [7] $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11563_Y [6:1] } = { $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11563_Y [0] 5'00000 $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11563_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11574:
      Old ports: A=8'00000000, B=8'10000011, Y={ \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.parity_next[4] [7] $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11574_Y [6:0] }
      New ports: A=1'0, B=1'1, Y=$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11574_Y [0]
      New connections: { \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.parity_next[4] [7] $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11574_Y [6:1] } = { $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11574_Y [0] 5'00000 $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_assembler.$ternary$src/soc_hdmi/hdmi/packet_assembler.sv:69$11574_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13249:
      Old ports: A=8'00000000, B=8'10000100, Y=$auto$wreduce.cc:514:run$20369 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$20369 [2]
      New connections: { $auto$wreduce.cc:514:run$20369 [7:3] $auto$wreduce.cc:514:run$20369 [1:0] } = { $auto$wreduce.cc:514:run$20369 [2] 6'000000 }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13540:
      Old ports: A=8'10000011, B=8'00000000, Y=$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13540_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13540_Y [0]
      New connections: $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13540_Y [7:1] = { $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13540_Y [0] 5'00000 $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13540_Y [0] }
    New ctrl vector for $pmux cell $flatten\u_soc.\uart.$procmux$13942: { $flatten\u_soc.\uart.$procmux$13903_CMP $flatten\u_soc.\uart.$procmux$13902_CMP $flatten\u_soc.\uart.$procmux$13893_CMP $flatten\u_soc.\uart.$procmux$13887_CTRL }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\uart.$procmux$13961:
      Old ports: A=4'1011, B=4'0000, Y=$flatten\u_soc.\uart.$procmux$13961_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_soc.\uart.$procmux$13961_Y [0]
      New connections: $flatten\u_soc.\uart.$procmux$13961_Y [3:1] = { $flatten\u_soc.\uart.$procmux$13961_Y [0] 1'0 $flatten\u_soc.\uart.$procmux$13961_Y [0] }
    New ctrl vector for $pmux cell $flatten\u_soc.\uart.$procmux$14026: { $flatten\u_soc.\uart.$procmux$14011_CMP $flatten\u_soc.\uart.$procmux$14008_CMP $flatten\u_soc.\uart.$procmux$14004_CTRL }
    Consolidated identical input bits for $mux cell $memory\u_soc.hdmi_module.palette$rdmux[0][3][7]$23687:
      Old ports: A=24'111111111111111101010101, B=24'111111111111111111111111, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][2][3]$b$23665
      New ports: A=1'0, B=1'1, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][2][3]$b$23665 [1]
      New connections: { $memory\u_soc.hdmi_module.palette$rdmux[0][2][3]$b$23665 [23:2] $memory\u_soc.hdmi_module.palette$rdmux[0][2][3]$b$23665 [0] } = { 16'1111111111111111 $memory\u_soc.hdmi_module.palette$rdmux[0][2][3]$b$23665 [1] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][2][3]$b$23665 [1] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][2][3]$b$23665 [1] 2'11 }
  Optimizing cells in module \top_ulx3s.
    Consolidated identical input bits for $mux cell $memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$23654:
      Old ports: A=$memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$a$23655, B=$memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$b$23656, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649
      New ports: A={ 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$a$23655 [1] }, B={ 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$b$23656 [1] }, Y={ $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [9] $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [1] }
      New connections: { $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [23:10] $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [8:2] $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [0] } = { 8'00000000 $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [9] 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [9] 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [9] 2'00 $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [1] 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [1] 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][2]$23394:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][2]$a$23395, B=4'0000, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][1]$a$23386
      New ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][2]$a$23395 [3], B=1'0, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][1]$a$23386 [3]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][1]$a$23386 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][1]$23391:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][1]$a$23392, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][1]$b$23393, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][0]$b$23384
      New ports: A={ 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][1]$a$23392 [0] }, B={ 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][1]$b$23393 [0] }, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][0]$b$23384 [1:0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][0]$b$23384 [3:2] = 2'01
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][0]$23388:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][0]$a$23389, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][0]$b$23390, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][0]$a$23383
      New ports: A={ 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][0]$a$23389 [0] }, B={ 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][0]$b$23390 [0] }, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][0]$a$23383 [1:0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][0]$a$23383 [3:2] = 2'00
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$23352:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$a$23353, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$b$23354, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][1]$b$23342
      New ports: A={ 2'10 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$a$23353 [1:0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$a$23353 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$a$23353 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$a$23353 [1:0] }, B={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$b$23354 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$b$23354 [5] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$b$23354 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][3]$b$23354 [5] 4'0011 }, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][1]$b$23342 [9:7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][1]$b$23342 [5:4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][1]$b$23342 [2:0] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][1]$b$23342 [6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][1]$b$23342 [3] } = { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][1]$b$23342 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][1]$b$23342 [2] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$23349:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$a$23350, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$b$23351, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][1]$a$23341
      New ports: A={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$a$23350 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$a$23350 [0] 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$a$23350 [2] 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$a$23350 [0] }, B={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$b$23351 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$b$23351 [3] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$b$23351 [3] 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][2]$b$23351 [1] 1'0 }, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][1]$a$23341 [6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][1]$a$23341 [4:0] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][1]$a$23341 [9:7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][1]$a$23341 [5] } = { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][1]$a$23341 [6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][1]$a$23341 [4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][1]$a$23341 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][1]$a$23341 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$23346:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$a$23347, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$b$23348, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$b$23339
      New ports: A={ 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$a$23347 [0] 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$a$23347 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$a$23347 [1:0] }, B={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$b$23348 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$b$23348 [4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$b$23348 [4] 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][1]$b$23348 [1] 1'0 }, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$b$23339 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$b$23339 [5:4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$b$23339 [2:0] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$b$23339 [9:8] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$b$23339 [6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$b$23339 [3] } = { 2'01 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$b$23339 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$b$23339 [2] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$23343:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$b$23345, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$a$23338
      New ports: A={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [0] }, B={ 3'110 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$b$23345 [2:1] 1'0 }, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$a$23338 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$a$23338 [5] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$a$23338 [3:0] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$a$23338 [9:8] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$a$23338 [6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$a$23338 [4] } = { 2'10 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$a$23338 [5] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$a$23338 [3] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][2]$23304:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][2]$a$23305, B=4'0000, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][1]$a$23296
      New ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][2]$a$23305 [3], B=1'0, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][1]$a$23296 [3]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][1]$a$23296 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][1]$23301:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][1]$a$23302, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][1]$b$23303, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][0]$b$23294
      New ports: A={ 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][1]$a$23302 [0] }, B={ 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][1]$b$23303 [0] }, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][0]$b$23294 [1:0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][0]$b$23294 [3:2] = 2'01
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][0]$23298:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][0]$a$23299, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][0]$b$23300, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][0]$a$23293
      New ports: A={ 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][0]$a$23299 [0] }, B={ 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][0]$b$23300 [0] }, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][0]$a$23293 [1:0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][0]$a$23293 [3:2] = 2'00
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$23262:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$a$23263, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$b$23264, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][1]$b$23252
      New ports: A={ 2'10 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$a$23263 [1:0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$a$23263 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$a$23263 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$a$23263 [1:0] }, B={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$b$23264 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$b$23264 [5] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$b$23264 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][3]$b$23264 [5] 4'0011 }, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][1]$b$23252 [9:7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][1]$b$23252 [5:4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][1]$b$23252 [2:0] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][1]$b$23252 [6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][1]$b$23252 [3] } = { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][1]$b$23252 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][1]$b$23252 [2] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$23259:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$a$23260, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$b$23261, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][1]$a$23251
      New ports: A={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$a$23260 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$a$23260 [0] 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$a$23260 [2] 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$a$23260 [0] }, B={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$b$23261 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$b$23261 [3] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$b$23261 [3] 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][2]$b$23261 [1] 1'0 }, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][1]$a$23251 [6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][1]$a$23251 [4:0] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][1]$a$23251 [9:7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][1]$a$23251 [5] } = { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][1]$a$23251 [6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][1]$a$23251 [4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][1]$a$23251 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][1]$a$23251 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$23256:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$a$23257, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$b$23258, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$b$23249
      New ports: A={ 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$a$23257 [0] 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$a$23257 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$a$23257 [1:0] }, B={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$b$23258 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$b$23258 [4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$b$23258 [4] 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][1]$b$23258 [1] 1'0 }, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$b$23249 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$b$23249 [5:4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$b$23249 [2:0] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$b$23249 [9:8] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$b$23249 [6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$b$23249 [3] } = { 2'01 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$b$23249 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$b$23249 [2] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$23253:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$b$23255, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$a$23248
      New ports: A={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [0] }, B={ 3'110 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$b$23255 [2:1] 1'0 }, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$a$23248 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$a$23248 [5] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$a$23248 [3:0] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$a$23248 [9:8] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$a$23248 [6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$a$23248 [4] } = { 2'10 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$a$23248 [5] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$a$23248 [3] }
    Consolidated identical input bits for $mux cell $memory\u_soc.hdmi_module.palette$rdmux[0][2][3]$23663:
      Old ports: A=$memory\u_soc.hdmi_module.palette$rdmux[0][2][3]$a$23664, B=$memory\u_soc.hdmi_module.palette$rdmux[0][2][3]$b$23665, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$b$23653
      New ports: A={ 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][2][3]$a$23664 [1] }, B={ 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][2][3]$b$23665 [1] }, Y={ $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$b$23653 [9] $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$b$23653 [1] }
      New connections: { $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$b$23653 [23:10] $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$b$23653 [8:2] $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$b$23653 [0] } = { 8'11111111 $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$b$23653 [9] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$b$23653 [9] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$b$23653 [9] 2'11 $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$b$23653 [1] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$b$23653 [1] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$b$23653 [1] 2'11 }
    Consolidated identical input bits for $mux cell $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$23657:
      Old ports: A=$memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$a$23658, B=$memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$b$23659, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$b$23650
      New ports: A={ 2'00 $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$a$23658 [1] }, B={ $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$b$23659 [1] $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$b$23659 [8] $memory\u_soc.hdmi_module.palette$rdmux[0][2][1]$b$23659 [1] }, Y={ $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$b$23650 [9:8] $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$b$23650 [1] }
      New connections: { $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$b$23650 [23:10] $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$b$23650 [7:2] $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$b$23650 [0] } = { 8'10101010 $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$b$23650 [9:8] $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$b$23650 [9:8] $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$b$23650 [9:8] $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$b$23650 [1] 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$b$23650 [1] 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$b$23650 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][2]$23214:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][2]$a$23215, B=4'0000, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][1]$a$23206
      New ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][2]$a$23215 [3], B=1'0, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][1]$a$23206 [3]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][1]$a$23206 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][1]$23211:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][1]$a$23212, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][1]$b$23213, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][0]$b$23204
      New ports: A={ 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][1]$a$23212 [0] }, B={ 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][1]$b$23213 [0] }, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][0]$b$23204 [1:0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][0]$b$23204 [3:2] = 2'01
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][0]$23208:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][0]$a$23209, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][0]$b$23210, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][0]$a$23203
      New ports: A={ 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][0]$a$23209 [0] }, B={ 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][0]$b$23210 [0] }, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][0]$a$23203 [1:0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][0]$a$23203 [3:2] = 2'00
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$23172:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$a$23173, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$b$23174, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][1]$b$23162
      New ports: A={ 2'10 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$a$23173 [1:0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$a$23173 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$a$23173 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$a$23173 [1:0] }, B={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$b$23174 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$b$23174 [5] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$b$23174 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][3]$b$23174 [5] 4'0011 }, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][1]$b$23162 [9:7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][1]$b$23162 [5:4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][1]$b$23162 [2:0] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][1]$b$23162 [6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][1]$b$23162 [3] } = { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][1]$b$23162 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][1]$b$23162 [2] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$23169:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$a$23170, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$b$23171, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][1]$a$23161
      New ports: A={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$a$23170 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$a$23170 [0] 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$a$23170 [2] 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$a$23170 [0] }, B={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$b$23171 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$b$23171 [3] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$b$23171 [3] 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][2]$b$23171 [1] 1'0 }, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][1]$a$23161 [6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][1]$a$23161 [4:0] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][1]$a$23161 [9:7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][1]$a$23161 [5] } = { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][1]$a$23161 [6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][1]$a$23161 [4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][1]$a$23161 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][1]$a$23161 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$23166:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$a$23167, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$b$23168, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$b$23159
      New ports: A={ 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$a$23167 [0] 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$a$23167 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$a$23167 [1:0] }, B={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$b$23168 [1] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$b$23168 [4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$b$23168 [4] 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][1]$b$23168 [1] 1'0 }, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$b$23159 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$b$23159 [5:4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$b$23159 [2:0] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$b$23159 [9:8] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$b$23159 [6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$b$23159 [3] } = { 2'01 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$b$23159 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$b$23159 [2] }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$23163:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$b$23165, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$a$23158
      New ports: A={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [2] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [0] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [0] }, B={ 3'110 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$b$23165 [2:1] 1'0 }, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$a$23158 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$a$23158 [5] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$a$23158 [3:0] }
      New connections: { $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$a$23158 [9:8] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$a$23158 [6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$a$23158 [4] } = { 2'10 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$a$23158 [5] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$a$23158 [3] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.$procmux$15526:
      Old ports: A=$flatten\u_soc.\cpu.$5\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.$result[4:0]$10743, B={ 3'000 \u_soc.cpu.q_bus [4:3] }, Y=$flatten\u_soc.\cpu.$4$unnamed_block$10156.N_expand[4:0]$10738
      New ports: A=$flatten\u_soc.\cpu.$5\gpr_bus_code$func$src/z8086/z8086.sv:638$10165.$result[4:0]$10743 [4:2], B=3'000, Y=$flatten\u_soc.\cpu.$4$unnamed_block$10156.N_expand[4:0]$10738 [4:2]
      New connections: $flatten\u_soc.\cpu.$4$unnamed_block$10156.N_expand[4:0]$10738 [1:0] = \u_soc.cpu.q_bus [4:3]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.$procmux$17996:
      Old ports: A=$flatten\u_soc.\cpu.$5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279, B=16'0000000000000000, Y=$flatten\u_soc.\cpu.$4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274
      New ports: A=$flatten\u_soc.\cpu.$5$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10279 [0], B=1'0, Y=$flatten\u_soc.\cpu.$4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274 [0]
      New connections: $flatten\u_soc.\cpu.$4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274 [15:1] = { $flatten\u_soc.\cpu.$4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274 [0] $flatten\u_soc.\cpu.$4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274 [0] $flatten\u_soc.\cpu.$4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274 [0] $flatten\u_soc.\cpu.$4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274 [0] $flatten\u_soc.\cpu.$4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274 [0] $flatten\u_soc.\cpu.$4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274 [0] $flatten\u_soc.\cpu.$4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274 [0] $flatten\u_soc.\cpu.$4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274 [0] $flatten\u_soc.\cpu.$4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274 [0] $flatten\u_soc.\cpu.$4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274 [0] $flatten\u_soc.\cpu.$4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274 [0] $flatten\u_soc.\cpu.$4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274 [0] $flatten\u_soc.\cpu.$4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274 [0] $flatten\u_soc.\cpu.$4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274 [0] $flatten\u_soc.\cpu.$4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.$procmux$18437:
      Old ports: A=$flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:314$10259_Y, B={ 8'00000000 \u_soc.cpu.OPR [7:0] }, Y=$flatten\u_soc.\cpu.$procmux$18437_Y
      New ports: A=$flatten\u_soc.\cpu.$ternary$src/z8086/z8086.sv:314$10259_Y [15:8], B=8'00000000, Y=$flatten\u_soc.\cpu.$procmux$18437_Y [15:8]
      New connections: $flatten\u_soc.\cpu.$procmux$18437_Y [7:0] = \u_soc.cpu.OPR [7:0]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:415$9687:
      Old ports: A=$flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:416$9686_Y, B={ \u_soc.cpu.alu.alu_raw [15:8] 4'0000 \u_soc.cpu.alu.alu_raw [3:0] }, Y=\u_soc.cpu.alu.alu_post
      New ports: A={ $flatten\u_soc.\cpu.\alu.$ternary$src/z8086/alu.sv:416$9686_Y [15:8] \u_soc.cpu.alu.R [7:4] }, B={ \u_soc.cpu.alu.R [15:8] 4'0000 }, Y=\u_soc.cpu.alu.alu_post [15:4]
      New connections: \u_soc.cpu.alu.alu_post [3:0] = \u_soc.cpu.alu.R [3:0]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.$procmux$14382:
      Old ports: A={ \u_soc.hdmi_module.hdmi.cy [7:2] 16'0000000000000000 }, B={ 6'000000 $auto$wreduce.cc:514:run$20331 [15:0] }, Y=$auto$wreduce.cc:514:run$20332 [21:0]
      New ports: A={ \u_soc.hdmi_module.hdmi.cy [7:2] 14'00000000000000 }, B={ 6'000000 $auto$wreduce.cc:514:run$20331 [13:0] }, Y={ $auto$wreduce.cc:514:run$20332 [21:16] $auto$wreduce.cc:514:run$20332 [13:0] }
      New connections: $auto$wreduce.cc:514:run$20332 [15:14] = $auto$wreduce.cc:514:run$20332 [7:6]
    Consolidated identical input bits for $mux cell $memory\u_soc.hdmi_module.palette$rdmux[0][2][2]$23660:
      Old ports: A=$memory\u_soc.hdmi_module.palette$rdmux[0][2][2]$a$23661, B=$memory\u_soc.hdmi_module.palette$rdmux[0][2][2]$b$23662, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$a$23652
      New ports: A={ 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][2][2]$a$23661 [1] }, B={ 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][2][2]$b$23662 [1] }, Y={ $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$a$23652 [9] $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$a$23652 [1] }
      New connections: { $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$a$23652 [23:10] $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$a$23652 [8:2] $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$a$23652 [0] } = { 8'01010101 $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$a$23652 [9] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$a$23652 [9] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$a$23652 [9] 2'11 $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$a$23652 [1] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$a$23652 [1] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$a$23652 [1] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$procmux$13662:
      Old ports: A=$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$3\q_out[9:0], B=$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$2\q_out[9:0], Y=\u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_out
      New ports: A={ $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$3\q_out[9:0] [9] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$3\q_out[9:0] [7:0] }, B={ $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$2\q_out[9:0] [9] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$2\q_out[9:0] [7:0] }, Y={ \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_out [9] \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_out [7:0] }
      New connections: \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_out [8] = \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_m [8]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:152$12354:
      Old ports: A=$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:153$12353_Y, B=10'1001110001, Y=$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:152$12354_Y
      New ports: A={ $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:153$12353_Y [7] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:153$12353_Y [5] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:153$12353_Y [7] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:153$12353_Y [5] 2'01 }, B=6'100110, Y={ $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:152$12354_Y [9:7] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:152$12354_Y [5:4] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:152$12354_Y [1] }
      New connections: { $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:152$12354_Y [6] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:152$12354_Y [3:2] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:152$12354_Y [0] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$procmux$13733:
      Old ports: A=$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$3\q_out[9:0], B=$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$2\q_out[9:0], Y=\u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_out
      New ports: A={ $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$3\q_out[9:0] [9] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$3\q_out[9:0] [7:0] }, B={ $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$2\q_out[9:0] [9] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$2\q_out[9:0] [7:0] }, Y={ \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_out [9] \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_out [7:0] }
      New connections: \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_out [8] = \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_m [8]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$procmux$13804:
      Old ports: A=$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$3\q_out[9:0], B=$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$2\q_out[9:0], Y=\u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_out
      New ports: A={ $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$3\q_out[9:0] [9] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$3\q_out[9:0] [7:0] }, B={ $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$2\q_out[9:0] [9] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$2\q_out[9:0] [7:0] }, Y={ \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_out [9] \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_out [7:0] }
      New connections: \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_out [8] = \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_m [8]
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13276:
      Old ports: A=$auto$wreduce.cc:514:run$20369 [7:0], B=8'10000011, Y=$auto$wreduce.cc:514:run$20368 [7:0]
      New ports: A={ $auto$wreduce.cc:514:run$20369 [2] $auto$wreduce.cc:514:run$20369 [2] 1'0 }, B=3'101, Y={ $auto$wreduce.cc:514:run$20368 [7] $auto$wreduce.cc:514:run$20368 [2] $auto$wreduce.cc:514:run$20368 [0] }
      New connections: { $auto$wreduce.cc:514:run$20368 [6:3] $auto$wreduce.cc:514:run$20368 [1] } = { 4'0000 $auto$wreduce.cc:514:run$20368 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13543:
      Old ports: A=8'10000010, B=$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13540_Y, Y=$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13543_Y
      New ports: A=2'10, B={ $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13540_Y [0] $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13540_Y [0] }, Y=$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13543_Y [1:0]
      New connections: $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13543_Y [7:2] = { $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13543_Y [1] 5'00000 }
  Optimizing cells in module \top_ulx3s.
    Consolidated identical input bits for $mux cell $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$23651:
      Old ports: A=$memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$a$23652, B=$memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$b$23653, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647
      New ports: A={ 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$a$23652 [9] $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$a$23652 [1] }, B={ 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$b$23653 [9] $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$b$23653 [1] }, Y={ $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [17] $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [9] $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [1] }
      New connections: { $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [23:18] $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [16:10] $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [8:2] $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [0] } = { $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [17] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [17] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [17] 2'11 $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [9] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [9] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [9] 2'11 $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [1] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [1] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [1] 2'11 }
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][1]$23385:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][1]$a$23386, B=4'0000, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][0][0]$b$23381
      New ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][1]$a$23386 [3], B=1'0, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][0][0]$b$23381 [3]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][0][0]$b$23381 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][0]$23382:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][0]$a$23383, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][0]$b$23384, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][0][0]$a$23380
      New ports: A={ 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][0]$a$23383 [1:0] }, B={ 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][0]$b$23384 [1:0] }, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][0][0]$a$23380 [2:0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][0][0]$a$23380 [3] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][1]$23295:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][1]$a$23296, B=4'0000, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][0][0]$b$23291
      New ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][1]$a$23296 [3], B=1'0, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][0][0]$b$23291 [3]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][0][0]$b$23291 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][0]$23292:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][0]$a$23293, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][0]$b$23294, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][0][0]$a$23290
      New ports: A={ 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][0]$a$23293 [1:0] }, B={ 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][0]$b$23294 [1:0] }, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][0][0]$a$23290 [2:0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][0][0]$a$23290 [3] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][1]$23205:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][1]$a$23206, B=4'0000, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][0][0]$b$23201
      New ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][1]$a$23206 [3], B=1'0, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][0][0]$b$23201 [3]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][0][0]$b$23201 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][0]$23202:
      Old ports: A=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][0]$a$23203, B=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][0]$b$23204, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][0][0]$a$23200
      New ports: A={ 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][0]$a$23203 [1:0] }, B={ 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][0]$b$23204 [1:0] }, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][0][0]$a$23200 [2:0]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][0][0]$a$23200 [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.$procmux$17106:
      Old ports: A=16'0000000000000000, B=$flatten\u_soc.\cpu.$4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274, Y=$flatten\u_soc.\cpu.$3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271
      New ports: A=1'0, B=$flatten\u_soc.\cpu.$4$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10274 [0], Y=$flatten\u_soc.\cpu.$3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271 [0]
      New connections: $flatten\u_soc.\cpu.$3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271 [15:1] = { $flatten\u_soc.\cpu.$3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271 [0] $flatten\u_soc.\cpu.$3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271 [0] $flatten\u_soc.\cpu.$3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271 [0] $flatten\u_soc.\cpu.$3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271 [0] $flatten\u_soc.\cpu.$3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271 [0] $flatten\u_soc.\cpu.$3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271 [0] $flatten\u_soc.\cpu.$3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271 [0] $flatten\u_soc.\cpu.$3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271 [0] $flatten\u_soc.\cpu.$3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271 [0] $flatten\u_soc.\cpu.$3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271 [0] $flatten\u_soc.\cpu.$3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271 [0] $flatten\u_soc.\cpu.$3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271 [0] $flatten\u_soc.\cpu.$3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271 [0] $flatten\u_soc.\cpu.$3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271 [0] $flatten\u_soc.\cpu.$3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:151$12355:
      Old ports: A=$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:152$12354_Y, B=10'1010001110, Y=\u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.data_guard_band
      New ports: A={ $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:152$12354_Y [9:7] $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:152$12354_Y [5:4] 1'0 $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$ternary$src/soc_hdmi/hdmi/tmds_channel.sv:152$12354_Y [1] 1'1 }, B=8'10100110, Y={ \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.data_guard_band [9:7] \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.data_guard_band [5:4] \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.data_guard_band [2:0] }
      New connections: { \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.data_guard_band [6] \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.data_guard_band [3] } = { \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.data_guard_band [0] \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.data_guard_band [2] }
    Consolidated identical input bits for $mux cell $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$23648:
      Old ports: A=$memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649, B=$memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$b$23650, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646
      New ports: A={ 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [9] 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [1] }, B={ 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$b$23650 [9:8] $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$b$23650 [1] }, Y={ $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646 [17] $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646 [9:8] $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646 [1] }
      New connections: { $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646 [23:18] $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646 [16:10] $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646 [7:2] $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646 [0] } = { $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646 [17] 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646 [17] 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646 [17] 2'00 $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646 [9:8] $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646 [9:8] $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646 [9:8] $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646 [1] 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646 [1] 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646 [1] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13297:
      Old ports: A=$auto$wreduce.cc:514:run$20368 [7:0], B=8'10000010, Y=$auto$wreduce.cc:514:run$20367 [7:0]
      New ports: A={ $auto$wreduce.cc:514:run$20368 [7] $auto$wreduce.cc:514:run$20368 [2] $auto$wreduce.cc:514:run$20368 [0] $auto$wreduce.cc:514:run$20368 [0] }, B=4'1010, Y={ $auto$wreduce.cc:514:run$20367 [7] $auto$wreduce.cc:514:run$20367 [2:0] }
      New connections: $auto$wreduce.cc:514:run$20367 [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13546:
      Old ports: A=8'10000100, B=$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13543_Y, Y=$flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13546_Y
      New ports: A=4'1100, B={ $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13543_Y [1] 1'0 $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13543_Y [1:0] }, Y={ $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13546_Y [7] $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13546_Y [2:0] }
      New connections: $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13546_Y [6:3] = 4'0000
  Optimizing cells in module \top_ulx3s.
    Consolidated identical input bits for $mux cell $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$23645:
      Old ports: A=$memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646, B=$memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647, Y=$flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013_DATA
      New ports: A={ $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646 [17] $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646 [9:8] $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$a$23646 [1] 1'0 }, B={ $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [17] $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [9] 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [1] 1'1 }, Y={ $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013_DATA [17] $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013_DATA [9:8] $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013_DATA [1:0] }
      New connections: { $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013_DATA [23:18] $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013_DATA [16:10] $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013_DATA [7:2] } = { $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013_DATA [17] $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013_DATA [0] $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013_DATA [17] $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013_DATA [0] $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013_DATA [17] $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013_DATA [0] $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013_DATA [0] $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013_DATA [9:8] $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013_DATA [9:8] $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013_DATA [9:8] $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013_DATA [1:0] $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013_DATA [1:0] $flatten\u_soc.\hdmi_module.$memrd$\palette$src/soc_hdmi/z8086hdmi.sv:335$11013_DATA [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.$procmux$17133:
      Old ports: A=$flatten\u_soc.\cpu.$3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271, B=16'0000000000000000, Y=$flatten\u_soc.\cpu.$2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255
      New ports: A=$flatten\u_soc.\cpu.$3$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10271 [0], B=1'0, Y=$flatten\u_soc.\cpu.$2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255 [0]
      New connections: $flatten\u_soc.\cpu.$2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255 [15:1] = { $flatten\u_soc.\cpu.$2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255 [0] $flatten\u_soc.\cpu.$2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255 [0] $flatten\u_soc.\cpu.$2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255 [0] $flatten\u_soc.\cpu.$2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255 [0] $flatten\u_soc.\cpu.$2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255 [0] $flatten\u_soc.\cpu.$2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255 [0] $flatten\u_soc.\cpu.$2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255 [0] $flatten\u_soc.\cpu.$2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255 [0] $flatten\u_soc.\cpu.$2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255 [0] $flatten\u_soc.\cpu.$2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255 [0] $flatten\u_soc.\cpu.$2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255 [0] $flatten\u_soc.\cpu.$2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255 [0] $flatten\u_soc.\cpu.$2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255 [0] $flatten\u_soc.\cpu.$2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255 [0] $flatten\u_soc.\cpu.$2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13312:
      Old ports: A=$auto$wreduce.cc:514:run$20367 [7:0], B=8'00000010, Y=$auto$wreduce.cc:514:run$20366 [7:0]
      New ports: A={ $auto$wreduce.cc:514:run$20367 [7] $auto$wreduce.cc:514:run$20367 [2:0] }, B=4'0010, Y={ $auto$wreduce.cc:514:run$20366 [7] $auto$wreduce.cc:514:run$20366 [2:0] }
      New connections: $auto$wreduce.cc:514:run$20366 [6:3] = 4'0000
  Optimizing cells in module \top_ulx3s.
    Consolidated identical input bits for $mux cell $flatten\u_soc.\cpu.$procmux$17261:
      Old ports: A=16'0000000000000000, B=$flatten\u_soc.\cpu.$2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255, Y=$flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10228
      New ports: A=1'0, B=$flatten\u_soc.\cpu.$2$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10255 [0], Y=$flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10228 [0]
      New connections: $flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10228 [15:1] = { $flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10228 [0] $flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10228 [0] $flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10228 [0] $flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10228 [0] $flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10228 [0] $flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10228 [0] $flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10228 [0] $flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10228 [0] $flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10228 [0] $flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10228 [0] $flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10228 [0] $flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10228 [0] $flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10228 [0] $flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10228 [0] $flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_EN[15:0]$10228 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_soc.\hdmi_module.\hdmi.\true_hdmi_output.packet_picker.$procmux$13321:
      Old ports: A=$auto$wreduce.cc:514:run$20366 [7:0], B=8'00000001, Y=\u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.header [7:0]
      New ports: A={ $auto$wreduce.cc:514:run$20366 [7] $auto$wreduce.cc:514:run$20366 [2:0] }, B=4'0001, Y={ \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.header [7] \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.header [2:0] }
      New connections: \u_soc.hdmi_module.hdmi.true_hdmi_output.packet_assembler.header [6:3] = 4'0000
  Optimizing cells in module \top_ulx3s.
Performed a total of 156 changes.

22.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
<suppressed ~258 debug messages>
Removed a total of 86 cells.

22.31.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\u_soc.cpu.q_word$rdreg[0] ($dff) from module top_ulx3s (D = $auto$rtlil.cc:3457:Mux$21017, Q = $\u_soc.cpu.q_word$rdreg[0]$q, rval = 2'00).

22.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..
Removed 1 unused cells and 229 unused wires.
<suppressed ~2 debug messages>

22.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.
<suppressed ~99 debug messages>

22.31.9. Rerunning OPT passes. (Maybe there is more to do..)

22.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_ulx3s..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1787 debug messages>

22.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_ulx3s.
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$23163:
      Old ports: A={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [7:6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [7:6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [6] }, B={ 3'110 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [7:6] 1'0 }, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$a$23158 [7:6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$a$23158 [4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$a$23158 [2:0] }
      New ports: A={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [7:6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [7:6] }, B=4'1100, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$a$23158 [7:6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$a$23158 [4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$a$23158 [0] }
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][1][0]$a$23158 [2:1] = $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13073$rdmux[0][2][0]$a$23164 [7:6]
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][0]$23202:
      Old ports: A={ 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][0]$a$23203 [1:0] }, B={ 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][0]$a$23203 [1:0] }, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][0][0]$a$23200 [2:0]
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][0][0]$a$23200 [2]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][0][0]$a$23200 [1:0] = $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][0]$a$23203 [1:0]
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][1]$23211:
      Old ports: A={ 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][0]$a$23209 [0] }, B={ 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][2][0]$a$23209 [0] }, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][0]$a$23203 [1:0]
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][0]$a$23203 [1]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$auto$proc_rom.cc:155:do_switch$13077$rdmux[0][1][0]$a$23203 [0] = $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[0].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12298_Y [0]
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$23253:
      Old ports: A={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [7:6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [7:6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [6] }, B={ 3'110 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [7:6] 1'0 }, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$a$23248 [7:6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$a$23248 [4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$a$23248 [2:0] }
      New ports: A={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [7:6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [7:6] }, B=4'1100, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$a$23248 [7:6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$a$23248 [4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$a$23248 [0] }
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][1][0]$a$23248 [2:1] = $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13081$rdmux[0][2][0]$a$23254 [7:6]
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][0]$23292:
      Old ports: A={ 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][0]$a$23293 [1:0] }, B={ 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][0]$a$23293 [1:0] }, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][0][0]$a$23290 [2:0]
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][0][0]$a$23290 [2]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][0][0]$a$23290 [1:0] = $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][0]$a$23293 [1:0]
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][1]$23301:
      Old ports: A={ 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][0]$a$23299 [0] }, B={ 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][2][0]$a$23299 [0] }, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][0]$a$23293 [1:0]
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][0]$a$23293 [1]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$auto$proc_rom.cc:155:do_switch$13085$rdmux[0][1][0]$a$23293 [0] = $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[1].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12230_Y [0]
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$23343:
      Old ports: A={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [7:6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [7] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [7:6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [6] }, B={ 3'110 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [7:6] 1'0 }, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$a$23338 [7:6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$a$23338 [4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$a$23338 [2:0] }
      New ports: A={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [7:6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [7:6] }, B=4'1100, Y={ $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$a$23338 [7:6] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$a$23338 [4] $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$a$23338 [0] }
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][1][0]$a$23338 [2:1] = $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13089$rdmux[0][2][0]$a$23344 [7:6]
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][0]$23382:
      Old ports: A={ 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][0]$a$23383 [1:0] }, B={ 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][0]$a$23383 [1:0] }, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][0][0]$a$23380 [2:0]
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][0][0]$a$23380 [2]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][0][0]$a$23380 [1:0] = $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][0]$a$23383 [1:0]
    Consolidated identical input bits for $mux cell $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][1]$23391:
      Old ports: A={ 1'0 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][0]$a$23389 [0] }, B={ 1'1 $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][2][0]$a$23389 [0] }, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][0]$a$23383 [1:0]
      New ports: A=1'0, B=1'1, Y=$memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][0]$a$23383 [1]
      New connections: $memory$flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$auto$proc_rom.cc:155:do_switch$13093$rdmux[0][1][0]$a$23383 [0] = $flatten\u_soc.\hdmi_module.\hdmi.\tmds_gen[2].tmds_channel.$add$src/soc_hdmi/hdmi/tmds_channel.sv:35$12162_Y [0]
    Consolidated identical input bits for $mux cell $memory\u_soc.hdmi_module.palette$rdmux[0][1][1]$23651:
      Old ports: A={ 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [15] $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [7] }, B={ 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [15] $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [7] }, Y={ $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [23] $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [15] $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [7] }
      New ports: A=1'0, B=1'1, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [23]
      New connections: { $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [15] $memory\u_soc.hdmi_module.palette$rdmux[0][0][0]$b$23647 [7] } = { $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [15] $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [7] }
    Consolidated identical input bits for $mux cell $memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$23654:
      Old ports: A={ 1'0 $memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$a$23655 [7] }, B={ 1'1 $memory\u_soc.hdmi_module.palette$rdmux[0][2][0]$a$23655 [7] }, Y={ $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [15] $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [7] }
      New ports: A=1'0, B=1'1, Y=$memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [15]
      New connections: $memory\u_soc.hdmi_module.palette$rdmux[0][1][0]$a$23649 [7] = $auto$rtlil.cc:3457:Mux$20374 [0]
  Optimizing cells in module \top_ulx3s.
Performed a total of 11 changes.

22.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
Removed a total of 0 cells.

22.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\u_soc.cpu.q_word[2]$23428 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_DATA[15:0]$10227, Q = \u_soc.cpu.q_word[2]).
Adding EN signal on $memory\u_soc.cpu.q_word[1]$23426 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_DATA[15:0]$10227, Q = \u_soc.cpu.q_word[1]).
Adding EN signal on $memory\u_soc.cpu.q_word[0]$23424 ($dff) from module top_ulx3s (D = $flatten\u_soc.\cpu.$0$memwr$\q_word$src/z8086/z8086.sv:345$10175_DATA[15:0]$10227, Q = \u_soc.cpu.q_word[0]).
Adding SRST signal on $auto$ff.cc:337:slice$20195 ($dffe) from module top_ulx3s (D = $flatten\u_soc.\cpu.$sub$src/z8086/z8086.sv:869$10850_Y [2:0], Q = \u_soc.cpu.CNT [2:0], rval = 3'111).
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$19662 ($sdffe) from module top_ulx3s.
Setting constant 0-bit at position 4 on $auto$ff.cc:337:slice$19662 ($sdffe) from module top_ulx3s.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$19662 ($sdffe) from module top_ulx3s.
Setting constant 0-bit at position 6 on $auto$ff.cc:337:slice$19662 ($sdffe) from module top_ulx3s.

22.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..
Removed 51 unused cells and 111 unused wires.
<suppressed ~52 debug messages>

22.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.
<suppressed ~8 debug messages>

22.31.16. Rerunning OPT passes. (Maybe there is more to do..)

22.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_ulx3s..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1241 debug messages>

22.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_ulx3s.
Performed a total of 0 changes.

22.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
Removed a total of 0 cells.

22.31.20. Executing OPT_DFF pass (perform DFF optimizations).

22.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

22.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.

22.31.23. Rerunning OPT passes. (Maybe there is more to do..)

22.31.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_ulx3s..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1241 debug messages>

22.31.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_ulx3s.
Performed a total of 0 changes.

22.31.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
Removed a total of 0 cells.

22.31.27. Executing OPT_DFF pass (perform DFF optimizations).

22.31.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..

22.31.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.

22.31.30. Finished fast OPT passes. (There is nothing left to do.)

22.32. Executing TECHMAP pass (map to technology primitives).

22.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

22.32.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/lattice/arith_map_ccu2c.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/lattice/arith_map_ccu2c.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/lattice/arith_map_ccu2c.v
Generating RTLIL representation for module `\_80_ccu2c_alu'.
Successfully finished Verilog frontend.

22.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_demux for cells of type $demux.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_demux for cells of type $demux.
Using template $paramod$f47943a1f8520b2e9fab25220c0025f020e7013b\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$26bc1555e7e0f98bd36dce43959f94aabea489fb\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$b68c83d65b53df4a22df31900ec7ed06cdd69e29\_90_alu for cells of type $alu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$3aebdfec64e5f53407607c4fc3bf29211d900439\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$fa8d9e4c2749d63ae521a69564d54ead1ad1232d\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$9faa13c810e7541e7b5994ca60cee524b6f8f750\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$675ee3ed071b156aa661bdfa838b7e469d095ac0\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$3b7577489eb4433b1d5620cab7f3794743dee5ea\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$43e4b6e86c7d753773e473eb3ca9da3137a4ec01\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$18205a5da979f93ffab44671dcc4a48cf14e25e2\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$68eb2ee261b49d479fb9d9ec0659e1d20891082b\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$d2fa05d38998afabc6d4f34471305d0af4b8b2df\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc_v2.
  add $auto$wreduce.cc:514:run$20338 [1:0] (2 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.video_data [7] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.video_data [6] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.video_data [5] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.video_data [4] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.video_data [3] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.video_data [2] (1 bits, unsigned)
  packed 3 (3) bits / 3 words into adder tree
  add \u_soc.hdmi_module.hdmi.video_data [8] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_m [7] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_m [6] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_m [5] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_m [4] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_m [3] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_m [2] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[1].tmds_channel.q_m [1] (1 bits, unsigned)
  packed 3 (3) bits / 3 words into adder tree
  add $auto$wreduce.cc:514:run$20348 [1:0] (2 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.video_data [23] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.video_data [22] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.video_data [21] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.video_data [20] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.video_data [19] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.video_data [18] (1 bits, unsigned)
  packed 3 (3) bits / 3 words into adder tree
  add \u_soc.hdmi_module.hdmi.video_data [0] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_m [7] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_m [6] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_m [5] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_m [4] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_m [3] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_m [2] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[0].tmds_channel.q_m [1] (1 bits, unsigned)
  packed 3 (3) bits / 3 words into adder tree
  add \u_soc.hdmi_module.hdmi.video_data [16] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_m [7] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_m [6] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_m [5] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_m [4] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_m [3] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_m [2] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.tmds_gen[2].tmds_channel.q_m [1] (1 bits, unsigned)
  packed 3 (3) bits / 3 words into adder tree
  add $auto$wreduce.cc:514:run$20343 [1:0] (2 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.video_data [15] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.video_data [14] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.video_data [13] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.video_data [12] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.video_data [11] (1 bits, unsigned)
  add \u_soc.hdmi_module.hdmi.video_data [10] (1 bits, unsigned)
  packed 3 (3) bits / 3 words into adder tree
  sub \u_soc.cpu.q_rptr (2 bits, unsigned)
  add \u_soc.cpu.q_wptr (2 bits, unsigned)
  add 2'11 (2 bits, unsigned)
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$3e411bd5eaf964b3477d65629f5af5642150b9ca\_90_div for cells of type $div.
Using template $paramod$3e411bd5eaf964b3477d65629f5af5642150b9ca\_90_mod for cells of type $mod.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $lut.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:1edce2d75b3c675ff7c03a7eb2d74efc99fb5026$paramod$e194a9e890de0a7be18db8bd15a1479dea055e42\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:e97ffd06d4420cc15aa82212cb083beb3f855a13$paramod$c855c970797ff0efa7a2f1f75cf6e6e19275e871\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:5aef28f5e1ad54a76ee5d4740538ef277974611d$paramod$9192cdb7ead62afac21eb96c77fdc5dc2ec0399f\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:72ad75d9dc985d028e63352bb4bcb5e849c3c9b0$paramod$c742b2024b0c1be41d9b9f7ca2bab296290224dc\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:39ed6623bba4e6d8e40a4435b7b93428011d2ae2$paramod$62bc256591111cd62eaee58f97d58b41d8af53ca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:633d24b2ae12d80451638f2fdc90ae0859403661$paramod$36bcedab95bc008bdb3be17850b72f55052ea47a\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $xnor.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$f311afc5076e4ed7a7dd4101ffa54855903ad4d6\_90_pmux for cells of type $pmux.
Using template $paramod$effaf36432c334223db2ff0ecd7fefb10188d957\_90_pmux for cells of type $pmux.
Using template $paramod$ccf2ad6570f5f1deb5671d926b248bd65ec5ebd6\_90_pmux for cells of type $pmux.
Using template $paramod$43cd57face9a1b252819c239ab8b42fafa1b3c0d\_90_pmux for cells of type $pmux.
Using template $paramod$d5c1c4131927aec19f116e7a36372b1981bfcd7e\_90_pmux for cells of type $pmux.
Using template $paramod$8b18930cb57bd59be331c255e59bd1e13797d5a1\_90_pmux for cells of type $pmux.
Using template $paramod$80549b5634ba5efb7865d2564e81e5a8424f71e8\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$bf541dd3c0ba8228982b61e7bfbc350a2c253f4c\_90_pmux for cells of type $pmux.
Using template $paramod$3ab9a015ab781a81f86ab59e92093de7732cf40e\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$d6eefa73b09c260984bb3ab238c3c05801fa9e82\_90_pmux for cells of type $pmux.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$fb2ccc7567b9f572f99303d62bd705e69acf8cd5\_90_pmux for cells of type $pmux.
Using template $paramod$0b42e0ef0120c44ea9490666611378bfd171ba8c\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:21c922200c202ca69393f68919e19bc196114bf9$paramod$4e3d0769d03a2c9849cc9e70be5aa49043700365\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $reduce_xnor.
Using template $paramod$constmap:a6e9d7c2068559ab6c5c82d11a4f6ef18ff5fb21$paramod$c95050f2f760d9f55cac9dabbcba8d3fdfe9dc3a\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$ee721315a7b0169d82611b9aea01747035b97792\_90_pmux for cells of type $pmux.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using extmapper simplemap for cells of type $pos.
Using template $paramod$5d1d2614b24accd0f9d06c4779fd9ef771faf494\_90_demux for cells of type $demux.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod$3e411bd5eaf964b3477d65629f5af5642150b9ca\$__div_mod_trunc for cells of type $__div_mod_trunc.
Running "alumacc" on wrapper $extern:wrap:$neg:Y_WIDTH=32:A_WIDTH=32:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:Y_WIDTH=32:A_WIDTH=32:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:Y_WIDTH=32:A_WIDTH=32:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod\$__div_mod_u\WIDTH=32'00000000000000000000000000100000 for cells of type $__div_mod_u.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_80_ccu2c_alu for cells of type $alu.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=33:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=33:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=33:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=34:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=34:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=34:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=35:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=35:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=35:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=36:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=36:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=36:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=37:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=37:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=37:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=38:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=38:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=38:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=39:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=39:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=39:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=40:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=40:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=40:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=41:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=41:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=41:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=42:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=42:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=42:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=43:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=43:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=43:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=44:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=44:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=44:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=45:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=45:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=45:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=46:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=46:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=46:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=47:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=47:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=47:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=48:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=48:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=48:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=49:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=49:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=49:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=50:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=50:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=50:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=51:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=51:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=51:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=52:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=52:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=52:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=53:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=53:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=53:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=54:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=54:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=54:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=55:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=55:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=55:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=56:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=56:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=56:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=57:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=57:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=57:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=58:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=58:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=58:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=59:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=59:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=59:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=60:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=60:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=60:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=61:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=61:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=61:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=62:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=62:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=62:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=63:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=63:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=63:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$789c344356a154d2afc7b832b41d1067dbc946ba\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$e39069e3f4ee35c1eea86993bd74689959babaab\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$d7aca3dc44b07ff19908fb1a3b606577588c15f1\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$f9e3a3c4b84f99cb56fad07743ec44ad55b11c8b\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$dd5ba471f7dcf35707f23b88cfd15b9582f97277\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$b7531bc0616f8d4cdd8159edd2237c9ddbb2ce01\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$ff8ba121d2f8e85b775c9f35ef677a1a276e7e1b\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$9a66d4bebbc4fab84566caffef9f094a1a467389\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$57bc309a5d8a948cec8981d26d896ee1cbf54d58\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$f94cfdb8ad389f4fc4515bcb65bccd7e2d189e95\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$2a25669ccd39fe7c0fbfb2a4d17416fc78667f00\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$d9397dfdf5f7cf5715aebc9527845402880218a0\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$acc477ace2583cc2ee0cf651c72a385d2bbbe9f1\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$415abdcadc251df4f0f033b62b8f3296b8461b4e\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$6573c1c269218f299badf6e04ca86aa37fdb352c\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$6a21b72c9c0b32e81b169c7e08a4d8b9c462448f\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$324e0706ebb77f1915b22f4a136962ec3fd1d7ff\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$461fc931d630cb01bec1fea87f37fbcc53f6f6a4\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$fe074227b1c5fbaa1ea56076182c29dbcf3a782a\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$85502450775e62e9c6a2fe29020b3433d4335647\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$e32c921f95fe0e2350204f4ecefc9e296355521b\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$05d913fba320393c7e943e625bef3af776153b60\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$8e07e2c0a3efc148d2f3714f3901076678774ed1\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$5b7e592b3c2951af6800b7fd597f66a79b72b91c\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$90182783100594e2dd636a282c4723cfc9adaedd\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$851c5c9b30913ea2deae68e3ca9e9c4e649723bc\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$1445aacdb5f2a1ef9fedf1373097ffa45438211d\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$7add42b712fe5bbbba521e93062103d6bf78a453\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$b6f86f6a0c43c26b22ee55f51e05d5951f0e6562\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$044fdceace8c449ec99f900b42120ac005ff4065\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$b6b58933bcf3c8b9e3e5de18c2637bd0e12c7c47\_80_ccu2c_alu for cells of type $alu.
No more expansions possible.
<suppressed ~25597 debug messages>

22.33. Executing OPT pass (performing simple optimizations).

22.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.
<suppressed ~44316 debug messages>

22.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
<suppressed ~19425 debug messages>
Removed a total of 6475 cells.

22.33.3. Executing OPT_DFF pass (perform DFF optimizations).

22.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..
Removed 5651 unused cells and 30354 unused wires.
<suppressed ~5653 debug messages>

22.33.5. Finished fast OPT passes.

22.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..

22.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

22.36. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
<suppressed ~783 debug messages>
Removed a total of 261 cells.

22.37. Executing TECHMAP pass (map to technology primitives).

22.37.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/lattice/cells_map_trellis.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/lattice/cells_map_trellis.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/lattice/cells_map_trellis.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

22.37.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
No more expansions possible.
<suppressed ~1236 debug messages>

22.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.
<suppressed ~73 debug messages>

22.39. Executing SIMPLEMAP pass (map simple cells to gate primitives).

22.40. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in top_ulx3s.

22.41. Executing ATTRMVCP pass (move or copy attributes).

22.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..
Removed 0 unused cells and 5608 unused wires.
<suppressed ~1 debug messages>

22.43. Executing TECHMAP pass (map to technology primitives).

22.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/lattice/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/lattice/latches_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/lattice/latches_map.v
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

22.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

22.44. Executing ABC9 pass.

22.44.1. Executing ABC9_OPS pass (helper functions for ABC9).

22.44.2. Executing ABC9_OPS pass (helper functions for ABC9).

22.44.3. Executing PROC pass (convert processes to netlists).

22.44.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

22.44.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:282$115925 in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Removed a total of 0 dead cases.

22.44.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

22.44.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:278$115926'.
  Set init value: \Q = 1'0

22.44.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:282$115925'.

22.44.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

22.44.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:278$115926'.
Creating decoders for process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:282$115925'.
     1/1: $0\Q[0:0]

22.44.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

22.44.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.\Q' using process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:282$115925'.
  created $adff cell `$procdff$115931' with positive edge clock and positive level reset.

22.44.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

22.44.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:278$115926'.
Found and cleaned up 1 empty switch in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:282$115925'.
Removing empty process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:282$115925'.
Cleaned up 1 empty switch.

22.44.4. Executing PROC pass (convert processes to netlists).

22.44.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

22.44.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:282$115939 in module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.
Removed a total of 0 dead cases.

22.44.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

22.44.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:278$115940'.
  Set init value: \Q = 1'1

22.44.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:282$115939'.

22.44.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

22.44.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:278$115940'.
Creating decoders for process `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:282$115939'.
     1/1: $0\Q[0:0]

22.44.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

22.44.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.\Q' using process `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:282$115939'.
  created $adff cell `$procdff$115945' with positive edge clock and positive level reset.

22.44.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

22.44.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:278$115940'.
Found and cleaned up 1 empty switch in `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:282$115939'.
Removing empty process `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:282$115939'.
Cleaned up 1 empty switch.

22.44.5. Executing PROC pass (convert processes to netlists).

22.44.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

22.44.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:282$115953 in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Removed a total of 0 dead cases.

22.44.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

22.44.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:278$115954'.
  Set init value: \Q = 1'0

22.44.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:282$115953'.

22.44.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

22.44.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:278$115954'.
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:282$115953'.
     1/1: $0\Q[0:0]

22.44.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

22.44.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.\Q' using process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:282$115953'.
  created $adff cell `$procdff$115959' with positive edge clock and positive level reset.

22.44.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

22.44.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:278$115954'.
Found and cleaned up 1 empty switch in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:282$115953'.
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:282$115953'.
Cleaned up 1 empty switch.

22.44.6. Executing PROC pass (convert processes to netlists).

22.44.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:151$115977'.
Cleaned up 1 empty switch.

22.44.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:159$115978 in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

22.44.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

22.44.6.4. Executing PROC_INIT pass (extract init attributes).

22.44.6.5. Executing PROC_ARST pass (detect async resets in processes).

22.44.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

22.44.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:143$116002'.
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:159$115978'.
     1/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:161$115976_EN[3:0]$115984
     2/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:161$115976_DATA[3:0]$115983
     3/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:161$115976_ADDR[3:0]$115982
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:151$115977'.

22.44.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\i' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:143$116002'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:145$115960_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:143$116002'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:145$115961_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:143$116002'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:145$115962_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:143$116002'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:145$115963_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:143$116002'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:145$115964_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:143$116002'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:145$115965_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:143$116002'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:145$115966_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:143$116002'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:145$115967_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:143$116002'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:145$115968_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:143$116002'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:145$115969_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:143$116002'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:145$115970_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:143$116002'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:145$115971_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:143$116002'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:145$115972_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:143$116002'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:145$115973_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:143$116002'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:145$115974_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:143$116002'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:145$115975_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:143$116002'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\muxwre' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:151$115977'.

22.44.6.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:161$115976_ADDR' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:159$115978'.
  created $dff cell `$procdff$116028' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:161$115976_DATA' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:159$115978'.
  created $dff cell `$procdff$116029' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/lattice/common_sim.vh:161$115976_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:159$115978'.
  created $dff cell `$procdff$116030' with positive edge clock.

22.44.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

22.44.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:143$116002'.
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:159$115978'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:159$115978'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/lattice/common_sim.vh:151$115977'.
Cleaned up 1 empty switch.

22.44.7. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$ff.cc:337:slice$26884 $auto$simplemap.cc:157:simplemap_reduce$28541 $auto$opt_expr.cc:609:replace_const_cells$113859 $auto$ff.cc:337:slice$26883 $auto$opt_expr.cc:609:replace_const_cells$113853 $auto$ff.cc:337:slice$26882 $auto$simplemap.cc:157:simplemap_reduce$28540 $auto$simplemap.cc:46:simplemap_not$44035 $auto$ff.cc:337:slice$26881 $auto$ff.cc:337:slice$26880 $auto$simplemap.cc:157:simplemap_reduce$28545 $auto$simplemap.cc:157:simplemap_reduce$28543 $auto$simplemap.cc:157:simplemap_reduce$28539 $auto$simplemap.cc:46:simplemap_not$44033 $auto$ff.cc:337:slice$26879 $auto$dfflegalize.cc:941:flip_pol$114461 $auto$ff.cc:573:convert_ce_over_srst$114479
Found an SCC: $auto$opt_expr.cc:609:replace_const_cells$113839 $auto$ff.cc:337:slice$23937 $auto$simplemap.cc:157:simplemap_reduce$28589 $auto$ff.cc:337:slice$23936 $auto$simplemap.cc:46:simplemap_not$44108 $auto$ff.cc:337:slice$23935 $auto$simplemap.cc:227:simplemap_lognot$28451 $auto$simplemap.cc:157:simplemap_reduce$28449 $auto$simplemap.cc:157:simplemap_reduce$28558 $auto$opt_expr.cc:609:replace_const_cells$110701 $auto$ff.cc:337:slice$23934 $auto$ff.cc:567:convert_ce_over_srst$114143 $auto$simplemap.cc:157:simplemap_reduce$26952
Found an SCC: $auto$simplemap.cc:46:simplemap_not$72366 $auto$ff.cc:337:slice$26997 $auto$simplemap.cc:157:simplemap_reduce$30032 $auto$ff.cc:337:slice$26996 $auto$simplemap.cc:46:simplemap_not$69885 $auto$ff.cc:337:slice$26995 $auto$simplemap.cc:157:simplemap_reduce$30031 $auto$simplemap.cc:46:simplemap_not$69884 $auto$ff.cc:337:slice$26994 $auto$opt_expr.cc:609:replace_const_cells$103117 $auto$ff.cc:337:slice$26993 $auto$simplemap.cc:157:simplemap_reduce$29903 $auto$simplemap.cc:157:simplemap_reduce$29898 $auto$ff.cc:337:slice$26992 $auto$opt_expr.cc:609:replace_const_cells$103121 $auto$ff.cc:337:slice$26991 $auto$simplemap.cc:157:simplemap_reduce$29897 $auto$simplemap.cc:46:simplemap_not$69880 $auto$ff.cc:337:slice$26990 $auto$ff.cc:337:slice$26989 $auto$simplemap.cc:157:simplemap_reduce$29907 $auto$simplemap.cc:157:simplemap_reduce$29905 $auto$simplemap.cc:157:simplemap_reduce$29902 $auto$simplemap.cc:157:simplemap_reduce$29961 $auto$simplemap.cc:46:simplemap_not$69878 $auto$ff.cc:337:slice$26988 $auto$dfflegalize.cc:941:flip_pol$114511 $auto$ff.cc:575:convert_ce_over_srst$114545
Found an SCC: $auto$opt_expr.cc:609:replace_const_cells$113767 $auto$ff.cc:337:slice$26987 $auto$opt_expr.cc:609:replace_const_cells$110675 $auto$ff.cc:337:slice$26986 $auto$simplemap.cc:157:simplemap_reduce$29932 $auto$ff.cc:337:slice$26985 $auto$ff.cc:337:slice$26984 $auto$simplemap.cc:157:simplemap_reduce$29931 $auto$opt_expr.cc:609:replace_const_cells$113135 $auto$ff.cc:337:slice$26983 $auto$opt_expr.cc:609:replace_const_cells$113105 $auto$ff.cc:337:slice$26982 $auto$simplemap.cc:157:simplemap_reduce$29935 $auto$simplemap.cc:157:simplemap_reduce$29930 $auto$opt_expr.cc:609:replace_const_cells$113149 $auto$ff.cc:337:slice$26981 $auto$ff.cc:337:slice$26980 $auto$simplemap.cc:157:simplemap_reduce$29929 $auto$ff.cc:337:slice$26979 $auto$ff.cc:337:slice$26978 $auto$simplemap.cc:157:simplemap_reduce$29938 $auto$simplemap.cc:157:simplemap_reduce$29934 $auto$simplemap.cc:157:simplemap_reduce$29928 $auto$simplemap.cc:46:simplemap_not$43747 $auto$ff.cc:337:slice$26977 $auto$dfflegalize.cc:941:flip_pol$114487 $auto$simplemap.cc:157:simplemap_reduce$29940 $auto$simplemap.cc:157:simplemap_reduce$29936
Found an SCC: $auto$ff.cc:337:slice$26132 $auto$ff.cc:337:slice$26131 $auto$simplemap.cc:106:simplemap_bitop$59499 $auto$opt_expr.cc:609:replace_const_cells$113733 $auto$ff.cc:337:slice$26130 $auto$simplemap.cc:157:simplemap_reduce$24727 $auto$simplemap.cc:106:simplemap_bitop$60225 $auto$opt_expr.cc:609:replace_const_cells$110681 $auto$ff.cc:337:slice$26129 $auto$simplemap.cc:157:simplemap_reduce$26136 $auto$simplemap.cc:106:simplemap_bitop$30475 $auto$simplemap.cc:106:simplemap_bitop$30262 $auto$simplemap.cc:46:simplemap_not$30261 $auto$simplemap.cc:106:simplemap_bitop$30573 $auto$simplemap.cc:106:simplemap_bitop$30572 $auto$simplemap.cc:106:simplemap_bitop$30571 $auto$simplemap.cc:106:simplemap_bitop$30569 $auto$simplemap.cc:106:simplemap_bitop$30424
Found 5 SCCs in module top_ulx3s.
Found 5 SCCs.

22.44.8. Executing ABC9_OPS pass (helper functions for ABC9).

22.44.9. Executing TECHMAP pass (map to technology primitives).

22.44.9.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

22.44.9.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~177 debug messages>

22.44.10. Executing OPT pass (performing simple optimizations).

22.44.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Optimizing module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.

22.44.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF'.
Finding identical cells in module `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF'.
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

22.44.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

22.44.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
  Optimizing cells in module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.
  Optimizing cells in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
  Optimizing cells in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Performed a total of 0 changes.

22.44.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF'.
Finding identical cells in module `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF'.
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

22.44.10.6. Executing OPT_DFF pass (perform DFF optimizations).

22.44.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF..
Finding unused cells or wires in module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF..
Finding unused cells or wires in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
Finding unused cells or wires in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..

22.44.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Optimizing module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Optimizing module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.

22.44.10.9. Finished fast OPT passes. (There is nothing left to do.)

22.44.11. Executing TECHMAP pass (map to technology primitives).

22.44.11.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/abc9_map.v
Successfully finished Verilog frontend.

22.44.11.2. Continuing TECHMAP pass.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Using template $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF for cells of type $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~64 debug messages>

22.44.12. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/abc9_model.v
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

22.44.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

22.44.14. Executing ABC9_OPS pass (helper functions for ABC9).

22.44.15. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

22.44.16. Executing TECHMAP pass (map to technology primitives).

22.44.16.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

22.44.16.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~216 debug messages>

22.44.17. Executing OPT pass (performing simple optimizations).

22.44.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.
<suppressed ~18 debug messages>

22.44.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

22.44.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_ulx3s..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

22.44.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_ulx3s.
Performed a total of 0 changes.

22.44.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
Removed a total of 0 cells.

22.44.17.6. Executing OPT_DFF pass (perform DFF optimizations).

22.44.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

22.44.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.

22.44.17.9. Rerunning OPT passes. (Maybe there is more to do..)

22.44.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_ulx3s..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

22.44.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_ulx3s.
Performed a total of 0 changes.

22.44.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_ulx3s'.
Removed a total of 0 cells.

22.44.17.13. Executing OPT_DFF pass (perform DFF optimizations).

22.44.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_ulx3s..

22.44.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_ulx3s.

22.44.17.16. Finished fast OPT passes. (There is nothing left to do.)

22.44.18. Executing AIGMAP pass (map logic to AIG).
Module top_ulx3s: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
      14 $_MUX_
       2 $_OR_
       2 $_XOR_
  not replaced 3 cell types:
       4 $_AND_
       4 $_NOT_
      31 $specify2

22.44.19. Executing AIGMAP pass (map logic to AIG).
Module top_ulx3s: replaced 9420 cells with 53626 new cells, skipped 10973 cells.
  replaced 5 cell types:
    5043 $_MUX_
       5 $_ORNOT_
    4105 $_OR_
      21 $_XNOR_
     246 $_XOR_
  not replaced 20 cell types:
    4151 $_AND_
    2818 $_NOT_
       1 $__ABC9_SCC_BREAKER
      20 $scopeinfo
    1025 TRELLIS_FF
       1 pll27
       1 pll74
       4 OBUFDS
       3 ODDRX1F
      70 DP16KD
       2 MULT18X18D
    2761 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C
      50 $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF
       1 $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF
       1 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF
       6 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4
      50 $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp
       1 $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF_$abc9_byp
       1 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp
       6 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp

22.44.19.1. Executing ABC9_OPS pass (helper functions for ABC9).

22.44.19.2. Executing ABC9_OPS pass (helper functions for ABC9).

22.44.19.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 24191 AND gates and 72987 wires from module `top_ulx3s' to a netlist network with 1334 inputs and 1163 outputs.

22.44.19.4. Executing ABC9_EXE pass (technology mapping using ABC9).

22.44.19.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1334/   1163  and =   22485  lev =  260 (18.26)  mem = 0.81 MB  box = 2819  bb = 58
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 3 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f -r 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1334/   1163  and =   18620  lev =   66 (4.53)  mem = 0.31 MB  ch = 2132  box = 338  bb = 58
ABC: cst =       0  cls =   1960  lit =    2132  unused =   16778  proof =     0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =   18620.  Ch =  1960.  Total mem =    3.86 MB. Peak cut mem =    0.34 MB.
ABC: P:  Del = 8239.00.  Ar =   18017.0.  Edge =    22451.  Cut =   283534.  T =     0.21 sec
ABC: P:  Del = 8062.00.  Ar =   18775.0.  Edge =    23216.  Cut =   279095.  T =     0.21 sec
ABC: P:  Del = 8062.00.  Ar =    6555.0.  Edge =    17390.  Cut =   564245.  T =     0.37 sec
ABC: F:  Del = 8062.00.  Ar =    5153.0.  Edge =    15708.  Cut =   521935.  T =     0.40 sec
ABC: A:  Del = 8062.00.  Ar =    4730.0.  Edge =    14084.  Cut =   488785.  T =     0.53 sec
ABC: A:  Del = 8062.00.  Ar =    4680.0.  Edge =    14037.  Cut =   497133.  T =     0.52 sec
ABC: Total time =     2.24 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   1334/   1163  and =   13088  lev =   66 (4.61)  mem = 0.24 MB  box = 330  bb = 58
ABC: Mapping (K=7)  :  lut =   3723  edge =   13736  lev =   17 (1.59)  levB =   29  mem = 0.15 MB
ABC: LUT = 3723 : 2=559 15.0 %  3=748 20.1 %  4=1797 48.3 %  5=551 14.8 %  6=45 1.2 %  7=23 0.6 %  Ave = 3.69
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 12.60 seconds, total: 12.60 seconds

22.44.19.6. Executing AIGER frontend.
<suppressed ~7495 debug messages>
Removed 18879 unused cells and 25557 unused wires.

22.44.19.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     3754
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:      272
ABC RESULTS:   $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp cells:       50
ABC RESULTS:   $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF_$abc9_byp cells:        1
ABC RESULTS:   $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp cells:        1
ABC RESULTS:   $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp cells:        6
ABC RESULTS:           input signals:      309
ABC RESULTS:          output signals:      344
Removing temp directory.

22.44.20. Executing TECHMAP pass (map to technology primitives).

22.44.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/abc9_unmap.v
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

22.44.20.2. Continuing TECHMAP pass.
Using template $paramod\$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000000101 for cells of type $__ABC9_SCC_BREAKER.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Using template $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF for cells of type $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp.
Using template $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF_$abc9_byp for cells of type $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF_$abc9_byp.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp.
No more expansions possible.
<suppressed ~414 debug messages>
Removed 282 unused cells and 64721 unused wires.

22.45. Executing TECHMAP pass (map to technology primitives).

22.45.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/lattice/cells_map_trellis.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/lattice/cells_map_trellis.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/lattice/cells_map_trellis.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

22.45.2. Continuing TECHMAP pass.
Using template $paramod$66305ec7ecebb99d8e4a01d037c375f593619b11\$lut for cells of type $lut.
Using template $paramod$dc93a590dbe614afda418b047029b34f9dfeda86\$lut for cells of type $lut.
Using template $paramod$30ce3396a4f454a728b6261a41eaea793c92facd\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$868427562418b5dc988caeac6a54689ec9c9025e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$e63e6cddcfea3d265f26be260f6aeaa1cbf43443\$lut for cells of type $lut.
Using template $paramod$7996097aa7e74872f48a5ea7d10d2b685895e6b4\$lut for cells of type $lut.
Using template $paramod$c627e7fc36fd5f8fca16a74816d11be60e4b9470\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$47e0e14a1b5c7fc8a6511e28de8bc909c2b38deb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$8c218f07f4fcb7aa89542ff3d7405186c308b9d1\$lut for cells of type $lut.
Using template $paramod$4e309f6669eadcfa589d4ae302672e3a030a20a5\$lut for cells of type $lut.
Using template $paramod$3d52ba42511928a7574e40242a2cdad506727baa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$2c35a6362133fca159e75ab35c46c467540e37ec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$54389e86c4dfbe0deb09d9d943da701aff97a27a\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$99d2121e179120ff7289cd4528d3fd4ca34ec992\$lut for cells of type $lut.
Using template $paramod$5b13d2ee598c87cdbe912286a35c6fd102e2087c\$lut for cells of type $lut.
Using template $paramod$74cc8577a00e3dbe2da8ecb56b5b430f4023212d\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010010 for cells of type $lut.
Using template $paramod$fe70bb3280659663b8fa2b45f42fda9ccf4ccfaa\$lut for cells of type $lut.
Using template $paramod$77268019239d7d46332da9cb6aa01cbf3ba29ee3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$2902eb8ec3ca272968b5d8a7010e48f85069ed0f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$222013da32dac75e53a35356c41179e6429d068c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$bab0ea0d717fb03593996e2a9f716c39db2520fb\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$c707a1fc64694850abea190f07d7585233312c32\$lut for cells of type $lut.
Using template $paramod$4a041304797f89d45dff95eeaeecec4e9733a6ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000010 for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$18df3812bc12364e5ebcb6c3ed05c0294e4c26fc\$lut for cells of type $lut.
Using template $paramod$620586420e818d3afa7e5b51fcf19f5c6ea83ad4\$lut for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod$e5b29079c1a88f3fc663c746ec8e3359690ef674\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111010 for cells of type $lut.
Using template $paramod$7bcf5f70986487920c848507d659d29b9546545c\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$3ceb86149ae57563987332c6cba5380a8f9cf8ee\$lut for cells of type $lut.
Using template $paramod$44095eed91fd8c991679431e42d31dd00bbaf955\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$06e62c2045624c211a1abe4f2f36c8f22c688165\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$9a383ca297ef012b6f33ce559547f89432250d88\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$6e424bd4a747f8421ac946af3d9bb3a47fd0b233\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$e5f53fb2cb3e702c9422ebddd3ba952e5a8f3401\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$d7856980c8e3df62f97c26ab34037f33a9e831b5\$lut for cells of type $lut.
Using template $paramod$aaf2296470f3f9abf9357c0d4f182bdd8b0c1e0f\$lut for cells of type $lut.
Using template $paramod$3a85695d17c125ab36b52bafa4a3f20d934cdd6e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod$c6d4bd05bbf88dd606f6083e6098b17f482aa98c\$lut for cells of type $lut.
Using template $paramod$5da5fc2bf61da4d6dac686c0b8a953173ac89c13\$lut for cells of type $lut.
Using template $paramod$d497222f59d990d3f689ed9c6ac453ecc8a2f4b4\$lut for cells of type $lut.
Using template $paramod$8e7b1ec7df4c8852d827365421a6d41e55bd7752\$lut for cells of type $lut.
Using template $paramod$492e96ce1f12bf02055fdce22cd8de9647972e3c\$lut for cells of type $lut.
Using template $paramod$a76afe794e55ba422468b9db09d48da3f250b812\$lut for cells of type $lut.
Using template $paramod$3b56205e0e57b3ea26d80fc7983017f83663129e\$lut for cells of type $lut.
Using template $paramod$9c65fdfac74256c2eb67dd209b598e25d1f0a099\$lut for cells of type $lut.
Using template $paramod$3e93ca4484327a80e93251bf75f263959bb05faf\$lut for cells of type $lut.
Using template $paramod$39b0d201a18bed5573a88835da3f39d40814d360\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$a7d9b4ab0321c8125e5b895183ee6b84cdb4a31b\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod$2d5bc20486d975ad93935a66efca425d6df3f432\$lut for cells of type $lut.
Using template $paramod$2e37a29808ea9d028852cbc67bbcbc7bc127b77a\$lut for cells of type $lut.
Using template $paramod$d72d4e6024b3211f7335d12fa1ef14fef207b539\$lut for cells of type $lut.
Using template $paramod$a79b000f84e3552bab5ce8c875af991dba30d543\$lut for cells of type $lut.
Using template $paramod$144f65509567080e52a0808a183038c562c11790\$lut for cells of type $lut.
Using template $paramod$b43cdd6ca89f8faa7ea02c4f2b202cefaf655ede\$lut for cells of type $lut.
Using template $paramod$20e239848f6b57457f0402931218b05e63f6cbd0\$lut for cells of type $lut.
Using template $paramod$ace79303739d6368e2a187b07c36fa4b5e7f9c35\$lut for cells of type $lut.
Using template $paramod$5701f5a5303b7c79107daf74517bf0d5b3f97488\$lut for cells of type $lut.
Using template $paramod$53ce113ab12ae9f65c58fcdb7d226f2370ae8549\$lut for cells of type $lut.
Using template $paramod$145859e10851132d1f17d8af8c769d021b19b362\$lut for cells of type $lut.
Using template $paramod$0604f8786fc093ed77b8731e76115008487ea145\$lut for cells of type $lut.
Using template $paramod$a659d09202441cc77c7ff2670ee69c3401dc5201\$lut for cells of type $lut.
Using template $paramod$2978a73989be3e1278af72b9db666c30fa0ff85b\$lut for cells of type $lut.
Using template $paramod$f9fdb40eb1199f3b7a52646ed47262e33d16d6a3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$c217e185eb8e6463ca272982ba8c5940fa90d81f\$lut for cells of type $lut.
Using template $paramod$00ca7c2ece4d384d0ccb2f396ac0dd25dc61ced1\$lut for cells of type $lut.
Using template $paramod$4c6b8feb903d178f69f0840aa2a41acd63d75d54\$lut for cells of type $lut.
Using template $paramod$a015325209794ab48cde2266e4804fa308fdd51a\$lut for cells of type $lut.
Using template $paramod$ae3cb2f3ecb86ff2d72ca65bb5ebb37d601ee2b0\$lut for cells of type $lut.
Using template $paramod$965ebc19d8bda21d2aaa1dee7a7b1e0348b073dc\$lut for cells of type $lut.
Using template $paramod$a280ae5466d33ae44c7172d6f91f5be7aee8b250\$lut for cells of type $lut.
Using template $paramod$35b58820c7b840b1a10f348d96ca818928ee228c\$lut for cells of type $lut.
Using template $paramod$d513f704afe53ba4b225f73050cc7be427624e96\$lut for cells of type $lut.
Using template $paramod$b5c6cf6848c6f8955784733211b474433a92cede\$lut for cells of type $lut.
Using template $paramod$f181a0b5923753379696bdfa55ff67129a9642f3\$lut for cells of type $lut.
Using template $paramod$66f24e1178ce43a8023b28097f9ec5af23f3d105\$lut for cells of type $lut.
Using template $paramod$69fe1a06b7311a3791e9e2cf5fc1d0056622df76\$lut for cells of type $lut.
Using template $paramod$7d70a92473c03e3d089c13cb850df53a3107bd79\$lut for cells of type $lut.
Using template $paramod$2eca4b91d03d2b2f08906a0f78b7a56f045ab143\$lut for cells of type $lut.
Using template $paramod$555cb598545379d48dcca08431268988df4a00e7\$lut for cells of type $lut.
Using template $paramod$7a034a71f8ad88e1f7d6b86018a9343ed8f21663\$lut for cells of type $lut.
Using template $paramod$93348d0b29c1d82c0e02f04a5b248db924f3cb0e\$lut for cells of type $lut.
Using template $paramod$f1d6f94ff020f5182a350bf298684e5e96f8e490\$lut for cells of type $lut.
Using template $paramod$6ab043b6e4bf97a72581ec0d8350d7e433c30846\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$9dfe2a25d99d8640a9f67a2438aaca85b684d257\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$4089aeececbf0d56dc68642d8b3eccf2a860140b\$lut for cells of type $lut.
Using template $paramod$609ff53b8e25fddda2f58be8d19c2d47b81baf45\$lut for cells of type $lut.
Using template $paramod$78da8e846be793634bce8d3c01594170bc652814\$lut for cells of type $lut.
Using template $paramod$961fd6cfd95a5a374d8557225ad9f083bd0ee71d\$lut for cells of type $lut.
Using template $paramod$a57b6cc57381ba3e5d45f162cee9553edd4cae2f\$lut for cells of type $lut.
Using template $paramod$6e64c13666511ae2ccc90ab6ddaf8be09bda5af2\$lut for cells of type $lut.
Using template $paramod$92acc7d7f02d6b9ba23537d220fc73fbfe1f2dfd\$lut for cells of type $lut.
Using template $paramod$8ba23d1eeb30e3308ae5551e85b073dee8f40395\$lut for cells of type $lut.
Using template $paramod$1178d20070a2b3e904366c4c2b269639144f108c\$lut for cells of type $lut.
Using template $paramod$1733ec52b3f4e5734e9b51d0ae27a8573fe5ba3f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$47d363ae7b1a0e81207e02fe31af85b6bf36a2ac\$lut for cells of type $lut.
Using template $paramod$601d6dbb0be7c16b06d058ccbfc871e9794c6ad7\$lut for cells of type $lut.
Using template $paramod$8da02996bc6ce025fcc2ce1dafd66f4b38a423f1\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$8494168726d27c2200605afcf1fb7470bf987857\$lut for cells of type $lut.
Using template $paramod$78ab687c5eff4c0036458189cf07b01943d9adc6\$lut for cells of type $lut.
Using template $paramod$bcd66f4c4da13066be9a2847a1d5021160dcc489\$lut for cells of type $lut.
Using template $paramod$a2b45a98f1918958dd4cdf3061b3e69ea7954af8\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$abaddb3dde37877ed45a535012b4af5366208a28\$lut for cells of type $lut.
Using template $paramod$442ca9e627d03b6d68c969a82c322215133961cf\$lut for cells of type $lut.
Using template $paramod$f777bddaebc49d6c7beb0fc900a960cda4a9d9c5\$lut for cells of type $lut.
Using template $paramod$f990fd98c9af13e78408f68ce18529dcbed31e29\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$179dc07093fb3f2d17366640e9d1caad549690d8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000101 for cells of type $lut.
Using template $paramod$59f2a3e232df3029c8bc36978b9bbe72a71dfb5a\$lut for cells of type $lut.
Using template $paramod$8f9ba89dafa63bf4f4ca4284d63c0295a925a7c8\$lut for cells of type $lut.
Using template $paramod$2400352703e5e4133285b52dd4d6cc16d8e601e9\$lut for cells of type $lut.
Using template $paramod$8ff624c27fd38d1f4af0341b62a2dd84226c68cd\$lut for cells of type $lut.
Using template $paramod$efc60783c939ae41b2f3555af407b17c007b27f8\$lut for cells of type $lut.
Using template $paramod$f43b822d679e61348f4aabf00cce608a303da4b7\$lut for cells of type $lut.
Using template $paramod$846831d383f447039dd18ae3b010c11a230ca39b\$lut for cells of type $lut.
Using template $paramod$9e91674387cbd3ddda9348f65199f5060f0d857c\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$000fa2164e1f538c16460571efee2b6209a086cc\$lut for cells of type $lut.
Using template $paramod$fb8f7e8a7547dfe4394d357ce15ef500440c25bf\$lut for cells of type $lut.
Using template $paramod$cbf6dbcfef145023f7a51f6d03502be8067104c3\$lut for cells of type $lut.
Using template $paramod$d79e8c7f0cb3bd049a34d82ec5fe688d444e5a52\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$4b1d8bf4f2e47ad73605fcb169edf7ec702bfae9\$lut for cells of type $lut.
Using template $paramod$bc051162dfb23caab98d73c4ec086fe9a67895f2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$f3ada871809f362efd8eb0c4fb952bb5c98f0750\$lut for cells of type $lut.
Using template $paramod$e15085f73db49a7ff8978584c77c14c5582438c2\$lut for cells of type $lut.
Using template $paramod$3a25bec67dbba4f099b095650fe91b9b7feaca53\$lut for cells of type $lut.
Using template $paramod$b419810ab1d51da1962917a1949cecc5f27935eb\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$02a39d6f75416c06fff45fc81145d64144c93f5a\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$16b79a5eba6e0c11d0283a95b16674705257a0eb\$lut for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod$ba07846b1e706d3eb2010a528b0f0417e3645924\$lut for cells of type $lut.
Using template $paramod$ffc2ea81a65101fbef8a332deddf112494d27163\$lut for cells of type $lut.
Using template $paramod$ddace04fba544e6adc4cdda6a50048ddd7c111af\$lut for cells of type $lut.
Using template $paramod$c0e395c2d0dfbafa147a6aae7cfc1897ce26affb\$lut for cells of type $lut.
Using template $paramod$58ed2ea652502970689671c2aa3df4112cca3b93\$lut for cells of type $lut.
Using template $paramod$c35932e57031adf5d52148b2ca5b800d9dea7518\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5\$lut for cells of type $lut.
Using template $paramod$329833c0e245603a9bfbc2606c144191787ceda5\$lut for cells of type $lut.
Using template $paramod$33b2efc6dd0f1f7ec21be83c11ef97212ab5057f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010110 for cells of type $lut.
Using template $paramod$6a9b42dd2737c91073e6a695b8ac858c4a8587d7\$lut for cells of type $lut.
Using template $paramod$d37b2a5a80d1175450dae6bbf9a6fae464e17227\$lut for cells of type $lut.
Using template $paramod$c045e54223c42444ef585f3b4941543c0ec8d58a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$95454eff2b0bb0c7425b41d029b34bbd8fbe521a\$lut for cells of type $lut.
Using template $paramod$22fea57d7a456c098d9c97c3010141b9cce8b96f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod$f503ae6dd13af4ce255f26a38c5b2bb42d3444fc\$lut for cells of type $lut.
Using template $paramod$0fcb06ed76df01e8d45bc2b9e6c8a9b43fa42cb4\$lut for cells of type $lut.
Using template $paramod$979794232a1b12010187e90e68ca43f80b43cf7f\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$f65cf6380214e831938c4f25f730307ae86218f7\$lut for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod$4193f752b62feb0690f3938e21d1fa94f74b60ca\$lut for cells of type $lut.
Using template $paramod$be48d952fcad8a16b8d84daa4c48a3065f343e5e\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$7da5a22d52ffcc31ce304f4ef39cc583352c8b43\$lut for cells of type $lut.
Using template $paramod$318e15613b799b478ea54362adf595b7752ac672\$lut for cells of type $lut.
Using template $paramod$84c5cfa8d7481774250caab0fcdd6d249a376a31\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod$dd7699929ceb2f31182d766ce53471379c81a19a\$lut for cells of type $lut.
Using template $paramod$b587e1dcd8f8a9800d395e4aeecac52c55d6f585\$lut for cells of type $lut.
Using template $paramod$f7a897257decedfb6cc642e53d65fef7fc0df390\$lut for cells of type $lut.
Using template $paramod$37c9af120c85145419565a9ccf4ceb7397fbbe92\$lut for cells of type $lut.
Using template $paramod$31cfcec4fc9d8e8c3162c4dfa1830eee42eca613\$lut for cells of type $lut.
Using template $paramod$81ecfe8032b479c1812c59f1e7933540b04d539c\$lut for cells of type $lut.
Using template $paramod$fd748145e6eab938d68bb3e3f06be3c087c317fa\$lut for cells of type $lut.
Using template $paramod$ed029e6c1e87a70cff2c1ea2f266e7c04d3c3742\$lut for cells of type $lut.
Using template $paramod$66658cbed86a8310f9b7ba1190d35eff90ee749b\$lut for cells of type $lut.
Using template $paramod$373d637619c29cb9150902df9528107e5f3b8288\$lut for cells of type $lut.
Using template $paramod$d9922e15eb5da1acc26e937540cc16b16c2ad42c\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$fbe0ccb8b10945c0b3ed50812ad98df5e351a38d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$0ce2ad9c8c40f6ed7cccbdc3c75dc3a650831e89\$lut for cells of type $lut.
Using template $paramod$5baa4e2d553c5a3ad34d4348c63bc719d6638085\$lut for cells of type $lut.
Using template $paramod$bc207060ef0a3f40c10b4648c5c2ce45ac21d8dc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$963f26a8eae5e0b4adf01419ab244cb662ba0376\$lut for cells of type $lut.
Using template $paramod$b45e5cb971154e30a797eecb0461619c3eeae12d\$lut for cells of type $lut.
Using template $paramod$a7be344af0979c41b8930051bf1455c2976339f4\$lut for cells of type $lut.
Using template $paramod$cfe658add7b49bc6805d629e0a88423d427de396\$lut for cells of type $lut.
Using template $paramod$34ccb0403abd26609d9a7a8ea9a44b40cc4b3caf\$lut for cells of type $lut.
Using template $paramod$621c041649d5400297133cade475e34a83a808a0\$lut for cells of type $lut.
Using template $paramod$d3167083a159d071295ac6c96b1bc5f83599f604\$lut for cells of type $lut.
Using template $paramod$114cec172d8a99287ecce5b94f20863d32d39458\$lut for cells of type $lut.
Using template $paramod$8b08f50bfd40114a98c4424614bab45862bf3544\$lut for cells of type $lut.
Using template $paramod$e7cb3290c08f9ba8c05f5e55ee76d58fac3cd74b\$lut for cells of type $lut.
Using template $paramod$9fe2b9b79349aef30d15ce302bd2d3cb0cb24fd8\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$b4f5c470ef365ae6640a1f15324955674ee0bcf2\$lut for cells of type $lut.
Using template $paramod$1c107fae75cfb927e4c8c672c9fd1fb94298f3da\$lut for cells of type $lut.
Using template $paramod$589ecc6708d20dc88459838f750c403a49a5f5ad\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$e40b177b6239b2a3660c75a9b657224e5da4548d\$lut for cells of type $lut.
Using template $paramod$f594a242ecd748143e87af585709a9c907794016\$lut for cells of type $lut.
Using template $paramod$8a816a8a7b757eec687f7670d6c988a68ad1d23f\$lut for cells of type $lut.
Using template $paramod$5d91ae8bf13f169f64fe2e993cae12295d19d8d3\$lut for cells of type $lut.
Using template $paramod$6588e2fd42347468d9b14fcf1c7d346b6daa259a\$lut for cells of type $lut.
Using template $paramod$18e50808df562b188523e13714b96fedec6427c1\$lut for cells of type $lut.
Using template $paramod$d7ec878ecfa8f5f7604d3e91692b5d4c2ee758ad\$lut for cells of type $lut.
Using template $paramod$4133fe00eb18442862a284ccc67a95f8194d041c\$lut for cells of type $lut.
Using template $paramod$0331e023d83b8009e60defb446ce9fa640b122c7\$lut for cells of type $lut.
Using template $paramod$fcff9a7b1687e357a40264efcefe8443c8b2971a\$lut for cells of type $lut.
Using template $paramod$a6ef2a845efd4ff0d96bc4fd2f06cc3516fa63ff\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$68ec41789854bcc451d816d82c985c979e331641\$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$a36debbcfde9e32a01ea5076ccf3d75225452c4d\$lut for cells of type $lut.
Using template $paramod$e6a488add0b5a2d742e2ae29f62ce7616e04271d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod$9ea238b3c4036add2bd96e5aaac8768e1ad77c5a\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$a76d5f5c88e7578ee93419977aab4efc42dce053\$lut for cells of type $lut.
Using template $paramod$573a0fdd7ddf560b12c6902080a1574922d0e137\$lut for cells of type $lut.
Using template $paramod$452071dd5b4d2cf3c491a87328b95851097aed44\$lut for cells of type $lut.
Using template $paramod$7568f250845f5e48a2bf43bb4313f99f56645f84\$lut for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod$a1cfe99817bd6d57a83efd5e1c3fc26a743b692f\$lut for cells of type $lut.
Using template $paramod$40ac38dd1173f9d7d56c22779b9b16b50d7583b4\$lut for cells of type $lut.
Using template $paramod$02cf21a7a8ed83b53a2115f018d382c889787a2d\$lut for cells of type $lut.
Using template $paramod$22df75937f868972ab12351bb421c997a97313b0\$lut for cells of type $lut.
Using template $paramod$90dc599eed99da511e64ad217d69e7ff2c1e56cc\$lut for cells of type $lut.
Using template $paramod$62bdaa2cfe0c84f1c01eb32fe1c1f69ef5c656b5\$lut for cells of type $lut.
Using template $paramod$adc0b354bb960519a616db7423a6274fc380540e\$lut for cells of type $lut.
Using template $paramod$f5cf7d48a1d000717a8f14a770131cc7d416cfe6\$lut for cells of type $lut.
Using template $paramod$0d5e420ccfc2dddc13533c0817d1e17e68a2c136\$lut for cells of type $lut.
Using template $paramod$1652050b403fe082dab2f6bbb2352c45808c558d\$lut for cells of type $lut.
Using template $paramod$485c535cc2fb194dc6f114ba5c93554133564a61\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$e1b938294f79d7f63f1a142368f984500c3bd9aa\$lut for cells of type $lut.
Using template $paramod$54ef21ccddfa27629768f219f304bb4163ac6894\$lut for cells of type $lut.
Using template $paramod$975817b14e428934970c836668538a3bbe3dd485\$lut for cells of type $lut.
Using template $paramod$cfea1bc217ea46f20b0865417d911a6c847edf68\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$13f75d4de6e40937e48e22c504aedc233aa2d68f\$lut for cells of type $lut.
Using template $paramod$332530260df33f1e6567b344a898a29636fd4f0f\$lut for cells of type $lut.
Using template $paramod$19f0f91b7c472bfbc4ffdee7176e4117b49587b3\$lut for cells of type $lut.
Using template $paramod$1d96b47f48bb44af336c55b6081cd62408d37592\$lut for cells of type $lut.
Using template $paramod$338ce46cf7ff44b9974887dd2adee6c4e0530bed\$lut for cells of type $lut.
Using template $paramod$b8c75d86023487b376c7a7b67a00302a0e84d4d7\$lut for cells of type $lut.
Using template $paramod$d61e1120500e41401dd96e8ddff384284814455d\$lut for cells of type $lut.
Using template $paramod$3cd7ba4e37ac845a21f7d679f20c35087949289b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod$cc15ce01f1690b19baa5ffdd022b4aed8fe14820\$lut for cells of type $lut.
Using template $paramod$4cab3b31c601551ff65536bf4f533afa0b2094ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$381611b500514811fb8bbbfdb6c4a52e262017a4\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$172775c642dd24d728f71ee20b7489521465ec14\$lut for cells of type $lut.
Using template $paramod$194a7535146ec39a68d3f1eabdad51b8d5555268\$lut for cells of type $lut.
Using template $paramod$7f8dcbbcc0931c3398304053d9bb53ce1acb1b1f\$lut for cells of type $lut.
Using template $paramod$81c93763ebf6d6acd11e91fab48d413a9d6cda29\$lut for cells of type $lut.
Using template $paramod$725ee85db1f98450d2ce61df583a138bec18cb3f\$lut for cells of type $lut.
Using template $paramod$6be0db51aefca51596224c1b0177e94665be1df8\$lut for cells of type $lut.
Using template $paramod$acd2aac62f6cac8eccb6441cdd9fcd1a9733ebff\$lut for cells of type $lut.
Using template $paramod$f8046a056942fd6e5b9792026393b88955776710\$lut for cells of type $lut.
Using template $paramod$94d2f1f461ef911482e15efdba185521de732c99\$lut for cells of type $lut.
Using template $paramod$48c19eb209dd8ad2c18334e4df384d3b3b74d5ec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod$daac9b1e7bb2ac018f7132a3fbe0026ddd7b1a71\$lut for cells of type $lut.
Using template $paramod$ee82f1504b2c48e70160208feb4e1f2a1b612b8d\$lut for cells of type $lut.
Using template $paramod$fbed19fb84ee7c8a884778d28a96daea96245184\$lut for cells of type $lut.
Using template $paramod$a191129d10a368b82781b98ff31865427345b51c\$lut for cells of type $lut.
Using template $paramod$8f7dbbf05bba26083291378b7c7576131ff04143\$lut for cells of type $lut.
Using template $paramod$fda6887b37f599177ed9cb69271d882b63df7e66\$lut for cells of type $lut.
Using template $paramod$e134ec2a47a2462a591072e65d34fb15b81c90e0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$dd5bc4862287e52520240cd470d8393dc638de60\$lut for cells of type $lut.
Using template $paramod$1be3a10aca64bc8b3d140a9dcfb9bac7a6744be9\$lut for cells of type $lut.
Using template $paramod$2a4b250d89be3556c74aa0e719a4f6242369d42f\$lut for cells of type $lut.
Using template $paramod$4981294a7caafabf6d7b76c8e6721c70638ee4c2\$lut for cells of type $lut.
Using template $paramod$3af90af0a9b4c985f808affa612afb51285a109a\$lut for cells of type $lut.
Using template $paramod$6d7cc275871d0ceead401cadfae2ff1124665ec4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$6edbfe341e82523a5af1325edaef1b2d41d4f937\$lut for cells of type $lut.
Using template $paramod$feac1814a13647ff95d85e23385825c648d6c2ee\$lut for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod$ef1cc14162296fd4d0d07385991da6aec0946444\$lut for cells of type $lut.
Using template $paramod$df929792afd0bebf101a124ee890c12e0fed6a8d\$lut for cells of type $lut.
Using template $paramod$e57bcb018bfe8170bc04f13a73befe2def28cdf3\$lut for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod$7c16f98578054b4e5fe49862089c7b6e80ecafdc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$e412821338883e25f2e0d1a1d7fada158db69807\$lut for cells of type $lut.
Using template $paramod$87ebbd561ea24b1694a834be3d47a8f4cb67268a\$lut for cells of type $lut.
Using template $paramod$1963bc03f4a9580b7549251dfac2b312b0da592e\$lut for cells of type $lut.
Using template $paramod$d575d3554e876f643193272ee6813447059f103f\$lut for cells of type $lut.
Using template $paramod$70f68cc10fbeada9b6fa90c3bb75475e348ca467\$lut for cells of type $lut.
Using template $paramod$4f45a1298426a59b35b26b9dae66ef7372919c7f\$lut for cells of type $lut.
Using template $paramod$f546bd96bcec6e3bf1b78bdea64b0f5bbbaff6df\$lut for cells of type $lut.
Using template $paramod$92a19c39f8a42245d81181eff907808db8a0c8b8\$lut for cells of type $lut.
Using template $paramod$d0dbd9b4a41318f436e1286db10d006e401d0035\$lut for cells of type $lut.
Using template $paramod$1b48576ed56d2b40b3549151ab0b1793cc7b7f70\$lut for cells of type $lut.
Using template $paramod$168aeef333136ff4f1f2ce3a62c8b6d1ffc7dc28\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$b74adc501beaf52090bd2771e387191fe6c463f7\$lut for cells of type $lut.
Using template $paramod$a6098368ed1721643265f33d18eefb699bf26092\$lut for cells of type $lut.
Using template $paramod$9d623c8c724089b770211bc6112e99752779c320\$lut for cells of type $lut.
Using template $paramod$937334a229bf09240e61bedc3df34669df725f14\$lut for cells of type $lut.
Using template $paramod$1d340d16aa592fd520f1b19a2bed3defadf71613\$lut for cells of type $lut.
Using template $paramod$027b71830bd0fbfb04ad11206c5a0de76ed9d3f5\$lut for cells of type $lut.
Using template $paramod$aa117dc02d4f218ed5974b258634c3f38264f15f\$lut for cells of type $lut.
Using template $paramod$c8a88b0e587c349c80ab5b6f57850854c43c2056\$lut for cells of type $lut.
Using template $paramod$9b742027133b4fde85a5459539c0c07da9610d18\$lut for cells of type $lut.
Using template $paramod$b19c924e82e74e12bbbdaf9e71fc6291c87db11e\$lut for cells of type $lut.
Using template $paramod$4e0dac06d9d9602cfb659e01e0850b77eec5b798\$lut for cells of type $lut.
Using template $paramod$5094b7ace4d99a8b63b572612fa3ec9a1f0a63c8\$lut for cells of type $lut.
Using template $paramod$286ed3273cbe066b6afe10d043ec3b66405aa78e\$lut for cells of type $lut.
Using template $paramod$3258fabf91107b4a007ae89b2246a16c31e8ae28\$lut for cells of type $lut.
Using template $paramod$f1fef50632ad64a4db12adf3d0ebf2436a5fd8e5\$lut for cells of type $lut.
Using template $paramod$eb67026c00fc6317f2c1e1dd7e8d745f3dac9e62\$lut for cells of type $lut.
Using template $paramod$7570bb3e80b389a4dc8d05fb46cbacd075523bae\$lut for cells of type $lut.
Using template $paramod$e4b832d686d12318ec0715f027fe549b42e45c20\$lut for cells of type $lut.
Using template $paramod$e2cbc758550727d9de5d564c03126bf46d63d4c9\$lut for cells of type $lut.
Using template $paramod$55c8b41162bae9ccba9478b8f5fd17695513cc6c\$lut for cells of type $lut.
Using template $paramod$7c0c958e927437390cb58f1395b98e0852db607c\$lut for cells of type $lut.
Using template $paramod$158ffd8e6cb0924866d9bc35302735abacf679a0\$lut for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$3d1eb315fa2a58ffd46e531309cd420016a99ef7\$lut for cells of type $lut.
Using template $paramod$d33c1b03a7af72fe8373e56f6592e533ece2159e\$lut for cells of type $lut.
Using template $paramod$ef6b405de4ab3cc048476ec18ff43bc2b23b73bf\$lut for cells of type $lut.
Using template $paramod$9eed22699c2653b52e395b92910215456ca209e1\$lut for cells of type $lut.
Using template $paramod$4fd3428c4b8b1accf8f8fb4bb88555a2b5fa688d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$be9bb704f7f1cd5b1fa3c0fc4ed27ca03a127e42\$lut for cells of type $lut.
Using template $paramod$47b2f5a9f58cb4be072657772748a1ab82d6819a\$lut for cells of type $lut.
Using template $paramod$ef6e25b2e5ab52308b0a22382a7b253727e9446b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$034a69dd110db95ee917f313eafd6833fc6595f9\$lut for cells of type $lut.
Using template $paramod$f2daaac3a348f40ee28d34f6de491a806253270b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$47b1691cce9d3422c6243f646236643e13e69f0c\$lut for cells of type $lut.
Using template $paramod$22dec7e8c4f4b1c3e62879fa2207e0c39047bbd3\$lut for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod$9f2f146893d269900bb68ba0244b254b88c2c459\$lut for cells of type $lut.
Using template $paramod$a745274df8f514565625fa7fee7a9fb864a85f2f\$lut for cells of type $lut.
Using template $paramod$fca82610c4582bae0c561edc640eb928b48fbdcf\$lut for cells of type $lut.
Using template $paramod$e1ac894a2723e96ae103a1941dc871fbb0ccd216\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010111 for cells of type $lut.
Using template $paramod$3298c7c5ac8064c8dd56a7afda77c58217b7f8e8\$lut for cells of type $lut.
Using template $paramod$15efa44280f2a77bf023b68f95d9df5681d9dd99\$lut for cells of type $lut.
Using template $paramod$9fc14cb0ba5120a1da0c687a9fb19472f206fdfe\$lut for cells of type $lut.
Using template $paramod$4bb876346cbc5d13aef9f873277f12d388c5d51a\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$211984b6a379dcd5539a44691df4cb719d9259d4\$lut for cells of type $lut.
Using template $paramod$75d5c453cca75cc7a7ca320c4fb7be0932b6aaa7\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101100 for cells of type $lut.
Using template $paramod$82bc54c2e7a3c9885361604c25e06409508ce2ad\$lut for cells of type $lut.
Using template $paramod$5cef017bac3ee3544d8521a777289133d35cb88c\$lut for cells of type $lut.
Using template $paramod$6052852dea6e5d710e0b3f7d0896add12ebd9c4a\$lut for cells of type $lut.
Using template $paramod$268fa7085a60c85334abf4ea7e64b927f84f9770\$lut for cells of type $lut.
Using template $paramod$ce15874c299a587dd16825ec2d2d2759b547554e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110100 for cells of type $lut.
Using template $paramod$597bb5f24871ddeada7efd4abc486f6f6433215c\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$71039eaa750b63c13b47d102108a4d1b67d00b7c\$lut for cells of type $lut.
Using template $paramod$1780bd352ec1af971e2f8a4e64b861091a94595b\$lut for cells of type $lut.
Using template $paramod$e15bc531416a15aa34dc513d1fda4de4393a9b76\$lut for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$eb764785a67ae0903625e17df40813438d0457e8\$lut for cells of type $lut.
Using template $paramod$6aa76b4e11d3ca4e242ea58b28bb79065afceaae\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$c0380102b1dd6e2c5d97f8c6b6db4d2d4c6d0d99\$lut for cells of type $lut.
Using template $paramod$947ff53240def6e9740297901f4bbaf43a6ac861\$lut for cells of type $lut.
Using template $paramod$20ce8eec45a7aa4f9850dfcd13e1033d1e1a5ddc\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$70e393a29f5ba6b87b8f2dbf9aec59c6050604b3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110111 for cells of type $lut.
Using template $paramod$849d013d096d73269ca4beb768f8e399745d37f2\$lut for cells of type $lut.
Using template $paramod$9a20e5eb914da7530de8ea5af782be66b9acb237\$lut for cells of type $lut.
Using template $paramod$f7cbd8f5974233f70d25c33ef6a692898e4f6377\$lut for cells of type $lut.
Using template $paramod$a010528dfa56506a075642ed88f758b6719a77f1\$lut for cells of type $lut.
Using template $paramod$2ae22ed255cc0f3746c71b5da2407ee38a2a66e6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$6375ab94b303a3f3c8d7ca6946328cb3c0b443a7\$lut for cells of type $lut.
Using template $paramod$81cf3f915303411088f7ea559d78f5ca66921e6d\$lut for cells of type $lut.
Using template $paramod$d9fc5fb4745e58600f67710293bac14c7b88c4ae\$lut for cells of type $lut.
Using template $paramod$bcb2971a779eb6ac1001603f5ea02b868dc85e12\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$b33d93970f22483a5f9c7de8e357c06241c9728e\$lut for cells of type $lut.
Using template $paramod$384ca820697864e5f2b9b7570e4569b99724b771\$lut for cells of type $lut.
Using template $paramod$61c4cbf8581170b67138b98e32863cf2de767f72\$lut for cells of type $lut.
Using template $paramod$c8ec3a48216b5155a6ae167a7ceb6c5ef95dcbe2\$lut for cells of type $lut.
Using template $paramod$37ba9e0a09b7b348babcdece405c5920c6775b5c\$lut for cells of type $lut.
Using template $paramod$0b0c7b4c6357aed32eb6e0c26b5bf2b9428803c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$5b4b4ed558983d9f3ab4c896a7a011d129b0db9a\$lut for cells of type $lut.
Using template $paramod$6116dc2ca07d6f85deec3be95166d6bd6dad9776\$lut for cells of type $lut.
Using template $paramod$740d8361f2739029734e6561a72677ae21c0aeef\$lut for cells of type $lut.
Using template $paramod$ff58554493773336c4e06dc62f25c37448f98c7b\$lut for cells of type $lut.
Using template $paramod$2f35f125a78690286f0cd2faecbaee9c64828b65\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$97108e3cc0d0482a6e72e932e86430aa2177750b\$lut for cells of type $lut.
Using template $paramod$e46703b423a661cd7d311c41833ea655969702cc\$lut for cells of type $lut.
Using template $paramod$f30b2755ec4a4f61f63daaca33e2e12d24322c42\$lut for cells of type $lut.
Using template $paramod$d988f550fbd3c957bbe54a3de9bf5144fe9f3252\$lut for cells of type $lut.
Using template $paramod$91d6743ceb0f093b57d242b538f7f23d2346d4c9\$lut for cells of type $lut.
Using template $paramod$f5104ff8f594028c2e22b2b3401a20d3b5f135f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$848d2b023321e0badae356e7259e2c767c32a546\$lut for cells of type $lut.
Using template $paramod$76186ffed21f9c4f6bd22a6d95b6accb5cd101ae\$lut for cells of type $lut.
Using template $paramod$de0cfbf042671e74ccda8afd309cd5db894ca1a6\$lut for cells of type $lut.
Using template $paramod$1391938ed6337df9fc1b6eff19042e5d43c2997f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$c6877cca211c96bd98fd8e58ef57c17dd114bfc3\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$18455d4fd1270af2266bf4bb1c44971b2eb6b37a\$lut for cells of type $lut.
Using template $paramod$43c20cff8aadb836d250fd1a2b6106f38dc2e2c9\$lut for cells of type $lut.
Using template $paramod$aabefd8ce42fa6ef54dde64d2f0654be3dc29cf7\$lut for cells of type $lut.
Using template $paramod$968bbcc64da0b510b4577f17a4a470793a3617e9\$lut for cells of type $lut.
Using template $paramod$d6a246575d0ba3dcbbccd768ad41b602f82ff057\$lut for cells of type $lut.
Using template $paramod$46df0bdce53054d48e1bf3b89777e624402baad3\$lut for cells of type $lut.
Using template $paramod$ef0f7ee2667266b7715ee356b6b8a1113ea89912\$lut for cells of type $lut.
Using template $paramod$d1dd7206b83042578060c682df6c16cd7048e127\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$86b09dbf5beda44bde5665c5cb61d31353cab701\$lut for cells of type $lut.
Using template $paramod$cf06f015a1720355b99d168f0af492806cd56f0f\$lut for cells of type $lut.
Using template $paramod$2fe249c1f0fb5db7608f6ef4149b678951fe23a1\$lut for cells of type $lut.
Using template $paramod$5f3805b6e0ffc7a6eabf16fd9deffc712f65fa9e\$lut for cells of type $lut.
Using template $paramod$da69d666b42a7561a1f0fe4dc934b9f6a0b7591e\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$f2d37ff70f2324b1762da5f35951782156b4b3ce\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$7786da634e3221fe4bc8b97e8db1831e55651d7f\$lut for cells of type $lut.
Using template $paramod$bd52683f5d7d773e55760c18e3bff8f6a3bc6c6d\$lut for cells of type $lut.
Using template $paramod$fcfd0d2715cc1d7f1ff668f5bc2d005e9367dff8\$lut for cells of type $lut.
Using template $paramod$b00763565245c96bdf2fa76cb7720b2483af8933\$lut for cells of type $lut.
Using template $paramod$f919a4b1991f60672ac129533fc4e98150f7d551\$lut for cells of type $lut.
Using template $paramod$baa9d2fb2d21010939721b85aa9f11effe0b53c4\$lut for cells of type $lut.
Using template $paramod$2ec6422db00d358fc7469efce6208bffbc8521cd\$lut for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod$46d981b5eabc08c1691f743d7a017e4435316de4\$lut for cells of type $lut.
Using template $paramod$9a6965d4f53d69e345bd8d48283856520a30225e\$lut for cells of type $lut.
Using template $paramod$90e6ff592bfbd6986c27876565d3c07543d69f08\$lut for cells of type $lut.
Using template $paramod$66025a043dc2fd71a3ec76ab7ebc4e1daef971ce\$lut for cells of type $lut.
Using template $paramod$4c41f1623393f37dcc4e2d184a7f0d948ea506e4\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$58bd588a49a6a3b9d057d75f907cb4932e1635f6\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$641159fa6681c2442c15bd0709351a045ba07825\$lut for cells of type $lut.
Using template $paramod$abf5bd48c31109317e8e8c25b718320bfa5ca6d2\$lut for cells of type $lut.
Using template $paramod$4ed6c0d5c5f1b7ad2a5c6390659c7dd505f977a1\$lut for cells of type $lut.
Using template $paramod$2fce3bb4b35407e40c1ffe5c5c5c3b3b855cbdfa\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod$0e7ce19e5da99c6675c7a5220f7cc55270b24ac0\$lut for cells of type $lut.
Using template $paramod$712505941a295086314c22735153725461a87f4a\$lut for cells of type $lut.
Using template $paramod$3ab2e225f3b1347dda856ebbbfa02b7dfd2036b6\$lut for cells of type $lut.
Using template $paramod$22d44f1957ea147b5107c834b5d3a1e7424d2a42\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$fa8c34f9d7d37dcbba0529fd8beb339f3024d545\$lut for cells of type $lut.
Using template $paramod$8891fe9ddc4a616f29db8373f68ba3d5b549f6d6\$lut for cells of type $lut.
Using template $paramod$78b7f61776f7b3e82414706b5df5da710258defb\$lut for cells of type $lut.
Using template $paramod$65d5928f10d93820ad360cabb53aaf31b165496d\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$d5bee4256ffdd932850303a85bb76327b2e1d059\$lut for cells of type $lut.
Using template $paramod$3d7168c8134c4765b84a7b86d5ef7e1e65bbf4a0\$lut for cells of type $lut.
Using template $paramod$97f46a75543e1245374b4b81b7148c4792ce2519\$lut for cells of type $lut.
Using template $paramod$1db420662a96e0db839f3a2b776783296a925098\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001010 for cells of type $lut.
Using template $paramod$0943a4ff0dd500a71475860f8858e1729264a795\$lut for cells of type $lut.
Using template $paramod$95f85514cfddb419c0ee4cda907d5cba8b0f054d\$lut for cells of type $lut.
Using template $paramod$f6f920ab2af06727fa89aa84bcf43f36319066f9\$lut for cells of type $lut.
Using template $paramod$2d52a1d6cf603c98ba7b908cd4e344a0536dbeca\$lut for cells of type $lut.
Using template $paramod$084bffdbac4b9d3dec9783ceb2ce0e77600cd143\$lut for cells of type $lut.
Using template $paramod$46af2ea95779c146829a7c0296ded45e913a741f\$lut for cells of type $lut.
Using template $paramod$66cea46298e784208ddcf987cb0e94764b78e981\$lut for cells of type $lut.
Using template $paramod$50d9e492b02f639fe7fe8dfb9d12a38a2e87d12c\$lut for cells of type $lut.
Using template $paramod$3f8de76d5901ddf9563eb3c7b60ca602ef842817\$lut for cells of type $lut.
Using template $paramod$9c97cacc82f6e59a08e758f2421db1c72e580885\$lut for cells of type $lut.
Using template $paramod$3fb42b681c7de360da4ddb35c28af8bad144986a\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010101 for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$e54349d9a634ecff5f53629ed023a0262d334efb\$lut for cells of type $lut.
Using template $paramod$4fd7b1305bda889fb7cf3da75b130d5c046d290a\$lut for cells of type $lut.
Using template $paramod$5afdc7428159757eedf89ce514f7efa32b31c8e7\$lut for cells of type $lut.
Using template $paramod$153c6cdaaddbc43e6ef3facd06aa851de33910ae\$lut for cells of type $lut.
Using template $paramod$fdb7d2f78b1b1d86177579c82e917e4e8af6f77d\$lut for cells of type $lut.
Using template $paramod$0d26e42822227428593a6f2ed183ae9b22d4b575\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$8921e608da57eb3483e6390a11938d2bd4d7314d\$lut for cells of type $lut.
Using template $paramod$39fea1c845fe0f56a461ac64484e7bbd858aff3b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod$5667347855a03877af844d20759d23b7a6c8dc4b\$lut for cells of type $lut.
Using template $paramod$f9862fc384130049aba0daf01b573a025832014a\$lut for cells of type $lut.
Using template $paramod$5890a3c97220fb6cc5ae064168bb7b8310dd3ad4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111101 for cells of type $lut.
Using template $paramod$bde5e24f87fb3cd331e2c44c409e3e09c230cbf4\$lut for cells of type $lut.
Using template $paramod$4f7d4f16bffc2e4bacd8780de3321bf4abda9444\$lut for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011101 for cells of type $lut.
Using template $paramod$cd05caaf261e4148f336c0ecc488c806e4433d99\$lut for cells of type $lut.
Using template $paramod$e484b1e0bd351ba5af34f5fd66a8e850cc5b8335\$lut for cells of type $lut.
Using template $paramod$bcd2cd97e90a9f4dcb3319a007424feee9868042\$lut for cells of type $lut.
Using template $paramod$9ba6c77773cbe11ecaf7290c923eccd68a077803\$lut for cells of type $lut.
Using template $paramod$e195131bbdf9b52f20963fbe8e8410e31bee9ee0\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$e85b6eba0dacefc5f73f8748159b8b9599212afc\$lut for cells of type $lut.
Using template $paramod$67be80acf92b4861aed3d8085a5bb296f128f875\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$e197e162644f13ba3d6def1b385f7543969ee569\$lut for cells of type $lut.
Using template $paramod$e221f03285ab20b4941a1b79e28095e1d4f70ca9\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$16e887a00180f4a62eb5da6099c70114a3942c8c\$lut for cells of type $lut.
Using template $paramod$ff592726f928f13ac76594860b86cc1ed9c5e5c6\$lut for cells of type $lut.
Using template $paramod$afb8959a93937986ded51b1cddcab9e31c6ea2ed\$lut for cells of type $lut.
Using template $paramod$f9df0bb8fc3cbb332d575e165ec04d3cfd4c90ca\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
Using template $paramod$bc8c29a8c69bc5444c84b463aa347bd23c597543\$lut for cells of type $lut.
Using template $paramod$d646cd5cb36fb1f9dd2b06f584b3b88b2dec1d24\$lut for cells of type $lut.
Using template $paramod$17fd36fab32bce162e5828682c2ba9fa7f9e273b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$c3b6fe6346a7c5b2bdac68f876ca2e0479a651bf\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$03b4cc5a230e0998d1ef401575544e213f624694\$lut for cells of type $lut.
Using template $paramod$a5a9d48041af65bd5d7b6a1f6014e7ed22f6b87a\$lut for cells of type $lut.
Using template $paramod$c5479cb3b02237832e868d4808b3a7f1be08f618\$lut for cells of type $lut.
Using template $paramod$0b63e97eced3280c448b19f071cf5590523c6c1a\$lut for cells of type $lut.
Using template $paramod$af08867fe0bde4918ae8f1ec2010b6efc74a2fdc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$1b4942fad7257f60532954b1eb94a6b84f2e5ae3\$lut for cells of type $lut.
Using template $paramod$5296a8bca2f11af65e695a94cdecb69dc6f834ca\$lut for cells of type $lut.
Using template $paramod$98930b3dbcc4a5ddd1c0f1a1e922fda5e6bb1655\$lut for cells of type $lut.
Using template $paramod$18d2377a6a7837c0a6abcd7b1e1a4fb15bec9b82\$lut for cells of type $lut.
Using template $paramod$a6b2040251e70eb8ef7376b950589de785eb99fc\$lut for cells of type $lut.
Using template $paramod$980a4315a44e965f2e78e0821a4c6bceedf27f5f\$lut for cells of type $lut.
Using template $paramod$93e58c3d0f4fe012626b2532663bc3e3a78fa337\$lut for cells of type $lut.
Using template $paramod$4c0221505c29b55a66f4801128a7e9ab143964dc\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$a84194810a3caaf440ef66d5c3ddbb268ba1e81b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$6d2004a2c5279c7551c4157d1d9c28dfdc0578d2\$lut for cells of type $lut.
Using template $paramod$0c5a54c406cdb1ed108583f5d43071050a5e4d5c\$lut for cells of type $lut.
Using template $paramod$7ad442e26470179523f0451f48962d394e31888a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$b785e181af8afbb98541fba7cb84430d2eec2927\$lut for cells of type $lut.
Using template $paramod$eeb2d3204788cf0c24da517c9fb22ce851c04a5c\$lut for cells of type $lut.
Using template $paramod$bc96e472075337b39737c128e8bc54d80ad3582d\$lut for cells of type $lut.
Using template $paramod$00fea8d20a8b91a4806d070b05a7379f3c4c6849\$lut for cells of type $lut.
Using template $paramod$06c130127ae7751a89c26eabb0620a653faa4e4a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000110 for cells of type $lut.
Using template $paramod$be6ac5828ef34873154e44fd05a2dbaadc4bbfbd\$lut for cells of type $lut.
Using template $paramod$a37c949fb9ba24fe2f0bdf1c893f43e701440625\$lut for cells of type $lut.
Using template $paramod$626c926c090c24ceb89df275614206a0a54168a8\$lut for cells of type $lut.
Using template $paramod$68333ba85565e16101ab8af69fddc9a0d05bfda5\$lut for cells of type $lut.
Using template $paramod$0da1e7ce45c01907eca1584c22cd0e9a53e39636\$lut for cells of type $lut.
Using template $paramod$d7a5f4a4b4d7ee5322d18447b7fe880aa8fdfd8d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101110 for cells of type $lut.
Using template $paramod$5008db50b148da41957974889ba1c3c0ccf89185\$lut for cells of type $lut.
Using template $paramod$50505d632d1af68f85eb1eb1e1028543223dd1fd\$lut for cells of type $lut.
Using template $paramod$12822c5e10680fc70f04d73b1a78f3de46bab3cf\$lut for cells of type $lut.
Using template $paramod$e7bb1969fe55c1a013fca66c68186ca79fed4674\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$9bfe1886af55ab8065e0fb6a586fb9a29caf058d\$lut for cells of type $lut.
Using template $paramod$2955ab75367a3dc9d6f50d3655eebcd4f615031f\$lut for cells of type $lut.
Using template $paramod$6fd26fbb91bc1a9eb23e063bc3911622865415f3\$lut for cells of type $lut.
Using template $paramod$a76c5d6c9cd64ff1a1056e65f2dd924cfefec095\$lut for cells of type $lut.
Using template $paramod$60b03cccf5a35d0918ba3d2cab4d2045cbc23f26\$lut for cells of type $lut.
Using template $paramod$09d7ff7c3d1d9901344b01d38c40f254e5edc311\$lut for cells of type $lut.
Using template $paramod$7bba97d58a35bcb4c546bf5700f2b674231eb5bd\$lut for cells of type $lut.
Using template $paramod$542fb4e4a5af9a6cd5770887d716a2edab9a2389\$lut for cells of type $lut.
Using template $paramod$28c616faf5f033f157ae11b466e19ab28d454f1e\$lut for cells of type $lut.
Using template $paramod$f9e6b8c8bbaa4b164a91075c553341d15958d0ba\$lut for cells of type $lut.
Using template $paramod$a76edbfc79704bb9e70e43178eccd54c8b5156ff\$lut for cells of type $lut.
Using template $paramod$4385b611926e5c0509dba4de58311d325da0ff0d\$lut for cells of type $lut.
Using template $paramod$c46b5d897b29b5535c6bf80a85ce275120b3f228\$lut for cells of type $lut.
Using template $paramod$7e8d331d1e06632d29fbdf6c3afc2de1856d3c67\$lut for cells of type $lut.
Using template $paramod$4d7dc822e6ac78c7574e16060f5e26124cddca40\$lut for cells of type $lut.
Using template $paramod$c053849b33ab625326bd5aa2b39f535d45959c43\$lut for cells of type $lut.
Using template $paramod$f4c73d849f7d47805ca1aefb950c4e26e4eae9d0\$lut for cells of type $lut.
Using template $paramod$e0286d7bdebdb6346cb367bb1962e01892ba2e32\$lut for cells of type $lut.
Using template $paramod$22401499cdd44f3533d03c4b246566376c46a67b\$lut for cells of type $lut.
Using template $paramod$666a956e2d34374da1e9f2c96af6e31a20bb718f\$lut for cells of type $lut.
Using template $paramod$d5a37b92345ff038953b03524b014e8a09fc93d9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101101 for cells of type $lut.
Using template $paramod$a9ba23df824f693c44e722629fd8c1fae157385c\$lut for cells of type $lut.
Using template $paramod$89de210e11c16138f89688ab911d555676147dc8\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$756ad0cf89b3c497bdd9b57b08e7fc47dca04ba2\$lut for cells of type $lut.
Using template $paramod$9303c4d72b7b7f4b501a051fd1c57375d20ee9a1\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$cdc5bba2585477f1744fd1f869bebc8beb23d707\$lut for cells of type $lut.
Using template $paramod$2d73cf21e7a3b53006ebbae47ecc48e73975ec46\$lut for cells of type $lut.
Using template $paramod$acb15e6231c510f745510acf4b8ac1efc35e5fb7\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$9aefb9eb2f0905dd24ddbc6adb57d7712d068954\$lut for cells of type $lut.
Using template $paramod$15b1be980a14edac79713e171a9494e1b4bd5060\$lut for cells of type $lut.
Using template $paramod$5321e04f7ce32c091123c3570ab562efb1c81402\$lut for cells of type $lut.
Using template $paramod$6dcbdc22a177cfa240132ca4cac33d80d2fbe913\$lut for cells of type $lut.
Using template $paramod$b7685cb0c8a6753256bc84bc31d36a443c15fab7\$lut for cells of type $lut.
Using template $paramod$f85f1073c412d406200a6a72283f918c8b751314\$lut for cells of type $lut.
Using template $paramod$7ea2352f8f054781a715aeddf3e67f1db65f005a\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$fe222353d2d28baebce62bfe31e0ba12d8d7ed4b\$lut for cells of type $lut.
Using template $paramod$cc436b44527345e777cafd519e9a3025f6fc6f86\$lut for cells of type $lut.
Using template $paramod$1cabbe2f17ea824b0f9f091fd1dc13fff0b3a362\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100001 for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod$aa8f84d2ab02262e1e37c9fff71722bbe1eba67a\$lut for cells of type $lut.
Using template $paramod$b26fbfdb68e98cf016d61a8611b449e9f4a30f3c\$lut for cells of type $lut.
Using template $paramod$25003f26a78bb2f583f23824f1e0b8cc16b88761\$lut for cells of type $lut.
Using template $paramod$992bdc10cff2c6edd722994f0e1044bc863f79f7\$lut for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod$5bbc8d49c3fc31cf6661312d1516e2aaafe308a4\$lut for cells of type $lut.
Using template $paramod$f096cbf7810c657d1faa5ebcdd247974deedeea6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000110 for cells of type $lut.
Using template $paramod$d2c0b05f4f5459bd75f798a991d731ab5e9c4f85\$lut for cells of type $lut.
Using template $paramod$77c2a0573790d304ab2299da6d598e8d2e184867\$lut for cells of type $lut.
Using template $paramod$f5c97e291c8b48d9f1b4239d871ab7639e5a24ac\$lut for cells of type $lut.
Using template $paramod$1fb9bdc88b8e0c73f34b71cdb9460ff33c650204\$lut for cells of type $lut.
Using template $paramod$19f568890ed784cb1efc3ce1b67eed20a6c54d9a\$lut for cells of type $lut.
Using template $paramod$681f2046f7d00eb24a96fe79b000e761635af81b\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$a6bf027a5def1b65f9bd95d391d2ab3ebb1ab8ba\$lut for cells of type $lut.
Using template $paramod$f74e87fe36951a0c00e979b579d661321e41106c\$lut for cells of type $lut.
Using template $paramod$35747c4193cc59c2095f0a415365bd2a443730a2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010001 for cells of type $lut.
Using template $paramod$b1d3ec18914228d492e505adf8af8ca19f372850\$lut for cells of type $lut.
Using template $paramod$9891217114ca63a6e9d48073351d843bb1d46faf\$lut for cells of type $lut.
Using template $paramod$c36cd115a3fdd053f848fb8d440e2bb83692dc2a\$lut for cells of type $lut.
Using template $paramod$08be998ecdd8dde2b8882bb9c649f2c77c2f35d1\$lut for cells of type $lut.
Using template $paramod$d30c125f5b2f20c85e0e1f7ac4bd5b7157f024b4\$lut for cells of type $lut.
Using template $paramod$ed05e8f96f1f6a5f37e9afd839c67556d2f7837e\$lut for cells of type $lut.
Using template $paramod$a81cf453a316218febe7a33c0cf3157f69dfa7dc\$lut for cells of type $lut.
Using template $paramod$6be53ab59e0a69757fc32adb071ddcb64e8c87b6\$lut for cells of type $lut.
Using template $paramod$da98d9e875932ba6a280d468e3b5f7014491d245\$lut for cells of type $lut.
Using template $paramod$6d05ee5be4fbc817e6482b590e1831ddde15ffbe\$lut for cells of type $lut.
Using template $paramod$99b0ba94092ae0b544f25d7a7bfbffc967b1c1f1\$lut for cells of type $lut.
Using template $paramod$b8f633538631c5543f44c3b56538488f6397a9a7\$lut for cells of type $lut.
Using template $paramod$c6e0b7529105b43df7c733c442f3daf4d066df0b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000100 for cells of type $lut.
Using template $paramod$c7ce4f03d5c5bbe5a0b501c707bd96428f1bdc5a\$lut for cells of type $lut.
Using template $paramod$704cad882e2bedddf5c55ef18de55c67afe1e0ec\$lut for cells of type $lut.
Using template $paramod$d7d50b5c3808f42a96313318142067dea195284a\$lut for cells of type $lut.
Using template $paramod$f3a867ad1463836a851adbf533d541186295e26c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$7fef3d651c20c90fbf38e5cf9591d263efb1fb4c\$lut for cells of type $lut.
Using template $paramod$7c62394fc9dcd57450f98f8754db0e3c7b377a8c\$lut for cells of type $lut.
Using template $paramod$b9d8b7e91a2c68da033af948ea0bd8bdebbaf6b2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101001 for cells of type $lut.
Using template $paramod$f430a5c075d83ad8a4b7f7aa6f8b2f9d7da2db81\$lut for cells of type $lut.
Using template $paramod$02038c2d388f69b69a3be34a244215f0caec3822\$lut for cells of type $lut.
Using template $paramod$ca6175bd411af0e59cf06b9782b804e1adbbeda4\$lut for cells of type $lut.
Using template $paramod$e2d96f36ef28053ecd27167cd95b944485ac3146\$lut for cells of type $lut.
Using template $paramod$6842b8b2a2a38d0fdb35de972b4ce1a464745b17\$lut for cells of type $lut.
Using template $paramod$4d91d462e82dd3eed4b84d77250b5b0b214d55b3\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~13529 debug messages>

22.46. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in top_ulx3s.
  Optimizing lut $abc$223809$lut$aiger223808$8996.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\TMPC[15:0][14].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\CS[15:0][13].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$14054.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\AX[15:0][9].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$12664.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\TMPA[15:0][5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$9031.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$8604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$6458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$6458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$6458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$6458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$6458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$6414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$12670.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$12385.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$14525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14558.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$10858.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$10074.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$8681.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$8884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$8884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$8884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$8884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$8884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$7771.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$4268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$4223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$4175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$4175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$224014.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$7373.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$224026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$224026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$12899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$5904.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$5886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$5886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$5886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$5886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12102.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$12060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$12018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$5878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$5878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$11689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$11689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$11689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$11689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$11689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$7054.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$7054.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$11438.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$224061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$224061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$11203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$11111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$5780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$6093.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$6093.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223815.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223815.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223815.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$6626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$6582.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$5742.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5688.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$5664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$5664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$5664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$3999.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$3977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$3977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$3977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$3977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$3971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3895.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3717.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3783.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$3729.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3709.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$3697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$3697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$3684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$3684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$3676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$3676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$3676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$3676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$3676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$3660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3644.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3644.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3644.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3624.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$2533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2487.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$2481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2456.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2456.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2456.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2428.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$2388.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3602.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3602.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$3576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$3576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$3576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$3576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$3560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$3519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3503.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5717.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$6651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$6651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$6651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$10068.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$10074.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$10068.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$9422.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$10227.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$10376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$224074.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$10401.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$10430.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$10499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$10507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$10514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$10547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$10574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$10589.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$10657.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$10681.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$10704.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$10721.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$10738.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$10762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$10804.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$10817.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$10821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$10858.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$10936.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$10959.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$10979.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$9145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$11059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$11111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$11124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$11140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$11164.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$11203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$224061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$11281.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$11388.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$11438.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$11472.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$11506.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$11514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$11530.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$11542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$11568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$11632.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$11650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$11655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$11689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$11689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$11720.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$11774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$11774.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\TMPB[15:0][5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$11798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$11823.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$11832.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\TMPC[15:0][5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$11936.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12006.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$12060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$12067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12096.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12102.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12146.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12304.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$12313.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$12379.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$12385.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$12379.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$12406.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$12484.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223922.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12614.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$12670.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$12719.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12790.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12836.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12862.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$12926.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$6884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\TMPA[15:0][7].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$13097.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$13120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$224005.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$224015.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\CS[15:0][8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$13285.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$13316.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$13323.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\OPR[15:0][8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$13386.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$13390.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$13399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$13421.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$13453.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$13496.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$13524.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$13544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$13544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$13663.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$13672.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$13690.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$13767.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$13775.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$13789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$13855.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$13894.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$13923.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$13978.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$14054.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$14076.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\CS[15:0][11].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$14135.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14154.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14154.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$14172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14188.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14206.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14268.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$14277.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$14329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\TMPC[15:0][12].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$14408.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$14417.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$14456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$14547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14554.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14563.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14608.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14615.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14639.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$14648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$14678.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\TMPC[15:0][13].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$14781.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14936.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14732.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[14].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14990.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\OPR[15:0][14].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\TMPC[15:0][15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$15101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\AX[15:0][15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$15192.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$15221.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$15245.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$15252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$2379.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2363.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2367.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2388.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$2394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$2394.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$2428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$2456.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2487.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$2581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2609.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$6543.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2704.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2760.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\CS[15:0][0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$2939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$10988.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3032.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3274.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3377.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3395.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$3449.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$3503.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3532.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3532.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$3576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$3602.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3644.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3644.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3651.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$3684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$3688.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$3692.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$3703.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3709.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3703.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$3795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3824.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$3849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$3981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$3999.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$4003.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$4025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$4025.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$4033.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$4078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$4084.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$4108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$4223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$4230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$4268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$4302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$4660.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$4691.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$4912.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$4929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$5157.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$11286.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$5174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$224072.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5287.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$5342.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$5383.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$5459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$5476.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$5513.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$5533.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$6389.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5681.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5681.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5688.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$5702.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$5717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$5735.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5735.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5742.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5747.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$5762.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$5786.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5807.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5786.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5822.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$5845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$5886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$5893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$5904.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$5916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$5929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$5960.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5967.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$5995.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$6040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$6054.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$6059.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$6073.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$6458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$6160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$6250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$6271.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$6316.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$6414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$6458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$6464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$6525.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$6582.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$6601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$6620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$6626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$223809$lut$auto$opt_dff.cc:272:make_patterns_logic$20185.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$6651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$6657.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$6741.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$6846.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$6947.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$6959.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$6975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$7011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$7018.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$7035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$7331.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$7373.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$11568.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$10044.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$7477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$7499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$7540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$7544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$7548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$7558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$7571.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$7587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$7595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$7606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$7610.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$7654.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$7729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$7771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$7499.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$7824.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$7849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$7898.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$7990.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$8002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$8043.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$8050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$8063.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$8130.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$8130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$8173.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$8182.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$8209.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$8248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$8266.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$8276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$8291.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$8307.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$8340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$8388.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$8415.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$8424.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\TMPB[15:0][1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$8675.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$8681.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$8675.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$8704.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$8746.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$8755.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$8842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$8857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$8873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$8884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$8884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$8891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$8898.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$8945.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223825.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$9220.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$9324.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$9347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$9375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$9379.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$9415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$9449.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$9481.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$9514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$9529.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$9635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$9666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$9690.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$9697.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$9720.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$9760.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$9774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$9787.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$9885.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$9961.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$223809$lut$aiger223808$9970.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\TMPB[15:0][7].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$auto$opt_dff.cc:272:make_patterns_logic$19923.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\TMPA[15:0][1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$7184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$auto$opt_dff.cc:272:make_patterns_logic$19856.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$auto$opt_dff.cc:272:make_patterns_logic$19901.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$5243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$auto$opt_dff.cc:272:make_patterns_logic$20018.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223894.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$5653.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$auto$opt_dff.cc:272:make_patterns_logic$20263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\hdmi_module.\hdmi.$0\true_hdmi_output.video_preamble[0:0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut$auto$rtlil.cc:3559:NotGate$114154.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$auto$fsm_map.cc:118:implement_pattern_cache$19539.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$10574.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\TMPA[15:0][6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\CS[15:0][14].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\AX[15:0][1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$eq$src/z8086/z8086.sv:878$10855_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\TMPC[15:0][0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\OPR[15:0][10].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\TMPC[15:0][11].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\CS[15:0][12].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\AX[15:0][14].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\OPR[15:0][15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\AX[15:0][4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$auto$fsm_map.cc:170:map_fsm$19462[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\TMPB[15:0][4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\CS[15:0][6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\TMPC[15:0][7].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\OPR[15:0][7].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\cpu.$0\TMPB[15:0][6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$flatten\u_soc.\uart.$procmux$13877.Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$7803.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$223809$lut$aiger223808$9815.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[14].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut\u_soc.hdmi_module.u_vram.doutb[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223827.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223833.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$8575.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223844.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223875.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223903.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223918.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223926.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$2921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223949.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223970.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$223809$lut$aiger223808$14366.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223980.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223982.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$223996.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$224010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$223809$lut$aiger223808$13218.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$224026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$224036.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$224069.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$224092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
Removed 0 unused cells and 9065 unused wires.

22.47. Executing AUTONAME pass.
Renamed 11211 objects in module top_ulx3s (2191 iterations).
<suppressed ~11211 debug messages>

22.48. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `top_ulx3s'. Setting top module to top_ulx3s.

22.48.1. Analyzing design hierarchy..
Top module:  \top_ulx3s

22.48.2. Analyzing design hierarchy..
Top module:  \top_ulx3s
Removed 0 unused modules.

22.49. Printing statistics.

=== top_ulx3s ===

        +----------Local Count, excluding submodules.
        | 
     5126 wires
    20891 wire bits
     5126 public wires
    20891 public wire bits
        8 ports
       27 port bits
      101 cells
       20   $scopeinfo
       70   DP16KD
        2   MULT18X18D
        4   OBUFDS
        3   ODDRX1F
        1   pll27
        1   pll74
     6810 submodules
      272   CCU2C
      114   L6MUX21
     4607   LUT4
      734   PFUMX
        6   TRELLIS_DPR16X4
     1077   TRELLIS_FF

=== design hierarchy ===

        +----------Count including submodules.
        | 
      101 top_ulx3s

        +----------Count including submodules.
        | 
     5126 wires
    20891 wire bits
     5126 public wires
    20891 public wire bits
        8 ports
       27 port bits
        - memories
        - memory bits
        - processes
      101 cells
       20   $scopeinfo
       70   DP16KD
        2   MULT18X18D
        4   OBUFDS
        3   ODDRX1F
        1   pll27
        1   pll74
     6810 submodules
      272   CCU2C
      114   L6MUX21
     4607   LUT4
      734   PFUMX
        6   TRELLIS_DPR16X4
     1077   TRELLIS_FF

22.50. Executing CHECK pass (checking for obvious problems).
Checking module top_ulx3s...
Found and reported 0 problems.

22.51. Executing JSON backend.

Warnings: 21 unique messages, 35 total
End of script. Logfile hash: 58d224113a, CPU: user 85.69s system 5.52s, MEM: 972.20 MB peak
Yosys 0.60+70 (git sha1 8101c87fa, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 36% 1x autoname (37 sec), 12% 1x abc9_exe (12 sec), ...
