// Seed: 3932668334
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire [-1 : -1 'b0] id_4;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wire  id_1,
    input  uwire id_2,
    output wand  id_3,
    output logic id_4
);
  always @(posedge -1'h0) begin : LABEL_0
    if (1) id_4 <= id_2;
  end
  logic id_6;
  ;
  always @(posedge -1) id_3 += id_1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
