CAPI=2:
name: uclm:hspecidx:hsid_test
description: Testbench files for HSpecID-x accelerator

filesets:
  tb:
    files:
      - hw/src/hsid_fifo/tb/hsid_fifo_random.sv
      - hw/src/hsid_fifo/tb/hsid_fifo_sva.sv
      - hw/src/hsid_fifo/tb/hsid_fifo_tb.sv
      - hw/src/hsid_sq_df_acc/tb/hsid_sq_df_acc_random.sv
      - hw/src/hsid_sq_df_acc/tb/hsid_sq_df_acc_sva.sv
      - hw/src/hsid_sq_df_acc/tb/hsid_sq_df_acc_tb.sv
      - hw/src/hsid_mse/tb/hsid_mse_sva.sv
      - hw/src/hsid_mse/tb/hsid_mse_random.sv
      - hw/src/hsid_mse/tb/hsid_mse_tb.sv
      - hw/src/hsid_mse_comp/tb/hsid_mse_comp_random.sv
      - hw/src/hsid_mse_comp/tb/hsid_mse_comp_sva.sv
      - hw/src/hsid_mse_comp/tb/hsid_mse_comp_tb.sv
      - hw/src/hsid_main/tb/hsid_main_random.sv
      - hw/src/hsid_main/tb/hsid_main_fsm_sva.sv
      - hw/src/hsid_main/tb/hsid_main_tb.sv
      # - hw/src/hsid_x_ctrl_reg/tb/*.sv
      # - hw/src/hsid_x_obi_mem/tb/*.sv
      # - hw/src/hsid_x_top/tb/*.sv
    file_type: systemVerilogSource
    depend:
      - "uclm:hspecidx:hsid_pkg"

targets:
  default: &default
    filesets:
      - tb
