#ifndef __TS_SYSCTRL_REG_OFFSET_FIELD_H__
#define __TS_SYSCTRL_REG_OFFSET_FIELD_H__ 
#define TS_SYSCTRL_AXIECS0_DLOCK_MST_LEN 2
#define TS_SYSCTRL_AXIECS0_DLOCK_MST_OFFSET 20
#define TS_SYSCTRL_AXIECS0_DLOCK_SLV_LEN 3
#define TS_SYSCTRL_AXIECS0_DLOCK_SLV_OFFSET 16
#define TS_SYSCTRL_AXIECS0_DLOCK_ID_LEN 12
#define TS_SYSCTRL_AXIECS0_DLOCK_ID_OFFSET 4
#define TS_SYSCTRL_AXIECS0_DLOCK_WR_LEN 1
#define TS_SYSCTRL_AXIECS0_DLOCK_WR_OFFSET 1
#define TS_SYSCTRL_AXIECS0_DLOCK_IRQ_LEN 1
#define TS_SYSCTRL_AXIECS0_DLOCK_IRQ_OFFSET 0
#define TS_SYSCTRL_AXIECS0_PORT_BUSY_BUS_MASTER_LEN 3
#define TS_SYSCTRL_AXIECS0_PORT_BUSY_BUS_MASTER_OFFSET 8
#define TS_SYSCTRL_AXIECS0_PORT_BUSY_BUS_SLAVE_LEN 7
#define TS_SYSCTRL_AXIECS0_PORT_BUSY_BUS_SLAVE_OFFSET 0
#define TS_SYSCTRL_SVT_WRAP0_TIDM_FINISH_VALID_LEN 1
#define TS_SYSCTRL_SVT_WRAP0_TIDM_FINISH_VALID_OFFSET 27
#define TS_SYSCTRL_SVT_WRAP0_TIDM_HPM_CODE_LEN 9
#define TS_SYSCTRL_SVT_WRAP0_TIDM_HPM_CODE_OFFSET 18
#define TS_SYSCTRL_SVT_WRAP0_TIDM_HPMX_CODE_LEN 9
#define TS_SYSCTRL_SVT_WRAP0_TIDM_HPMX_CODE_OFFSET 9
#define TS_SYSCTRL_SVT_WRAP0_TIDM_TIHPM_CODE_LEN 9
#define TS_SYSCTRL_SVT_WRAP0_TIDM_TIHPM_CODE_OFFSET 0
#define TS_SYSCTRL_SVT_WRAP0_PASENSOR_NBTI_O_OUT_LEN 9
#define TS_SYSCTRL_SVT_WRAP0_PASENSOR_NBTI_O_OUT_OFFSET 18
#define TS_SYSCTRL_SVT_WRAP0_PASENSOR_HCI_A_OUT_LEN 9
#define TS_SYSCTRL_SVT_WRAP0_PASENSOR_HCI_A_OUT_OFFSET 9
#define TS_SYSCTRL_SVT_WRAP0_PASENSOR_HCI_0OOUT_LEN 9
#define TS_SYSCTRL_SVT_WRAP0_PASENSOR_HCI_0OOUT_OFFSET 0
#define TS_SYSCTRL_SVT_WRAP0_PASENSOR_VALID_LEN 1
#define TS_SYSCTRL_SVT_WRAP0_PASENSOR_VALID_OFFSET 10
#define TS_SYSCTRL_SVT_WRAP0_PASENSOR_CFG_READY_LEN 1
#define TS_SYSCTRL_SVT_WRAP0_PASENSOR_CFG_READY_OFFSET 9
#define TS_SYSCTRL_SVT_WRAP0_PASENSOR_NBTI_A_OUT_LEN 9
#define TS_SYSCTRL_SVT_WRAP0_PASENSOR_NBTI_A_OUT_OFFSET 0
#define TS_SYSCTRL_LVT_WRAP1_TIDM_FINISH_VALID_LEN 1
#define TS_SYSCTRL_LVT_WRAP1_TIDM_FINISH_VALID_OFFSET 27
#define TS_SYSCTRL_LVT_WRAP1_TIDM_HPM_CODE_LEN 9
#define TS_SYSCTRL_LVT_WRAP1_TIDM_HPM_CODE_OFFSET 18
#define TS_SYSCTRL_LVT_WRAP1_TIDM_HPMX_CODE_LEN 9
#define TS_SYSCTRL_LVT_WRAP1_TIDM_HPMX_CODE_OFFSET 9
#define TS_SYSCTRL_LVT_WRAP1_TIDM_TIHPM_CODE_LEN 9
#define TS_SYSCTRL_LVT_WRAP1_TIDM_TIHPM_CODE_OFFSET 0
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_NBTI_O_OUT_LEN 9
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_NBTI_O_OUT_OFFSET 18
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_HCI_A_OUT_LEN 9
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_HCI_A_OUT_OFFSET 9
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_HCI_O_OUT_LEN 9
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_HCI_O_OUT_OFFSET 0
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_VALID_LEN 1
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_VALID_OFFSET 10
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_CFG_READY_LEN 1
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_CFG_READY_OFFSET 9
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_NBTI_A_OUT_LEN 9
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_NBTI_A_OUT_OFFSET 0
#define TS_SYSCTRL_CNT_LOW32_LEN 32
#define TS_SYSCTRL_CNT_LOW32_OFFSET 0
#define TS_SYSCTRL_CNT_HIGH32_LEN 32
#define TS_SYSCTRL_CNT_HIGH32_OFFSET 0
#define TS_SYSCTRL_HPM_OPC_VALID_LEN 1
#define TS_SYSCTRL_HPM_OPC_VALID_OFFSET 21
#define TS_SYSCTRL_HPM_OPC_LEN 10
#define TS_SYSCTRL_HPM_OPC_OFFSET 11
#define TS_SYSCTRL_HPMX_OPC_LEN 10
#define TS_SYSCTRL_HPMX_OPC_OFFSET 1
#define TS_SYSCTRL_HPMX_OPC_VALID_LEN 1
#define TS_SYSCTRL_HPMX_OPC_VALID_OFFSET 0
#define TS_SYSCTRL_SC_AI_CORE_IDLE_SEL_LEN 1
#define TS_SYSCTRL_SC_AI_CORE_IDLE_SEL_OFFSET 12
#define TS_SYSCTRL_SC_AI_CORE_IDLE_LEN 1
#define TS_SYSCTRL_SC_AI_CORE_IDLE_OFFSET 11
#define TS_SYSCTRL_SC_TS_CORE_IDLE_SEL_LEN 1
#define TS_SYSCTRL_SC_TS_CORE_IDLE_SEL_OFFSET 6
#define TS_SYSCTRL_SC_TS_CORE_IDLE_LEN 1
#define TS_SYSCTRL_SC_TS_CORE_IDLE_OFFSET 5
#define TS_SYSCTRL_AXI_ID_BYPASS_LEN 1
#define TS_SYSCTRL_AXI_ID_BYPASS_OFFSET 0
#define TS_SYSCTRL_SC_DW_AXI_AUTO_GATE_EN_LEN 1
#define TS_SYSCTRL_SC_DW_AXI_AUTO_GATE_EN_OFFSET 0
#define TS_SYSCTRL_SC_AXIECS0_DLOCK_CLEAR_LEN 1
#define TS_SYSCTRL_SC_AXIECS0_DLOCK_CLEAR_OFFSET 0
#define TS_SYSCTRL_NPU_MEM_ARQOS_LEN 4
#define TS_SYSCTRL_NPU_MEM_ARQOS_OFFSET 4
#define TS_SYSCTRL_NPU_MEM_AWQOS_LEN 4
#define TS_SYSCTRL_NPU_MEM_AWQOS_OFFSET 0
#define TS_SYSCTRL_FCM_ARQOS_LEN 4
#define TS_SYSCTRL_FCM_ARQOS_OFFSET 12
#define TS_SYSCTRL_FCM_AWQOS_LEN 4
#define TS_SYSCTRL_FCM_AWQOS_OFFSET 8
#define TS_SYSCTRL_BS_ARQOS_LEN 4
#define TS_SYSCTRL_BS_ARQOS_OFFSET 4
#define TS_SYSCTRL_BS_AWQOS_LEN 4
#define TS_SYSCTRL_BS_AWQOS_OFFSET 0
#define TS_SYSCTRL_TS_DB_MEM_TRA_LEN 2
#define TS_SYSCTRL_TS_DB_MEM_TRA_OFFSET 16
#define TS_SYSCTRL_TS_DB_MEM_TEST_LEN 3
#define TS_SYSCTRL_TS_DB_MEM_TEST_OFFSET 8
#define TS_SYSCTRL_TS_DB_MEM_TSELW_LEN 2
#define TS_SYSCTRL_TS_DB_MEM_TSELW_OFFSET 6
#define TS_SYSCTRL_TS_DB_MEM_TSELR_LEN 3
#define TS_SYSCTRL_TS_DB_MEM_TSELR_OFFSET 3
#define TS_SYSCTRL_TS_DB_MEM_SD_LEN 1
#define TS_SYSCTRL_TS_DB_MEM_SD_OFFSET 2
#define TS_SYSCTRL_TS_DB_MEM_DS_LEN 1
#define TS_SYSCTRL_TS_DB_MEM_DS_OFFSET 1
#define TS_SYSCTRL_TS_DB_MEM_LS_LEN 1
#define TS_SYSCTRL_TS_DB_MEM_LS_OFFSET 0
#define TS_SYSCTRL_TS_SRAM_MEM_TRA_LEN 2
#define TS_SYSCTRL_TS_SRAM_MEM_TRA_OFFSET 16
#define TS_SYSCTRL_TS_SRAM_MEM_TSELW_LEN 2
#define TS_SYSCTRL_TS_SRAM_MEM_TSELW_OFFSET 14
#define TS_SYSCTRL_TS_SRAM_MEM_TSELR_LEN 3
#define TS_SYSCTRL_TS_SRAM_MEM_TSELR_OFFSET 11
#define TS_SYSCTRL_TS_SRAM_MEM_TEST_LEN 3
#define TS_SYSCTRL_TS_SRAM_MEM_TEST_OFFSET 8
#define TS_SYSCTRL_TS_SRAM_MEM_SD_LEN 1
#define TS_SYSCTRL_TS_SRAM_MEM_SD_OFFSET 2
#define TS_SYSCTRL_TS_SRAM_MEM_DS_LEN 1
#define TS_SYSCTRL_TS_SRAM_MEM_DS_OFFSET 1
#define TS_SYSCTRL_TS_SRAM_MEM_LS_LEN 1
#define TS_SYSCTRL_TS_SRAM_MEM_LS_OFFSET 0
#define TS_SYSCTRL_SLV_PRIORITY_S6_LEN 3
#define TS_SYSCTRL_SLV_PRIORITY_S6_OFFSET 23
#define TS_SYSCTRL_SLV_PRIORITY_S5_LEN 3
#define TS_SYSCTRL_SLV_PRIORITY_S5_OFFSET 20
#define TS_SYSCTRL_SLV_PRIORITY_S4_LEN 3
#define TS_SYSCTRL_SLV_PRIORITY_S4_OFFSET 17
#define TS_SYSCTRL_SLV_PRIORITY_S3_LEN 3
#define TS_SYSCTRL_SLV_PRIORITY_S3_OFFSET 14
#define TS_SYSCTRL_SLV_PRIORITY_S2_LEN 3
#define TS_SYSCTRL_SLV_PRIORITY_S2_OFFSET 11
#define TS_SYSCTRL_SLV_PRIORITY_S1_LEN 3
#define TS_SYSCTRL_SLV_PRIORITY_S1_OFFSET 8
#define TS_SYSCTRL_MST_PRIORITY_M3_LEN 2
#define TS_SYSCTRL_MST_PRIORITY_M3_OFFSET 4
#define TS_SYSCTRL_MST_PRIORITY_M2_LEN 2
#define TS_SYSCTRL_MST_PRIORITY_M2_OFFSET 2
#define TS_SYSCTRL_MST_PRIORITY_M1_LEN 2
#define TS_SYSCTRL_MST_PRIORITY_M1_OFFSET 0
#define TS_SYSCTRL_SC_RESET_PROT_DISABLE_LEN 1
#define TS_SYSCTRL_SC_RESET_PROT_DISABLE_OFFSET 0
#define TS_SYSCTRL_SPECIAL_GID_LEN 4
#define TS_SYSCTRL_SPECIAL_GID_OFFSET 8
#define TS_SYSCTRL_AWCACHE_OVERRIDE_LEN 4
#define TS_SYSCTRL_AWCACHE_OVERRIDE_OFFSET 4
#define TS_SYSCTRL_ARCACHE_OVERRIDE_LEN 4
#define TS_SYSCTRL_ARCACHE_OVERRIDE_OFFSET 0
#define TS_SYSCTRL_AXCACHE_SEL_LEN 1
#define TS_SYSCTRL_AXCACHE_SEL_OFFSET 1
#define TS_SYSCTRL_SGID_ENABLE_LEN 1
#define TS_SYSCTRL_SGID_ENABLE_OFFSET 0
#define TS_SYSCTRL_SVT_WRAP0_PASENSOR_MSQ_LEN 16
#define TS_SYSCTRL_SVT_WRAP0_PASENSOR_MSQ_OFFSET 16
#define TS_SYSCTRL_SVT_WRAP0_PASENSOR_CMD_LEN 2
#define TS_SYSCTRL_SVT_WRAP0_PASENSOR_CMD_OFFSET 11
#define TS_SYSCTRL_SVT_WRAP0_PASENSOR_CFG_VALID_LEN 1
#define TS_SYSCTRL_SVT_WRAP0_PASENSOR_CFG_VALID_OFFSET 10
#define TS_SYSCTRL_SVT_WRAP0_TIDM_EN_LEN 1
#define TS_SYSCTRL_SVT_WRAP0_TIDM_EN_OFFSET 9
#define TS_SYSCTRL_SVT_WRAP0_TIDM_DIV_LEN 6
#define TS_SYSCTRL_SVT_WRAP0_TIDM_DIV_OFFSET 3
#define TS_SYSCTRL_SVT_WRAP0_TIHPM_MODE_LEN 3
#define TS_SYSCTRL_SVT_WRAP0_TIHPM_MODE_OFFSET 0
#define TS_SYSCTRL_LVT_WRAP0_PASENSOR_EN_LEN 1
#define TS_SYSCTRL_LVT_WRAP0_PASENSOR_EN_OFFSET 6
#define TS_SYSCTRL_LVT_WRAP0_PASENSOR_CTRL_LEN 6
#define TS_SYSCTRL_LVT_WRAP0_PASENSOR_CTRL_OFFSET 0
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_MSQ_LEN 16
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_MSQ_OFFSET 16
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_CMD_LEN 2
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_CMD_OFFSET 11
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_CFG_VALID_LEN 1
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_CFG_VALID_OFFSET 10
#define TS_SYSCTRL_LVT_WRAP1_TIDM_EN_LEN 1
#define TS_SYSCTRL_LVT_WRAP1_TIDM_EN_OFFSET 9
#define TS_SYSCTRL_LVT_WRAP1_TIDM_DIV_LEN 6
#define TS_SYSCTRL_LVT_WRAP1_TIDM_DIV_OFFSET 3
#define TS_SYSCTRL_LVT_WRAP1_TIHPM_MODE_LEN 3
#define TS_SYSCTRL_LVT_WRAP1_TIHPM_MODE_OFFSET 0
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_EN_LEN 1
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_EN_OFFSET 6
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_CTRL_LEN 6
#define TS_SYSCTRL_LVT_WRAP1_PASENSOR_CTRL_OFFSET 0
#define TS_SYSCTRL_HPM_EN_LEN 1
#define TS_SYSCTRL_HPM_EN_OFFSET 7
#define TS_SYSCTRL_HPM_CLK_DIV_LEN 6
#define TS_SYSCTRL_HPM_CLK_DIV_OFFSET 1
#define TS_SYSCTRL_HPMX_EN_LEN 1
#define TS_SYSCTRL_HPMX_EN_OFFSET 0
#define TS_SYSCTRL_TEST_REG0_LEN 32
#define TS_SYSCTRL_TEST_REG0_OFFSET 0
#define TS_SYSCTRL_TEST_REG1_LEN 32
#define TS_SYSCTRL_TEST_REG1_OFFSET 0
#define TS_SYSCTRL_TEST_REG2_LEN 32
#define TS_SYSCTRL_TEST_REG2_OFFSET 0
#define TS_SYSCTRL_TEST_REG3_LEN 32
#define TS_SYSCTRL_TEST_REG3_OFFSET 0
#define TS_SYSCTRL_TEST_REG4_LEN 32
#define TS_SYSCTRL_TEST_REG4_OFFSET 0
#define TS_SYSCTRL_TEST_REG5_LEN 32
#define TS_SYSCTRL_TEST_REG5_OFFSET 0
#define TS_SYSCTRL_TEST_REG6_LEN 32
#define TS_SYSCTRL_TEST_REG6_OFFSET 0
#define TS_SYSCTRL_TEST_REG7_LEN 32
#define TS_SYSCTRL_TEST_REG7_OFFSET 0
#define TS_SYSCTRL_TEST_REG8_LEN 32
#define TS_SYSCTRL_TEST_REG8_OFFSET 0
#define TS_SYSCTRL_TEST_REG9_LEN 32
#define TS_SYSCTRL_TEST_REG9_OFFSET 0
#define TS_SYSCTRL_TEST_REG10_LEN 32
#define TS_SYSCTRL_TEST_REG10_OFFSET 0
#define TS_SYSCTRL_TEST_REG11_LEN 32
#define TS_SYSCTRL_TEST_REG11_OFFSET 0
#define TS_SYSCTRL_TEST_REG12_LEN 32
#define TS_SYSCTRL_TEST_REG12_OFFSET 0
#define TS_SYSCTRL_TEST_REG13_LEN 32
#define TS_SYSCTRL_TEST_REG13_OFFSET 0
#define TS_SYSCTRL_TEST_REG14_LEN 32
#define TS_SYSCTRL_TEST_REG14_OFFSET 0
#define TS_SYSCTRL_TEST_REG15_LEN 32
#define TS_SYSCTRL_TEST_REG15_OFFSET 0
#define TS_SYSCTRL_SEMA_REG0_LEN 32
#define TS_SYSCTRL_SEMA_REG0_OFFSET 0
#define TS_SYSCTRL_SEMA_REG1_LEN 32
#define TS_SYSCTRL_SEMA_REG1_OFFSET 0
#define TS_SYSCTRL_SEMA_REG2_LEN 32
#define TS_SYSCTRL_SEMA_REG2_OFFSET 0
#define TS_SYSCTRL_SEMA_REG3_LEN 32
#define TS_SYSCTRL_SEMA_REG3_OFFSET 0
#define TS_SYSCTRL_SEMA_REG4_LEN 32
#define TS_SYSCTRL_SEMA_REG4_OFFSET 0
#define TS_SYSCTRL_SEMA_REG5_LEN 32
#define TS_SYSCTRL_SEMA_REG5_OFFSET 0
#define TS_SYSCTRL_SEMA_REG6_LEN 32
#define TS_SYSCTRL_SEMA_REG6_OFFSET 0
#define TS_SYSCTRL_SEMA_REG7_LEN 32
#define TS_SYSCTRL_SEMA_REG7_OFFSET 0
#define TS_SYSCTRL_SEMA_REG8_LEN 32
#define TS_SYSCTRL_SEMA_REG8_OFFSET 0
#define TS_SYSCTRL_SEMA_REG9_LEN 32
#define TS_SYSCTRL_SEMA_REG9_OFFSET 0
#define TS_SYSCTRL_SEMA_REG10_LEN 32
#define TS_SYSCTRL_SEMA_REG10_OFFSET 0
#define TS_SYSCTRL_SEMA_REG11_LEN 32
#define TS_SYSCTRL_SEMA_REG11_OFFSET 0
#define TS_SYSCTRL_SEMA_REG12_LEN 32
#define TS_SYSCTRL_SEMA_REG12_OFFSET 0
#define TS_SYSCTRL_SEMA_REG13_LEN 32
#define TS_SYSCTRL_SEMA_REG13_OFFSET 0
#define TS_SYSCTRL_SEMA_REG14_LEN 32
#define TS_SYSCTRL_SEMA_REG14_OFFSET 0
#define TS_SYSCTRL_SEMA_REG15_LEN 32
#define TS_SYSCTRL_SEMA_REG15_OFFSET 0
#define TS_SYSCTRL_TEST_REG16_LEN 32
#define TS_SYSCTRL_TEST_REG16_OFFSET 0
#define TS_SYSCTRL_TEST_REG17_LEN 32
#define TS_SYSCTRL_TEST_REG17_OFFSET 0
#define TS_SYSCTRL_SCPROTREG_LEN 32
#define TS_SYSCTRL_SCPROTREG_OFFSET 0
#endif
