Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed May 17 16:00:32 2023
| Host         : ELECTRONICA67 running 64-bit major release  (build 9200)
| Command      : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
| Design       : main
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 43
+-----------+------------------+------------------------------+------------+
| Rule      | Severity         | Description                  | Violations |
+-----------+------------------+------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell  | 30         |
| LUTAR-1   | Warning          | LUT drives async reset alert | 2          |
| TIMING-20 | Warning          | Non-clocked latch            | 3          |
| TIMING-23 | Warning          | Combinational loop found     | 8          |
+-----------+------------------+------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin VD/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin VD/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin clk200k/CLK_o_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin clk200k/CLKo_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin clk200k/Divisor_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin clk200k/Divisor_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin clk200k/Divisor_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin clk200k/Divisor_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin clk200k/Divisor_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin clk200k/Divisor_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin clk200k/Divisor_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin clk200k/Divisor_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin clk200k/Divisor_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin clk200k/Divisor_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin clk200k/Divisor_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin clk200k/Divisor_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin cont0a9/contador_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin cont0a9/contador_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin cont0a9/contador_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin cont0a9/contador_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin cont0a9/slct_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin cont0a9/t_out0_s_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin cont0a9/t_out0_s_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin cont0a9/t_out0_s_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin cont0a9/t_out0_s_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin cont0a9/t_out1_s_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin cont0a9/t_out1_s_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin cont0a9/t_out1_s_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin cont0a9/t_out1_s_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin global/prev_state_reg_P/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell global/contador[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) cont0a9/contador_reg[0]/CLR, cont0a9/contador_reg[1]/CLR,
cont0a9/contador_reg[2]/CLR, cont0a9/contador_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell global/prev_state_P_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) global/prev_state_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch pot/prev_state_reg[0] cannot be properly analyzed as its control pin pot/prev_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch pot/prev_state_reg[1] cannot be properly analyzed as its control pin pot/prev_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch pot/prev_state_reg[2] cannot be properly analyzed as its control pin pot/prev_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between global/SAL_7SEG_OBUF[6]_inst_i_10/I0 and global/SAL_7SEG_OBUF[6]_inst_i_10/O to disable the timing loop
Related violations: <none>

TIMING-23#2 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between global/SAL_7SEG_OBUF[6]_inst_i_11/I0 and global/SAL_7SEG_OBUF[6]_inst_i_11/O to disable the timing loop
Related violations: <none>

TIMING-23#3 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between global/SAL_7SEG_OBUF[6]_inst_i_12/I0 and global/SAL_7SEG_OBUF[6]_inst_i_12/O to disable the timing loop
Related violations: <none>

TIMING-23#4 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between global/SAL_7SEG_OBUF[6]_inst_i_13/I0 and global/SAL_7SEG_OBUF[6]_inst_i_13/O to disable the timing loop
Related violations: <none>

TIMING-23#5 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between global/SAL_7SEG_OBUF[6]_inst_i_6/I0 and global/SAL_7SEG_OBUF[6]_inst_i_6/O to disable the timing loop
Related violations: <none>

TIMING-23#6 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between global/SAL_7SEG_OBUF[6]_inst_i_7/I0 and global/SAL_7SEG_OBUF[6]_inst_i_7/O to disable the timing loop
Related violations: <none>

TIMING-23#7 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between global/SAL_7SEG_OBUF[6]_inst_i_8/I0 and global/SAL_7SEG_OBUF[6]_inst_i_8/O to disable the timing loop
Related violations: <none>

TIMING-23#8 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between global/SAL_7SEG_OBUF[6]_inst_i_9/I0 and global/SAL_7SEG_OBUF[6]_inst_i_9/O to disable the timing loop
Related violations: <none>


