/* ======================================================================
 *   Copyright (C) 2025 Texas Instruments Incorporated
 *
 *   All rights reserved. Property of Texas Instruments Incorporated.
 *   Restricted rights to use, duplicate or disclose this code are
 *   granted through contract.
 *
 *   The program may not be used without the written permission
 *   of Texas Instruments Incorporated or against the terms and conditions
 *   stipulated in the agreement under which this program has been
 *   supplied.
 * ==================================================================== */

/**

 *  -------------------------------------------------------------------------------------------------------------------
 *  FILE DESCRIPTION
 *  -------------------------------------------------------------------------------------------------------------------
 *         File:  Cdd_Pwm_PBcfg.c
 *      Project:  TI Sitara MCU AM263x
 *       Module:  Cdd_Pwm
 *    Generator:  EB Tresos
 *
 *********************************************************************************************************************/
/**********************************************************************************************************************
    Project: PWM_MCU_CDDPWM
    Date   : 2024-01-22 18:25:26

    This file is generated by EB Tresos
    Do not modify this file, otherwise the software may behave in unexpected way.
 *********************************************************************************************************************/

#include "Std_Types.h"

#include "Cdd_Pwm.h"
#ifdef __cplusplus

extern "C" {
#endif


/* ---- Perform version checking  ----------------------------------------- */
 #if ((CDD_PWM_SW_MAJOR_VERSION != (10U))||(CDD_PWM_SW_MINOR_VERSION != (2U)))
  #error "Version numbers of Cdd_Pwm_PBcfg.c and Cdd_Pwm_Cfg.h are inconsistent!"
#endif

#if ((CDD_PWM_CFG_MAJOR_VERSION != (10U))||(CDD_PWM_CFG_MINOR_VERSION != (2U)))
  #error "Version numbers of Cdd_Pwm_PBcfg.c and Cdd_Pwm_Cfg.h are inconsistent!"
#endif

/*Requirements : SWS_Cdd_Pwm_60075*/
#define CDD_PWM_START_SEC_CONFIG_DATA
#include "Cdd_Pwm_MemMap.h"

extern void Cdd_Pwm_Notification_Channel (void);
extern void Cdd_Pwm_Tz_Notification_Channel (void);


static CONST(struct Cdd_Pwm_timerBaseConfigType_s, CDD_PWM_CONFIG_DATA)
Cdd_Pwm_TimerBaseRef[CDD_PWM_TIMER_BASE_NUM_CHANNELS] =
{
    [0] =
    {
       .channelPwmTimerBasePeriodGlobalLoad =FALSE,
       .channelPwmEmulationMode = CDD_PWM_EMULATION_FREE_RUN,
       .channelPwmClockDivider = CDD_PWM_CLOCK_DIVIDER_4,
       .channelPwmHSClockDivider = CDD_PWM_HSCLOCK_DIVIDER_1,
       .channelPwmTbPeriod =2500U - 1U,
       .channelPwmTbPeriodInitValue = 0.0,
       .channelPwmCounterMode = CDD_PWM_COUNTER_MODE_UP_DOWN,
       .channelPwmEnablePhaseShift =FALSE,
       .channelPwmEnablePhaseShiftValue = 0U,
       .channelPwmPeriodLoadMode = CDD_PWM_PERIOD_DIRECT_LOAD,
       .channelPwmTbprdlink = CDD_PWM_LINK_DISABLE,
    }
};

static CONST(struct Cdd_Pwm_CompareType_s, CDD_PWM_CONFIG_DATA)
Cdd_Pwm_CounterCompareRef[CDD_PWM_COUNTER_NUM_CHANNELS] =
{
        [0] =
        {
           /* Compare A */
           .channelCddPwmCounterBlockA = CDD_PWM_CMP_A,
           .channelCddPwmCompareValueCmpA = 12500U,
           .channelCddPwmCounterCompareGlobalLoadCmpA =FALSE,
           .channelCddPwmCounterCompareShadowModeCmpA =FALSE,
           .channelCddPwmCounterCompareShadowEventCmpA = CDD_PWM_COMP_LOAD_ON_CNTR_ZERO,
           .channelCddPwmTbprdlinkCmpA = CDD_PWM_LINK_DISABLE,

           /* Compare B */
           .channelCddPwmCounterBlockB = CDD_PWM_CMP_B,
           .channelCddPwmCompareValueCmpB = 12500U,
           .channelCddPwmCounterCompareGlobalLoadCmpB =FALSE,
           .channelCddPwmCounterCompareShadowModeCmpB =FALSE,
           .channelCddPwmCounterCompareShadowEventCmpB = CDD_PWM_COMP_LOAD_ON_CNTR_ZERO,
           .channelCddPwmTbprdlinkCmpB = CDD_PWM_LINK_DISABLE,

           /* Compare C */
           .channelCddPwmCounterBlockC = CDD_PWM_CMP_C,
           .channelCddPwmCompareValueCmpC = 1U,
           .channelCddPwmCounterCompareGlobalLoadCmpC =FALSE,
           .channelCddPwmCounterCompareShadowModeCmpC =FALSE,
           .channelCddPwmCounterCompareShadowEventCmpC = CDD_PWM_COMP_LOAD_ON_CNTR_ZERO,
           .channelCddPwmTbprdlinkCmpC = CDD_PWM_LINK_DISABLE,

           /* Compare D */
           .channelCddPwmCounterBlockD = CDD_PWM_CMP_D,
           .channelCddPwmCompareValueCmpD = 1U,
           .channelCddPwmCounterCompareGlobalLoadCmpD =FALSE,
           .channelCddPwmCounterCompareShadowModeCmpD =FALSE,
           .channelCddPwmCounterCompareShadowEventCmpD = CDD_PWM_COMP_LOAD_ON_CNTR_ZERO,
           .channelCddPwmTbprdlinkCmpD = CDD_PWM_LINK_DISABLE,
        },
        [1] =
        {
           /* Compare A */
           .channelCddPwmCounterBlockA = CDD_PWM_CMP_A,
           .channelCddPwmCompareValueCmpA = 12500U,
           .channelCddPwmCounterCompareGlobalLoadCmpA =FALSE,
           .channelCddPwmCounterCompareShadowModeCmpA =FALSE,
           .channelCddPwmCounterCompareShadowEventCmpA = CDD_PWM_COMP_LOAD_ON_CNTR_ZERO,
           .channelCddPwmTbprdlinkCmpA = CDD_PWM_LINK_DISABLE,

           /* Compare B */
           .channelCddPwmCounterBlockB = CDD_PWM_CMP_B,
           .channelCddPwmCompareValueCmpB = 1U,
           .channelCddPwmCounterCompareGlobalLoadCmpB =FALSE,
           .channelCddPwmCounterCompareShadowModeCmpB =FALSE,
           .channelCddPwmCounterCompareShadowEventCmpB = CDD_PWM_COMP_LOAD_ON_CNTR_ZERO,
           .channelCddPwmTbprdlinkCmpB = CDD_PWM_LINK_WITH_PWM_2,

           /* Compare C */
           .channelCddPwmCounterBlockC = CDD_PWM_CMP_C,
           .channelCddPwmCompareValueCmpC = 12500U,
           .channelCddPwmCounterCompareGlobalLoadCmpC =FALSE,
           .channelCddPwmCounterCompareShadowModeCmpC =FALSE,
           .channelCddPwmCounterCompareShadowEventCmpC = CDD_PWM_COMP_LOAD_ON_CNTR_ZERO,
           .channelCddPwmTbprdlinkCmpC = CDD_PWM_LINK_DISABLE,

           /* Compare D */
           .channelCddPwmCounterBlockD = CDD_PWM_CMP_D,
           .channelCddPwmCompareValueCmpD = 12500U,
           .channelCddPwmCounterCompareGlobalLoadCmpD =FALSE,
           .channelCddPwmCounterCompareShadowModeCmpD =FALSE,
           .channelCddPwmCounterCompareShadowEventCmpD = CDD_PWM_COMP_LOAD_ON_CNTR_ZERO,
           .channelCddPwmTbprdlinkCmpD = CDD_PWM_LINK_DISABLE,
        }
};

static CONST(struct Cdd_Pwm_TimerBaseSync_s, CDD_PWM_CONFIG_DATA)
Cdd_Pwm_TimerBaseSyncRef[CDD_PWM_TIMER_BASE_SYNC_NUM_CHANNELS] =
{
        [0] =
        {
           .channelOneShotSyncOutTrigger      = CDD_PWM_OSHT_SYNC_OUT_TRIG_SYNC,
           .channelForceSync                  =FALSE,
           .channelTbprdlink                  = CDD_PWM_LINK_DISABLE,
           .channelSyncOutPulseOnSoftware     =FALSE,
           .channelSyncOutPulseOnCntrZero     =FALSE,
           .channelSyncOutPulseOnCntCmpB      =FALSE,
           .channelSyncOutPulseOnCntCmpC      =FALSE,
           .channelSyncOutPulseOnCntCmpD      =FALSE,
           .channelSyncOutPulseOnDCAEVT1SYNC  =FALSE,
           .channelSyncOutPulseOnDCBEVT1SYNC  =FALSE,
           .channelSyncOutPulseOnALL          =FALSE,
           .channelSyncOutPulseSource         = CDD_PWM_SYNC_IN_PULSE_SRC_DISABLE,
        },
        [1] =
        {
           .channelOneShotSyncOutTrigger      = CDD_PWM_OSHT_SYNC_OUT_TRIG_SYNC,
           .channelForceSync                  =FALSE,
           .channelTbprdlink                  = CDD_PWM_LINK_DISABLE,
           .channelSyncOutPulseOnSoftware     =FALSE,
           .channelSyncOutPulseOnCntrZero     =FALSE,
           .channelSyncOutPulseOnCntCmpB      =FALSE,
           .channelSyncOutPulseOnCntCmpC      =FALSE,
           .channelSyncOutPulseOnCntCmpD      =FALSE,
           .channelSyncOutPulseOnDCAEVT1SYNC  =FALSE,
           .channelSyncOutPulseOnDCBEVT1SYNC  =FALSE,
           .channelSyncOutPulseOnALL          =FALSE,
           .channelSyncOutPulseSource         = CDD_PWM_SYNC_IN_PULSE_SRC_DISABLE,
        }
};

static CONST(struct Cdd_Pwm_ActionConfigType_s, CDD_PWM_CONFIG_DATA)
Cdd_Pwm_ActionQualifierRef[CDD_PWM_TIMER_AQ_NUM_CHANNELS] =
{
        [0] =
        {
            /* Actions for EPWMA  */
           .channelPwmOutptEPWMA = CDD_PWM_E_A,
           .channelPwmActionGlobalLoadEPWMA =FALSE,
           .channelPwmActionShadowModeEPWMA =FALSE,
           .channelPwmActionShadowEventEPWMA = CDD_PWM_AQ_LOAD_ON_CNTR_ZERO,
           .channelPwmT1TriggerSourceEPWMA = CDD_PWM_AQ_TRIGGER_EVENT_TRIG_DCA_1,
           .channelPwmT2TriggerSourceEPWMA = CDD_PWM_AQ_TRIGGER_EVENT_TRIG_DCA_1,
           .channelPwmActionQualifierOneTimeSwOutputEPWMA = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmActionQualifierContinuousSwOutputEPWMA = CDD_PWM_AQ_SW_DISABLED,
           .channelPwmAqOutputOnTimebaseZEROEPWMA = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnTimebasePERIODEPWMA = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnTimebaseUPCMPAEPWMA = CDD_PWM_AQ_OUTPUT_HIGH,
           .channelPwmAqOutputOnTimebaseDOWNCMPAEPWMA = CDD_PWM_AQ_OUTPUT_LOW,
           .channelPwmAqOutputOnTimebaseUPCMPBEPWMA = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnTimebaseDOWNCMPBEPWMA = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnT1COUNTUPEPWMA = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnT1COUNTDOWNEPWMA = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnT2COUNTUPEPWMA = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnT2COUNTDOWNEPWMA = CDD_PWM_AQ_OUTPUT_NO_CHANGE,

           /* Actions for EPWMB  */
           .channelPwmOutptEPWMB = CDD_PWM_E_B,
           .channelPwmActionGlobalLoadEPWMB =FALSE,
           .channelPwmActionShadowModeEPWMB =FALSE,
           .channelPwmActionShadowEventEPWMB = CDD_PWM_AQ_LOAD_ON_CNTR_ZERO,
           .channelPwmT1TriggerSourceEPWMB = CDD_PWM_AQ_TRIGGER_EVENT_TRIG_DCA_1,
           .channelPwmT2TriggerSourceEPWMB = CDD_PWM_AQ_TRIGGER_EVENT_TRIG_DCA_1,
           .channelPwmActionQualifierOneTimeSwOutputEPWMB = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmActionQualifierContinuousSwOutputEPWMB = CDD_PWM_AQ_SW_DISABLED,
           .channelPwmAqOutputOnTimebaseZEROEPWMB = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnTimebasePERIODEPWMB = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnTimebaseUPCMPAEPWMB = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnTimebaseDOWNCMPAEPWMB = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnTimebaseUPCMPBEPWMB = CDD_PWM_AQ_OUTPUT_HIGH,
           .channelPwmAqOutputOnTimebaseDOWNCMPBEPWMB = CDD_PWM_AQ_OUTPUT_LOW,
           .channelPwmAqOutputOnT1COUNTUPEPWMB = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnT1COUNTDOWNEPWMB = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnT2COUNTUPEPWMB = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnT2COUNTDOWNEPWMB = CDD_PWM_AQ_OUTPUT_NO_CHANGE,

        },
        [1] =
        {
            /* Actions for EPWMA  */
           .channelPwmOutptEPWMA = CDD_PWM_E_A,
           .channelPwmActionGlobalLoadEPWMA =FALSE,
           .channelPwmActionShadowModeEPWMA =FALSE,
           .channelPwmActionShadowEventEPWMA = CDD_PWM_AQ_LOAD_ON_CNTR_ZERO,
           .channelPwmT1TriggerSourceEPWMA = CDD_PWM_AQ_TRIGGER_EVENT_TRIG_DCA_1,
           .channelPwmT2TriggerSourceEPWMA = CDD_PWM_AQ_TRIGGER_EVENT_TRIG_DCA_1,
           .channelPwmActionQualifierOneTimeSwOutputEPWMA = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmActionQualifierContinuousSwOutputEPWMA = CDD_PWM_AQ_SW_DISABLED,
           .channelPwmAqOutputOnTimebaseZEROEPWMA = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnTimebasePERIODEPWMA = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnTimebaseUPCMPAEPWMA = CDD_PWM_AQ_OUTPUT_HIGH,
           .channelPwmAqOutputOnTimebaseDOWNCMPAEPWMA = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnTimebaseUPCMPBEPWMA = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnTimebaseDOWNCMPBEPWMA = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnT1COUNTUPEPWMA = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnT1COUNTDOWNEPWMA = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnT2COUNTUPEPWMA = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnT2COUNTDOWNEPWMA = CDD_PWM_AQ_OUTPUT_NO_CHANGE,

           /* Actions for EPWMB  */
           .channelPwmOutptEPWMB = CDD_PWM_E_B,
           .channelPwmActionGlobalLoadEPWMB =FALSE,
           .channelPwmActionShadowModeEPWMB =FALSE,
           .channelPwmActionShadowEventEPWMB = CDD_PWM_AQ_LOAD_ON_CNTR_ZERO,
           .channelPwmT1TriggerSourceEPWMB = CDD_PWM_AQ_TRIGGER_EVENT_TRIG_DCA_1,
           .channelPwmT2TriggerSourceEPWMB = CDD_PWM_AQ_TRIGGER_EVENT_TRIG_DCA_1,
           .channelPwmActionQualifierOneTimeSwOutputEPWMB = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmActionQualifierContinuousSwOutputEPWMB = CDD_PWM_AQ_SW_DISABLED,
           .channelPwmAqOutputOnTimebaseZEROEPWMB = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnTimebasePERIODEPWMB = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnTimebaseUPCMPAEPWMB = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnTimebaseDOWNCMPAEPWMB = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnTimebaseUPCMPBEPWMB = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnTimebaseDOWNCMPBEPWMB = CDD_PWM_AQ_OUTPUT_LOW,
           .channelPwmAqOutputOnT1COUNTUPEPWMB = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnT1COUNTDOWNEPWMB = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnT2COUNTUPEPWMB = CDD_PWM_AQ_OUTPUT_NO_CHANGE,
           .channelPwmAqOutputOnT2COUNTDOWNEPWMB = CDD_PWM_AQ_OUTPUT_NO_CHANGE,

        }
};

static CONST(struct Cdd_Pwm_EventConfigType_s, CDD_PWM_CONFIG_DATA)
Cdd_Pwm_EventTriggerRef[CDD_PWM_TIMER_EVENT_NUM_CHANNELS] =
{
        [0] =
        {
           .channelPwmForceEventValue         =FALSE,
           .channelPwmEnableEventCountInitialValue =FALSE,
           .channelPwmEventCountInitialValue  = 1,
           .channelPwmInterruptCount          = 1,
           .channelPwmInterruptEventSources   = CDD_PWM_INT_TBCTR_ZERO,
           .channelPwmInterruptMixedSources   =0U | 0U |0U |0U | 0U | 0U | 0U | 0U | 0U | 0U | 0U,
        },
        [1] =
        {
           .channelPwmForceEventValue         =FALSE,
           .channelPwmEnableEventCountInitialValue =FALSE,
           .channelPwmEventCountInitialValue  = 1,
           .channelPwmInterruptCount          = 1,
           .channelPwmInterruptEventSources   = CDD_PWM_INT_TBCTR_ZERO,
           .channelPwmInterruptMixedSources   =0U | 0U |0U |0U | 0U | 0U | 0U | 0U | 0U | 0U | 0U,
        }
};

static CONST(struct Cdd_Pwm_AdcEventTriggerType_s, CDD_PWM_CONFIG_DATA)
Cdd_Pwm_AdcEventTriggerRefSoc[CDD_PWM_TIMER_ADC_EVENT_NUM_CHANNELS] =
{
        [0] =
        {
           /* SOC A Event for ADC. */
           .channelPwmSocAEvent                   =FALSE,
           .channelPwmSocAForceEventValue         =FALSE,
           .channelPwmSocAEventCountInitialValueEnable  =FALSE,
           .channelPwmSocAEventCountInitialValue  = 1,
           .channelPwmSocAInterruptCount          = 1,
           .channelPwmSocAInterruptEventSources   = CDD_PWM_SOC_TBCTR_ZERO,
           .channelPwmSocAMixedSources   =0U | 0U |0U |0U | 0U | 0U | 0U | 0U | 0U | 0U | 0U,

           /* SOC B Event for ADC. */
           .channelPwmSocBEvent         =FALSE,
           .channelPwmSocBForceEventValue         =FALSE,
           .channelPwmSocBEventCountInitialValueEnable  =FALSE,
           .channelPwmSocBEventCountInitialValue  = 1,
           .channelPwmSocBInterruptCount          = 1,
           .channelPwmSocBInterruptEventSources   = CDD_PWM_SOC_TBCTR_ZERO,
           .channelPwmSocBMixedSources   =0U | 0U |0U |0U | 0U | 0U | 0U | 0U | 0U | 0U | 0U,
        },
        [1] =
        {
           /* SOC A Event for ADC. */
           .channelPwmSocAEvent                   =FALSE,
           .channelPwmSocAForceEventValue         =FALSE,
           .channelPwmSocAEventCountInitialValueEnable  =FALSE,
           .channelPwmSocAEventCountInitialValue  = 1,
           .channelPwmSocAInterruptCount          = 1,
           .channelPwmSocAInterruptEventSources   = CDD_PWM_SOC_TBCTR_ZERO,
           .channelPwmSocAMixedSources   =0U | 0U |0U |0U | 0U | 0U | 0U | 0U | 0U | 0U | 0U,

           /* SOC B Event for ADC. */
           .channelPwmSocBEvent         =FALSE,
           .channelPwmSocBForceEventValue         =FALSE,
           .channelPwmSocBEventCountInitialValueEnable  =FALSE,
           .channelPwmSocBEventCountInitialValue  = 1,
           .channelPwmSocBInterruptCount          = 1,
           .channelPwmSocBInterruptEventSources   = CDD_PWM_SOC_DCxEVT1,
           .channelPwmSocBMixedSources   =0U | 0U |0U |0U | 0U | 0U | 0U | 0U | 0U | 0U | 0U,
        }
};



static CONST(struct Cdd_Pwm_TripZoneType_s, CDD_PWM_CONFIG_DATA)
Cdd_Pwm_TripZoneRef[CDD_PWM_TIMER_TRIP_ZONE_NUM_CHANNELS] =
{
        [0] =
        {
           .channelPwmAdvancedTripZoneAction  =FALSE,
           .channelPwmEvent                   = CDD_PWM_HIGH_STATE,
           .channelPwmTZAEvent                = CDD_PWM_LOW_STATE,
           .channelPwmTZBEvent                = CDD_PWM_LOW_STATE,
           .channelPwmTZAAdvUEvent            = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmTZAAdvDEvent            = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmTZBAdvUEvent            = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmTZBAdvDEvent            = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmDCAEVT1Event            = CDD_PWM_HZ_STATE,
           .channelPwmDCAEVT1AdvUEvent        = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmDCAEVT1AdvDEvent        = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmDCAEVT2Event            = CDD_PWM_HZ_STATE,
           .channelPwmDCAEVT2AdvUEvent        = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmDCAEVT2AdvDEvent        = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmDCBEVT1Event            = CDD_PWM_HZ_STATE,
           .channelPwmDCBEVT1AdvUEvent        = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmDCBEVT1AdvDEvent        = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmDCBEVT2Event            = CDD_PWM_HZ_STATE,
           .channelPwmDCBEVT2AdvUEvent        = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmDCBEVT2AdvDEvent        = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmOneShotTZ1             =FALSE,
           .channelPwmOneShotTZ2             =FALSE,
           .channelPwmOneShotTZ3             =TRUE,
           .channelPwmOneShotTZ4             =FALSE,
           .channelPwmOneShotTZ5             =FALSE,
           .channelPwmOneShotTZ6             =FALSE,
           .channelPwmOneShotDCAEVT1             =FALSE,
           .channelPwmOneShotDCBEVT1             =FALSE,
           .channelPwmCBCTZ1             =FALSE,
           .channelPwmCBCTZ2             =FALSE,
           .channelPwmCBCTZ3             =TRUE,
           .channelPwmCBCTZ4             =FALSE,
           .channelPwmCBCTZ5             =FALSE,
           .channelPwmCBCTZ6             =FALSE,
           .channelPwmDCAEVT2             =FALSE,
           .channelPwmDCBEVT2            =FALSE,
           .channelPwmTZCBCInterrupt             =TRUE,
           .channelPwmTZOneShotInterrupt             =TRUE,
           .channelPwmDCAEVT1Interrupt             =FALSE,
           .channelPwmDCAEVT2Interrupt             =FALSE,
           .channelPwmDCBEVT1Interrupt             =FALSE,
           .channelPwmDCBEVT2Interrupt             =FALSE,
           .channelPwmCycleByCycleTripZoneClearMode             = CDD_PWM_TZ_CBC_PULSE_CLR_CNTR_ZERO,
        },
        [1] =
        {
           .channelPwmAdvancedTripZoneAction  =FALSE,
           .channelPwmEvent                   = CDD_PWM_HZ_STATE,
           .channelPwmTZAEvent                = CDD_PWM_HZ_STATE,
           .channelPwmTZBEvent                = CDD_PWM_HZ_STATE,
           .channelPwmTZAAdvUEvent            = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmTZAAdvDEvent            = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmTZBAdvUEvent            = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmTZBAdvDEvent            = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmDCAEVT1Event            = CDD_PWM_HZ_STATE,
           .channelPwmDCAEVT1AdvUEvent        = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmDCAEVT1AdvDEvent        = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmDCAEVT2Event            = CDD_PWM_HZ_STATE,
           .channelPwmDCAEVT2AdvUEvent        = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmDCAEVT2AdvDEvent        = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmDCBEVT1Event            = CDD_PWM_HZ_STATE,
           .channelPwmDCBEVT1AdvUEvent        = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmDCBEVT1AdvDEvent        = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmDCBEVT2Event            = CDD_PWM_HZ_STATE,
           .channelPwmDCBEVT2AdvUEvent        = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmDCBEVT2AdvDEvent        = CDD_PWM_TZ_ADV_ACTION_HIGH_Z,
           .channelPwmOneShotTZ1             =FALSE,
           .channelPwmOneShotTZ2             =FALSE,
           .channelPwmOneShotTZ3             =FALSE,
           .channelPwmOneShotTZ4             =FALSE,
           .channelPwmOneShotTZ5             =FALSE,
           .channelPwmOneShotTZ6             =FALSE,
           .channelPwmOneShotDCAEVT1             =FALSE,
           .channelPwmOneShotDCBEVT1             =FALSE,
           .channelPwmCBCTZ1             =FALSE,
           .channelPwmCBCTZ2             =FALSE,
           .channelPwmCBCTZ3             =FALSE,
           .channelPwmCBCTZ4             =FALSE,
           .channelPwmCBCTZ5             =FALSE,
           .channelPwmCBCTZ6             =FALSE,
           .channelPwmDCAEVT2             =FALSE,
           .channelPwmDCBEVT2            =FALSE,
           .channelPwmTZCBCInterrupt             =FALSE,
           .channelPwmTZOneShotInterrupt             =FALSE,
           .channelPwmDCAEVT1Interrupt             =FALSE,
           .channelPwmDCAEVT2Interrupt             =FALSE,
           .channelPwmDCBEVT1Interrupt             =FALSE,
           .channelPwmDCBEVT2Interrupt             =FALSE,
           .channelPwmCycleByCycleTripZoneClearMode             = CDD_PWM_TZ_CBC_PULSE_CLR_CNTR_ZERO,
        }
};

static CONST(struct Cdd_Pwm_DigitalCompareType_s, CDD_PWM_CONFIG_DATA)
Cdd_Pwm_DigitalCompareRef[CDD_PWM_DIGITAL_COMPARE_NUM_CHANNELS] =
{
        [0] =
        {
           .channelPwmDCAHigh                            = EPWM_DC_TRIP_TRIPIN1,
           .channelPwmDCALow                             = EPWM_DC_TRIP_TRIPIN1,
           .channelPwmDCAOutputHigh1A                    = EPWM_TZ_EVENT_DC_DISABLED,
           .channelPwmDCAOutputHigh2A                    = EPWM_TZ_EVENT_DC_DISABLED,/*enum MaCROS*/
           .channelPwmAdcSocEventA                       =FALSE,
           .channelPwmSyncOutEventA                      =FALSE,
           .channelPwmSyncModeAEVT1                      = EPWM_DC_EVENT_INPUT_SYNCED,
           .channelPwmSignalSoureAEVT1                   = EPWM_DC_EVENT_SOURCE_ORIG_SIGNAL,
           .channelPwmCBCLatchModeDCAEVT1                = EPWM_DC_CBC_LATCH_DISABLED,
           .channelPwmCBCLatchClearModeDCAEVT1           = EPWM_DC_CBC_LATCH_CLR_CNTR_ZERO,
           .channelPwmSyncModeAEVT2                      = EPWM_DC_EVENT_INPUT_SYNCED,
           .channelPwmSignalSoureAEVT2                   = EPWM_DC_EVENT_SOURCE_ORIG_SIGNAL,
           .channelPwmCBCLatchModeDCAEVT2                = EPWM_DC_CBC_LATCH_DISABLED,
           .channelPwmCBCLatchClearModeDCAEVT2           = EPWM_DC_CBC_LATCH_CLR_CNTR_ZERO,
           .channelPwmDCBHigh                            = EPWM_DC_TRIP_TRIPIN1,
           .channelPwmDCBLow                             = EPWM_DC_TRIP_TRIPIN1,
           .channelPwmDCBOutputHigh1A                    = EPWM_TZ_EVENT_DC_DISABLED,
           .channelPwmDCBOutputHigh2A                    = EPWM_TZ_EVENT_DC_DISABLED,/*enum MaCROS*/
           .channelPwmAdcSocEventB                       =FALSE,
           .channelPwmSyncOutEventB                      =FALSE,
           .channelPwmSyncModeBEVT1                      = EPWM_DC_EVENT_INPUT_SYNCED,
           .channelPwmSignalSoureBEVT1                   = EPWM_DC_EVENT_SOURCE_ORIG_SIGNAL,
           .channelPwmCBCLatchModeDCBEVT1                = EPWM_DC_CBC_LATCH_DISABLED,
           .channelPwmCBCLatchClearModeDCBEVT1           = EPWM_DC_CBC_LATCH_CLR_CNTR_ZERO,
           .channelPwmSyncModeBEVT2                      = EPWM_DC_EVENT_INPUT_SYNCED,
           .channelPwmSignalSoureBEVT2                   = EPWM_DC_EVENT_SOURCE_ORIG_SIGNAL,
           .channelPwmCBCLatchModeDCBEVT2                = EPWM_DC_CBC_LATCH_DISABLED,
           .channelPwmCBCLatchClearModeDCBEVT2           = EPWM_DC_CBC_LATCH_CLR_CNTR_ZERO,
		     .channelPwmDcFilterInputEventSource           = EPWM_DC_WINDOW_SOURCE_DCBEVT1,
           .channelPwmCddPwmBlankingWindow               = TRUE,
           .channelPwmCddPwmBlankingWindowStartEvent     = EPWM_DC_WINDOW_START_TBCTR_BLANK_PULSE_MIX,
           .channelPwmCddPwmBlankingWindowOffset         = 0,
           .channelPwmCddPwmBlankingWindowLength         = 0,
           .channelPwmCddPwmBlankingWindowMixedEvent     = EPWM_DC_TBCTR_ZERO,
           .channelPwmCddPwmDCCounterCapture             = TRUE,
           .channelPwmCddPwmDCCounterCaptureShadowMode   = TRUE,
           .channelPwmCddPwmUseEdgeFilter                = TRUE,
           .channelPwmCddPwmEdgeFilterMode               = EPWM_DC_EDGEFILT_MODE_RISING,
           .channelPwmCddPwmEdgeFilterCount              = EPWM_DC_EDGEFILT_EDGECNT_0,
           .channelPwmCddPwmEdgeFilterValleyCapture      = TRUE,
           .channelPwmDelayedOutputEdgeFilter            = TRUE,
           .channelPwmEdgeFilterCounterCaptureSignal     = EPWM_VALLEY_TRIGGER_EVENT_SOFTWARE,
           .channelPwmStartValleyCaptureLogic            = TRUE,
           .channelPwmStartValleyCapture                 = Events_0,
           .channelPwmStopValleyCapture                  = Events_0,
           .channelPwmSoftwareValleyDelayValue           = 0,
           .channelPwmValleyDelayDivider                 = EPWM_VALLEY_DELAY_MODE_SW_DELAY,
        }
};

static CONST(struct Cdd_Pwm_DeadBandType_s, CDD_PWM_CONFIG_DATA)
Cdd_Pwm_DeadBandRef[CDD_PWM_TIMER_DEAD_BAND_NUM_CHANNELS] =
{
        [0] =
        {
           .channelDeadBandClockMode     =  CDD_PWM_DB_COUNTER_CLOCK_FULL_CYCLE,
           .channelDeadBandGlobalLoad    =FALSE,
           .channelDeadBandShadowMode    =FALSE,
           .channelRedGlobalLoad         =FALSE,
           .channelRedShadowMode         =FALSE,
           .channelFedGlobalLoad         =FALSE,
           .channelFedShadowMode         =FALSE,
           .channelREDEnable             =FALSE,
           .channelFEDEnable             =FALSE,
           .channelREDDelayValue         =  1,
           .channelFEDDelayValue         =  1,
           .channelDeadBandSwapOutputA   =FALSE,
           .channelDeadBandSwapOutputB   =FALSE,
           .channelDeadBandDelayLoadMode =  CDD_PWM_RED_LOAD_ON_CNTR_ZERO,
           .channelPwmRedDelayLoadMode =  CDD_PWM_RED_LOAD_ON_CNTR_ZERO,
           .channelPwmFedDelayLoadMode =  CDD_PWM_RED_LOAD_ON_CNTR_ZERO,
           .channelPwmRedBandPolarity      =  CDD_PWM_DB_POLARITY_ACTIVE_HIGH,
           .channelPwmFedBandPolarity      =  CDD_PWM_DB_POLARITY_ACTIVE_HIGH,
           .channelPwmREDDelayInput        =  CDD_PWM_DB_INPUT_EPWMA,
           .channelPwmFEDDelayInput        =  CDD_PWM_DB_INPUT_EPWMA,
        },
        [1] =
        {
           .channelDeadBandClockMode     =  CDD_PWM_DB_COUNTER_CLOCK_FULL_CYCLE,
           .channelDeadBandGlobalLoad    =FALSE,
           .channelDeadBandShadowMode    =FALSE,
           .channelRedGlobalLoad         =FALSE,
           .channelRedShadowMode         =FALSE,
           .channelFedGlobalLoad         =FALSE,
           .channelFedShadowMode         =FALSE,
           .channelREDEnable             =FALSE,
           .channelFEDEnable             =FALSE,
           .channelREDDelayValue         =  1,
           .channelFEDDelayValue         =  1,
           .channelDeadBandSwapOutputA   =FALSE,
           .channelDeadBandSwapOutputB   =FALSE,
           .channelDeadBandDelayLoadMode =  CDD_PWM_RED_LOAD_ON_CNTR_ZERO,
           .channelPwmRedDelayLoadMode =  CDD_PWM_RED_LOAD_ON_CNTR_ZERO,
           .channelPwmFedDelayLoadMode =  CDD_PWM_RED_LOAD_ON_CNTR_ZERO,
           .channelPwmRedBandPolarity      =  CDD_PWM_DB_POLARITY_ACTIVE_HIGH,
           .channelPwmFedBandPolarity      =  CDD_PWM_DB_POLARITY_ACTIVE_HIGH,
           .channelPwmREDDelayInput        =  CDD_PWM_DB_INPUT_EPWMA,
           .channelPwmFEDDelayInput        =  CDD_PWM_DB_INPUT_EPWMA,
        }
};

static CONST(struct Cdd_Pwm_ChopperType_s, CDD_PWM_CONFIG_DATA)
Cdd_Pwm_ChopperRef[CDD_PWM_TIMER_CHOPPER_NUM_CHANNELS] =
{
        [0] =
        {
           .channelChopperEnable          =FALSE,
           .channelChopperDuty            = 1,
           .channelChopperFreqency        = 1,
           .channelChopperFirstPulseWidth = 1,
        },
        [1] =
        {
           .channelChopperEnable          =FALSE,
           .channelChopperDuty            = 1,
           .channelChopperFreqency        = 1,
           .channelChopperFirstPulseWidth = 1,
        }
};


static CONST(struct Cdd_Pwm_HrPwmType_s, CDD_PWM_CONFIG_DATA)
Cdd_Pwm_HrPwmRef[CDD_PWM_TIMER_HRPWM_NUM_CHANNELS] =
{
        [0] =
        {
            .channelHrPwmEnable              =TRUE,
            .channelAutoHRMStepScalingEnable =TRUE,
            .channelHrCtrlModeEPWMA          = HRPWM_MEP_DUTY_PERIOD_CTRL,
            .channelHrCtrlModeEPWMB          = HRPWM_MEP_DUTY_PERIOD_CTRL,

            /* HPWM  Duty , Period  and Phase control */
            .channelHrSelEdgeModeEPWMA       = HRPWM_MEP_CTRL_DISABLE,
            .channelHrCmpHRPWMA              = 0,
            .channelHrShadowActiveLoadPwmA   = HRPWM_LOAD_ON_CNTR_ZERO,

            .channelHrSelEdgeModeEPWMB       = HRPWM_MEP_CTRL_DISABLE,
            .channelHrCmpHRPWMB              = 0,
            .channelHrShadowActiveLoadPwmB   = HRPWM_LOAD_ON_CNTR_ZERO,

            .channelHrPeriodCtrlEnable       =TRUE,
            .channelHrPeriod                 = 0,

            .channelHrPhaseCtrlEnable        =TRUE,
            .channelHrPhase                  = 0,
            .channelPwmSyncSelect            = HRPWM_PWMSYNC_SOURCE_ZERO,

            /* HPWM  Deadband Control */
            .channelHrDeadbandEdgeMode       = HRPWM_DB_MEP_CTRL_DISABLE,
            .channelHrRisEdgeDelay           = 0,
            .channelHrDbRisShadowActiveLoad  = HRPWM_LOAD_ON_CNTR_ZERO,

            .channelHrFalEdgeDelay           = 0,
            .channelHrDbFalShadowActiveLoad  = HRPWM_LOAD_ON_CNTR_ZERO,

            .channelHrSwapOutputCtrl         =TRUE,
            .channelHrOutputCtrl              = HRPWM_OUTPUT_ON_B_NORMAL,

        },
        [1] =
        {
            .channelHrPwmEnable              =TRUE,
            .channelAutoHRMStepScalingEnable =TRUE,
            .channelHrCtrlModeEPWMA          = HRPWM_MEP_DUTY_PERIOD_CTRL,
            .channelHrCtrlModeEPWMB          = HRPWM_MEP_DUTY_PERIOD_CTRL,

            /* HPWM  Duty , Period  and Phase control */
            .channelHrSelEdgeModeEPWMA       = HRPWM_MEP_CTRL_DISABLE,
            .channelHrCmpHRPWMA              = 0,
            .channelHrShadowActiveLoadPwmA   = HRPWM_LOAD_ON_CNTR_ZERO,

            .channelHrSelEdgeModeEPWMB       = HRPWM_MEP_CTRL_DISABLE,
            .channelHrCmpHRPWMB              = 0,
            .channelHrShadowActiveLoadPwmB   = HRPWM_LOAD_ON_CNTR_ZERO,

            .channelHrPeriodCtrlEnable       =TRUE,
            .channelHrPeriod                 = 0,

            .channelHrPhaseCtrlEnable        =TRUE,
            .channelHrPhase                  = 0,
            .channelPwmSyncSelect            = HRPWM_PWMSYNC_SOURCE_ZERO,

            /* HPWM  Deadband Control */
            .channelHrDeadbandEdgeMode       = HRPWM_DB_MEP_CTRL_DISABLE,
            .channelHrRisEdgeDelay           = 0,
            .channelHrDbRisShadowActiveLoad  = HRPWM_LOAD_ON_CNTR_ZERO,

            .channelHrFalEdgeDelay           = 0,
            .channelHrDbFalShadowActiveLoad  = HRPWM_LOAD_ON_CNTR_ZERO,

            .channelHrSwapOutputCtrl         =TRUE,
            .channelHrOutputCtrl              = HRPWM_OUTPUT_ON_B_NORMAL,

        }
};


/* Cdd_Pwm Channel Configuration parameters */
CONST(Cdd_Pwm_ConfigType, CDD_PWM_CONFIG_DATA)
     Cdd_Pwm_Config =
{
    .chCfg =
    {
        [0] =
        {
#if (CDD_PWM_NOTIFICATION_SUPPORTED == STD_ON)
            .notificationHandler = (Cdd_Pwm_NotifyFuncType) Cdd_Pwm_Notification_Channel, /*Notification Function*/
#endif
            .notificationTzHandler = (Cdd_Pwm_TzNotifyFuncType) Cdd_Pwm_Tz_Notification_Channel, /*Notification Function*/
            .baseaddr =0x50000000UL,
            .channelID = 0, /* CddPwmChannelId */
            .channelHwID = CDD_PWM_G0_CHANNEL_0, /* CddPwmHwChannel */
            .outputCh = CDD_PWM_OUTPUT_CH_BOTH_A_AND_B, /* CddPwmOutPutChannelSelection */
            .polarity = CDD_PWM_HIGH, /* CddPwmPolarity */
            .channelTimerBase = &Cdd_Pwm_TimerBaseRef[0], /* CddPwmChannelTimerBaseRef */
            .channelCounterCompare = &Cdd_Pwm_CounterCompareRef[0], /* CddPwmCounterCompareRef */
            .channelTimerBaseSync = &Cdd_Pwm_TimerBaseSyncRef[0], /* CddPwmChannelTimerBaseSyncRef */
            .channelActionQualifier = &Cdd_Pwm_ActionQualifierRef[0], /* CddPwmActionQualifierRef */
            .channelEventTrigger = &Cdd_Pwm_EventTriggerRef[0], /* CddPwmEventTriggerRef */
            .channelAdcEventTrigger = &Cdd_Pwm_AdcEventTriggerRefSoc[0], /* Cdd_Pwm_AdcEventTriggerRefSoc */
            .channelTripZone = &Cdd_Pwm_TripZoneRef[0], /* CddPwmTripZone */
            .channelDigitalCompare  = &Cdd_Pwm_DigitalCompareRef[0U],
            .channelDeadBand = &Cdd_Pwm_DeadBandRef[0], /* CddPwmDeadBand */
            .channelChopper = &Cdd_Pwm_ChopperRef[0], /* CddPwmChopper */
            .channelHrPwm = &Cdd_Pwm_HrPwmRef[0], /* CddPwmHrPwm - */

        },
        [1] =
        {
#if (CDD_PWM_NOTIFICATION_SUPPORTED == STD_ON)
            .notificationHandler = (Cdd_Pwm_NotifyFuncType) NULL_PTR, /*Notification Function*/
#endif
            .notificationTzHandler = (Cdd_Pwm_TzNotifyFuncType) NULL_PTR, /*Notification Function*/
            .baseaddr =0x50001000UL,
            .channelID = 1, /* CddPwmChannelId */
            .channelHwID = CDD_PWM_G0_CHANNEL_1, /* CddPwmHwChannel */
            .outputCh = CDD_PWM_OUTPUT_CH_BOTH_A_AND_B, /* CddPwmOutPutChannelSelection */
            .polarity = CDD_PWM_HIGH, /* CddPwmPolarity */
            .channelTimerBase = &Cdd_Pwm_TimerBaseRef[0], /* CddPwmChannelTimerBaseRef */
            .channelCounterCompare = &Cdd_Pwm_CounterCompareRef[0], /* CddPwmCounterCompareRef */
            .channelTimerBaseSync = &Cdd_Pwm_TimerBaseSyncRef[0], /* CddPwmChannelTimerBaseSyncRef */
            .channelActionQualifier = &Cdd_Pwm_ActionQualifierRef[0], /* CddPwmActionQualifierRef */
            .channelEventTrigger = &Cdd_Pwm_EventTriggerRef[0], /* CddPwmEventTriggerRef */
            .channelAdcEventTrigger = &Cdd_Pwm_AdcEventTriggerRefSoc[0], /* Cdd_Pwm_AdcEventTriggerRefSoc */
            .channelTripZone = &Cdd_Pwm_TripZoneRef[0], /* CddPwmTripZone */
            .channelDigitalCompare  = &Cdd_Pwm_DigitalCompareRef[0U],
            .channelDeadBand = &Cdd_Pwm_DeadBandRef[0], /* CddPwmDeadBand */
            .channelChopper = &Cdd_Pwm_ChopperRef[0], /* CddPwmChopper */
            .channelHrPwm = &Cdd_Pwm_HrPwmRef[0], /* CddPwmHrPwm - */

        }
    }
};

#ifdef __cplusplus
}
#endif

/*</CDD_PWM_CONFIGURATION>*/
#define CDD_PWM_STOP_SEC_CONFIG_DATA
#include "Cdd_Pwm_MemMap.h"

/**********************************************************************************************************************
 *  END OF FILE: Cdd_Pwm_PBcfg.c                                                                                          *
 *********************************************************************************************************************/
