0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab6/lab6_1_1/lab6_1_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab6/lab6_1_1/lab6_1_1.srcs/sources_1/new/Register_with_synch_reset_load_behavior.v,1583198095,verilog,,C:/Users/lucas/Documents/fpga/lab6/lab6_1_1/lab6_1_1.srcs/sources_1/new/testbench.v,,Register_with_synch_reset_load_behavior,,,,,,,,
C:/Users/lucas/Documents/fpga/lab6/lab6_1_1/lab6_1_1.srcs/sources_1/new/testbench.v,1583962809,verilog,,,,testbench,,,,,,,,
