Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/student/Documents/30431/MariaB/Lab4/Carry_save/Test2_isim_beh.exe -prj C:/Users/student/Documents/30431/MariaB/Lab4/Carry_save/Test2_beh.prj work.Test2 
ISim P.49d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/Lab4/Carry_save/full_adder.vhd" into library work
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/Lab4/Carry_save/carry_save_adder.vhd" into library work
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/Lab4/Carry_save/Test2.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102636 KB
Fuse CPU Usage: 249 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture behavioral of entity carry_save_adder [carry_save_adder_default]
Compiling architecture behavior of entity test2
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable C:/Users/student/Documents/30431/MariaB/Lab4/Carry_save/Test2_isim_beh.exe
Fuse Memory Usage: 116124 KB
Fuse CPU Usage: 358 ms
