# VLSI Design_4x4 Multiplier
 
Schematic, layout design and simulation of a 4 bit multiplier using 250nm CMOS technology with Tanned EDA.
