<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys-sv</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_cache
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v</a>
defines: 
time_elapsed: 0.044s
ram usage: 9812 KB
</pre>
<pre class="log">

antmicro-yosys -Q -T scr.ys

-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a>&#39; to AST representation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a>&#39; to AST representation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a>&#39; to AST representation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v</a>&#39; to AST representation.
Generating RTLIL representation for module `\bsg_cache_decode&#39;.
Warning: reg &#39;\decode_o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v.html#l-33" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v:33</a>.10-33.64.
Warning: reg &#39;\decode_o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v.html#l-35" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v:35</a>.10-39.26.
Warning: reg &#39;\decode_o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v:41</a>.10-49.24.
Warning: reg &#39;\decode_o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v:51</a>.10-55.24.
Warning: reg &#39;\decode_o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v.html#l-57" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v:57</a>.10-57.49.
Warning: reg &#39;\decode_o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v.html#l-58" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v:58</a>.10-58.49.
Warning: reg &#39;\decode_o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v.html#l-59" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v:59</a>.10-59.49.
Warning: reg &#39;\decode_o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v.html#l-60" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v:60</a>.10-60.49.
Warning: reg &#39;\decode_o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v.html#l-61" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v:61</a>.10-61.45.
Warning: reg &#39;\decode_o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v.html#l-62" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v:62</a>.10-62.51.
Warning: reg &#39;\decode_o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v.html#l-63" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v:63</a>.10-63.47.
Warning: reg &#39;\decode_o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v.html#l-64" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v:64</a>.10-64.49.
Warning: reg &#39;\decode_o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v.html#l-65" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v:65</a>.10-65.53.
Warning: reg &#39;\decode_o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v.html#l-67" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_decode.v:67</a>.10-67.51.
Successfully finished Verilog frontend.

</pre>
</body>