/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [6:0] _06_;
  wire [8:0] _07_;
  reg [2:0] _08_;
  wire [2:0] _09_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [14:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_16z;
  wire [18:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [11:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [4:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_57z;
  wire [22:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_69z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire celloutsig_0_96z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [17:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [19:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_13z = ~(celloutsig_0_9z & celloutsig_0_10z[4]);
  assign celloutsig_0_25z = ~celloutsig_0_16z[4];
  assign celloutsig_0_36z = ~((celloutsig_0_28z[2] | celloutsig_0_21z) & (celloutsig_0_16z[6] | celloutsig_0_9z));
  assign celloutsig_0_4z = ~((celloutsig_0_1z | _01_) & (celloutsig_0_0z | _02_));
  assign celloutsig_1_0z = ~((in_data[172] | in_data[124]) & (in_data[118] | in_data[128]));
  assign celloutsig_1_12z = celloutsig_1_5z | celloutsig_1_11z;
  assign celloutsig_0_42z = celloutsig_0_33z ^ _00_;
  assign celloutsig_1_1z = celloutsig_1_0z ^ in_data[110];
  assign celloutsig_1_17z = celloutsig_1_0z ^ celloutsig_1_10z;
  assign celloutsig_1_18z = ~(celloutsig_1_5z ^ celloutsig_1_14z);
  reg [8:0] _21_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _21_ <= 9'h000;
    else _21_ <= { celloutsig_0_8z[14:13], _01_, _02_, _06_[4], _03_, _06_[2:0] };
  assign { _07_[8:3], _05_, _07_[1:0] } = _21_;
  reg [6:0] _22_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _22_ <= 7'h00;
    else _22_ <= { _07_[8:4], celloutsig_0_38z, celloutsig_0_1z };
  assign out_data[6:0] = _22_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _08_ <= 3'h0;
    else _08_ <= in_data[117:115];
  reg [2:0] _24_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 3'h0;
    else _24_ <= { celloutsig_0_5z[14:13], celloutsig_0_4z };
  assign { _09_[2], _04_, _00_ } = _24_;
  reg [6:0] _25_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _25_ <= 7'h00;
    else _25_ <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _01_, _02_, _06_[4], _03_, _06_[2:0] } = _25_;
  assign celloutsig_1_4z = { in_data[190:174], celloutsig_1_1z } & { in_data[166:161], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, _08_, celloutsig_1_1z };
  assign celloutsig_0_44z = { celloutsig_0_19z[4:1], celloutsig_0_9z } / { 1'h1, celloutsig_0_23z[3:0] };
  assign celloutsig_0_69z = { celloutsig_0_21z, celloutsig_0_57z, celloutsig_0_52z } / { 1'h1, _06_[4], _03_ };
  assign celloutsig_1_9z = { celloutsig_1_2z[5:2], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, _08_ } / { 1'h1, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_11z = in_data[111:100] === { celloutsig_1_4z[9:2], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_9z = { in_data[74:59], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z } > { in_data[28:15], _01_, _02_, _06_[4], _03_, _06_[2:0] };
  assign celloutsig_0_21z = { celloutsig_0_8z[11:10], _01_, _02_, _06_[4], _03_, _06_[2:0] } > { celloutsig_0_10z[3:2], _01_, _02_, _06_[4], _03_, _06_[2:0] };
  assign celloutsig_1_7z = celloutsig_1_4z[5:0] && { celloutsig_1_2z[5:4], _08_, celloutsig_1_6z };
  assign celloutsig_0_96z = ! { celloutsig_0_17z[18:11], celloutsig_0_19z, celloutsig_0_28z, celloutsig_0_69z, celloutsig_0_14z };
  assign celloutsig_0_38z = { celloutsig_0_6z[4:1], celloutsig_0_24z } || celloutsig_0_27z;
  assign celloutsig_1_6z = { celloutsig_1_2z[5:4], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } || { celloutsig_1_4z[16:11], celloutsig_1_5z, _08_ };
  assign celloutsig_1_10z = { in_data[159:158], _08_, _08_, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_8z } || { celloutsig_1_9z[18:0], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_14z = { in_data[158], celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_8z } || { celloutsig_1_2z[4:2], celloutsig_1_1z };
  assign celloutsig_0_23z = celloutsig_0_6z[5:1] % { 1'h1, celloutsig_0_16z[4:1] };
  assign celloutsig_0_12z = { celloutsig_0_8z[8:0], celloutsig_0_7z, celloutsig_0_10z } * { celloutsig_0_6z, celloutsig_0_6z, _09_[2], _04_, _00_ };
  assign celloutsig_0_27z = celloutsig_0_5z[6:2] * { celloutsig_0_20z[3:0], celloutsig_0_25z };
  assign celloutsig_0_33z = { in_data[86:79], celloutsig_0_22z, celloutsig_0_13z } != celloutsig_0_17z[13:4];
  assign celloutsig_0_57z = { celloutsig_0_40z, celloutsig_0_22z } !== { celloutsig_0_23z, celloutsig_0_42z };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } !== celloutsig_1_4z[14:7];
  assign celloutsig_1_19z = { celloutsig_1_6z, celloutsig_1_18z, celloutsig_1_17z } !== { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_24z = { _02_, _06_[4] } !== celloutsig_0_23z[1:0];
  assign celloutsig_0_10z = ~ { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_40z = { celloutsig_0_3z[1:0], celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_34z } | celloutsig_0_16z[5:1];
  assign celloutsig_0_5z = { in_data[63:50], _01_, _02_, _06_[4], _03_, _06_[2:0], celloutsig_0_0z, celloutsig_0_4z } | { in_data[76:62], celloutsig_0_4z, _01_, _02_, _06_[4], _03_, _06_[2:0] };
  assign celloutsig_0_0z = & in_data[56:29];
  assign celloutsig_0_52z = ^ { celloutsig_0_37z[4:1], celloutsig_0_27z, celloutsig_0_42z, celloutsig_0_44z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_14z };
  assign celloutsig_0_22z = ^ { celloutsig_0_12z[14:12], celloutsig_0_3z };
  assign celloutsig_0_37z = { celloutsig_0_24z, celloutsig_0_36z, celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_6z } >> { in_data[8:4], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_34z };
  assign celloutsig_0_6z = { celloutsig_0_3z[1:0], celloutsig_0_3z, celloutsig_0_0z } >> in_data[78:73];
  assign celloutsig_0_8z = celloutsig_0_5z[20:5] >> { celloutsig_0_5z[14:10], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_16z = in_data[79:73] >> { celloutsig_0_6z[4:0], celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_12z[14:8], celloutsig_0_18z, celloutsig_0_18z } >> { _03_, _06_[2:1], celloutsig_0_10z, celloutsig_0_18z };
  assign celloutsig_1_2z = in_data[169:164] >> in_data[177:172];
  assign celloutsig_0_28z = celloutsig_0_10z[3:0] >>> celloutsig_0_10z[3:0];
  assign celloutsig_0_3z = { in_data[13:12], celloutsig_0_0z } - { _02_, _06_[4], celloutsig_0_1z };
  assign celloutsig_0_17z = { in_data[26:16], celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_7z } - { celloutsig_0_5z[18:1], celloutsig_0_9z };
  assign celloutsig_0_19z = { celloutsig_0_10z[3:2], celloutsig_0_10z } - celloutsig_0_5z[18:12];
  assign celloutsig_0_34z = ~((celloutsig_0_22z & celloutsig_0_23z[2]) | _07_[7]);
  assign celloutsig_0_7z = ~((celloutsig_0_0z & celloutsig_0_6z[2]) | celloutsig_0_1z);
  assign celloutsig_1_8z = ~((celloutsig_1_5z & _08_[0]) | in_data[123]);
  assign celloutsig_0_14z = ~((_06_[4] & _06_[1]) | celloutsig_0_5z[0]);
  assign celloutsig_0_18z = ~((celloutsig_0_12z[3] & celloutsig_0_4z) | celloutsig_0_16z[4]);
  assign { _06_[6:5], _06_[3] } = { _01_, _02_, _03_ };
  assign _07_[2] = _05_;
  assign _09_[1:0] = { _04_, _00_ };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_96z };
endmodule
