module andgate_tb;
    logic a, b;
    logic c;

    andgate andg( .a(a), .b(b), .c(c));

    initial begin
        a = 1'b0;
        b = 1'b0;

        #5
        a = 1'b0;
        b = 1'b1;

        #5
        a = 1'b1;
        b = 1'b0;

        #5
        a = 1'b1;
        b = 1'b1;

    end

    initial begin

        $display("                  Tempo    Entradas    Sa√≠das");
        $display("                            a    b       c   ");
        $display("                  =====    ========    ======");
        $monitor($time, "           %b       %b          %b    ", a,b,c);

    end

    initial begin
        $dumpfile("andgate.vcd");
        $dumpvars("");
    end

endmodule
