[
  {
    "number": 8286,
    "title": "[circt-verilog][llhd][arcilator] Verilog-to-LLVM lowering issues",
    "score": 11.5,
    "matches": [
      "title_kw(arcilator)",
      "title_kw(arc)",
      "title_kw(circt-verilog)",
      "dialect(arc)",
      "keyword_match(circt-verilog)",
      "keyword_match(arcilator)",
      "keyword_match(arc)",
      "lowering_pass"
    ]
  },
  {
    "number": 9467,
    "title": "[circt-verilog][arcilator] `arcilator` fails to lower `llhd.constant_time` generated from simple SV delay (`#1`)",
    "score": 9.0,
    "matches": [
      "title_kw(arcilator)",
      "title_kw(arc)",
      "title_kw(circt-verilog)",
      "keyword_match(arcilator)",
      "keyword_match(circt-verilog)",
      "lowering_pass"
    ]
  },
  {
    "number": 7942,
    "title": "[Arc] Introduce a Python simulation script generator for arcilator",
    "score": 7.5,
    "matches": [
      "title_kw(arcilator)",
      "title_kw(arc)",
      "dialect(arc)",
      "keyword_match(arc)",
      "keyword_match(arcilator)"
    ]
  },
  {
    "number": 6373,
    "title": "[Arc] Support hw.wires of aggregate types",
    "score": 6.0,
    "matches": [
      "title_kw(arc)",
      "dialect(arc)",
      "keyword_match(arc)",
      "struct_aggregate_related"
    ]
  },
  {
    "number": 8012,
    "title": "[Moore][Arc][LLHD] Moore to LLVM lowering issues",
    "score": 5.5,
    "matches": [
      "title_kw(arc)",
      "dialect(arc)",
      "keyword_match(arc)",
      "lowering_pass"
    ]
  },
  {
    "number": 8065,
    "title": "[LLHD][Arc] Indexing and slicing lowering from Verilog to LLVM IR",
    "score": 5.5,
    "matches": [
      "title_kw(arc)",
      "dialect(arc)",
      "keyword_match(arc)",
      "lowering_pass"
    ]
  },
  {
    "number": 9337,
    "title": "[arcilator] The position of the passthrough calling",
    "score": 5.0,
    "matches": [
      "title_kw(arcilator)",
      "title_kw(arc)",
      "keyword_match(arcilator)"
    ]
  },
  {
    "number": 9260,
    "title": "Arcilator crashes in Upload Release Artifacts CI",
    "score": 5.0,
    "matches": [
      "title_kw(arcilator)",
      "title_kw(arc)",
      "keyword_match(arcilator)"
    ]
  },
  {
    "number": 8484,
    "title": "[arcilator] Add functionality to the arcilator runtime library",
    "score": 5.0,
    "matches": [
      "title_kw(arcilator)",
      "title_kw(arc)",
      "keyword_match(arcilator)"
    ]
  },
  {
    "number": 8212,
    "title": "[arcilator] Install configuration missing for arcilator-runtime.h",
    "score": 5.0,
    "matches": [
      "title_kw(arcilator)",
      "title_kw(arc)",
      "keyword_match(arcilator)"
    ]
  },
  {
    "number": 8232,
    "title": "[Arc] Flatten public modules",
    "score": 4.5,
    "matches": [
      "title_kw(arc)",
      "dialect(arc)",
      "keyword_match(arc)"
    ]
  },
  {
    "number": 6810,
    "title": "[Arc] Add basic assertion support",
    "score": 4.5,
    "matches": [
      "title_kw(arc)",
      "dialect(arc)",
      "keyword_match(arc)"
    ]
  },
  {
    "number": 2439,
    "title": "[ExportVerilog] Remove temporary for aggregate outputs",
    "score": 1.5,
    "matches": [
      "struct_aggregate_related"
    ]
  },
  {
    "number": 5138,
    "title": "[ExportVerilog] `disallowPackedStructAssignments` also needs to consider `hw.aggregate_constant`",
    "score": 1.5,
    "matches": [
      "struct_aggregate_related"
    ]
  },
  {
    "number": 9076,
    "title": "[FIRRTL] Preserve aggregate of memory data type to make LEC friendly",
    "score": 1.5,
    "matches": [
      "struct_aggregate_related"
    ]
  },
  {
    "number": 2504,
    "title": "[ExportVerilog] Incorrect verilog output for bitcast + zero width aggregate types",
    "score": 1.5,
    "matches": [
      "struct_aggregate_related"
    ]
  },
  {
    "number": 2567,
    "title": "[HW][FIRRTL] Endian difference between struct and array",
    "score": 1.5,
    "matches": [
      "struct_aggregate_related"
    ]
  },
  {
    "number": 6614,
    "title": "[LowerSeqToSV] FIRRTL enum with clock field leads to invalid IR",
    "score": 1.0,
    "matches": [
      "lowering_pass"
    ]
  },
  {
    "number": 2329,
    "title": "[LowerToHW] Use type decl for Bundle type lowering",
    "score": 1.0,
    "matches": [
      "lowering_pass"
    ]
  },
  {
    "number": 7535,
    "title": "[MooreToCore] VariableOp lowered failed",
    "score": 1.0,
    "matches": [
      "lowering_pass"
    ]
  },
  {
    "number": 536,
    "title": "Lower bi-directional bundles to interfaces",
    "score": 1.0,
    "matches": [
      "lowering_pass"
    ]
  },
  {
    "number": 3853,
    "title": "[ExportVerilog] Try to make bind change the generated RTL as little as possible",
    "score": 0.0,
    "matches": []
  },
  {
    "number": 9191,
    "title": "MLIR pattern checks failing",
    "score": 0.0,
    "matches": []
  },
  {
    "number": 8276,
    "title": "[MooreToCore] Support for UnpackedArrayType emission",
    "score": 0.0,
    "matches": []
  },
  {
    "number": 8292,
    "title": "[MooreToCore] Support for Unsized Array Type",
    "score": 0.0,
    "matches": []
  },
  {
    "number": 2122,
    "title": "[ESI] [Cosim] DPI cosim Capnp server polling",
    "score": 0.0,
    "matches": []
  },
  {
    "number": 7546,
    "title": "[Scheduling] Allow cloning of problem instances",
    "score": 0.0,
    "matches": []
  },
  {
    "number": 7545,
    "title": "[Scheduling] Add interface to manage solutions",
    "score": 0.0,
    "matches": []
  },
  {
    "number": 3624,
    "title": "[Scheduling] Explore support for SMT solvers",
    "score": 0.0,
    "matches": []
  },
  {
    "number": 2204,
    "title": "[StaticLogic] Back PipelineWhileOp with a Scheduling problem.",
    "score": 0.0,
    "matches": []
  },
  {
    "number": 3623,
    "title": "[Scheduling] Import/Export support for external problem formats",
    "score": 0.0,
    "matches": []
  }
]