"C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/core.v=verilog,work,Verilog 2001"
"C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/spi.v=verilog,work,Verilog 2001"
"C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/pll_core/rtl/pll_core.v=verilog,work,Verilog 2001"
"C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/soft_spi_slave_tf.v=verilog,work,Verilog 2001"
