
---------- Begin Simulation Statistics ----------
final_tick                                36288408500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66390                       # Simulator instruction rate (inst/s)
host_mem_usage                                8879024                       # Number of bytes of host memory used
host_op_rate                                   105186                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   165.69                       # Real time elapsed on the host
host_tick_rate                              212781030                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000002                       # Number of instructions simulated
sim_ops                                      17427911                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.035255                       # Number of seconds simulated
sim_ticks                                 35255075500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       358121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        720358                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          18464646                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         18287427                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              15621644                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       7.051014                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 7.051014                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            405103                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           404868                       # number of floating regfile writes
system.switch_cpus.idleCycles                   38519                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       146712                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3604601                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.544603                       # Inst execution rate
system.switch_cpus.iew.exec_refs              7976811                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3642467                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3210182                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4607912                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           33                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        28585                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      3949898                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     42262418                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4334344                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       277831                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      38400047                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1784                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         30841                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         241273                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         32129                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         1187                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        57302                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        89410                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          46140582                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              36138245                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.628923                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          29018872                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.512525                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               38336477                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         55787616                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        30719979                       # number of integer regfile writes
system.switch_cpus.ipc                       0.141824                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.141824                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       224203      0.58%      0.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      30127464     77.89%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       258981      0.67%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             7      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          269      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu          116      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           16      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          280      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3965328     10.25%     89.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3285166      8.49%     97.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       410575      1.06%     98.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       405477      1.05%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       38677882                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          959234                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1776436                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       806640                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1577432                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              427926                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011064                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          204739     47.84%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              1      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          13281      3.10%     50.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         67485     15.77%     66.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       118047     27.59%     94.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        24373      5.70%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       37922371                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    146484788                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     35331605                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     67326894                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           42261530                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          38677882                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          888                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     26640752                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         5906                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          763                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     19785188                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     70471632                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.548843                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.571085                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     60938238     86.47%     86.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1091441      1.55%     88.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1072487      1.52%     89.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2464097      3.50%     93.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1004092      1.42%     94.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       932445      1.32%     95.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1967431      2.79%     98.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       445211      0.63%     99.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       556190      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     70471632                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.548543                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       380275                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        74704                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4607912                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      3949898                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        15513030                       # number of misc regfile reads
system.switch_cpus.numCycles                 70510151                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       367148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          164                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       734452                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            164                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.dcache.demand_hits::.switch_cpus.data      4597192                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4597192                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4694116                       # number of overall hits
system.cpu.dcache.overall_hits::total         4694116                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       371094                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         371094                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       373479                       # number of overall misses
system.cpu.dcache.overall_misses::total        373479                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  29462207996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29462207996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  29462207996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29462207996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4968286                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4968286                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5067595                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5067595                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.074693                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074693                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.073699                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073699                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 79392.843851                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79392.843851                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 78885.848993                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78885.848993                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          685                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          458                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    76.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       364314                       # number of writebacks
system.cpu.dcache.writebacks::total            364314                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         5058                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5058                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         5058                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5058                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       366036                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       366036                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       366725                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       366725                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  29008701996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29008701996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  29050719996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29050719996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.073675                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.073675                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.072367                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.072367                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79250.953447                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79250.953447                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 79216.633706                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79216.633706                       # average overall mshr miss latency
system.cpu.dcache.replacements                 366724                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3955436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3955436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         9259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    155230500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    155230500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3964695                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3964695                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002335                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002335                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 16765.363430                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16765.363430                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         5055                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5055                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4204                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4204                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     63742500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     63742500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001060                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001060                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 15162.345385                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15162.345385                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       641756                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         641756                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       361835                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       361835                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  29306977496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29306977496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1003591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1003591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.360540                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.360540                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80995.419172                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80995.419172                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       361832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       361832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  28944959496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28944959496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.360537                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.360537                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79995.576665                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79995.576665                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        96924                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         96924                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         2385                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2385                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        99309                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        99309                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.024016                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.024016                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          689                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          689                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     42018000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     42018000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.006938                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.006938                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 60984.034833                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 60984.034833                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36288408500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.113631                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5238547                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            367748                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.244937                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   856.900106                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   166.213525                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.836817                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.162318                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999134                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          893                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10501915                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10501915                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36288408500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36288408500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36288408500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36288408500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      2256605                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2256605                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2256605                       # number of overall hits
system.cpu.icache.overall_hits::total         2256605                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst          760                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            760                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst          760                       # number of overall misses
system.cpu.icache.overall_misses::total           760                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     52241500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52241500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     52241500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52241500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      2257365                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2257365                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2257365                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2257365                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000337                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000337                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000337                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000337                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 68738.815789                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68738.815789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 68738.815789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68738.815789                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          262                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          423                       # number of writebacks
system.cpu.icache.writebacks::total               423                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          180                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          180                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          180                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          180                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          580                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          580                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          580                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          580                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     40172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     40172500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40172500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000257                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000257                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000257                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000257                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 69262.931034                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69262.931034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 69262.931034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69262.931034                       # average overall mshr miss latency
system.cpu.icache.replacements                    423                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2256605                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2256605                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          760                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           760                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     52241500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52241500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2257365                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2257365                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000337                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000337                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 68738.815789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68738.815789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          180                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          180                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          580                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          580                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     40172500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40172500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000257                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000257                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 69262.931034                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69262.931034                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36288408500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           804.162325                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3508452                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1363                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2574.066031                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   742.366722                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    61.795603                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.724968                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.060347                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.785315                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          940                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          457                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          478                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4515310                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4515310                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36288408500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36288408500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36288408500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36288408500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  35255075500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst           89                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         4978                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5067                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           89                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         4978                       # number of overall hits
system.l2.overall_hits::total                    5067                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          491                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       361747                       # number of demand (read+write) misses
system.l2.demand_misses::total                 362238                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          491                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       361747                       # number of overall misses
system.l2.overall_misses::total                362238                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     38358000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  28314073000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28352431000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     38358000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  28314073000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28352431000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          580                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       366725                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               367305                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          580                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       366725                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              367305                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.846552                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.986426                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.986205                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.846552                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.986426                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.986205                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78122.199593                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78270.374046                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78270.173201                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78122.199593                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78270.374046                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78270.173201                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              357508                       # number of writebacks
system.l2.writebacks::total                    357508                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       361747                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            362238                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       361747                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           362238                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     33448000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  24696603000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24730051000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     33448000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  24696603000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24730051000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.846552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.986426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.986205                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.846552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.986426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.986205                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68122.199593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68270.374046                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68270.173201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68122.199593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68270.374046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68270.173201                       # average overall mshr miss latency
system.l2.replacements                         358284                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       364314                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           364314                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       364314                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       364314                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          422                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              422                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          422                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          422                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          765                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   765                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       361067                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              361067                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  28260316000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28260316000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       361832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            361832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.997886                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997886                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78268.897462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78268.897462                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       361067                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         361067                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  24649646000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24649646000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.997886                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997886                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68268.897462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68268.897462                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     38358000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38358000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          580                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            580                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.846552                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.846552                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78122.199593                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78122.199593                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          491                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          491                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     33448000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33448000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.846552                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.846552                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68122.199593                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68122.199593                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4213                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4213                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          680                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             680                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     53757000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     53757000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         4893                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4893                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.138974                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.138974                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 79054.411765                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79054.411765                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     46957000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     46957000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.138974                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.138974                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 69054.411765                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69054.411765                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  36288408500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4280.586895                       # Cycle average of tags in use
system.l2.tags.total_refs                      741358                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    366225                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.024324                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.939889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       938.241793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2485.814290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    62.468760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   792.122164                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.114531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.303444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.007626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.096695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.522533                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7941                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          911                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4504                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2513                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.969360                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6237825                       # Number of tag accesses
system.l2.tags.data_accesses                  6237825                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36288408500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    357508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    361747.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001581359750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22340                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22340                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1067855                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             336298                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      362238                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     357508                       # Number of write requests accepted
system.mem_ctrls.readBursts                    362238                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   357508                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                362238                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               357508                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  361994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        22340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.211773                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.050864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.264744                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         22307     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             4      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1      0.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             3      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             2      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      0.00%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            2      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22340                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.067204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22316     99.89%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               23      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22340                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                23183232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22880512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    657.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   35247658500                       # Total gap between requests
system.mem_ctrls.avgGap                      48972.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        31424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     23151808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     22879296                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 891332.653648692416                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 656694324.764671206474                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 648964600.855839967728                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          491                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       361747                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       357508                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     13263500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   9765697750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 869143410750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     27013.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     26995.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2431115.98                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        31424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     23151808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      23183232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        31424                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        31424                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     22880512                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     22880512                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          491                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       361747                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         362238                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       357508                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        357508                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       891333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    656694325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        657585657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       891333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       891333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    648999092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       648999092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    648999092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       891333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    656694325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1306584750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               362238                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              357489                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        22571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        22647                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        22601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        22593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22611                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        22500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        22658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        22754                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        22823                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        22744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        22694                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        22686                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        22654                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        22536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        22570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        22335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        22366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        22334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        22334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        22342                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        22349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        22328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        22330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        22330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        22346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        22398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        22330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        22356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        22341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        22331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        22339                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2986998750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1811190000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9778961250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8245.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26995.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              313680                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             308836                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.60                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.39                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        97211                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   473.840697                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   440.334980                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   115.157561                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5084      5.23%      5.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1537      1.58%      6.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2510      2.58%      9.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5468      5.62%     15.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        82395     84.76%     99.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           28      0.03%     99.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           20      0.02%     99.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           21      0.02%     99.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          148      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        97211                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              23183232                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           22879296                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              657.585657                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              648.964601                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.21                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  36288408500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       345904440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       183852570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1290747780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     932907960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2782475280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  14080679220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1680528960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   21297096210                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   604.085962                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4255452750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1177020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  29822602750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       348182100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       185063175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1295631540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     933184620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2782475280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13988833410                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1757868480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   21291238605                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   603.919813                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4455432750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1177020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  29622622750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  36288408500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1171                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       357508                       # Transaction distribution
system.membus.trans_dist::CleanEvict              612                       # Transaction distribution
system.membus.trans_dist::ReadExReq            361067                       # Transaction distribution
system.membus.trans_dist::ReadExResp           361067                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1171                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1082596                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1082596                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1082596                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     46063744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     46063744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                46063744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            362238                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  362238    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              362238                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  36288408500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          2330495500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1911453000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         4668698                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      4257838                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       134329                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      4108421                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         4107430                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.975879                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           16964                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        18457                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        15349                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         3108                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          871                       # Number of mispredicted indirect branches.
system.switch_cpus.branchPred.tage.longestMatchProviderCorrect       410502                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.altMatchProviderCorrect        33729                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect        12199                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalProviderCorrect       615442                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.longestMatchProviderWrong        89531                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.altMatchProviderWrong        20975                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong         8125                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalProviderWrong        12857                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.altMatchProviderWouldHaveHit        27655                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.longestMatchProviderWouldHaveHit        16287                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::1       201432                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::2       195889                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::3       112817                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::4        38952                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::5         3623                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::6         1232                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::7          792                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.altMatchProvider::0       283379                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::1       173012                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::2        77809                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::3        17433                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::4         1690                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::5          758                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::6          656                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.commit.commitSquashedInsts     26363842                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          125                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       134077                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     67106623                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.232788                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.090021                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     62359888     92.93%     92.93% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1595195      2.38%     95.30% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       964964      1.44%     96.74% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       745961      1.11%     97.85% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       251383      0.37%     98.23% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       125484      0.19%     98.41% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       112830      0.17%     98.58% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        58638      0.09%     98.67% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       892280      1.33%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     67106623                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000001                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       15621644                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             2595425                       # Number of memory references committed
system.switch_cpus.commit.loads               1593724                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  24                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1415906                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating              83836                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            15601961                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls          9655                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass        19201      0.12%      0.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     12750913     81.62%     81.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult       255685      1.64%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            7      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd          164      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu           38      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt           16      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc          195      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      1552130      9.94%     93.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       959935      6.14%     99.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        41594      0.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        41766      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     15621644                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       892280                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          1947559                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      60735503                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           6687853                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        859439                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         241273                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      3667263                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred           381                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       44312874                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          1766                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             4337123                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             3644414                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                   225                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses               2052601                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36288408500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      2378353                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               29897350                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             4668698                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      4139743                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              67850674                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          483292                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          127                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          805                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           2257365                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         39282                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     70471632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.704953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.099512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         60762577     86.22%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          2715123      3.85%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           328396      0.47%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           546966      0.78%     91.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           441113      0.63%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           603555      0.86%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           217691      0.31%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           271697      0.39%     93.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          4584514      6.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     70471632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.066213                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.424015                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             2257494                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                   169                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36288408500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              272899                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         3014186                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         2233                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         1187                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        2948196                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             31                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  36288408500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         241273                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          2357761                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        59180366                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           7122929                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1569298                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       43278277                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        269634                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         685701                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents            596                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         558348                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     56974704                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups           104497164                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         65995577                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            421069                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21895928                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         35078717                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           2758217                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                106820022                       # The number of ROB reads
system.switch_cpus.rob.writes                87336530                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           15621644                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp              5473                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       721822                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          423                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3186                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           361832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          361832                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           580                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4893                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1583                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1100174                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1101757                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        64192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     46786496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               46850688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          358284                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22880512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           725589                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000236                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015350                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 725418     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    171      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             725589                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  36288408500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          731963000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            870000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         550087500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
