$date
	Thu Sep  5 10:56:59 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Dpram_tb $end
$var wire 16 ! output_data_p2 [15:0] $end
$var wire 16 " output_data_p1 [15:0] $end
$var reg 10 # add_read_p1 [9:0] $end
$var reg 10 $ add_read_p2 [9:0] $end
$var reg 10 % add_write_p1 [9:0] $end
$var reg 10 & add_write_p2 [9:0] $end
$var reg 1 ' clk $end
$var reg 16 ( input_data_p1 [15:0] $end
$var reg 16 ) input_data_p2 [15:0] $end
$var reg 1 * re_p1 $end
$var reg 1 + re_p2 $end
$var reg 1 , we_p1 $end
$var reg 1 - we_p2 $end
$scope module uut $end
$var wire 10 . add_read_p1 [9:0] $end
$var wire 10 / add_read_p2 [9:0] $end
$var wire 10 0 add_write_p1 [9:0] $end
$var wire 10 1 add_write_p2 [9:0] $end
$var wire 1 ' clk $end
$var wire 16 2 input_data_p1 [15:0] $end
$var wire 16 3 input_data_p2 [15:0] $end
$var wire 1 * re_p1 $end
$var wire 1 + re_p2 $end
$var wire 1 , we_p1 $end
$var wire 1 - we_p2 $end
$var reg 16 4 output_data_p1 [15:0] $end
$var reg 16 5 output_data_p2 [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 5
bx 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
0-
0,
0+
0*
b0 )
b0 (
0'
b0 &
b0 %
b0 $
b0 #
bx "
bx !
$end
#5
1'
#10
0'
1,
b1010101010101010 (
b1010101010101010 2
b1 %
b1 0
#15
1'
#20
0'
1*
b1 #
b1 .
0,
#25
b1010101010101010 "
b1010101010101010 4
1'
#30
0'
1-
b101010101010101 )
b101010101010101 3
b10 &
b10 1
0*
#35
1'
#40
0'
1+
b10 $
b10 /
0-
#45
b101010101010101 !
b101010101010101 5
1'
#50
0'
1,
b1001000110100 (
b1001000110100 2
b11 %
b11 0
0+
#55
1'
#60
0'
1+
b11 $
b11 /
0,
#65
b1001000110100 !
b1001000110100 5
1'
#70
0'
1-
b101011001111000 )
b101011001111000 3
b100 &
b100 1
0+
#75
1'
#80
0'
1*
b100 #
b100 .
0-
#85
b101011001111000 "
b101011001111000 4
1'
#90
0'
1-
1,
b1101111011110000 )
b1101111011110000 3
b1001101010111100 (
b1001101010111100 2
b101 &
b101 1
b101 %
b101 0
0*
#95
1'
#100
0'
1*
b101 #
b101 .
0-
0,
#105
b1101111011110000 "
b1101111011110000 4
1'
#110
0'
0*
#115
1'
#120
0'
#125
1'
#130
0'
