module datapath(input logic LD_MAR, LD_MDR, LD_IR, LD_BEN, LD_CC, LD_REG, LD_PC, LD_LED, 
	GatePC, GateMDR, GateALU, GateMARMUX,
	SR2MUX, ADDR1MUX, MARMUX,
	BEN, MIO_EN, DRMUX, SR1MUX,
	input logic [1:0] PCMUX, ADDR2MUX, ALUK,
	input logic [15:0] MDR_In,
	input logic [15:0] MAR, MDR, IR,
	output logic [15:0] MAR_Out, MDR_Out, IR_Out, PC_Out);
	
	reg_16 reg_PC(.Clk(Clk), .Reset(Reset), 
	reg_16 reg_MAR(.Clk(Clk), .Reset(Reset),Load(LD_MAR), .D(MAR), .Data_Out(MAR_Out));
	reg_16 reg_MDR(.Clk(Clk), .Reset(Reset),Load(LD_MDR), .D(MDR), .Data_Out(MDR_Out);
	reg_16 reg_IR(.Clk(Clk), .Reset(Reset), .Load(LD_IR), .D(IR), .Data_Out(IR_Out));
	
	
endmodule 