FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Machine dependent access functions for RTC registers.
 */
#ifndef __ASM_SPARC_MC146818RTC_H
/* bench 13034.1.0 d8b82daba51d */
/* bench 13034.1.1 971953c110f6 */
/* bench 13034.1.2 93b332be37e6 */
/* bench 22185.1.0 4cd6a961a627 */
/* bench 22185.1.1 2d937b5dcba3 */
/* bench 22185.1.2 48343e601565 */
/* bench 8726.1.2 ea3890e4f765 */
/* bench 8726.1.3 dde54b0bfefc */
/* bench 8726.1.4 19585bcfaed0 */
/* bench 8726.1.5 46219e49133c */
/* bench 8726.1.6 39372007fd92 */
#include <asm/io.h>

#ifndef RTC_PORT
#define RTC_PORT(x)	(0x70 + (x))
#define RTC_ALWAYS_BCD	1	/* RTC operates in binary mode */
#endif

/*
 * The yet supported machines all access the RTC index register via
 * an ISA port access but the way to access the date register differs ...
 */
#define CMOS_READ(addr) ({ \
outb_p((addr),RTC_PORT(0)); \
inb_p(RTC_PORT(1)); \
})
#define CMOS_WRITE(val, addr) ({ \
outb_p((addr),RTC_PORT(0)); \
outb_p((val),RTC_PORT(1)); \
})

#define RTC_IRQ 8

#endif /* __ASM_SPARC_MC146818RTC_H */
