// Seed: 1865168711
module module_0 (
    input  tri   id_0,
    input  tri   id_1,
    input  wire  id_2,
    output uwire id_3,
    output wire  id_4,
    input  tri1  id_5,
    input  uwire id_6
);
  wire id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd76
) (
    output tri1  id_0,
    input  uwire id_1,
    output uwire _id_2,
    output wand  id_3,
    input  tri1  id_4
);
  logic id_6[-1 : id_2];
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_0,
      id_0,
      id_1,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_3 = 32'd36
) (
    input tri0 id_0,
    input wand id_1,
    input wand id_2,
    input supply1 _id_3,
    output tri id_4,
    input wand id_5
);
  logic [id_3 : 1] id_7 = id_5, id_8;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5,
      id_4,
      id_4,
      id_0,
      id_1
  );
  assign modCall_1.id_2 = 0;
  assign id_4 = 1'b0;
  logic id_9 = 1;
  assign id_4 = id_5;
  wire  id_10;
  logic id_11;
  logic id_12;
  assign id_9 = 1;
endmodule
