// Seed: 35631871
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  supply0 id_5;
  always @(negedge id_2) begin
    if (1'b0 == id_5) begin
      id_3 = 1;
    end
  end
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input wand id_2,
    input tri1 id_3,
    output supply0 id_4,
    output supply1 id_5
    , id_35,
    output wire id_6,
    input supply1 id_7,
    input supply1 id_8,
    input wand id_9,
    input tri id_10,
    output uwire id_11,
    output supply1 id_12,
    input uwire id_13,
    input wand id_14,
    input tri1 id_15,
    input tri1 id_16,
    output supply0 id_17,
    input supply0 id_18,
    input wor id_19,
    input tri1 id_20,
    input supply0 id_21,
    input wand id_22,
    output wand id_23,
    output wor id_24,
    output tri0 id_25,
    inout uwire id_26,
    input wor id_27,
    input uwire id_28,
    inout wor id_29,
    input supply1 id_30,
    input wor id_31,
    input wor id_32,
    output wire id_33
    , id_36
);
  tri id_37 = 1;
  module_0(
      id_36, id_35, id_37, id_37
  );
endmodule
