QuestaSim-64 vopt 2023.1 Compiler 2023.01 Jan 23 2023
Start time: 02:35:46 on May 30,2023
vopt tb -o design_unit 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading module M
-- Loading interface I
** Warning: testbench/tb.sv(3): (vopt-2685) [TFMPC] - Too few port connections for 'u_DUT'.  Expected 4, found 0.
Optimizing 6 design-units (inlining 10/11 module instances):
-- Optimizing package assign_arrayofSVI_inst_3_sv_unit(fast)
-- Inlining interface I(fast__1)
-- Inlining module M(fast)
-- Inlining module top(fast)
-- Optimizing module tb(fast)
-- Optimizing interface I(fast)
Optimized design name is design_unit
End time: 02:35:47 on May 30,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
