\hypertarget{_i2c_master_8h}{}\section{Wiring/\+I2c\+Master.h File Reference}
\label{_i2c_master_8h}\index{Wiring/\+I2c\+Master.\+h@{Wiring/\+I2c\+Master.\+h}}


Software I2\+C and hardware T\+W\+I library.  


{\ttfamily \#include \char`\"{}Wiring\+Framework\+Dependencies.\+h\char`\"{}}\\*
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{class_i2c_master_base}{I2c\+Master\+Base}
\begin{DoxyCompactList}\small\item\em Base class for \hyperlink{class_soft_i2c_master}{Soft\+I2c\+Master} and Twi\+Master. \end{DoxyCompactList}\item 
class \hyperlink{class_soft_i2c_master}{Soft\+I2c\+Master}
\begin{DoxyCompactList}\small\item\em Software I2\+C master class. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t const \hyperlink{_i2c_master_8h_a5fda61ac3dc4babe7a0d1fa32c52b4a7}{I2\+C\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+U\+S\+E\+C} = 2
\item 
uint8\+\_\+t const \hyperlink{_i2c_master_8h_a9940d1a241153c1bf226cc1da0cda2f2}{I2\+C\+\_\+\+R\+E\+A\+D} = 1
\item 
uint8\+\_\+t const \hyperlink{_i2c_master_8h_aa87872a28a90de0efe65ed91277bd9fa}{I2\+C\+\_\+\+W\+R\+I\+T\+E} = 0
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Software I2\+C and hardware T\+W\+I library. 



\subsection{Variable Documentation}
\hypertarget{_i2c_master_8h_a5fda61ac3dc4babe7a0d1fa32c52b4a7}{}\index{I2c\+Master.\+h@{I2c\+Master.\+h}!I2\+C\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+U\+S\+E\+C@{I2\+C\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+U\+S\+E\+C}}
\index{I2\+C\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+U\+S\+E\+C@{I2\+C\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+U\+S\+E\+C}!I2c\+Master.\+h@{I2c\+Master.\+h}}
\subsubsection[{I2\+C\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+U\+S\+E\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t const I2\+C\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+U\+S\+E\+C = 2}\label{_i2c_master_8h_a5fda61ac3dc4babe7a0d1fa32c52b4a7}
Delay used for software I2\+C \hypertarget{_i2c_master_8h_a9940d1a241153c1bf226cc1da0cda2f2}{}\index{I2c\+Master.\+h@{I2c\+Master.\+h}!I2\+C\+\_\+\+R\+E\+A\+D@{I2\+C\+\_\+\+R\+E\+A\+D}}
\index{I2\+C\+\_\+\+R\+E\+A\+D@{I2\+C\+\_\+\+R\+E\+A\+D}!I2c\+Master.\+h@{I2c\+Master.\+h}}
\subsubsection[{I2\+C\+\_\+\+R\+E\+A\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t const I2\+C\+\_\+\+R\+E\+A\+D = 1}\label{_i2c_master_8h_a9940d1a241153c1bf226cc1da0cda2f2}
Bit to or with address for read start and read restart \hypertarget{_i2c_master_8h_aa87872a28a90de0efe65ed91277bd9fa}{}\index{I2c\+Master.\+h@{I2c\+Master.\+h}!I2\+C\+\_\+\+W\+R\+I\+T\+E@{I2\+C\+\_\+\+W\+R\+I\+T\+E}}
\index{I2\+C\+\_\+\+W\+R\+I\+T\+E@{I2\+C\+\_\+\+W\+R\+I\+T\+E}!I2c\+Master.\+h@{I2c\+Master.\+h}}
\subsubsection[{I2\+C\+\_\+\+W\+R\+I\+T\+E}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t const I2\+C\+\_\+\+W\+R\+I\+T\+E = 0}\label{_i2c_master_8h_aa87872a28a90de0efe65ed91277bd9fa}
Bit to or with address for write start and write restart 