{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684201844941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684201844944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 13:50:44 2023 " "Processing started: Tue May 16 13:50:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684201844944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1684201844944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta flappy_birdv2 -c flappy_birdv2 " "Command: quartus_sta flappy_birdv2 -c flappy_birdv2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1684201844944 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1684201845092 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1684201846092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1684201846092 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1684201846128 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1684201846128 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "flappy_birdv2.sdc " "Synopsys Design Constraints File file not found: 'flappy_birdv2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1684201846627 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201846627 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1684201846630 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1684201846630 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1684201846630 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684201846630 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201846632 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:inst5\|vert_sync_out VGA_SYNC:inst5\|vert_sync_out " "create_clock -period 1.000 -name VGA_SYNC:inst5\|vert_sync_out VGA_SYNC:inst5\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684201846633 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MOUSE:inst4\|MOUSE_CLK_FILTER MOUSE:inst4\|MOUSE_CLK_FILTER " "create_clock -period 1.000 -name MOUSE:inst4\|MOUSE_CLK_FILTER MOUSE:inst4\|MOUSE_CLK_FILTER" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684201846633 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684201846633 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684201846639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684201846639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684201846639 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1684201846639 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1684201846642 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684201846856 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1684201846858 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1684201846948 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684201847221 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684201847221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.025 " "Worst-case setup slack is -11.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.025           -1966.109 VGA_SYNC:inst5\|vert_sync_out  " "  -11.025           -1966.109 VGA_SYNC:inst5\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.916            -283.181 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -7.916            -283.181 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.663             -77.885 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.663             -77.885 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201847250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.835 " "Worst-case hold slack is -0.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.835              -8.066 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.835              -8.066 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.038 VGA_SYNC:inst5\|vert_sync_out  " "   -0.038              -0.038 VGA_SYNC:inst5\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "    0.801               0.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201847292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.781 " "Worst-case recovery slack is -6.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.781            -104.637 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -6.781            -104.637 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201847319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.478 " "Worst-case removal slack is 5.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.478               0.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "    5.478               0.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201847344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -239.263 VGA_SYNC:inst5\|vert_sync_out  " "   -0.538            -239.263 VGA_SYNC:inst5\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -29.165 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -0.538             -29.165 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.731               0.000 CLOCK_50  " "    9.731               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.268               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.268               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201847372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201847372 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1684201847415 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1684201847444 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1684201848460 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684201848701 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684201848701 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684201848701 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1684201848701 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684201848902 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684201848954 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684201848954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.166 " "Worst-case setup slack is -11.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201848981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201848981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.166           -1962.286 VGA_SYNC:inst5\|vert_sync_out  " "  -11.166           -1962.286 VGA_SYNC:inst5\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201848981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.885            -277.834 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -7.885            -277.834 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201848981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.206             -70.426 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.206             -70.426 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201848981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201848981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.039 " "Worst-case hold slack is -1.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201849031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201849031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.039             -10.477 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.039             -10.477 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201849031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 VGA_SYNC:inst5\|vert_sync_out  " "    0.083               0.000 VGA_SYNC:inst5\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201849031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "    0.818               0.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201849031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201849031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.737 " "Worst-case recovery slack is -6.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201849060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201849060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.737            -103.941 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -6.737            -103.941 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201849060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201849060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.608 " "Worst-case removal slack is 5.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201849091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201849091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.608               0.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "    5.608               0.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201849091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201849091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201849123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201849123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -234.523 VGA_SYNC:inst5\|vert_sync_out  " "   -0.538            -234.523 VGA_SYNC:inst5\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201849123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -28.975 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -0.538             -28.975 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201849123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201849123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.741               0.000 CLOCK_50  " "    9.741               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201849123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.185               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.185               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201849123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201849123 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1684201849171 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1684201849473 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1684201850367 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684201850685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684201850685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684201850685 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1684201850685 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684201850890 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684201850899 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684201850899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.343 " "Worst-case setup slack is -5.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201850924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201850924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.343            -970.758 VGA_SYNC:inst5\|vert_sync_out  " "   -5.343            -970.758 VGA_SYNC:inst5\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201850924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.582            -124.702 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -3.582            -124.702 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201850924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.564             -49.142 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.564             -49.142 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201850924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201850924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.357 " "Worst-case hold slack is -0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201850959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201850959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.357              -2.827 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.357              -2.827 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201850959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -0.421 VGA_SYNC:inst5\|vert_sync_out  " "   -0.089              -0.421 VGA_SYNC:inst5\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201850959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "    0.414               0.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201850959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201850959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.978 " "Worst-case recovery slack is -2.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201850989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201850989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.978             -45.427 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -2.978             -45.427 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201850989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201850989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.634 " "Worst-case removal slack is 2.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.634               0.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "    2.634               0.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201851072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.103 " "Worst-case minimum pulse width slack is -0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103              -5.320 VGA_SYNC:inst5\|vert_sync_out  " "   -0.103              -5.320 VGA_SYNC:inst5\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "    0.099               0.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.554               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.554               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201851142 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1684201851232 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684201851521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684201851521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684201851521 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1684201851521 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684201851731 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684201851741 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684201851741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.730 " "Worst-case setup slack is -4.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.730            -847.835 VGA_SYNC:inst5\|vert_sync_out  " "   -4.730            -847.835 VGA_SYNC:inst5\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.407            -118.863 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -3.407            -118.863 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.806             -38.516 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.806             -38.516 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201851766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.508 " "Worst-case hold slack is -0.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.508              -4.699 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.508              -4.699 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053              -0.153 VGA_SYNC:inst5\|vert_sync_out  " "   -0.053              -0.153 VGA_SYNC:inst5\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "    0.374               0.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201851800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.870 " "Worst-case recovery slack is -2.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.870             -43.963 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -2.870             -43.963 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201851824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.605 " "Worst-case removal slack is 2.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.605               0.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "    2.605               0.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201851871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.043 " "Worst-case minimum pulse width slack is -0.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043              -1.173 VGA_SYNC:inst5\|vert_sync_out  " "   -0.043              -1.173 VGA_SYNC:inst5\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "    0.099               0.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.546               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.546               0.000 inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684201851906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684201851906 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684201854044 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684201854045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5130 " "Peak virtual memory: 5130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684201854572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 13:50:54 2023 " "Processing ended: Tue May 16 13:50:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684201854572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684201854572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684201854572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1684201854572 ""}
