Project Information                          z:\cst231takehome\elevatorbad.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 03/17/2003 16:51:17

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

elevatorbad
      EPM7064LC44-7        10       14       0      47      21          73 %
elevatorbad1
      EPM7096LC68-7        15       14       0      81      22          84 %

TOTAL:                     25       28       0      128     43          80 %

User Pins:                 8        14       0  



Project Information                          z:\cst231takehome\elevatorbad.rpt

** PROJECT COMPILATION MESSAGES **

Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box
Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Information                          z:\cst231takehome\elevatorbad.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'clk' chosen for auto global Clock


Project Information                          z:\cst231takehome\elevatorbad.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'UD'
Connect: {elevatorbad@34,elevatorbad1@12}

For node name ':1691'
Connect: {elevatorbad1@36,elevatorbad@21}

For node name ':140'
Connect: {elevatorbad1@40,elevatorbad@6}

For node name ':1692'
Connect: {elevatorbad1@39,elevatorbad@5}

For node name 'countup2'
Connect: {elevatorbad@20,elevatorbad1@7}

For node name 'countup0'
Connect: {elevatorbad@27,elevatorbad1@13}

For node name 'countup1'
Connect: {elevatorbad@28,elevatorbad1@8}

For node name ':139'
Connect: {elevatorbad1@44,elevatorbad@7}

For node name ':138'
Connect: {elevatorbad1@41,elevatorbad@8}

For node name ':1690'
Connect: {elevatorbad1@37,elevatorbad@4}

For node name 'move0'
Connect: {elevatorbad@33,elevatorbad1@65}

For node name 'move1'
Connect: {elevatorbad1@56,elevatorbad@11}

For node name 'CD'
Connect: {elevatorbad1@15,elevatorbad@12}

For node name 'reset'
Connect: {elevatorbad1@4,elevatorbad@9}

For node name 'state0'
Connect: {elevatorbad@19,elevatorbad1@9}

For node name 'state1'
Connect: {elevatorbad@25,elevatorbad1@10}

For node name 'clk'
Connect: {elevatorbad@43,elevatorbad1@67}


Project Information                          z:\cst231takehome\elevatorbad.rpt

** FILE HIERARCHY **



|lpm_add_sub:2845|
|lpm_add_sub:2845|addcore:adder|
|lpm_add_sub:2845|addcore:adder|addcore:adder0|
|lpm_add_sub:2845|altshift:result_ext_latency_ffs|
|lpm_add_sub:2845|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2845|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2846|
|lpm_add_sub:2846|addcore:adder|
|lpm_add_sub:2846|addcore:adder|addcore:adder0|
|lpm_add_sub:2846|altshift:result_ext_latency_ffs|
|lpm_add_sub:2846|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2846|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2847|
|lpm_add_sub:2847|addcore:adder|
|lpm_add_sub:2847|addcore:adder|addcore:adder0|
|lpm_add_sub:2847|altshift:result_ext_latency_ffs|
|lpm_add_sub:2847|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2847|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2848|
|lpm_add_sub:2848|addcore:adder|
|lpm_add_sub:2848|addcore:adder|addcore:adder0|
|lpm_add_sub:2848|altshift:result_ext_latency_ffs|
|lpm_add_sub:2848|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2848|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2849|
|lpm_add_sub:2849|addcore:adder|
|lpm_add_sub:2849|addcore:adder|addcore:adder0|
|lpm_add_sub:2849|altshift:result_ext_latency_ffs|
|lpm_add_sub:2849|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2849|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2850|
|lpm_add_sub:2850|addcore:adder|
|lpm_add_sub:2850|addcore:adder|addcore:adder0|
|lpm_add_sub:2850|altshift:result_ext_latency_ffs|
|lpm_add_sub:2850|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2850|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2851|
|lpm_add_sub:2851|addcore:adder|
|lpm_add_sub:2851|addcore:adder|addcore:adder0|
|lpm_add_sub:2851|altshift:result_ext_latency_ffs|
|lpm_add_sub:2851|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2851|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2852|
|lpm_add_sub:2852|addcore:adder|
|lpm_add_sub:2852|addcore:adder|addcore:adder0|
|lpm_add_sub:2852|altshift:result_ext_latency_ffs|
|lpm_add_sub:2852|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2852|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2853|
|lpm_add_sub:2853|addcore:adder|
|lpm_add_sub:2853|addcore:adder|addcore:adder0|
|lpm_add_sub:2853|altshift:result_ext_latency_ffs|
|lpm_add_sub:2853|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2853|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2854|
|lpm_add_sub:2854|addcore:adder|
|lpm_add_sub:2854|addcore:adder|addcore:adder0|
|lpm_add_sub:2854|altshift:result_ext_latency_ffs|
|lpm_add_sub:2854|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2854|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2855|
|lpm_add_sub:2855|addcore:adder|
|lpm_add_sub:2855|addcore:adder|addcore:adder0|
|lpm_add_sub:2855|altshift:result_ext_latency_ffs|
|lpm_add_sub:2855|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2855|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2856|
|lpm_add_sub:2856|addcore:adder|
|lpm_add_sub:2856|addcore:adder|addcore:adder0|
|lpm_add_sub:2856|altshift:result_ext_latency_ffs|
|lpm_add_sub:2856|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2856|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2857|
|lpm_add_sub:2857|addcore:adder|
|lpm_add_sub:2857|addcore:adder|addcore:adder0|
|lpm_add_sub:2857|altshift:result_ext_latency_ffs|
|lpm_add_sub:2857|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2857|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2858|
|lpm_add_sub:2858|addcore:adder|
|lpm_add_sub:2858|addcore:adder|addcore:adder0|
|lpm_add_sub:2858|altshift:result_ext_latency_ffs|
|lpm_add_sub:2858|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2858|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2859|
|lpm_add_sub:2859|addcore:adder|
|lpm_add_sub:2859|addcore:adder|addcore:adder0|
|lpm_add_sub:2859|altshift:result_ext_latency_ffs|
|lpm_add_sub:2859|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2859|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2860|
|lpm_add_sub:2860|addcore:adder|
|lpm_add_sub:2860|addcore:adder|addcore:adder0|
|lpm_add_sub:2860|altshift:result_ext_latency_ffs|
|lpm_add_sub:2860|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2860|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2861|
|lpm_add_sub:2861|addcore:adder|
|lpm_add_sub:2861|addcore:adder|addcore:adder0|
|lpm_add_sub:2861|altshift:result_ext_latency_ffs|
|lpm_add_sub:2861|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2861|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2862|
|lpm_add_sub:2862|addcore:adder|
|lpm_add_sub:2862|addcore:adder|addcore:adder0|
|lpm_add_sub:2862|altshift:result_ext_latency_ffs|
|lpm_add_sub:2862|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2862|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2863|
|lpm_add_sub:2863|addcore:adder|
|lpm_add_sub:2863|addcore:adder|addcore:adder0|
|lpm_add_sub:2863|altshift:result_ext_latency_ffs|
|lpm_add_sub:2863|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2863|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2864|
|lpm_add_sub:2864|addcore:adder|
|lpm_add_sub:2864|addcore:adder|addcore:adder0|
|lpm_add_sub:2864|altshift:result_ext_latency_ffs|
|lpm_add_sub:2864|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2864|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2865|
|lpm_add_sub:2865|addcore:adder|
|lpm_add_sub:2865|addcore:adder|addcore:adder0|
|lpm_add_sub:2865|altshift:result_ext_latency_ffs|
|lpm_add_sub:2865|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2865|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2866|
|lpm_add_sub:2866|addcore:adder|
|lpm_add_sub:2866|addcore:adder|addcore:adder0|
|lpm_add_sub:2866|altshift:result_ext_latency_ffs|
|lpm_add_sub:2866|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2866|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2867|
|lpm_add_sub:2867|addcore:adder|
|lpm_add_sub:2867|addcore:adder|addcore:adder0|
|lpm_add_sub:2867|altshift:result_ext_latency_ffs|
|lpm_add_sub:2867|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2867|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2868|
|lpm_add_sub:2868|addcore:adder|
|lpm_add_sub:2868|addcore:adder|addcore:adder0|
|lpm_add_sub:2868|altshift:result_ext_latency_ffs|
|lpm_add_sub:2868|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2868|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2869|
|lpm_add_sub:2869|addcore:adder|
|lpm_add_sub:2869|addcore:adder|addcore:adder0|
|lpm_add_sub:2869|altshift:result_ext_latency_ffs|
|lpm_add_sub:2869|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2869|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2870|
|lpm_add_sub:2870|addcore:adder|
|lpm_add_sub:2870|addcore:adder|addcore:adder0|
|lpm_add_sub:2870|altshift:result_ext_latency_ffs|
|lpm_add_sub:2870|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2870|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2871|
|lpm_add_sub:2871|addcore:adder|
|lpm_add_sub:2871|addcore:adder|addcore:adder0|
|lpm_add_sub:2871|altshift:result_ext_latency_ffs|
|lpm_add_sub:2871|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2871|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2872|
|lpm_add_sub:2872|addcore:adder|
|lpm_add_sub:2872|addcore:adder|addcore:adder0|
|lpm_add_sub:2872|altshift:result_ext_latency_ffs|
|lpm_add_sub:2872|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2872|altshift:oflow_ext_latency_ffs|


Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad

***** Logic for device 'elevatorbad' compiled without errors.




Device: EPM7064LC44-7

Device Options:
    Turbo Bit                                    = OFF
    Security Bit                                 = OFF

                                         R  R  
                                         E  E  
                                         S  S  
                 :  :                    E  E  
              :  1  1                    R  R  
              1  6  6  V  G  G  G  c  G  V  V  
              4  9  9  C  N  N  N  l  N  E  E  
              0  2  0  C  D  D  D  k  D  D  D  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
    :139 |  7                                39 | FI3 
    :138 |  8                                38 | FI2 
   reset |  9                                37 | FI1 
     GND | 10                                36 | FI4 
   move1 | 11                                35 | VCC 
      CD | 12         EPM7064LC44-7          34 | UD 
RESERVED | 13                                33 | move0 
RESERVED | 14                                32 | RESERVED 
     VCC | 15                                31 | RESERVED 
RESERVED | 16                                30 | GND 
RESERVED | 17                                29 | RESERVED 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              F  s  c  :  G  V  F  s  F  c  c  
              I  t  o  1  N  C  I  t  I  o  o  
              7  a  u  6  D  C  6  a  5  u  u  
                 t  n  9           t     n  n  
                 e  t  1           e     t  t  
                 0  u              1     u  u  
                    p                    p  p  
                    2                    0  1  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     0/16(  0%)   8/ 8(100%)   0/16(  0%)   0/36(  0%) 
B:    LC17 - LC32    16/16(100%)   4/ 8( 50%)  12/16( 75%)  26/36( 72%) 
C:    LC33 - LC48    15/16( 93%)   5/ 8( 62%)  16/16(100%)  27/36( 75%) 
D:    LC49 - LC64    16/16(100%)   6/ 8( 75%)  16/16(100%)  26/36( 72%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                            23/32     ( 71%)
Total logic cells used:                         47/64     ( 73%)
Total shareable expanders used:                 21/64     ( 32%)
Total Turbo logic cells used:                    0/64     (  0%)
Total shareable expanders not available (n/a):  23/64     ( 35%)
Average fan-in:                                  9.34
Total fan-in:                                   439

Total input pins required:                      10
Total output pins required:                     14
Total bidirectional pins required:               0
Total logic cells required:                     47
Total flipflops required:                       21
Total product terms required:                  220
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          20

Synthesized logic cells:                        24/  64   ( 37%)



Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  12    (1)  (A)      INPUT    s          0      0   0    0    0   10   25  CD
  43      -   -       INPUT  G            0      0   0    0    0    0    0  clk
  11    (3)  (A)      INPUT    s          0      0   0    0    0    5   16  move1
   9    (4)  (A)      INPUT               0      0   0    0    0   10   23  reset
   8    (5)  (A)      INPUT    s          0      0   0    0    0    3   15  :138
   7    (8)  (A)      INPUT    s          0      0   0    0    0    2   15  :139
   6   (11)  (A)      INPUT    s          0      0   0    0    0    3   19  :140
   4   (16)  (A)      INPUT    s          0      0   0    0    0    3   16  :1690
  21   (17)  (B)      INPUT    s          0      0   0    0    0    3   14  :1691
   5   (14)  (A)      INPUT    s          0      0   0    0    0    3   20  :1692


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  27     37    C         FF   +           0      0   0    6    6    1    8  countup0 (:675)
  28     40    C         FF   +           0      0   0    0    7    2    8  countup1 (:674)
  20     19    B         FF   +           1      0   0    5    8    3   15  countup2 (:673)
  37     53    D         FF   +           0      0   0    2    3    0    0  FI1
  38     56    D         FF   +           0      0   0    2    3    0    0  FI2
  39     57    D         FF   +           0      0   0    2    3    0    0  FI3
  36     52    D         FF   +           0      0   0    2    3    0    0  FI4
  26     36    C         FF   +           0      0   0    2    3    0    0  FI5
  24     33    C         FF   +           0      0   0    2    3    0    0  FI6
  18     21    B         FF   +           0      0   0    2    3    0    0  FI7
  33     49    D         FF   +           4      0   0    7    9    4   17  move0 (:897)
  19     20    B         FF   +           0      0   0    0    4   12   30  state0 (:2189)
  25     35    C         FF   +           5      0   1    7    7   12   30  state1 (:2188)
  34     51    D         FF   +           0      0   0    3    5    6   20  UD


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     23    B        OR2    s          0      0   0    3    4    1    0  ~54~1
 (29)    41    C        OR2        !      0      0   0    0    3    1    0  :628
   -     43    C        OR2               0      0   0    1    3    1    3  :629
   -     54    D        OR2    s          1      0   1    7    4    1    0  ~670~1
   -     55    D        OR2    s          1      0   1    7    5    1    0  ~670~2
   -     45    C        OR2    s          1      0   1    7    5    1    0  ~670~3
   -     63    D        OR2    s   !      7      1   1    9    4    1    1  ~671~1
 (16)    25    B        OR2    s          1      0   1    6    4    0    1  ~671~2
 (41)    64    D        OR2    s          1      0   1    7    3    0    1  ~671~3
 (13)    32    B        OR2    s          1      0   1    4    4    0    1  ~671~4
   -     29    B        OR2    s          0      0   0    2    6    1    1  ~671~5
   -     28    B        OR2    s          1      0   1    3    4    0    1  ~671~6
 (21)    17    B        OR2    s   !      2      0   1    9    4    1    0  ~671~7
   -     39    C        OR2    s          1      0   1    6    8    0    1  ~672~1
   -     38    C        OR2    s          1      0   1    7    6    0    1  ~672~2
   -     34    C        OR2    s          1      0   1    7    6    1    0  ~672~3
   -     22    B        OR2    s          1      0   1    6    5    1    0  ~895~1
   -     18    B        OR2    s          1      0   1    5    5    1    0  ~895~2
   -     27    B        OR2    s          1      0   1    4    7    1    0  ~895~3
   -     26    B        OR2    s          1      0   1    7    5    1    0  ~895~4
   -     59    D        OR2    s          1      0   1    8    4    1    0  ~895~5
   -     50    D        OR2    s          1      0   1    9    4    1    0  ~895~6
 (17)    24    B        OR2    s          1      0   1    4    5    1    0  ~1766~1
   -     31    B        OR2    s          1      0   1    3    3    1    0  ~1766~2
   -     47    C        OR2    s   !      4      0   1    9    7    1    0  ~2187~1
 (31)    46    C        OR2    s          3      1   1    9    7    1    0  ~2187~2
 (14)    30    B       DFFE   +           0      0   0    2    3    1    1  TFI7 (:2719)
   -     44    C       DFFE   +           0      0   0    2    3    1    1  TFI6 (:2720)
   -     42    C       DFFE   +           0      0   0    2    3    1    1  TFI5 (:2721)
 (40)    62    D       DFFE   +           0      0   0    2    3    1    1  TFI4 (:2722)
   -     61    D       DFFE   +           0      0   0    2    3    1    1  TFI3 (:2723)
   -     60    D       DFFE   +           0      0   0    2    3    1    1  TFI2 (:2724)
   -     58    D       DFFE   +           0      0   0    2    3    1    1  TFI1 (:2725)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC19 countup2
        | +----------------------------- LC21 FI7
        | | +--------------------------- LC20 state0
        | | | +------------------------- LC23 ~54~1
        | | | | +----------------------- LC25 ~671~2
        | | | | | +--------------------- LC32 ~671~4
        | | | | | | +------------------- LC29 ~671~5
        | | | | | | | +----------------- LC28 ~671~6
        | | | | | | | | +--------------- LC17 ~671~7
        | | | | | | | | | +------------- LC22 ~895~1
        | | | | | | | | | | +----------- LC18 ~895~2
        | | | | | | | | | | | +--------- LC27 ~895~3
        | | | | | | | | | | | | +------- LC26 ~895~4
        | | | | | | | | | | | | | +----- LC24 ~1766~1
        | | | | | | | | | | | | | | +--- LC31 ~1766~2
        | | | | | | | | | | | | | | | +- LC30 TFI7
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':
LC19 -> * - - - - - - - * * * * * * - - | - * * * | <-- countup2
LC20 -> * * * * * * * * * * * * * - * * | - * * * | <-- state0
LC25 -> - - - - - - * - - - - - - - - - | - * - - | <-- ~671~2
LC32 -> - - - - - - * - - - - - - - - - | - * - - | <-- ~671~4
LC28 -> - - - - - - - - * - - - - - - - | - * - - | <-- ~671~6
LC30 -> - * - - - - - - - - - - - - - * | - * - - | <-- TFI7

Pin
12   -> - * - - * - - - * - * - * * * * | - * * * | <-- CD
43   -> - - - - - - - - - - - - - - - - | - - - - | <-- clk
11   -> * - - * - * - * * * * - - - - - | - * * * | <-- move1
9    -> - * - - * - - - * * - * * - * * | - * * * | <-- reset
8    -> * - - * * - - - * - - - * - - - | - * * * | <-- :138
7    -> * - - - - * * * * * * - - - * - | - * * * | <-- :139
6    -> - - - - * - - - * * * * * * - - | - * * * | <-- :140
4    -> * - - * * - - - * - - - * - - - | - * * * | <-- :1690
21   -> * - - - - * * * * * - * * * - - | - * * * | <-- :1691
5    -> - - - - * * - - * * * * * * - - | - * * * | <-- :1692
LC37 -> - - - - - - - * - - - * - * - - | - * * - | <-- countup0
LC40 -> - - - * - - - * - - - * - * - - | - * * - | <-- countup1
LC49 -> * - - * * * * - * * * * * - - - | - * * * | <-- move0
LC35 -> * * * * * * * * - * * * * * * * | - * * * | <-- state1
LC51 -> * - - - * * - - - * * * * * * - | - * * * | <-- UD
LC54 -> * - - - - - - - - - - - - - - - | - * - - | <-- ~670~1
LC55 -> * - - - - - - - - - - - - - - - | - * - - | <-- ~670~2
LC45 -> * - - - - - - - - - - - - - - - | - * - - | <-- ~670~3
LC64 -> - - - - - - * - - - - - - - - - | - * - - | <-- ~671~3
LC47 -> - - * - - - - - - - - - - - - - | - * - - | <-- ~2187~1
LC46 -> - - * - - - - - - - - - - - - - | - * - - | <-- ~2187~2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                       Logic cells placed in LAB 'C'
        +----------------------------- LC37 countup0
        | +--------------------------- LC40 countup1
        | | +------------------------- LC36 FI5
        | | | +----------------------- LC33 FI6
        | | | | +--------------------- LC35 state1
        | | | | | +------------------- LC41 :628
        | | | | | | +----------------- LC43 :629
        | | | | | | | +--------------- LC45 ~670~3
        | | | | | | | | +------------- LC39 ~672~1
        | | | | | | | | | +----------- LC38 ~672~2
        | | | | | | | | | | +--------- LC34 ~672~3
        | | | | | | | | | | | +------- LC47 ~2187~1
        | | | | | | | | | | | | +----- LC46 ~2187~2
        | | | | | | | | | | | | | +--- LC44 TFI6
        | | | | | | | | | | | | | | +- LC42 TFI5
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC37 -> - - - - * * * - * - - * * - - | - * * - | <-- countup0
LC40 -> - * - - * * * - - - - * * - - | - * * - | <-- countup1
LC35 -> * - * * * - - * * * * * * * * | - * * * | <-- state1
LC41 -> - * - - - - - - - - - - - - - | - - * - | <-- :628
LC43 -> * - - - - - - - * * * - - - - | - - * - | <-- :629
LC39 -> - - - - - - - - - * - - - - - | - - * - | <-- ~672~1
LC38 -> - - - - - - - - - - * - - - - | - - * - | <-- ~672~2
LC34 -> * - - - - - - - - - - - - - - | - - * - | <-- ~672~3
LC44 -> - - - * - - - - - - - - - * - | - - * - | <-- TFI6
LC42 -> - - * - - - - - - - - - - - * | - - * - | <-- TFI5

Pin
12   -> * - * * * - * - * * * * * * * | - * * * | <-- CD
43   -> - - - - - - - - - - - - - - - | - - - - | <-- clk
11   -> * - - - * - - * * * * * * - - | - * * * | <-- move1
9    -> * - * * * - - - - * * * * * * | - * * * | <-- reset
8    -> - - - - - - - * * * - * * - - | - * * * | <-- :138
7    -> - - - - * - - * - - * * * - - | - * * * | <-- :139
6    -> * - - - * - - * * * * * * - - | - * * * | <-- :140
4    -> - - - - - - - * * * * * * - - | - * * * | <-- :1690
21   -> * - - - * - - * - - - * * - - | - * * * | <-- :1691
5    -> * - - - * - - * * * * * * - - | - * * * | <-- :1692
LC19 -> - - - - * * * * - - - * * - - | - * * * | <-- countup2
LC49 -> * - - - * - - * * * * * * - - | - * * * | <-- move0
LC20 -> * - * * * - - * * * * * * * * | - * * * | <-- state0
LC51 -> * * - - * - - * * * * * * - - | - * * * | <-- UD
LC23 -> - * - - - - - - - - - - - - - | - - * - | <-- ~54~1
LC63 -> - * - - - - - - * - - - - - - | - - * - | <-- ~671~1
LC29 -> - * - - - - - - * - - - - - - | - - * - | <-- ~671~5
LC17 -> - * - - - - - - - - - - - - - | - - * - | <-- ~671~7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC53 FI1
        | +----------------------------- LC56 FI2
        | | +--------------------------- LC57 FI3
        | | | +------------------------- LC52 FI4
        | | | | +----------------------- LC49 move0
        | | | | | +--------------------- LC51 UD
        | | | | | | +------------------- LC54 ~670~1
        | | | | | | | +----------------- LC55 ~670~2
        | | | | | | | | +--------------- LC63 ~671~1
        | | | | | | | | | +------------- LC64 ~671~3
        | | | | | | | | | | +----------- LC59 ~895~5
        | | | | | | | | | | | +--------- LC50 ~895~6
        | | | | | | | | | | | | +------- LC62 TFI4
        | | | | | | | | | | | | | +----- LC61 TFI3
        | | | | | | | | | | | | | | +--- LC60 TFI2
        | | | | | | | | | | | | | | | +- LC58 TFI1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC49 -> - - - - - * - * * - - - - - - - | - * * * | <-- move0
LC51 -> - - - - * * * * * * * * - - - - | - * * * | <-- UD
LC59 -> - - - - * - - - - - - - - - - - | - - - * | <-- ~895~5
LC50 -> - - - - * - - - - - - - - - - - | - - - * | <-- ~895~6
LC62 -> - - - * - - - - - - - - * - - - | - - - * | <-- TFI4
LC61 -> - - * - - - - - - - - - - * - - | - - - * | <-- TFI3
LC60 -> - * - - - - - - - - - - - - * - | - - - * | <-- TFI2
LC58 -> * - - - - - - - - - - - - - - * | - - - * | <-- TFI1

Pin
12   -> * * * * * - * * * * * * * * * * | - * * * | <-- CD
43   -> - - - - - - - - - - - - - - - - | - - - - | <-- clk
11   -> - - - - * * * - * * - * - - - - | - * * * | <-- move1
9    -> * * * * * - * * * * * * * * * * | - * * * | <-- reset
8    -> - - - - * * * * * * * * - - - - | - * * * | <-- :138
7    -> - - - - - - - * * - * * - - - - | - * * * | <-- :139
6    -> - - - - * - * * * * * * - - - - | - * * * | <-- :140
4    -> - - - - * * * * * * * * - - - - | - * * * | <-- :1690
21   -> - - - - - - - - * - * * - - - - | - * * * | <-- :1691
5    -> - - - - * - * * * * * * - - - - | - * * * | <-- :1692
LC19 -> - - - - * - * * - - * * - - - - | - * * * | <-- countup2
LC20 -> * * * * * - * * * * * * * * * * | - * * * | <-- state0
LC35 -> * * * * - * * * * * * * * * * * | - * * * | <-- state1
LC22 -> - - - - * - - - - - - - - - - - | - - - * | <-- ~895~1
LC18 -> - - - - * - - - - - - - - - - - | - - - * | <-- ~895~2
LC27 -> - - - - * - - - - - - - - - - - | - - - * | <-- ~895~3
LC26 -> - - - - * - - - - - - - - - - - | - - - * | <-- ~895~4
LC24 -> - - - - - * - - - - - - - - - - | - - - * | <-- ~1766~1
LC31 -> - - - - - * - - - - - - - - - - | - - - * | <-- ~1766~2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad

** EQUATIONS **

CD       : INPUT;
clk      : INPUT;
move1    : INPUT;
reset    : INPUT;
:138     : INPUT;
:139     : INPUT;
:140     : INPUT;
:1690    : INPUT;
:1691    : INPUT;
:1692    : INPUT;

-- Node name is ':675' = 'countup0' 
-- Equation name is 'countup0', location is LC037, type is output.
 countup0 = DFFE( _EQ001 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ001 =  CD &  _LC043 &  state0 & !state1 &  UD & !:140 &  :1691 & !:1692
         #  _LC043 & !reset &  state0 & !state1 &  UD & !:140 &  :1691 & 
             !:1692
         #  _LC043 &  move0 &  move1 & !reset &  state0 & !state1 &  UD & 
             !:140 & !:1692
         #  _LC034;

-- Node name is ':674' = 'countup1' 
-- Equation name is 'countup1', location is LC040, type is output.
 countup1 = DFFE( _EQ002 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ002 =  _LC023 &  UD
         #  _LC017 &  UD
         #  _LC041 &  _LC063
         #  countup1 &  _LC029;

-- Node name is ':673' = 'countup2' 
-- Equation name is 'countup2', location is LC019, type is output.
 countup2 = DFFE( _EQ003 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ003 =  countup2 & !move1 & !state0 &  state1 &  UD & !:138 & !:1690
         #  countup2 & !move0 &  state0 & !state1 & !:139 & !:1691
         #  countup2 &  move0 &  state0 &  state1 & !:139 & !:1691
         #  _X001;
  _X001  = EXP(!_LC045 & !_LC054 & !_LC055);

-- Node name is 'FI1' = ':2844' 
-- Equation name is 'FI1', type is output 
 FI1     = DFFE( _EQ004 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ004 = !CD &  reset &  state0 &  TFI1
         #  state1 &  TFI1
         #  CD &  state1
         # !reset &  state1;

-- Node name is 'FI2' = ':2843' 
-- Equation name is 'FI2', type is output 
 FI2     = DFFE( _EQ005 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ005 = !CD &  reset &  state0 &  TFI2
         # !CD &  reset &  state1 &  TFI2;

-- Node name is 'FI3' = ':2842' 
-- Equation name is 'FI3', type is output 
 FI3     = DFFE( _EQ006 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ006 = !CD &  reset &  state0 &  TFI3
         # !state0 &  state1 &  TFI3
         #  CD & !state0 &  state1
         # !reset & !state0 &  state1;

-- Node name is 'FI4' = ':2841' 
-- Equation name is 'FI4', type is output 
 FI4     = DFFE( _EQ007 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ007 = !CD &  reset &  state0 &  TFI4
         #  state1 &  TFI4
         #  CD &  state1
         # !reset &  state1;

-- Node name is 'FI5' = ':2840' 
-- Equation name is 'FI5', type is output 
 FI5     = DFFE( _EQ008 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ008 = !CD &  reset &  TFI5
         #  CD &  state0
         # !reset &  state0
         # !state0 & !state1;

-- Node name is 'FI6' = ':2839' 
-- Equation name is 'FI6', type is output 
 FI6     = DFFE( _EQ009 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ009 = !state0 & !state1
         #  TFI6
         # !reset
         #  CD;

-- Node name is 'FI7' = ':2838' 
-- Equation name is 'FI7', type is output 
 FI7     = DFFE( _EQ010 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ010 = !CD &  reset &  state0 &  TFI7
         #  state1 &  TFI7
         #  CD &  state1
         # !reset &  state1;

-- Node name is ':897' = 'move0' 
-- Equation name is 'move0', location is LC049, type is output.
 move0   = DFFE( _EQ011 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ011 = !_LC018 & !_LC022 & !_LC026 & !_LC027 & !_LC050 & !_LC059 &  _X002 & 
              _X003 &  _X004 &  _X005;
  _X002  = EXP( CD &  countup2 & !state0 &  UD &  :138 & !:140 & !:1692);
  _X003  = EXP( CD &  countup2 & !state0 &  UD & !:140 &  :1690 & !:1692);
  _X004  = EXP( CD &  countup2 &  move1 & !state0 &  UD & !:140 & !:1692);
  _X005  = EXP( countup2 & !reset & !state0 &  UD &  :138 & !:140 & !:1692);

-- Node name is ':2189' = 'state0' 
-- Equation name is 'state0', location is LC020, type is output.
 state0  = DFFE( _EQ012 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ012 = !state0 & !state1
         # !state0 & !state1
         #  _LC047
         #  _LC046;

-- Node name is ':2188' = 'state1' 
-- Equation name is 'state1', location is LC035, type is output.
 state1  = DFFE( _EQ013 $  VCC, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ013 =  countup0 &  countup1 & !countup2 &  move0 & !move1 & !state0 & 
             !UD & !:139 & !:1691
         # !state1 &  _X006
         # !CD &  reset &  _X007
         #  countup0 &  countup1 & !countup2 & !state0 & !UD &  _X008 & !:139 & 
             !:1691
         # !state1 &  _X009 & !:139 & !:1691;
  _X006  = EXP( countup0 &  countup1 & !countup2 &  state0 &  UD & !:140 & !:1692);
  _X007  = EXP( state0 &  state1);
  _X008  = EXP(!:140 & !:1692);
  _X009  = EXP( move0 &  move1);

-- Node name is ':2725' = 'TFI1' 
-- Equation name is 'TFI1', location is LC058, type is buried.
TFI1     = DFFE( _EQ014 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ014 = !CD &  reset &  state0 &  TFI1
         #  state1 &  TFI1
         #  CD &  state1
         # !reset &  state1;

-- Node name is ':2724' = 'TFI2' 
-- Equation name is 'TFI2', location is LC060, type is buried.
TFI2     = DFFE( _EQ015 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ015 = !CD &  reset &  state0 &  TFI2
         # !CD &  reset &  state1 &  TFI2;

-- Node name is ':2723' = 'TFI3' 
-- Equation name is 'TFI3', location is LC061, type is buried.
TFI3     = DFFE( _EQ016 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ016 = !CD &  reset &  state0 &  TFI3
         # !state0 &  state1 &  TFI3
         #  CD & !state0 &  state1
         # !reset & !state0 &  state1;

-- Node name is ':2722' = 'TFI4' 
-- Equation name is 'TFI4', location is LC062, type is buried.
TFI4     = DFFE( _EQ017 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ017 = !CD &  reset &  state0 &  TFI4
         #  state1 &  TFI4
         #  CD &  state1
         # !reset &  state1;

-- Node name is ':2721' = 'TFI5' 
-- Equation name is 'TFI5', location is LC042, type is buried.
TFI5     = DFFE( _EQ018 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ018 = !CD &  reset &  TFI5
         #  CD &  state0
         # !reset &  state0
         # !state0 & !state1;

-- Node name is ':2720' = 'TFI6' 
-- Equation name is 'TFI6', location is LC044, type is buried.
TFI6     = DFFE( _EQ019 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ019 = !state0 & !state1
         #  TFI6
         # !reset
         #  CD;

-- Node name is ':2719' = 'TFI7' 
-- Equation name is 'TFI7', location is LC030, type is buried.
TFI7     = DFFE( _EQ020 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ020 = !CD &  reset &  state0 &  TFI7
         #  state1 &  TFI7
         #  CD &  state1
         # !reset &  state1;

-- Node name is 'UD' = ':1767' 
-- Equation name is 'UD', type is output 
 UD      = DFFE( _EQ021 $  VCC, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ021 =  state1 & !UD & !:138 & !:1690
         #  move0 & !move1 &  state1 & !UD
         #  _LC024
         #  _LC031;

-- Node name is '~54~1' 
-- Equation name is '~54~1', location is LC023, type is buried.
-- synthesized logic cell 
_LC023   = LCELL( _EQ022 $  GND);
  _EQ022 =  countup1 & !move0 & !state0 &  state1 & !:138 & !:1690
         #  countup1 & !move1 & !state0 &  state1 & !:138 & !:1690;

-- Node name is ':628' 
-- Equation name is '_LC041', type is buried 
!_LC041  = _LC041~NOT;
_LC041~NOT = LCELL( _EQ023 $  GND);
  _EQ023 = !countup0 & !countup1
         #  countup0 &  countup1
         #  countup2;

-- Node name is ':629' 
-- Equation name is '_LC043', type is buried 
_LC043   = LCELL( _EQ024 $  GND);
  _EQ024 = !countup0 &  countup1 & !countup2
         # !CD & !countup0 & !countup2;

-- Node name is '~670~1' 
-- Equation name is '~670~1', location is LC054, type is buried.
-- synthesized logic cell 
_LC054   = LCELL( _EQ025 $  GND);
  _EQ025 =  countup2 &  move1 & !state0 &  state1 & !UD & !:138 & !:140 & 
             !:1690 & !:1692
         #  countup2 &  state0 & !state1 & !UD
         #  countup2 &  state0 & !state1 &  :140
         #  countup2 &  state0 & !state1 &  :1692
         # !CD &  countup2 &  reset &  state1;

-- Node name is '~670~2' 
-- Equation name is '~670~2', location is LC055, type is buried.
-- synthesized logic cell 
_LC055   = LCELL( _EQ026 $  GND);
  _EQ026 =  countup2 & !move0 & !state0 &  state1 & !:138 & !:140 & !:1690 & 
             !:1692
         #  countup2 & !state0 &  state1 & !UD &  :139
         #  countup2 &  state0 &  state1 &  :138
         #  countup2 &  state0 &  state1 &  :1690
         # !CD &  countup2 &  reset &  state0;

-- Node name is '~670~3' 
-- Equation name is '~670~3', location is LC045, type is buried.
-- synthesized logic cell 
_LC045   = LCELL( _EQ027 $  GND);
  _EQ027 =  countup2 & !state0 &  state1 & !UD &  :1691
         #  countup2 & !move0 & !state0 &  state1 &  UD & !:138 & !:1690
         #  countup2 & !state0 &  state1 &  UD &  :140
         #  countup2 & !state0 &  state1 &  UD &  :1692
         #  countup2 & !move1 &  state0 & !:139 & !:1691;

-- Node name is '~671~1' 
-- Equation name is '~671~1', location is LC063, type is buried.
-- synthesized logic cell 
!_LC063  = _LC063~NOT;
_LC063~NOT = LCELL( _EQ028 $  GND);
  _EQ028 = !state0 &  _X010
         #  state0 &  _X011
         #  state0 &  _X012 & !:139 & !:1691
         # !state0 &  _X013 & !:138 & !:140 & !:1690 & !:1692
         #  _X014 &  _X015;
  _X010  = EXP(!UD & !:139 & !:1691);
  _X011  = EXP(!:138 & !:1690);
  _X012  = EXP(!move0 &  move1);
  _X013  = EXP( move0 & !move1);
  _X014  = EXP( CD &  state1);
  _X015  = EXP(!reset &  state1);

-- Node name is '~671~2' 
-- Equation name is '~671~2', location is LC025, type is buried.
-- synthesized logic cell 
_LC025   = LCELL( _EQ029 $  GND);
  _EQ029 = !move0 & !state0 &  state1 & !UD & !:138 & !:140 & !:1690 & !:1692
         # !CD &  reset &  state0
         #  state0 & !state1 & !UD
         #  state0 & !state1 &  :140
         #  state0 & !state1 &  :1692;

-- Node name is '~671~3' 
-- Equation name is '~671~3', location is LC064, type is buried.
-- synthesized logic cell 
_LC064   = LCELL( _EQ030 $  GND);
  _EQ030 =  state0 &  state1 &  :138
         #  state0 &  state1 &  :1690
         #  move1 & !state0 &  state1 & !UD & !:138 & !:140 & !:1690 & !:1692
         # !CD &  reset &  state1
         # !state0 &  state1 &  UD &  :140;

-- Node name is '~671~4' 
-- Equation name is '~671~4', location is LC032, type is buried.
-- synthesized logic cell 
_LC032   = LCELL( _EQ031 $  GND);
  _EQ031 = !move1 &  state0 & !:139 & !:1691
         # !state0 &  state1 & !UD &  :139
         # !state0 &  state1 & !UD &  :1691
         # !state0 &  state1 &  UD &  :1692
         # !move0 &  state0 & !state1 & !:139 & !:1691;

-- Node name is '~671~5' 
-- Equation name is '~671~5', location is LC029, type is buried.
-- synthesized logic cell 
_LC029   = LCELL( _EQ032 $  GND);
  _EQ032 =  move0 &  state0 &  state1 & !:139 & !:1691
         #  _LC025
         #  _LC064
         #  _LC032;

-- Node name is '~671~6' 
-- Equation name is '~671~6', location is LC028, type is buried.
-- synthesized logic cell 
_LC028   = LCELL( _EQ033 $  GND);
  _EQ033 =  state0 &  state1
         # !state0 & !state1
         # !move1 &  state0 & !:139 & !:1691
         #  countup0 &  countup1
         # !countup0 & !countup1;

-- Node name is '~671~7' 
-- Equation name is '~671~7', location is LC017, type is buried.
-- synthesized logic cell 
!_LC017  = _LC017~NOT;
_LC017~NOT = LCELL( _EQ034 $  GND);
  _EQ034 = !CD &  reset
         # !move0 & !state0 & !:138 & !:1690
         # !move1 & !state0 & !:138 & !:1690
         # !move0 &  state0 & !:139 & !:1691
         #  _X016;
  _X016  = EXP(!countup2 & !_LC028 & !:140 & !:1692);

-- Node name is '~672~1' 
-- Equation name is '~672~1', location is LC039, type is buried.
-- synthesized logic cell 
_LC039   = LCELL( _EQ035 $  GND);
  _EQ035 =  countup0 & !move0 & !state0 &  state1 &  UD & !:138 & !:1690
         #  countup0 & !move1 & !state0 &  state1 &  UD & !:138 & !:1690
         #  CD &  _LC043 &  move0 &  move1 & !state0 &  state1 &  UD & !:140 & 
             !:1692
         #  _LC043 &  _LC063
         #  countup0 &  _LC029;

-- Node name is '~672~2' 
-- Equation name is '~672~2', location is LC038, type is buried.
-- synthesized logic cell 
_LC038   = LCELL( _EQ036 $  GND);
  _EQ036 =  CD &  _LC043 & !state0 &  state1 &  UD &  :138 & !:140 & !:1692
         #  _LC043 & !reset & !state0 &  state1 &  UD &  :138 & !:140 & 
             !:1692
         #  CD &  _LC043 & !state0 &  state1 &  UD & !:140 &  :1690 & !:1692
         #  _LC043 &  move0 &  move1 & !reset & !state0 &  state1 &  UD & 
             !:140 & !:1692
         #  _LC039;

-- Node name is '~672~3' 
-- Equation name is '~672~3', location is LC034, type is buried.
-- synthesized logic cell 
_LC034   = LCELL( _EQ037 $  GND);
  _EQ037 =  _LC043 & !reset & !state0 &  state1 &  UD & !:140 &  :1690 & 
             !:1692
         #  CD &  _LC043 &  state0 & !state1 &  UD &  :139 & !:140 & !:1692
         #  _LC043 & !reset &  state0 & !state1 &  UD &  :139 & !:140 & 
             !:1692
         #  CD &  _LC043 &  move0 &  move1 &  state0 & !state1 &  UD & !:140 & 
             !:1692
         #  _LC038;

-- Node name is '~895~1' 
-- Equation name is '~895~1', location is LC022, type is buried.
-- synthesized logic cell 
_LC022   = LCELL( _EQ038 $  GND);
  _EQ038 = !state0 & !state1
         # !move0 &  state0 &  :139
         # !move0 & !UD &  :1691
         # !move0 &  state0 &  :1691
         #  countup2 &  move0 &  move1 & !reset & !state1 &  UD & !:140 & 
             !:1692;

-- Node name is '~895~2' 
-- Equation name is '~895~2', location is LC018, type is buried.
-- synthesized logic cell 
_LC018   = LCELL( _EQ039 $  GND);
  _EQ039 = !move0 &  state0 &  state1
         # !move0 &  UD &  :140
         # !move0 &  UD &  :1692
         # !move0 & !UD &  :139
         #  CD &  countup2 &  move0 &  move1 & !state1 &  UD & !:140 & !:1692;

-- Node name is '~895~3' 
-- Equation name is '~895~3', location is LC027, type is buried.
-- synthesized logic cell 
_LC027   = LCELL( _EQ040 $  GND);
  _EQ040 = !move0 &  state0 & !UD
         # !countup0 & !move0 & !state0
         # !countup1 & !move0 & !state0
         #  countup2 & !move0 & !state0
         #  countup2 & !reset & !state1 &  UD & !:140 &  :1691 & !:1692;

-- Node name is '~895~4' 
-- Equation name is '~895~4', location is LC026, type is buried.
-- synthesized logic cell 
_LC026   = LCELL( _EQ041 $  GND);
  _EQ041 = !CD & !move0 &  reset
         # !move0 & !:138 & !:140 & !:1690 & !:1692
         #  CD &  countup2 & !state1 &  UD & !:140 &  :1691 & !:1692
         # !reset &  state0 &  state1 & !:138 &  :140 & !:1690
         # !reset &  state0 &  state1 & !:138 & !:1690 &  :1692;

-- Node name is '~895~5' 
-- Equation name is '~895~5', location is LC059, type is buried.
-- synthesized logic cell 
_LC059   = LCELL( _EQ042 $  GND);
  _EQ042 =  countup2 & !reset & !state1 &  UD &  :139 & !:140 & !:1692
         #  CD &  state0 &  state1 & !:138 &  :140 & !:1690
         #  CD &  state0 &  state1 & !:138 & !:1690 &  :1692
         # !reset &  state0 &  state1 & !:138 &  :139 & !:1690
         # !reset &  state0 &  state1 & !:138 & !:1690 &  :1691;

-- Node name is '~895~6' 
-- Equation name is '~895~6', location is LC050, type is buried.
-- synthesized logic cell 
_LC050   = LCELL( _EQ043 $  GND);
  _EQ043 =  countup2 & !reset & !state0 &  UD & !:140 &  :1690 & !:1692
         #  countup2 &  move1 & !reset & !state0 &  UD & !:140 & !:1692
         #  CD &  countup2 & !state1 &  UD &  :139 & !:140 & !:1692
         #  CD &  state0 &  state1 & !:138 &  :139 & !:1690
         #  CD &  state0 &  state1 & !:138 & !:1690 &  :1691;

-- Node name is '~1766~1' 
-- Equation name is '~1766~1', location is LC024, type is buried.
-- synthesized logic cell 
_LC024   = LCELL( _EQ044 $  GND);
  _EQ044 =  state1 & !UD &  :1691
         #  state1 & !UD &  :140
         #  state1 & !UD &  :1692
         #  countup2 &  state1 & !UD
         #  CD & !countup0 & !countup1 &  state1 & !UD;

-- Node name is '~1766~2' 
-- Equation name is '~1766~2', location is LC031, type is buried.
-- synthesized logic cell 
_LC031   = LCELL( _EQ045 $  GND);
  _EQ045 =  CD &  state0 &  state1
         # !reset &  state0 &  state1
         #  state1 & !UD &  :139
         # !CD &  reset &  state0 & !UD
         # !CD &  reset &  state1 & !UD;

-- Node name is '~2187~1' 
-- Equation name is '~2187~1', location is LC047, type is buried.
-- synthesized logic cell 
!_LC047  = _LC047~NOT;
_LC047~NOT = LCELL( _EQ046 $  GND);
  _EQ046 =  countup0 &  countup1 & !countup2 &  move0 &  move1 & !state1 & 
              UD & !:140 & !:1692
         #  countup0 &  countup1 & !countup2 & !move0 &  move1 &  state1 & 
             !:138 & !:1690
         #  countup0 &  countup1 & !countup2 & !state1 &  UD &  _X017 & !:140 & 
             !:1692
         #  countup0 &  countup1 & !countup2 &  state1 &  _X017 & !:138 & 
             !:1690
         #  _X018 &  _X019;
  _X017  = EXP(!:139 & !:1691);
  _X018  = EXP( CD &  state0);
  _X019  = EXP(!reset &  state0);

-- Node name is '~2187~2' 
-- Equation name is '~2187~2', location is LC046, type is buried.
-- synthesized logic cell 
_LC046   = LCELL( _EQ047 $  GND);
  _EQ047 =  countup0 &  countup1 & !countup2 &  move0 &  move1 & !state0 & 
              state1 &  UD & !:140 & !:1692
         #  countup0 &  countup1 & !countup2 &  move0 & !move1 & !state0 & 
              state1 & !UD & !:139 & !:1691
         # !CD &  reset & !state0 &  state1
         #  countup0 &  countup1 & !countup2 & !state0 &  state1 & !UD & 
              _X020 & !:139 & !:1691
         #  countup0 &  countup1 & !countup2 & !state0 &  state1 &  UD & 
              _X011 & !:140 & !:1692;
  _X020  = EXP(!:138 & !:140 & !:1690 & !:1692);
  _X011  = EXP(!:138 & !:1690);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X011 occurs in LABs C, D




Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad1

***** Logic for device 'elevatorbad1' compiled without errors.




Device: EPM7096LC68-7

Device Options:
    Turbo Bit                                    = OFF
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF

                 c  c     R                          R     R  R  
                 o  o     E                          E     E  E  
              s  u  u     S     V                    S     S  S  
              t  n  n     E  r  C                 m  E  V  E  E  
              a  t  t     R  e  C                 o  R  C  R  R  
              t  u  u  G  V  s  I  G  G  G  c  G  v  V  C  V  V  
              e  p  p  N  E  e  N  N  N  N  l  N  e  E  I  E  E  
              0  1  2  D  D  t  T  D  D  D  k  D  0  D  O  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
  state1 | 10                                                  60 | RESERVED 
   VCCIO | 11                                                  59 | RESERVED 
      UD | 12                                                  58 | GND 
countup0 | 13                                                  57 | RESERVED 
     FB2 | 14                                                  56 | move1 
      CD | 15                                                  55 | RESERVED 
     GND | 16                                                  54 | RESERVED 
   CALL2 | 17                                                  53 | VCCIO 
   CALL3 | 18                  EPM7096LC68-7                   52 | RESERVED 
   DOOR0 | 19                                                  51 | RESERVED 
   DOOR1 | 20                                                  50 | DOOR2 
   VCCIO | 21                                                  49 | DOOR3 
   DOOR5 | 22                                                  48 | GND 
   DOOR4 | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
     GND | 26                                                  44 | :139 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  F  V  C  F  G  V  :  :  G  :  :  :  R  V  
              E  E  E  B  C  A  B  N  C  1  1  N  1  1  1  E  C  
              S  S  S  1  C  L  3  D  C  6  6  D  6  4  3  S  C  
              E  E  E     I  L        I  9  9     9  0  8  E  I  
              R  R  R     O  1        N  1  0     2        R  O  
              V  V  V                 T                    V     
              E  E  E                                      E     
              D  D  D                                      D     


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad1

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     6/16( 37%)   7/ 8( 87%)   9/16( 56%)  32/36( 88%) 
B:    LC17 - LC32    11/16( 68%)   8/ 8(100%)  12/16( 75%)  32/36( 88%) 
C:    LC33 - LC48    16/16(100%)   3/ 8( 37%)  16/16(100%)  29/36( 80%) 
D:    LC49 - LC64    16/16(100%)   6/ 8( 75%)  11/16( 68%)  29/36( 80%) 
E:    LC65 - LC80    16/16(100%)   2/ 8( 25%)  14/16( 87%)  31/36( 86%) 
F:    LC81 - LC96    16/16(100%)   2/ 8( 25%)  16/16(100%)  28/36( 77%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                            28/48     ( 58%)
Total logic cells used:                         81/96     ( 84%)
Total shareable expanders used:                 22/96     ( 22%)
Total Turbo logic cells used:                    0/96     (  0%)
Total shareable expanders not available (n/a):  56/96     ( 58%)
Average fan-in:                                  11.88
Total fan-in:                                   963

Total input pins required:                      15
Total output pins required:                     14
Total bidirectional pins required:               0
Total logic cells required:                     81
Total flipflops required:                       13
Total product terms required:                  374
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          22

Synthesized logic cells:                        50/  96   ( 52%)



Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad1

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  32   (35)  (C)      INPUT               0      0   0    0    0    1    0  CALL1
  17   (27)  (B)      INPUT               0      0   0    0    0    1    0  CALL2
  18   (25)  (B)      INPUT               0      0   0    0    0    1    0  CALL3
  67      -   -       INPUT  G            0      0   0    0    0    0    0  clk
  13    (1)  (A)      INPUT    s          0      0   0    0    0    1   38  countup0
   8    (9)  (A)      INPUT    s          0      0   0    0    0    1   39  countup1
   7   (12)  (A)      INPUT    s          0      0   0    0    0    2   42  countup2
  30   (37)  (C)      INPUT               0      0   0    0    0    1    0  FB1
  14   (32)  (B)      INPUT               0      0   0    0    0    1    0  FB2
  33   (33)  (C)      INPUT               0      0   0    0    0    1    0  FB3
  65   (96)  (F)      INPUT    s          0      0   0    0    0    1   35  move0
   4   (16)  (A)      INPUT               0      0   0    0    0    7   39  reset
   9    (8)  (A)      INPUT    s          0      0   0    0    0    8   25  state0
  10    (6)  (A)      INPUT    s          0      0   0    0    0    7   26  state1
  12    (4)  (A)      INPUT    s          0      0   0    0    0    2   46  UD


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad1

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  15     29    B         FF   +           4      0   0    6    9    1   49  CD (:1910)
  19     24    B         FF   +           1      0   1    3    4    0    0  DOOR0
  20     21    B         FF   +           0      0   0    3    3    0    0  DOOR1
  50     72    E         FF   +           0      0   0    3    4    0    0  DOOR2
  49     69    E         FF   +           0      0   0    3    4    0    0  DOOR3
  23     17    B         FF   +           0      0   0    3    3    0    0  DOOR4
  22     19    B         FF   +           1      0   1    3    4    0    0  DOOR5
  56     81    F         FF   +           5      0   0    5   14    1   49  move1 (:896)
  41     57    D     OUTPUT               0      0   0    1    2    2   51  :138
  44     61    D     OUTPUT               0      0   0    1    2    3   47  :139
  40     56    D     OUTPUT               0      0   0    1    2    3   54  :140
  37     51    D     OUTPUT               0      0   0    1    2    2   52  :1690
  36     49    D     OUTPUT               0      0   0    1    2    3   48  :1691
  39     53    D     OUTPUT               0      0   0    1    2    3   53  :1692


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad1

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     60    D        OR2    s          1      0   1    7    5    1    0  ~894~1
   -     42    C        OR2    s          1      0   1    7    4    1    0  ~894~2
 (42)    59    D        OR2    s          1      0   1    7    5    1    0  ~894~3
   -     58    D        OR2    s          1      0   1    6    7    1    0  ~894~4
 (60)    88    F        OR2    s          1      0   1    6    7    1    0  ~894~5
 (57)    84    F        OR2    s          1      0   1    6    6    1    0  ~894~6
 (32)    35    C        OR2    s          1      0   1    6    5    0    1  ~993~1
   -     34    C        OR2    s          1      0   1    4    8    0    1  ~993~2
 (47)    67    E        OR2    s          1      0   1    2   11    0    1  ~993~3
   -     26    B        OR2    s          2      0   1    5   12    0    1  ~993~4
   -     91    F        OR2        !      0      0   0    5   11    0    1  :993
   -     93    F        OR2    s          1      0   1    3   10    0    1  ~994~1
 (51)    73    E        OR2    s          1      0   1    4   10    0    1  ~994~2
   -     83    F        OR2    s          1      0   1    3   10    0    1  ~994~3
 (13)     1    A        OR2    s          2      0   1    7   12    0    1  ~994~4
 (65)    96    F        OR2        !      0      0   0    5    7    0    1  :994
   -     62    D        OR2    s          1      0   1    2    9    0    1  ~995~1
   -     63    D        OR2    s          1      0   1    4    9    0    1  ~995~2
   -     54    D        OR2    s          1      0   1    4    9    0    1  ~995~3
  (9)     8    A        OR2        !      2      0   1    7   12    0    1  :995
 (62)    92    F        OR2    s          1      0   1    2    9    0    1  ~1326~1
 (33)    33    C        OR2    s          1      0   1    5    7    0    1  ~1326~2
   -     55    D        OR2    s          1      0   1    4    9    0    1  ~1326~3
   -      5    A        OR2        !      2      0   1    5   11    0    1  :1326
   -     87    F        OR2    s          1      0   1    3   11    0    1  ~1334~1
   -     71    E        OR2    s          1      0   1    5    9    0    1  ~1334~2
   -     79    E        OR2    s          1      0   1    4   10    0    1  ~1334~3
   -     70    E        OR2    s          1      0   1    3   10    0    1  ~1334~4
   -     76    E        OR2    s          1      0   1    5    9    0    1  ~1334~5
   -     68    E        OR2        !      1      0   0    5   11    0    1  :1334
   -     85    F        OR2    s          1      0   1    2   10    0    1  ~1335~1
   -     95    F        OR2    s          1      0   1    2   10    0    1  ~1335~2
 (54)    77    E        OR2    s          1      0   1    5    9    0    1  ~1335~3
 (61)    89    F        OR2    s          1      0   1    6    8    0    1  ~1335~4
   -      3    A        OR2    s          1      0   1    5   10    0    1  ~1335~5
   -     38    C        OR2        !      1      0   0    5   10    0    1  :1335
   -     20    B        OR2               0      0   0    3    3    0    1  :1336
   -     46    C        OR2    s          1      0   1    5    7    0    1  ~1455~1
 (25)    45    C        OR2    s          1      0   1    3    8    0    1  ~1455~2
   -     39    C        OR2    s          1      0   1    4    9    0    1  ~1455~3
   -     18    B        OR2    s          2      0   1    6   14    0    1  ~1455~4
   -     90    F        OR2        !      0      0   0    2    8    0    1  :1455
   -     78    E        OR2    s          1      0   1    1   10    0    1  ~1456~1
   -     82    F        OR2    s          1      0   1    2   10    0    1  ~1456~2
   -     47    C        OR2    s          1      0   1    4    8    0    1  ~1456~3
  (7)    12    A        OR2        !      2      0   1    6   13    0    1  :1456
 (27)    43    C        OR2    s          1      0   1    1    9    0    1  ~1457~1
 (45)    64    D        OR2    s          1      0   1    3    9    0    1  ~1457~2
   -     52    D        OR2    s          1      0   1    5    9    0    1  ~1457~3
 (18)    25    B        OR2        !      1      0   0    6   12    0    1  :1457
   -     66    E       DFFE   +           0      0   0    0    3    7   25  count2 (:1468)
 (46)    65    E       DFFE   +           0      0   0    0    3    7   37  count1 (:1469)
   -      2    A       DFFE   +           0      0   0    0    3    5   47  count0 (:1470)
 (59)    86    F        OR2    s          1      0   1    6    8    0    1  ~1510~1
 (30)    37    C        OR2               0      0   0    4    9    0    1  :1510
 (52)    75    E        OR2    s          1      0   1    2    9    0    1  ~1585~1
 (28)    41    C        OR2    s          1      0   1    1    8    0    1  ~1585~2
 (29)    40    C        OR2    s          1      0   1    5    5    0    1  ~1585~3
   -     74    E        OR2               3      0   1    7    9    0    1  :1611
   -     50    D       DFFE   +           2      0   1    4    8    6    1  read (:1618)
 (55)    80    E        OR2    s          1      0   1    8    7    0    1  ~1909~1
 (17)    27    B        OR2    s          1      0   1    7   11    0    1  ~1909~2
   -     36    C        OR2    s          2      0   1    7    9    0    1  ~1909~3
 (24)    48    C        OR2    s          1      0   1    7    8    0    1  ~1909~4
   -     44    C        OR2    s          1      0   1    7    9    1    0  ~1909~5
 (64)    94    F        OR2    s          0      0   0    6    7    1    0  ~1909~6
 (14)    32    B       DFFE   +           0      0   0    2    1    6    1  resetout (:2195)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                     Logic cells placed in LAB 'A'
        +----------- LC1 ~994~4
        | +--------- LC8 :995
        | | +------- LC5 :1326
        | | | +----- LC3 ~1335~5
        | | | | +--- LC12 :1456
        | | | | | +- LC2 count0
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'A'
LC      | | | | | | | A B C D E F |     Logic cells that feed LAB 'A':
LC8  -> - - - - - * | * - - - - - | <-- :995
LC2  -> * * * * * - | * * * * * * | <-- count0

Pin
67   -> - - - - - - | - - - - - - | <-- clk
13   -> * * * * * - | * * * * * * | <-- countup0
8    -> * * * * * - | * * * * * * | <-- countup1
7    -> * * * * * - | * * * * * * | <-- countup2
65   -> * * * * * - | * * * * * * | <-- move0
9    -> * * - - * - | * * * * * * | <-- state0
10   -> * * - - * - | * * * * * * | <-- state1
12   -> * * * * - - | * * * * * * | <-- UD
LC29 -> * * * * * - | * * * * * * | <-- CD
LC81 -> - * - * * - | * * * * * * | <-- move1
LC57 -> * * * * * - | * * * * * * | <-- :138
LC61 -> * * * * * - | * * * * * * | <-- :139
LC56 -> * * * * * - | * * * * * * | <-- :140
LC93 -> * - - - - - | * - - - - - | <-- ~994~1
LC73 -> * - - - - - | * - - - - - | <-- ~994~2
LC83 -> * - - - - - | * - - - - - | <-- ~994~3
LC62 -> - * - - - - | * - - - - - | <-- ~995~1
LC63 -> - * - - - - | * - - - - - | <-- ~995~2
LC54 -> - * - - - - | * - - - - - | <-- ~995~3
LC92 -> - - * - - - | * - - - - - | <-- ~1326~1
LC33 -> - - * - - - | * - - - - - | <-- ~1326~2
LC55 -> - - * - - - | * - - - - - | <-- ~1326~3
LC20 -> - - - - - * | * - - - - - | <-- :1336
LC78 -> - - - - * - | * - - - - - | <-- ~1456~1
LC82 -> - - - - * - | * - - - - - | <-- ~1456~2
LC47 -> - - - - * - | * - - - - - | <-- ~1456~3
LC25 -> - - - - - * | * - - - - - | <-- :1457
LC65 -> * - - * * - | * * * - * * | <-- count1
LC51 -> * * * * * - | * * * * * * | <-- :1690
LC49 -> * * * * * - | * * * * * * | <-- :1691
LC53 -> * * * * * - | * * * * * * | <-- :1692


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                               Logic cells placed in LAB 'B'
        +--------------------- LC29 CD
        | +------------------- LC24 DOOR0
        | | +----------------- LC21 DOOR1
        | | | +--------------- LC17 DOOR4
        | | | | +------------- LC19 DOOR5
        | | | | | +----------- LC26 ~993~4
        | | | | | | +--------- LC20 :1336
        | | | | | | | +------- LC18 ~1455~4
        | | | | | | | | +----- LC25 :1457
        | | | | | | | | | +--- LC27 ~1909~2
        | | | | | | | | | | +- LC32 resetout
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'B':
LC29 -> - - - - - * * * * * - | * * * * * * | <-- CD
LC32 -> - * * * * - - - - - * | - * - - * - | <-- resetout

Pin
67   -> - - - - - - - - - - - | - - - - - - | <-- clk
13   -> * - - - - - - * * * - | * * * * * * | <-- countup0
8    -> * - - - - - - * * * - | * * * * * * | <-- countup1
7    -> * - - - - - - * * * - | * * * * * * | <-- countup2
65   -> - - - - - * - * * * - | * * * * * * | <-- move0
4    -> - * * * * * * - - - - | - * * * * * | <-- reset
9    -> * * * * * * * * * * * | * * * * * * | <-- state0
10   -> * * * * * * * * * * * | * * * * * * | <-- state1
12   -> * - - - - * - - - * - | * * * * * * | <-- UD
LC81 -> - - - - - * - * * * - | * * * * * * | <-- move1
LC57 -> - - - - - * - * * * - | * * * * * * | <-- :138
LC61 -> * - - - - * - * * * - | * * * * * * | <-- :139
LC56 -> * - - - - * - * * * - | * * * * * * | <-- :140
LC35 -> - - - - - * - - - - - | - * - - - - | <-- ~993~1
LC34 -> - - - - - * - - - - - | - * - - - - | <-- ~993~2
LC67 -> - - - - - * - - - - - | - * - - - - | <-- ~993~3
LC5  -> - - - - - - * - - - - | - * - - - - | <-- :1326
LC46 -> - - - - - - - * - - - | - * - - - - | <-- ~1455~1
LC45 -> - - - - - - - * - - - | - * - - - - | <-- ~1455~2
LC39 -> - - - - - - - * - - - | - * - - - - | <-- ~1455~3
LC43 -> - - - - - - - - * - - | - * - - - - | <-- ~1457~1
LC64 -> - - - - - - - - * - - | - * - - - - | <-- ~1457~2
LC52 -> - - - - - - - - * - - | - * - - - - | <-- ~1457~3
LC66 -> * * * * * * - * - * - | - * * - * * | <-- count2
LC65 -> * * * * * - - * - * - | * * * - * * | <-- count1
LC2  -> * * - - * - * * * * - | * * * * * * | <-- count0
LC51 -> - - - - - * - * * * - | * * * * * * | <-- :1690
LC49 -> * - - - - * - * * * - | * * * * * * | <-- :1691
LC53 -> * - - - - * - * * * - | * * * * * * | <-- :1692
LC44 -> * - - - - - - - - - - | - * - - - - | <-- ~1909~5
LC94 -> * - - - - - - - - - - | - * - - - - | <-- ~1909~6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC42 ~894~2
        | +----------------------------- LC35 ~993~1
        | | +--------------------------- LC34 ~993~2
        | | | +------------------------- LC33 ~1326~2
        | | | | +----------------------- LC38 :1335
        | | | | | +--------------------- LC46 ~1455~1
        | | | | | | +------------------- LC45 ~1455~2
        | | | | | | | +----------------- LC39 ~1455~3
        | | | | | | | | +--------------- LC47 ~1456~3
        | | | | | | | | | +------------- LC43 ~1457~1
        | | | | | | | | | | +----------- LC37 :1510
        | | | | | | | | | | | +--------- LC41 ~1585~2
        | | | | | | | | | | | | +------- LC40 ~1585~3
        | | | | | | | | | | | | | +----- LC36 ~1909~3
        | | | | | | | | | | | | | | +--- LC48 ~1909~4
        | | | | | | | | | | | | | | | +- LC44 ~1909~5
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'C':
LC36 -> - - - - - - - - - - - - - - * - | - - * - - - | <-- ~1909~3
LC48 -> - - - - - - - - - - - - - - - * | - - * - - - | <-- ~1909~4

Pin
67   -> - - - - - - - - - - - - - - - - | - - - - - - | <-- clk
13   -> * * * * - * * * * - * - * * * * | * * * * * * | <-- countup0
8    -> * * * * - * * * * - * - * * * * | * * * * * * | <-- countup1
7    -> * * * * - * * * - - - - * * * * | * * * * * * | <-- countup2
65   -> - * - * * * - - * - - - * * * * | * * * * * * | <-- move0
4    -> * * - - * * - * * * - - - - - - | - * * * * * | <-- reset
9    -> * - - - * - - - - - * - - * * * | * * * * * * | <-- state0
10   -> * - - - * - - - - - * - - * * * | * * * * * * | <-- state1
12   -> * * * * * - - - - - - * * * * * | * * * * * * | <-- UD
LC29 -> - * * - - * * * - * - - - - - - | * * * * * * | <-- CD
LC81 -> * * - - * * - * * * * * - * * * | * * * * * * | <-- move1
LC57 -> - - * * * * * * * * - * * * - - | * * * * * * | <-- :138
LC61 -> * - - * - - - * * * * - - - * - | * * * * * * | <-- :139
LC56 -> * - * * * - * - * * * * * - * * | * * * * * * | <-- :140
LC85 -> - - - - * - - - - - - - - - - - | - - * - - - | <-- ~1335~1
LC95 -> - - - - * - - - - - - - - - - - | - - * - - - | <-- ~1335~2
LC77 -> - - - - * - - - - - - - - - - - | - - * - - - | <-- ~1335~3
LC89 -> - - - - * - - - - - - - - - - - | - - * - - - | <-- ~1335~4
LC3  -> - - - - * - - - - - - - - - - - | - - * - - - | <-- ~1335~5
LC66 -> - * * - - * * * - - * * * * * * | - * * - * * | <-- count2
LC65 -> - * * - - * * * * - * * - * * * | * * * - * * | <-- count1
LC2  -> - * * * - * * * - * * * - * * * | * * * * * * | <-- count0
LC86 -> - - - - - - - - - - * - - - - - | - - * - - - | <-- ~1510~1
LC51 -> - - * * * * * * * * - * * * - * | * * * * * * | <-- :1690
LC49 -> * - - * - - - * * * * - - * - * | * * * * * * | <-- :1691
LC53 -> - - * * * - * - * * * * * - * * | * * * * * * | <-- :1692
LC80 -> - - - - - - - - - - - - - * - - | - - * - - - | <-- ~1909~1
LC27 -> - - - - - - - - - - - - - * - - | - - * - - - | <-- ~1909~2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC57 :138
        | +----------------------------- LC61 :139
        | | +--------------------------- LC56 :140
        | | | +------------------------- LC60 ~894~1
        | | | | +----------------------- LC59 ~894~3
        | | | | | +--------------------- LC58 ~894~4
        | | | | | | +------------------- LC62 ~995~1
        | | | | | | | +----------------- LC63 ~995~2
        | | | | | | | | +--------------- LC54 ~995~3
        | | | | | | | | | +------------- LC55 ~1326~3
        | | | | | | | | | | +----------- LC64 ~1457~2
        | | | | | | | | | | | +--------- LC52 ~1457~3
        | | | | | | | | | | | | +------- LC50 read
        | | | | | | | | | | | | | +----- LC51 :1690
        | | | | | | | | | | | | | | +--- LC49 :1691
        | | | | | | | | | | | | | | | +- LC53 :1692
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'D':
LC57 -> * - - - - * * * * * * * - - - - | * * * * * * | <-- :138
LC61 -> - * - * * * * * * * * * - - - - | * * * * * * | <-- :139
LC56 -> - - * * - * * * * * * * * - - - | * * * * * * | <-- :140
LC50 -> * * * - - - - - - - - - * * * * | - - - * - - | <-- read
LC51 -> - - - - - * * * * * * * - * - - | * * * * * * | <-- :1690
LC49 -> - - - * * * * * * * * * - - * - | * * * * * * | <-- :1691
LC53 -> - - - * * - * * * * * * * - - * | * * * * * * | <-- :1692

Pin
32   -> - - * - - - - - - - - - - - - - | - - - * - - | <-- CALL1
17   -> - * - - - - - - - - - - - - - - | - - - * - - | <-- CALL2
18   -> * - - - - - - - - - - - - - - - | - - - * - - | <-- CALL3
67   -> - - - - - - - - - - - - - - - - | - - - - - - | <-- clk
13   -> - - - * * * - - * * - * * - - - | * * * * * * | <-- countup0
8    -> - - - * * * - * - * * * - - - - | * * * * * * | <-- countup1
7    -> - - - * * * - * - * * * * - - - | * * * * * * | <-- countup2
30   -> - - - - - - - - - - - - - - - * | - - - * - - | <-- FB1
14   -> - - - - - - - - - - - - - - * - | - - - * - - | <-- FB2
33   -> - - - - - - - - - - - - - * - - | - - - * - - | <-- FB3
65   -> - - - - - - - - * - - * - - - - | * * * * * * | <-- move0
4    -> - - - * * - * * * - * * - - - - | - * * * * * | <-- reset
9    -> - - - * * * - - - - - - * - - - | * * * * * * | <-- state0
10   -> - - - * * * - - - - - - * - - - | * * * * * * | <-- state1
12   -> - - - * * * * * * * - - - - - - | * * * * * * | <-- UD
LC29 -> - - - - * * * * * * * * - - - - | * * * * * * | <-- CD
LC81 -> - - - * * * * * * * * * - - - - | * * * * * * | <-- move1
LC2  -> - - - - - - * * * * * * - - - - | * * * * * * | <-- count0
LC37 -> - - - - - - - - - - - - * - - - | - - - * - - | <-- :1510
LC75 -> - - - - - - - - - - - - * - - - | - - - * - - | <-- ~1585~1
LC41 -> - - - - - - - - - - - - * - - - | - - - * - - | <-- ~1585~2
LC40 -> - - - - - - - - - - - - * - - - | - - - * - - | <-- ~1585~3
LC74 -> - - - - - - - - - - - - * - - - | - - - * - - | <-- :1611


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                         Logic cells placed in LAB 'E'
        +------------------------------- LC72 DOOR2
        | +----------------------------- LC69 DOOR3
        | | +--------------------------- LC67 ~993~3
        | | | +------------------------- LC73 ~994~2
        | | | | +----------------------- LC71 ~1334~2
        | | | | | +--------------------- LC79 ~1334~3
        | | | | | | +------------------- LC70 ~1334~4
        | | | | | | | +----------------- LC76 ~1334~5
        | | | | | | | | +--------------- LC68 :1334
        | | | | | | | | | +------------- LC77 ~1335~3
        | | | | | | | | | | +----------- LC78 ~1456~1
        | | | | | | | | | | | +--------- LC66 count2
        | | | | | | | | | | | | +------- LC65 count1
        | | | | | | | | | | | | | +----- LC75 ~1585~1
        | | | | | | | | | | | | | | +--- LC74 :1611
        | | | | | | | | | | | | | | | +- LC80 ~1909~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'E':
LC71 -> - - - - - - - - * - - - - - - - | - - - - * - | <-- ~1334~2
LC79 -> - - - - - - - - * - - - - - - - | - - - - * - | <-- ~1334~3
LC70 -> - - - - - - - - * - - - - - - - | - - - - * - | <-- ~1334~4
LC76 -> - - - - - - - - * - - - - - - - | - - - - * - | <-- ~1334~5
LC68 -> - - - - - - - - - - - * - - - - | - - - - * - | <-- :1334
LC66 -> * * * - * * * * - - - - - - * * | - * * - * * | <-- count2
LC65 -> * * * * - * * * - * * - - * * * | * * * - * * | <-- count1

Pin
67   -> - - - - - - - - - - - - - - - - | - - - - - - | <-- clk
13   -> - - - * * * - * - - - - - - * * | * * * * * * | <-- countup0
8    -> - - - * * * - * - * - - - - * * | * * * * * * | <-- countup1
7    -> - - - - * - - * - * - - - - * * | * * * * * * | <-- countup2
65   -> - - - - - * * - * * - - - - * * | * * * * * * | <-- move0
4    -> * * * * * - * * * * * - - * * * | - * * * * * | <-- reset
9    -> * * - - - - - - * - - - - - * * | * * * * * * | <-- state0
10   -> * * - - - - - - * - - - - - * * | * * * * * * | <-- state1
12   -> - - * * * * * * * * - - - * - * | * * * * * * | <-- UD
LC29 -> - - * * * * * * * * * - - * * * | * * * * * * | <-- CD
LC81 -> - - * * * - - * * - * - - * * * | * * * * * * | <-- move1
LC57 -> - - * * * * * * * * * - - * * - | * * * * * * | <-- :138
LC61 -> - - * * * * * - - * * - - * * - | * * * * * * | <-- :139
LC56 -> - - * * * * * * * * * - - * - * | * * * * * * | <-- :140
LC91 -> - - - - - - - - - - - * - - - - | - - - - * - | <-- :993
LC96 -> - - - - - - - - - - - - * - - - | - - - - * - | <-- :994
LC87 -> - - - - - - - - * - - - - - - - | - - - - * - | <-- ~1334~1
LC38 -> - - - - - - - - - - - - * - - - | - - - - * - | <-- :1335
LC90 -> - - - - - - - - - - - * - - - - | - - - - * - | <-- :1455
LC12 -> - - - - - - - - - - - - * - - - | - - - - * - | <-- :1456
LC2  -> * * * * - * * * - * * - - - * * | * * * * * * | <-- count0
LC51 -> - - * * * * * * * * * - - * * - | * * * * * * | <-- :1690
LC49 -> - - * * * * * - - * * - - * * - | * * * * * * | <-- :1691
LC53 -> - - * * * * * * * * * - - * - * | * * * * * * | <-- :1692
LC32 -> * * - - - - - - - - - - - - - - | - * - - * - | <-- resetout


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                         Logic cells placed in LAB 'F'
        +------------------------------- LC81 move1
        | +----------------------------- LC88 ~894~5
        | | +--------------------------- LC84 ~894~6
        | | | +------------------------- LC91 :993
        | | | | +----------------------- LC93 ~994~1
        | | | | | +--------------------- LC83 ~994~3
        | | | | | | +------------------- LC96 :994
        | | | | | | | +----------------- LC92 ~1326~1
        | | | | | | | | +--------------- LC87 ~1334~1
        | | | | | | | | | +------------- LC85 ~1335~1
        | | | | | | | | | | +----------- LC95 ~1335~2
        | | | | | | | | | | | +--------- LC89 ~1335~4
        | | | | | | | | | | | | +------- LC90 :1455
        | | | | | | | | | | | | | +----- LC82 ~1456~2
        | | | | | | | | | | | | | | +--- LC86 ~1510~1
        | | | | | | | | | | | | | | | +- LC94 ~1909~6
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'F':
LC81 -> * * * - * * * * * * * - * * - * | * * * * * * | <-- move1
LC88 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- ~894~5
LC84 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- ~894~6

Pin
67   -> - - - - - - - - - - - - - - - - | - - - - - - | <-- clk
13   -> - - - * - - * - - - - * - - - * | * * * * * * | <-- countup0
8    -> - - - * - - * - - - - * - - - * | * * * * * * | <-- countup1
7    -> * * * * * - * - * - - * - * * * | * * * * * * | <-- countup2
65   -> * * * * - * * - - - - * * - * * | * * * * * * | <-- move0
4    -> * * * - * * - * * * * * * * * - | - * * * * * | <-- reset
9    -> * * * - - - - - - - - - - - * - | * * * * * * | <-- state0
10   -> - * * - - - - - - - - - - - * * | * * * * * * | <-- state1
12   -> * * * * * * * * * * * * - - * * | * * * * * * | <-- UD
LC29 -> * * * * * * * * * * * * - * * - | * * * * * * | <-- CD
LC57 -> * * - * * * * * * * * * * * - * | * * * * * * | <-- :138
LC61 -> * - * * * * - * * * * * * * * * | * * * * * * | <-- :139
LC56 -> * * * * * * - * * * * * * * * - | * * * * * * | <-- :140
LC60 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- ~894~1
LC42 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- ~894~2
LC59 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- ~894~3
LC58 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- ~894~4
LC26 -> - - - * - - - - - - - - - - - - | - - - - - * | <-- ~993~4
LC1  -> - - - - - - * - - - - - - - - - | - - - - - * | <-- ~994~4
LC18 -> - - - - - - - - - - - - * - - - | - - - - - * | <-- ~1455~4
LC66 -> - - - * - - - - * - - - - - * * | - * * - * * | <-- count2
LC65 -> - - - * * * * - * * * * - * * * | * * * - * * | <-- count1
LC2  -> - - - * * * * * * * * - - * * * | * * * * * * | <-- count0
LC51 -> * * * * * * * * * * * * * * - - | * * * * * * | <-- :1690
LC49 -> * * - * * * - * * * * * * * * * | * * * * * * | <-- :1691
LC53 -> * * * * * * - * * * * * * * * - | * * * * * * | <-- :1692


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 z:\cst231takehome\elevatorbad.rpt
elevatorbad1

** EQUATIONS **

CALL1    : INPUT;
CALL2    : INPUT;
CALL3    : INPUT;
clk      : INPUT;
countup0 : INPUT;
countup1 : INPUT;
countup2 : INPUT;
FB1      : INPUT;
FB2      : INPUT;
FB3      : INPUT;
move0    : INPUT;
reset    : INPUT;
state0   : INPUT;
state1   : INPUT;
UD       : INPUT;

-- Node name is ':1910' = 'CD' 
-- Equation name is 'CD', location is LC029, type is output.
 CD      = DFFE( _EQ001 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ001 = !_LC044 & !_LC094 &  _X001 &  _X002 &  _X003 &  _X004;
  _X001  = EXP(!countup0 & !countup1 & !countup2 &  count0 &  count1 &  count2 & 
              state0 &  UD &  :139);
  _X002  = EXP(!countup0 & !countup1 & !countup2 &  count0 &  count1 &  count2 & 
              state0 &  UD &  :1691);
  _X003  = EXP(!countup0 & !countup1 & !countup2 &  count0 &  count1 &  count2 & 
             !state0 &  state1 &  :140);
  _X004  = EXP(!countup0 & !countup1 & !countup2 &  count0 &  count1 &  count2 & 
             !state0 &  state1 &  :1692);

-- Node name is ':1470' = 'count0' 
-- Equation name is 'count0', location is LC002, type is buried.
count0   = DFFE( _EQ002 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ002 =  _LC008
         #  _LC020
         #  _LC025;

-- Node name is ':1469' = 'count1' 
-- Equation name is 'count1', location is LC065, type is buried.
count1   = DFFE( _EQ003 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ003 =  _LC096
         #  _LC038
         #  _LC012;

-- Node name is ':1468' = 'count2' 
-- Equation name is 'count2', location is LC066, type is buried.
count2   = DFFE( _EQ004 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ004 =  _LC091
         #  _LC068
         #  _LC090;

-- Node name is 'DOOR0' = ':2613' 
-- Equation name is 'DOOR0', type is output 
 DOOR0   = DFFE( _EQ005 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ005 = !count0 & !count2
         #  count0 & !count1
         #  count1 &  count2
         #  reset &  resetout
         # !state0 & !state1;

-- Node name is 'DOOR1' = ':2612' 
-- Equation name is 'DOOR1', type is output 
 DOOR1   = DFFE( _EQ006 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ006 = !count1 & !count2
         #  count1 &  count2
         #  reset &  resetout
         # !state0 & !state1;

-- Node name is 'DOOR2' = ':2611' 
-- Equation name is 'DOOR2', type is output 
 DOOR2   = DFFE( _EQ007 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ007 = !count0 & !count1 & !count2
         #  count0 &  count1 &  count2
         #  reset &  resetout
         # !state0 & !state1;

-- Node name is 'DOOR3' = ':2610' 
-- Equation name is 'DOOR3', type is output 
 DOOR3   = DFFE( _EQ008 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ008 = !count0 & !count1 & !count2
         #  count0 &  count1 &  count2
         #  reset &  resetout
         # !state0 & !state1;

-- Node name is 'DOOR4' = ':2609' 
-- Equation name is 'DOOR4', type is output 
 DOOR4   = DFFE( _EQ009 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ009 = !count1 & !count2
         #  count1 &  count2
         #  reset &  resetout
         # !state0 & !state1;

-- Node name is 'DOOR5' = ':2608' 
-- Equation name is 'DOOR5', type is output 
 DOOR5   = DFFE( _EQ010 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ010 = !count0 & !count2
         #  count0 & !count1
         #  count1 &  count2
         #  reset &  resetout
         # !state0 & !state1;

-- Node name is ':896' = 'move1' 
-- Equation name is 'move1', location is LC081, type is output.
 move1   = DFFE( _EQ011 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ011 = !_LC042 & !_LC058 & !_LC059 & !_LC060 & !_LC084 & !_LC088 &  _X005 & 
              _X006 &  _X007 &  _X008 &  _X009;
  _X005  = EXP( CD &  countup2 &  move0 & !state0 &  UD & !:140 & !:1692);
  _X006  = EXP(!move1 & !:138 & !:139 & !:140 & !:1690 & !:1691 & !:1692);
  _X007  = EXP( countup2 & !reset & !state0 &  UD &  :138 & !:140 & !:1692);
  _X008  = EXP( CD &  countup2 & !state0 &  UD & !:140 &  :1690 & !:1692);
  _X009  = EXP( CD &  countup2 & !state0 &  UD &  :138 & !:140 & !:1692);

-- Node name is ':1618' = 'read' 
-- Equation name is 'read', location is LC050, type is buried.
read     = DFFE( _EQ012 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ012 =  _LC037
         # !_LC040 & !_LC041 & !_LC075 & !state0 &  state1 &  _X010
         #  _LC074
         #  read & !state0 & !state1
         # !state0 & !state1;
  _X010  = EXP(!countup0 & !countup2 & !:140 & !:1692);

-- Node name is ':2195' = 'resetout' 
-- Equation name is 'resetout', location is LC032, type is buried.
resetout = DFFE( _EQ013 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ013 = !state0 & !state1
         #  resetout;

-- Node name is ':138' 
-- Equation name is '_LC057', type is output 
 :138    = LCELL( _EQ014 $  GND);
  _EQ014 = !CALL3 &  read
         #  :138;

-- Node name is ':139' 
-- Equation name is '_LC061', type is output 
 :139    = LCELL( _EQ015 $  GND);
  _EQ015 = !CALL2 &  read
         #  :139;

-- Node name is ':140' 
-- Equation name is '_LC056', type is output 
 :140    = LCELL( _EQ016 $  GND);
  _EQ016 = !CALL1 &  read
         #  :140;

-- Node name is '~894~1' 
-- Equation name is '~894~1', location is LC060, type is buried.
-- synthesized logic cell 
_LC060   = LCELL( _EQ017 $  GND);
  _EQ017 = !state0 & !state1
         # !move1 & !state1 &  :140
         # !move1 & !state0 &  :1692
         # !move1 & !state1 &  :1692
         #  countup0 &  countup1 & !countup2 & !reset & !state0 & !UD & !:139 & 
             !:1691 &  :1692;

-- Node name is '~894~2' 
-- Equation name is '~894~2', location is LC042, type is buried.
-- synthesized logic cell 
_LC042   = LCELL( _EQ018 $  GND);
  _EQ018 =  countup2 & !move1 & !state0
         # !move1 & !state1 &  :139
         # !move1 & !state1 &  :1691
         # !move1 & !state0 &  :140
         #  countup0 &  countup1 & !countup2 & !reset & !state0 & !UD & !:139 & 
              :140 & !:1691;

-- Node name is '~894~3' 
-- Equation name is '~894~3', location is LC059, type is buried.
-- synthesized logic cell 
_LC059   = LCELL( _EQ019 $  GND);
  _EQ019 = !CD & !move1 &  reset
         # !move1 & !state1 & !UD
         # !countup0 & !move1 & !state0
         # !countup1 & !move1 & !state0
         #  CD &  countup0 &  countup1 & !countup2 & !state0 & !UD & !:139 & 
             !:1691 &  :1692;

-- Node name is '~894~4' 
-- Equation name is '~894~4', location is LC058, type is buried.
-- synthesized logic cell 
_LC058   = LCELL( _EQ020 $  GND);
  _EQ020 = !move1 &  state0 &  state1 &  :138
         # !move1 &  state0 &  state1 &  :1690
         # !move1 & !state0 & !UD &  :139
         # !move1 & !state0 & !UD &  :1691
         #  CD &  countup0 &  countup1 & !countup2 & !state0 & !UD & !:139 & 
              :140 & !:1691;

-- Node name is '~894~5' 
-- Equation name is '~894~5', location is LC088, type is buried.
-- synthesized logic cell 
_LC088   = LCELL( _EQ021 $  GND);
  _EQ021 = !move1 & !state0 & !:138 & !:1690
         #  move0 & !move1 & !state0 & !UD
         #  CD &  countup2 & !state1 &  UD & !:140 &  :1691 & !:1692
         #  countup2 & !reset & !state1 &  UD & !:140 &  :1691 & !:1692
         #  countup2 &  move0 &  move1 & !reset & !state1 &  UD & !:140 & 
             !:1692;

-- Node name is '~894~6' 
-- Equation name is '~894~6', location is LC084, type is buried.
-- synthesized logic cell 
_LC084   = LCELL( _EQ022 $  GND);
  _EQ022 =  countup2 & !reset & !state0 &  UD & !:140 &  :1690 & !:1692
         #  countup2 &  move0 & !reset & !state0 &  UD & !:140 & !:1692
         #  CD &  countup2 & !state1 &  UD &  :139 & !:140 & !:1692
         #  countup2 & !reset & !state1 &  UD &  :139 & !:140 & !:1692
         #  CD &  countup2 &  move0 &  move1 & !state1 &  UD & !:140 & !:1692;

-- Node name is '~993~1' 
-- Equation name is '~993~1', location is LC035, type is buried.
-- synthesized logic cell 
_LC035   = LCELL( _EQ023 $  GND);
  _EQ023 = !count2 & !UD
         # !count0 & !count2
         # !count1 & !count2
         # !CD & !count2 &  reset
         #  CD & !countup0 & !countup1 & !countup2 &  count0 &  count1 & 
              count2 &  move0 &  move1 &  UD;

-- Node name is '~993~2' 
-- Equation name is '~993~2', location is LC034, type is buried.
-- synthesized logic cell 
_LC034   = LCELL( _EQ024 $  GND);
  _EQ024 = !CD & !count2 & !:140 & !:1692
         #  countup0 & !count2 & !:140 & !:1692
         #  countup1 & !count2 & !:140 & !:1692
         #  countup2 & !count2 & !:140 & !:1692
         #  CD & !countup0 & !countup1 & !countup2 &  count0 &  count1 & 
              count2 &  UD & !:138 & !:1690;

-- Node name is '~993~3' 
-- Equation name is '~993~3', location is LC067, type is buried.
-- synthesized logic cell 
_LC067   = LCELL( _EQ025 $  GND);
  _EQ025 = !move1 & !reset &  UD & !:138 & !:139 & !:140 & !:1690 & !:1691 & 
             !:1692
         #  CD &  count0 &  count1 &  count2 &  UD &  :140
         #  count0 &  count1 &  count2 & !reset &  UD &  :140
         #  CD &  count0 &  count1 &  count2 &  UD &  :1692
         #  count0 &  count1 &  count2 & !reset &  UD &  :1692;

-- Node name is '~993~4' 
-- Equation name is '~993~4', location is LC026, type is buried.
-- synthesized logic cell 
_LC026   = LCELL( _EQ026 $  GND);
  _EQ026 = !count2 & !move0 & !:139 & !:140 & !:1691 & !:1692
         # !count2 & !move1 & !:139 & !:140 & !:1691 & !:1692
         # !move0 & !reset &  UD & !:138 & !:139 & !:140 & !:1690 & !:1691 & 
             !:1692
         #  CD & !move1 &  UD & !:138 & !:139 & !:140 & !:1690 & !:1691 & 
             !:1692
         #  _X011;
  _X011  = EXP(!_LC034 & !_LC035 & !_LC067 &  state0 & !state1);

-- Node name is ':993' 
-- Equation name is '_LC091', type is buried 
!_LC091  = _LC091~NOT;
_LC091~NOT = LCELL( _EQ027 $  GND);
  _EQ027 =  CD & !countup0 & !countup1 & !countup2 &  count0 &  count1 & 
              count2 &  UD &  :139
         #  CD & !countup0 & !countup1 & !countup2 &  count0 &  count1 & 
              count2 &  UD &  :1691
         #  CD & !move0 &  UD & !:138 & !:139 & !:140 & !:1690 & !:1691 & 
             !:1692
         #  _LC026;

-- Node name is '~994~1' 
-- Equation name is '~994~1', location is LC093, type is buried.
-- synthesized logic cell 
_LC093   = LCELL( _EQ028 $  GND);
  _EQ028 = !count1 & !UD
         # !count0 & !count1
         # !CD & !count1 &  reset
         #  countup2 & !count1 & !:140 & !:1692
         # !move1 & !reset &  UD & !:138 & !:139 & !:140 & !:1690 & !:1691 & 
             !:1692;

-- Node name is '~994~2' 
-- Equation name is '~994~2', location is LC073, type is buried.
-- synthesized logic cell 
_LC073   = LCELL( _EQ029 $  GND);
  _EQ029 = !CD & !count1 & !:140 & !:1692
         #  countup0 & !count1 & !:140 & !:1692
         #  countup1 & !count1 & !:140 & !:1692
         #  CD & !move1 &  UD & !:138 & !:139 & !:140 & !:1690 & !:1691 & 
             !:1692
         #  count0 &  count1 & !reset &  UD &  :1692;

-- Node name is '~994~3' 
-- Equation name is '~994~3', location is LC083, type is buried.
-- synthesized logic cell 
_LC083   = LCELL( _EQ030 $  GND);
  _EQ030 = !count1 & !move1 & !:139 & !:140 & !:1691 & !:1692
         # !move0 & !reset &  UD & !:138 & !:139 & !:140 & !:1690 & !:1691 & 
             !:1692
         #  CD &  count0 &  count1 &  UD &  :140
         #  count0 &  count1 & !reset &  UD &  :140
         #  CD &  count0 &  count1 &  UD &  :1692;

-- Node name is '~994~4' 
-- Equation name is '~994~4', location is LC001, type is buried.
-- synthesized logic cell 
_LC001   = LCELL( _EQ031 $  GND);
  _EQ031 = !count1 & !move0 & !:139 & !:140 & !:1691 & !:1692
         #  CD & !countup0 & !countup1 & !countup2 &  count0 &  count1 &  UD & 
              :139
         #  CD & !countup0 & !countup1 & !countup2 &  count0 &  count1 &  UD & 
              :1691
         #  CD & !move0 &  UD & !:138 & !:139 & !:140 & !:1690 & !:1691 & 
             !:1692
         #  _X012;
  _X012  = EXP(!_LC073 & !_LC083 & !_LC093 &  state0 & !state1);

-- Node name is ':994' 
-- Equation name is '_LC096', type is buried 
!_LC096  = _LC096~NOT;
_LC096~NOT = LCELL( _EQ032 $  GND);
  _EQ032 =  CD & !countup0 & !countup1 & !countup2 &  count0 &  count1 &  UD & 
             !:138 & !:1690
         #  CD & !countup0 & !countup1 & !countup2 &  count0 &  count1 & 
              move0 &  move1 &  UD
         #  _LC001;

-- Node name is '~995~1' 
-- Equation name is '~995~1', location is LC062, type is buried.
-- synthesized logic cell 
_LC062   = LCELL( _EQ033 $  GND);
  _EQ033 = !count0 & !UD
         # !CD & !count0 &  reset
         #  CD &  count0 &  UD &  :1692
         #  count0 & !reset &  UD &  :1692
         # !move1 & !reset &  UD & !:138 & !:139 & !:140 & !:1690 & !:1691 & 
             !:1692;

-- Node name is '~995~2' 
-- Equation name is '~995~2', location is LC063, type is buried.
-- synthesized logic cell 
_LC063   = LCELL( _EQ034 $  GND);
  _EQ034 =  countup1 & !count0 & !:140 & !:1692
         #  countup2 & !count0 & !:140 & !:1692
         #  CD &  count0 &  UD &  :140
         #  count0 & !reset &  UD &  :140
         #  CD & !move1 &  UD & !:138 & !:139 & !:140 & !:1690 & !:1691 & 
             !:1692;

-- Node name is '~995~3' 
-- Equation name is '~995~3', location is LC054, type is buried.
-- synthesized logic cell 
_LC054   = LCELL( _EQ035 $  GND);
  _EQ035 = !CD & !count0 & !:140 & !:1692
         #  countup0 & !count0 & !:140 & !:1692
         # !count0 & !move0 & !:139 & !:140 & !:1691 & !:1692
         # !count0 & !move1 & !:139 & !:140 & !:1691 & !:1692
         # !move0 & !reset &  UD & !:138 & !:139 & !:140 & !:1690 & !:1691 & 
             !:1692;

-- Node name is ':995' 
-- Equation name is '_LC008', type is buried 
!_LC008  = _LC008~NOT;
_LC008~NOT = LCELL( _EQ036 $  GND);
  _EQ036 =  CD & !countup0 & !countup1 & !countup2 &  count0 &  UD &  :139
         #  CD & !countup0 & !countup1 & !countup2 &  count0 &  UD &  :1691
         #  CD & !countup0 & !countup1 & !countup2 &  count0 &  move0 & 
              move1 &  UD
         #  CD & !move0 &  UD & !:138 & !:139 & !:140 & !:1690 & !:1691 & 
             !:1692
         #  _X013;
  _X013  = EXP(!_LC054 & !_LC062 & !_LC063 &  state0 & !state1);

-- Node name is '~1326~1' 
-- Equation name is '~1326~1', location is LC092, type is buried.
-- synthesized logic cell 
_LC092   = LCELL( _EQ037 $  GND);
  _EQ037 =  count0 & !UD &  :1691
         #  count0 &  UD &  :140
         #  count0 &  UD &  :1692
         # !CD &  reset
         #  move1 & !UD & !:138 & !:139 & !:140 & !:1690 & !:1691 & !:1692;

-- Node name is '~1326~2' 
-- Equation name is '~1326~2', location is LC033, type is buried.
-- synthesized logic cell 
_LC033   = LCELL( _EQ038 $  GND);
  _EQ038 =  count0 & !UD &  :139
         # !move0 & !:138 & !:139 & !:140 & !:1690 & !:1691 & !:1692
         #  countup0 & !count0 &  UD & !:140 & !:1692
         #  countup1 & !count0 &  UD & !:140 & !:1692
         #  countup2 & !count0 &  UD & !:140 & !:1692;

-- Node name is '~1326~3' 
-- Equation name is '~1326~3', location is LC055, type is buried.
-- synthesized logic cell 
_LC055   = LCELL( _EQ039 $  GND);
  _EQ039 = !move1 &  UD & !:138 & !:140 & !:1690 & !:1692
         #  countup0 & !count0 & !UD & !:139 & !:1691
         #  countup1 & !count0 & !UD & !:139 & !:1691
         #  countup2 & !count0 & !UD & !:139 & !:1691
         # !CD & !count0 &  UD & !:140 & !:1692;

-- Node name is ':1326' 
-- Equation name is '_LC005', type is buried 
!_LC005  = _LC005~NOT;
_LC005~NOT = LCELL( _EQ040 $  GND);
  _EQ040 =  count0 & !move0 & !:138 & !:140 & !:1690 & !:1692
         # !move0 &  UD & !:138 & !:140 & !:1690 & !:1692
         #  CD & !countup0 & !countup1 & !countup2 &  count0
         # !CD & !count0 & !UD & !:139 & !:1691
         #  _X014;
  _X014  = EXP(!_LC033 & !_LC055 & !_LC092);

-- Node name is '~1334~1' 
-- Equation name is '~1334~1', location is LC087, type is buried.
-- synthesized logic cell 
_LC087   = LCELL( _EQ041 $  GND);
  _EQ041 = !count0 & !count2
         # !count1 & !count2
         # !CD & !count2 &  reset
         #  countup2 & !count2 &  UD & !:140 & !:1692
         #  CD &  move1 & !UD & !:138 & !:139 & !:140 & !:1690 & !:1691 & 
             !:1692;

-- Node name is '~1334~2' 
-- Equation name is '~1334~2', location is LC071, type is buried.
-- synthesized logic cell 
_LC071   = LCELL( _EQ042 $  GND);
  _EQ042 =  countup2 & !count2 & !UD & !:139 & !:1691
         # !CD & !count2 &  UD & !:140 & !:1692
         #  countup0 & !count2 &  UD & !:140 & !:1692
         #  countup1 & !count2 &  UD & !:140 & !:1692
         #  move1 & !reset & !UD & !:138 & !:139 & !:140 & !:1690 & !:1691 & 
             !:1692;

-- Node name is '~1334~3' 
-- Equation name is '~1334~3', location is LC079, type is buried.
-- synthesized logic cell 
_LC079   = LCELL( _EQ043 $  GND);
  _EQ043 =  CD & !move0 & !:138 & !:139 & !:140 & !:1690 & !:1691 & !:1692
         # !CD & !count2 & !UD & !:139 & !:1691
         #  countup0 & !count2 & !UD & !:139 & !:1691
         #  countup1 & !count2 & !UD & !:139 & !:1691
         #  CD &  count0 &  count1 &  count2 & !UD &  :1691;

-- Node name is '~1334~4' 
-- Equation name is '~1334~4', location is LC070, type is buried.
-- synthesized logic cell 
_LC070   = LCELL( _EQ044 $  GND);
  _EQ044 = !move0 & !reset & !:138 & !:139 & !:140 & !:1690 & !:1691 & !:1692
         #  CD &  count0 &  count1 &  count2 &  UD &  :1692
         #  count0 &  count1 &  count2 & !reset & !UD &  :139
         #  count0 &  count1 &  count2 & !reset & !UD &  :1691
         #  CD &  count0 &  count1 &  count2 & !UD &  :139;

-- Node name is '~1334~5' 
-- Equation name is '~1334~5', location is LC076, type is buried.
-- synthesized logic cell 
_LC076   = LCELL( _EQ045 $  GND);
  _EQ045 =  CD & !move1 &  UD & !:138 & !:140 & !:1690 & !:1692
         #  count0 &  count1 &  count2 & !reset &  UD &  :140
         #  count0 &  count1 &  count2 & !reset &  UD &  :1692
         #  CD & !countup0 & !countup1 & !countup2 &  count0 &  count1 & 
              count2
         #  CD &  count0 &  count1 &  count2 &  UD &  :140;

-- Node name is ':1334' 
-- Equation name is '_LC068', type is buried 
!_LC068  = _LC068~NOT;
_LC068~NOT = LCELL( _EQ046 $  GND);
  _EQ046 = !move0 & !reset &  UD & !:138 & !:140 & !:1690 & !:1692
         # !move1 & !reset &  UD & !:138 & !:140 & !:1690 & !:1692
         #  CD & !move0 &  UD & !:138 & !:140 & !:1690 & !:1692
         #  _X015;
  _X015  = EXP(!_LC070 & !_LC071 & !_LC076 & !_LC079 & !_LC087 & !state0 & 
              state1);

-- Node name is '~1335~1' 
-- Equation name is '~1335~1', location is LC085, type is buried.
-- synthesized logic cell 
_LC085   = LCELL( _EQ047 $  GND);
  _EQ047 = !count0 & !count1
         # !CD & !count1 &  reset
         #  CD &  move1 & !UD & !:138 & !:139 & !:140 & !:1690 & !:1691 & 
             !:1692
         #  CD &  count0 &  count1 & !UD &  :139
         #  CD &  count0 &  count1 & !UD &  :1691;

-- Node name is '~1335~2' 
-- Equation name is '~1335~2', location is LC095, type is buried.
-- synthesized logic cell 
_LC095   = LCELL( _EQ048 $  GND);
  _EQ048 =  move1 & !reset & !UD & !:138 & !:139 & !:140 & !:1690 & !:1691 & 
             !:1692
         #  CD &  count0 &  count1 &  UD &  :140
         #  CD &  count0 &  count1 &  UD &  :1692
         #  count0 &  count1 & !reset & !UD &  :139
         #  count0 &  count1 & !reset & !UD &  :1691;

-- Node name is '~1335~3' 
-- Equation name is '~1335~3', location is LC077, type is buried.
-- synthesized logic cell 
_LC077   = LCELL( _EQ049 $  GND);
  _EQ049 =  CD & !move0 & !:138 & !:139 & !:140 & !:1690 & !:1691 & !:1692
         #  countup1 & !count1 &  UD & !:140 & !:1692
         #  countup2 & !count1 &  UD & !:140 & !:1692
         #  count0 &  count1 & !reset &  UD &  :140
         #  count0 &  count1 & !reset &  UD &  :1692;

-- Node name is '~1335~4' 
-- Equation name is '~1335~4', location is LC089, type is buried.
-- synthesized logic cell 
_LC089   = LCELL( _EQ050 $  GND);
  _EQ050 = !move0 & !reset & !:138 & !:139 & !:140 & !:1690 & !:1691 & !:1692
         #  countup1 & !count1 & !UD & !:139 & !:1691
         #  countup2 & !count1 & !UD & !:139 & !:1691
         # !CD & !count1 &  UD & !:140 & !:1692
         #  countup0 & !count1 &  UD & !:140 & !:1692;

-- Node name is '~1335~5' 
-- Equation name is '~1335~5', location is LC003, type is buried.
-- synthesized logic cell 
_LC003   = LCELL( _EQ051 $  GND);
  _EQ051 =  CD & !move0 &  UD & !:138 & !:140 & !:1690 & !:1692
         #  CD & !move1 &  UD & !:138 & !:140 & !:1690 & !:1692
         # !CD & !count1 & !UD & !:139 & !:1691
         #  countup0 & !count1 & !UD & !:139 & !:1691
         #  CD & !countup0 & !countup1 & !countup2 &  count0 &  count1;

-- Node name is ':1335' 
-- Equation name is '_LC038', type is buried 
!_LC038  = _LC038~NOT;
_LC038~NOT = LCELL( _EQ052 $  GND);
  _EQ052 = !move0 & !reset &  UD & !:138 & !:140 & !:1690 & !:1692
         # !move1 & !reset &  UD & !:138 & !:140 & !:1690 & !:1692
         #  _X016;
  _X016  = EXP(!_LC003 & !_LC077 & !_LC085 & !_LC089 & !_LC095 & !state0 & 
              state1);

-- Node name is ':1336' 
-- Equation name is '_LC020', type is buried 
_LC020   = LCELL( _EQ053 $  GND);
  _EQ053 =  _LC005 & !state0 &  state1
         # !CD &  count0 &  reset & !state0 &  state1;

-- Node name is '~1455~1' 
-- Equation name is '~1455~1', location is LC046, type is buried.
-- synthesized logic cell 
_LC046   = LCELL( _EQ054 $  GND);
  _EQ054 = !count0 & !count2
         # !count1 & !count2
         # !CD & !count2 &  reset
         #  countup2 & !count2 & !:138 & !:1690
         #  CD & !countup0 & !countup1 & !countup2 &  count0 &  count1 & 
              count2 & !move0 &  move1;

-- Node name is '~1455~2' 
-- Equation name is '~1455~2', location is LC045, type is buried.
-- synthesized logic cell 
_LC045   = LCELL( _EQ055 $  GND);
  _EQ055 = !CD & !count2 & !:138 & !:1690
         #  countup0 & !count2 & !:138 & !:1690
         #  countup1 & !count2 & !:138 & !:1690
         #  CD &  count0 &  count1 &  count2 &  :1690
         #  CD & !countup0 & !countup1 & !countup2 &  count0 &  count1 & 
              count2 & !:140 & !:1692;

-- Node name is '~1455~3' 
-- Equation name is '~1455~3', location is LC039, type is buried.
-- synthesized logic cell 
_LC039   = LCELL( _EQ056 $  GND);
  _EQ056 = !count2 & !move1 & !:138 & !:139 & !:1690 & !:1691
         #  count0 &  count1 &  count2 & !reset &  :138
         #  count0 &  count1 &  count2 & !reset &  :1690
         #  CD &  count0 &  count1 &  count2 &  :138
         #  CD & !countup0 & !countup1 & !countup2 &  count0 &  count1 & 
              count2 &  :1691;

-- Node name is '~1455~4' 
-- Equation name is '~1455~4', location is LC018, type is buried.
-- synthesized logic cell 
_LC018   = LCELL( _EQ057 $  GND);
  _EQ057 = !count2 &  move0 & !:138 & !:139 & !:1690 & !:1691
         #  CD &  move0 & !:138 & !:139 & !:140 & !:1690 & !:1691 & !:1692
         #  CD & !move1 & !:138 & !:139 & !:140 & !:1690 & !:1691 & !:1692
         #  CD & !countup0 & !countup1 & !countup2 &  count0 &  count1 & 
              count2 &  :139
         #  _X017;
  _X017  = EXP(!_LC039 & !_LC045 & !_LC046 &  state0 &  state1);

-- Node name is ':1455' 
-- Equation name is '_LC090', type is buried 
!_LC090  = _LC090~NOT;
_LC090~NOT = LCELL( _EQ058 $  GND);
  _EQ058 =  move0 & !reset & !:138 & !:139 & !:140 & !:1690 & !:1691 & !:1692
         # !move1 & !reset & !:138 & !:139 & !:140 & !:1690 & !:1691 & !:1692
         #  _LC018;

-- Node name is '~1456~1' 
-- Equation name is '~1456~1', location is LC078, type is buried.
-- synthesized logic cell 
_LC078   = LCELL( _EQ059 $  GND);
  _EQ059 = !count0 & !count1
         # !CD & !count1 &  reset
         #  CD &  count0 &  count1 &  :1690
         #  count0 &  count1 & !reset &  :1690
         # !move1 & !reset & !:138 & !:139 & !:140 & !:1690 & !:1691 & !:1692;

-- Node name is '~1456~2' 
-- Equation name is '~1456~2', location is LC082, type is buried.
-- synthesized logic cell 
_LC082   = LCELL( _EQ060 $  GND);
  _EQ060 =  countup2 & !count1 & !:138 & !:1690
         # !CD & !count1 & !:138 & !:1690
         #  CD &  count0 &  count1 &  :138
         #  count0 &  count1 & !reset &  :138
         #  CD & !move1 & !:138 & !:139 & !:140 & !:1690 & !:1691 & !:1692;

-- Node name is '~1456~3' 
-- Equation name is '~1456~3', location is LC047, type is buried.
-- synthesized logic cell 
_LC047   = LCELL( _EQ061 $  GND);
  _EQ061 =  countup0 & !count1 & !:138 & !:1690
         #  countup1 & !count1 & !:138 & !:1690
         # !count1 &  move0 & !:138 & !:139 & !:1690 & !:1691
         # !count1 & !move1 & !:138 & !:139 & !:1690 & !:1691
         #  move0 & !reset & !:138 & !:139 & !:140 & !:1690 & !:1691 & !:1692;

-- Node name is ':1456' 
-- Equation name is '_LC012', type is buried 
!_LC012  = _LC012~NOT;
_LC012~NOT = LCELL( _EQ062 $  GND);
  _EQ062 =  CD & !countup0 & !countup1 & !countup2 &  count0 &  count1 & 
              :139
         #  CD & !countup0 & !countup1 & !countup2 &  count0 &  count1 & 
              :1691
         #  CD & !countup0 & !countup1 & !countup2 &  count0 &  count1 & 
             !move0 &  move1
         #  CD &  move0 & !:138 & !:139 & !:140 & !:1690 & !:1691 & !:1692
         #  _X018;
  _X018  = EXP(!_LC047 & !_LC078 & !_LC082 &  state0 &  state1);

-- Node name is '~1457~1' 
-- Equation name is '~1457~1', location is LC043, type is buried.
-- synthesized logic cell 
_LC043   = LCELL( _EQ063 $  GND);
  _EQ063 =  CD &  count0 &  :138
         #  count0 & !reset &  :138
         #  CD &  count0 &  :1690
         #  count0 & !reset &  :1690
         #  count0 & !move1 & !reset & !:139 & !:140 & !:1691 & !:1692;

-- Node name is '~1457~2' 
-- Equation name is '~1457~2', location is LC064, type is buried.
-- synthesized logic cell 
_LC064   = LCELL( _EQ064 $  GND);
  _EQ064 =  countup1 & !count0 & !:138 & !:1690
         #  countup2 & !count0 & !:138 & !:1690
         # !CD & !count0 &  reset
         # !CD & !count0 & !:138 & !:1690
         #  CD &  count0 & !move1 & !:139 & !:140 & !:1691 & !:1692;

-- Node name is '~1457~3' 
-- Equation name is '~1457~3', location is LC052, type is buried.
-- synthesized logic cell 
_LC052   = LCELL( _EQ065 $  GND);
  _EQ065 =  countup0 & !count0 & !:138 & !:1690
         # !count0 & !move1 & !:138 & !:139 & !:1690 & !:1691
         #  CD & !countup0 & !countup1 & !countup2 &  count0 &  :139
         #  CD & !countup0 & !countup1 & !countup2 &  count0 &  :1691
         #  count0 &  move0 & !reset & !:139 & !:140 & !:1691 & !:1692;

-- Node name is ':1457' 
-- Equation name is '_LC025', type is buried 
!_LC025  = _LC025~NOT;
_LC025~NOT = LCELL( _EQ066 $  GND);
  _EQ066 = !count0 &  move0 & !:138 & !:139 & !:1690 & !:1691
         #  CD & !countup0 & !countup1 & !countup2 &  count0 & !move0 & 
              move1
         #  CD &  count0 &  move0 & !:139 & !:140 & !:1691 & !:1692
         #  _X019;
  _X019  = EXP(!_LC043 & !_LC052 & !_LC064 &  state0 &  state1);

-- Node name is '~1510~1' 
-- Equation name is '~1510~1', location is LC086, type is buried.
-- synthesized logic cell 
_LC086   = LCELL( _EQ067 $  GND);
  _EQ067 =  state0 & !state1 & !UD
         # !CD &  reset &  state0 & !state1
         #  count0 &  count1 &  count2 &  state0 & !state1 &  :140
         #  countup2 &  state0 & !state1 & !:140 & !:1692
         # !move0 &  state0 & !state1 & !:139 & !:140 & !:1691 & !:1692;

-- Node name is ':1510' 
-- Equation name is '_LC037', type is buried 
_LC037   = LCELL( _EQ068 $  GND);
  _EQ068 =  count0 &  count1 &  count2 &  state0 & !state1 &  :1692
         #  countup0 &  countup1 &  state0 & !state1 & !:140 & !:1692
         # !move1 &  state0 & !state1 & !:139 & !:140 & !:1691 & !:1692
         #  _LC086;

-- Node name is '~1585~1' 
-- Equation name is '~1585~1', location is LC075, type is buried.
-- synthesized logic cell 
_LC075   = LCELL( _EQ069 $  GND);
  _EQ069 = !UD &  :139
         # !UD &  :1691
         # !count1 &  UD &  :1692
         # !CD &  reset
         #  move1 & !UD & !:138 & !:140 & !:1690 & !:1692;

-- Node name is '~1585~2' 
-- Equation name is '~1585~2', location is LC041, type is buried.
-- synthesized logic cell 
_LC041   = LCELL( _EQ070 $  GND);
  _EQ070 = !count2 &  UD &  :1692
         # !count0 &  UD &  :140
         # !count0 &  UD &  :1692
         # !count1 &  UD &  :140
         # !move1 &  UD & !:138 & !:140 & !:1690 & !:1692;

-- Node name is '~1585~3' 
-- Equation name is '~1585~3', location is LC040, type is buried.
-- synthesized logic cell 
_LC040   = LCELL( _EQ071 $  GND);
  _EQ071 = !countup0 & !countup2 & !UD
         # !countup1 & !countup2 & !UD
         # !countup1 & !countup2 & !:140 & !:1692
         # !count2 &  UD &  :140
         # !move0 & !:138 & !:140 & !:1690 & !:1692;

-- Node name is ':1611' 
-- Equation name is '_LC074', type is buried 
_LC074   = LCELL( _EQ072 $  GND);
  _EQ072 =  countup2 &  state0 &  state1 & !:138 & !:1690
         #  countup0 &  countup1 &  state0 &  state1 & !:138 & !:1690
         # !CD &  reset &  state0 &  state1
         #  count0 &  count1 &  count2 &  state0 &  state1 &  _X020
         #  state0 &  state1 &  _X021 & !:138 & !:139 & !:1690 & !:1691;
  _X020  = EXP(!:138 & !:1690);
  _X021  = EXP(!move0 &  move1);

-- Node name is ':1690' 
-- Equation name is '_LC051', type is output 
 :1690   = LCELL( _EQ073 $  GND);
  _EQ073 = !FB3 &  read
         #  :1690;

-- Node name is ':1691' 
-- Equation name is '_LC049', type is output 
 :1691   = LCELL( _EQ074 $  GND);
  _EQ074 = !FB2 &  read
         #  :1691;

-- Node name is ':1692' 
-- Equation name is '_LC053', type is output 
 :1692   = LCELL( _EQ075 $  GND);
  _EQ075 = !FB1 &  read
         #  :1692;

-- Node name is '~1909~1' 
-- Equation name is '~1909~1', location is LC080, type is buried.
-- synthesized logic cell 
_LC080   = LCELL( _EQ076 $  GND);
  _EQ076 = !CD &  reset
         # !CD & !state0 & !state1
         # !CD & !state1 & !UD
         # !CD & !state1 & !:140 & !:1692
         # !countup0 & !countup1 & !countup2 &  count0 &  count1 &  count2 & 
              move0 &  move1 & !state0 &  state1 &  UD;

-- Node name is '~1909~2' 
-- Equation name is '~1909~2', location is LC027, type is buried.
-- synthesized logic cell 
_LC027   = LCELL( _EQ077 $  GND);
  _EQ077 = !CD &  count0 &  count1 &  count2
         # !CD & !state0 &  UD & !:140 & !:1692
         # !CD & !state0 & !UD & !:139 & !:1691
         # !CD &  state0 &  state1 & !:138 & !:1690
         # !countup0 & !countup1 & !countup2 &  count0 &  count1 &  count2 & 
              move0 &  move1 &  state0 & !state1 &  UD;

-- Node name is '~1909~3' 
-- Equation name is '~1909~3', location is LC036, type is buried.
-- synthesized logic cell 
_LC036   = LCELL( _EQ078 $  GND);
  _EQ078 =  count0 &  count1 &  count2 &  state0 &  state1 &  :138
         #  count0 &  count1 &  count2 &  state0 &  state1 &  :1690
         # !countup0 & !countup1 & !countup2 &  count0 &  count1 &  count2 & 
              move0 & !move1 & !state0 &  state1 & !UD
         #  count0 &  count1 &  count2 & !state0 &  state1 & !UD &  :1691
         #  _X022;
  _X022  = EXP(!_LC027 & !_LC080);

-- Node name is '~1909~4' 
-- Equation name is '~1909~4', location is LC048, type is buried.
-- synthesized logic cell 
_LC048   = LCELL( _EQ079 $  GND);
  _EQ079 =  count0 &  count1 &  count2 & !state0 &  state1 &  UD &  :140
         #  count0 &  count1 &  count2 & !state0 &  state1 &  UD &  :1692
         #  count0 &  count1 &  count2 & !state0 &  state1 & !UD &  :139
         # !countup0 & !countup1 & !countup2 &  count0 &  count1 &  count2 & 
             !move0 &  move1 &  state0 &  state1
         #  _LC036;

-- Node name is '~1909~5' 
-- Equation name is '~1909~5', location is LC044, type is buried.
-- synthesized logic cell 
_LC044   = LCELL( _EQ080 $  GND);
  _EQ080 = !countup0 & !countup1 & !countup2 &  count0 &  count1 &  count2 & 
              state1 &  :1690
         # !countup0 & !countup1 & !countup2 &  count0 &  count1 &  count2 & 
              move0 &  move1 &  state1 &  :1691
         #  count0 &  count1 &  count2 &  state0 & !state1 &  UD &  :140
         #  count0 &  count1 &  count2 &  state0 & !state1 &  UD &  :1692
         #  _LC048;

-- Node name is '~1909~6' 
-- Equation name is '~1909~6', location is LC094, type is buried.
-- synthesized logic cell 
_LC094   = LCELL( _EQ081 $  GND);
  _EQ081 = !countup0 & !countup1 & !countup2 &  count0 &  count1 &  count2 & 
              state1 &  :138
         # !countup0 & !countup1 & !countup2 &  count0 &  count1 &  count2 & 
              move0 &  move1 &  state1 &  :139
         # !countup0 & !countup1 & !countup2 &  count0 &  count1 &  count2 & 
              state1 & !UD &  :139
         # !countup0 & !countup1 & !countup2 &  count0 &  count1 &  count2 & 
              state1 & !UD &  :1691;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                          z:\cst231takehome\elevatorbad.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = off
      XOR_SYNTHESIS                       = off
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = off
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 0

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off
ADT PALACE Compilation                    = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:14
   Database Builder                       00:00:03
   Logic Synthesizer                      00:00:48
   Partitioner                            00:00:01
   Fitter                                 00:00:02
   Timing SNF Extractor                   00:00:03
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:01:12


Memory Allocated
-----------------

Peak memory allocated during compilation  = 47,380K
