                    ISSUE     EXE            MEM            WB        COMMIT    
Ld F1 0(R1)         [1]       [2, 2]         [3, 8]         [9]       [10]
Mult.d F2 F1 F0     [2]       [10, 14]       []             [15]      [16]
Add.d F3 F3 F2      [3]       [16, 18]       []             [19]      [20]
Mult.d F2 F1 F1     [4]       [11, 15]       []             [17]      [21]
Add.d F4 F2 F4      [5]       [18, 20]       []             [21]      [22]
Addi R1 R1 8        [6]       [7, 7]         []             [8]       [23]
Ld F1 0(R1)         [7]       [9, 9]         [10, 15]       [16]      [24]
Mult.d F2 F1 F0     [8]       [17, 21]       []             [23]      [25]
Add.d F3 F3 F2      [9]       [24, 26]       []             [27]      [28]
Mult.d F2 F1 F1     [10]      [18, 22]       []             [24]      [29]
Add.d F4 F2 F4      [11]      [25, 27]       []             [28]      [30]
Addi R1 R1 8        [12]      [13, 13]       []             [14]      [31]
Ld F1 0(R1)         [13]      [15, 15]       [16, 21]       [22]      [32]
Mult.d F2 F1 F0     [14]      [23, 27]       []             [29]      [33]
Add.d F3 F3 F2      [16]      [30, 32]       []             [33]      [34]
Mult.d F2 F1 F1     [17]      [24, 28]       []             [30]      [35]
Add.d F4 F2 F4      [18]      [31, 33]       []             [34]      [36]
