

================================================================
== Vitis HLS Report for 'gramschmidt'
================================================================
* Date:           Tue May  6 11:36:25 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        gramschmidt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.625 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |        ?|        ?|         ?|          -|          -|    30|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvars_iv32 = alloca i32 1"   --->   Operation 35 'alloca' 'indvars_iv32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 36 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%nrm_loc = alloca i64 1"   --->   Operation 37 'alloca' 'nrm_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:3]   --->   Operation 38 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %R, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %R"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Q, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %Q"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln13 = store i5 0, i5 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 45 'store' 'store_ln13' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln13 = store i5 1, i5 %indvars_iv32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 46 'store' 'store_ln13' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_15_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 47 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%k_1 = load i5 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 48 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.63ns)   --->   "%icmp_ln20 = icmp_eq  i5 %k_1, i5 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 49 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln20 = add i5 %k_1, i5 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 51 'add' 'add_ln20' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln20, void %VITIS_LOOP_15_2.split, void %for.end88" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 52 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.99ns)   --->   "%call_ln20 = call void @gramschmidt_Pipeline_VITIS_LOOP_15_2, i5 %k_1, i64 %A, i64 %nrm_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 53 'call' 'call_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln13 = store i5 %add_ln20, i5 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 54 'store' 'store_ln13' <Predicate = (!icmp_ln20)> <Delay = 0.38>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:28]   --->   Operation 55 'ret' 'ret_ln28' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln20 = call void @gramschmidt_Pipeline_VITIS_LOOP_15_2, i5 %k_1, i64 %A, i64 %nrm_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 56 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.62>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%nrm_loc_load = load i64 %nrm_loc"   --->   Operation 57 'load' 'nrm_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [17/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 58 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.62>
ST_5 : Operation 59 [16/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 59 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.62>
ST_6 : Operation 60 [15/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 60 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.62>
ST_7 : Operation 61 [14/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 61 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.62>
ST_8 : Operation 62 [13/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 62 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.62>
ST_9 : Operation 63 [12/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 63 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.62>
ST_10 : Operation 64 [11/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 64 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.62>
ST_11 : Operation 65 [10/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 65 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.62>
ST_12 : Operation 66 [9/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 66 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.62>
ST_13 : Operation 67 [8/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 67 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.62>
ST_14 : Operation 68 [7/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 68 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.62>
ST_15 : Operation 69 [6/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 69 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.62>
ST_16 : Operation 70 [5/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 70 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.62>
ST_17 : Operation 71 [4/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 71 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.62>
ST_18 : Operation 72 [3/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 72 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.62>
ST_19 : Operation 73 [2/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 73 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.62>
ST_20 : Operation 74 [1/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 74 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.65>
ST_21 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i5 %k_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 75 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %k_1, i5 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 76 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %k_1, i1 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 77 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i6 %tmp_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 78 'zext' 'zext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 79 [1/1] (0.72ns)   --->   "%sub_ln17 = sub i10 %tmp_1, i10 %zext_ln17_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 79 'sub' 'sub_ln17' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 80 [1/1] (0.72ns)   --->   "%add_ln17 = add i10 %sub_ln17, i10 %zext_ln17_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 80 'add' 'add_ln17' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i10 %add_ln17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 81 'zext' 'zext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 82 [1/1] (0.00ns)   --->   "%R_addr = getelementptr i64 %R, i64 0, i64 %zext_ln17_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 82 'getelementptr' 'R_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i64 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 83 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 84 [1/1] (1.20ns)   --->   "%store_ln17 = store i64 %bitcast_ln17, i10 %R_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 84 'store' 'store_ln17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_21 : Operation 85 [2/2] (1.99ns)   --->   "%call_ln20 = call void @gramschmidt_Pipeline_VITIS_LOOP_18_3, i5 %k_1, i64 %A, i64 %Q, i64 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 85 'call' 'call_ln20' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln20 = call void @gramschmidt_Pipeline_VITIS_LOOP_18_3, i5 %k_1, i64 %A, i64 %Q, i64 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 86 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 1.90>
ST_23 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i5 %k_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 87 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i5 %k_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 88 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 89 [1/1] (0.00ns)   --->   "%Q_addr = getelementptr i64 %Q, i64 0, i64 %zext_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 89 'getelementptr' 'Q_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 90 [1/1] (0.70ns)   --->   "%add_ln23 = add i6 %zext_ln17_3, i6 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 90 'add' 'add_ln23' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i6 %add_ln23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 91 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 92 [1/1] (0.00ns)   --->   "%Q_addr_1 = getelementptr i64 %Q, i64 0, i64 %zext_ln23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 92 'getelementptr' 'Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 93 [2/2] (1.20ns)   --->   "%Q_load = load i10 %Q_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 93 'load' 'Q_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_23 : Operation 94 [2/2] (1.20ns)   --->   "%Q_load_1 = load i10 %Q_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 94 'load' 'Q_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 24 <SV = 23> <Delay = 1.90>
ST_24 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i5 %k_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 95 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 96 [1/1] (0.70ns)   --->   "%add_ln23_1 = add i7 %zext_ln17_1, i7 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 96 'add' 'add_ln23_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln23_24 = zext i7 %add_ln23_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 97 'zext' 'zext_ln23_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 98 [1/1] (0.00ns)   --->   "%Q_addr_2 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 98 'getelementptr' 'Q_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln23_2 = add i7 %zext_ln17_1, i7 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 99 'add' 'add_ln23_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln23_25 = zext i7 %add_ln23_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 100 'zext' 'zext_ln23_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 101 [1/1] (0.00ns)   --->   "%Q_addr_3 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 101 'getelementptr' 'Q_addr_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 102 [1/2] (1.20ns)   --->   "%Q_load = load i10 %Q_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 102 'load' 'Q_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_24 : Operation 103 [1/2] (1.20ns)   --->   "%Q_load_1 = load i10 %Q_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 103 'load' 'Q_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_24 : Operation 104 [2/2] (1.20ns)   --->   "%Q_load_2 = load i10 %Q_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 104 'load' 'Q_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_24 : Operation 105 [2/2] (1.20ns)   --->   "%Q_load_3 = load i10 %Q_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 105 'load' 'Q_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 25 <SV = 24> <Delay = 1.90>
ST_25 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i5 %k_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 106 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 107 [1/1] (0.70ns)   --->   "%add_ln23_3 = add i8 %zext_ln17_2, i8 120" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 107 'add' 'add_ln23_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln23_26 = zext i8 %add_ln23_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 108 'zext' 'zext_ln23_26' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 109 [1/1] (0.00ns)   --->   "%Q_addr_4 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 109 'getelementptr' 'Q_addr_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 110 [1/1] (0.70ns)   --->   "%add_ln23_4 = add i8 %zext_ln17_2, i8 150" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 110 'add' 'add_ln23_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln23_27 = zext i8 %add_ln23_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 111 'zext' 'zext_ln23_27' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 112 [1/1] (0.00ns)   --->   "%Q_addr_5 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 112 'getelementptr' 'Q_addr_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 113 [1/2] (1.20ns)   --->   "%Q_load_2 = load i10 %Q_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 113 'load' 'Q_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_25 : Operation 114 [1/2] (1.20ns)   --->   "%Q_load_3 = load i10 %Q_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 114 'load' 'Q_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_25 : Operation 115 [2/2] (1.20ns)   --->   "%Q_load_4 = load i10 %Q_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 115 'load' 'Q_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_25 : Operation 116 [2/2] (1.20ns)   --->   "%Q_load_5 = load i10 %Q_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 116 'load' 'Q_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 26 <SV = 25> <Delay = 1.90>
ST_26 : Operation 117 [1/1] (0.70ns)   --->   "%add_ln23_5 = add i8 %zext_ln17_2, i8 180" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 117 'add' 'add_ln23_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln23_28 = zext i8 %add_ln23_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 118 'zext' 'zext_ln23_28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 119 [1/1] (0.00ns)   --->   "%Q_addr_6 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 119 'getelementptr' 'Q_addr_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 120 [1/1] (0.70ns)   --->   "%add_ln23_6 = add i7 %zext_ln17_1, i7 82" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 120 'add' 'add_ln23_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i7 %add_ln23_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 121 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln23_29 = zext i8 %sext_ln23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 122 'zext' 'zext_ln23_29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 123 [1/1] (0.00ns)   --->   "%Q_addr_7 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 123 'getelementptr' 'Q_addr_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 124 [1/2] (1.20ns)   --->   "%Q_load_4 = load i10 %Q_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 124 'load' 'Q_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_26 : Operation 125 [1/2] (1.20ns)   --->   "%Q_load_5 = load i10 %Q_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 125 'load' 'Q_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_26 : Operation 126 [2/2] (1.20ns)   --->   "%Q_load_6 = load i10 %Q_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 126 'load' 'Q_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_26 : Operation 127 [2/2] (1.20ns)   --->   "%Q_load_7 = load i10 %Q_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 127 'load' 'Q_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 27 <SV = 26> <Delay = 1.91>
ST_27 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i5 %k_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 128 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 129 [1/1] (0.71ns)   --->   "%add_ln23_7 = add i9 %zext_ln17, i9 240" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 129 'add' 'add_ln23_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln23_30 = zext i9 %add_ln23_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 130 'zext' 'zext_ln23_30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 131 [1/1] (0.00ns)   --->   "%Q_addr_8 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 131 'getelementptr' 'Q_addr_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 132 [1/1] (0.71ns)   --->   "%add_ln23_8 = add i9 %zext_ln17, i9 270" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 132 'add' 'add_ln23_8' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln23_31 = zext i9 %add_ln23_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 133 'zext' 'zext_ln23_31' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 134 [1/1] (0.00ns)   --->   "%Q_addr_9 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 134 'getelementptr' 'Q_addr_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 135 [1/2] (1.20ns)   --->   "%Q_load_6 = load i10 %Q_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 135 'load' 'Q_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_27 : Operation 136 [1/2] (1.20ns)   --->   "%Q_load_7 = load i10 %Q_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 136 'load' 'Q_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_27 : Operation 137 [2/2] (1.20ns)   --->   "%Q_load_8 = load i10 %Q_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 137 'load' 'Q_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_27 : Operation 138 [2/2] (1.20ns)   --->   "%Q_load_9 = load i10 %Q_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 138 'load' 'Q_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 28 <SV = 27> <Delay = 1.91>
ST_28 : Operation 139 [1/1] (0.71ns)   --->   "%add_ln23_9 = add i9 %zext_ln17, i9 300" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 139 'add' 'add_ln23_9' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln23_32 = zext i9 %add_ln23_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 140 'zext' 'zext_ln23_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 141 [1/1] (0.00ns)   --->   "%Q_addr_10 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 141 'getelementptr' 'Q_addr_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 142 [1/1] (0.71ns)   --->   "%add_ln23_10 = add i9 %zext_ln17, i9 330" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 142 'add' 'add_ln23_10' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln23_33 = zext i9 %add_ln23_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 143 'zext' 'zext_ln23_33' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 144 [1/1] (0.00ns)   --->   "%Q_addr_11 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 144 'getelementptr' 'Q_addr_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 145 [1/2] (1.20ns)   --->   "%Q_load_8 = load i10 %Q_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 145 'load' 'Q_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_28 : Operation 146 [1/2] (1.20ns)   --->   "%Q_load_9 = load i10 %Q_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 146 'load' 'Q_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_28 : Operation 147 [2/2] (1.20ns)   --->   "%Q_load_10 = load i10 %Q_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 147 'load' 'Q_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_28 : Operation 148 [2/2] (1.20ns)   --->   "%Q_load_11 = load i10 %Q_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 148 'load' 'Q_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 29 <SV = 28> <Delay = 1.91>
ST_29 : Operation 149 [1/1] (0.71ns)   --->   "%add_ln23_11 = add i9 %zext_ln17, i9 360" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 149 'add' 'add_ln23_11' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln23_34 = zext i9 %add_ln23_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 150 'zext' 'zext_ln23_34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 151 [1/1] (0.00ns)   --->   "%Q_addr_12 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 151 'getelementptr' 'Q_addr_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 152 [1/1] (0.70ns)   --->   "%add_ln23_12 = add i8 %zext_ln17_2, i8 134" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 152 'add' 'add_ln23_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln23_5 = sext i8 %add_ln23_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 153 'sext' 'sext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln23_35 = zext i9 %sext_ln23_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 154 'zext' 'zext_ln23_35' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 155 [1/1] (0.00ns)   --->   "%Q_addr_13 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 155 'getelementptr' 'Q_addr_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 156 [1/2] (1.20ns)   --->   "%Q_load_10 = load i10 %Q_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 156 'load' 'Q_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_29 : Operation 157 [1/2] (1.20ns)   --->   "%Q_load_11 = load i10 %Q_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 157 'load' 'Q_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_29 : Operation 158 [2/2] (1.20ns)   --->   "%Q_load_12 = load i10 %Q_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 158 'load' 'Q_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_29 : Operation 159 [2/2] (1.20ns)   --->   "%Q_load_13 = load i10 %Q_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 159 'load' 'Q_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 30 <SV = 29> <Delay = 1.90>
ST_30 : Operation 160 [1/1] (0.70ns)   --->   "%add_ln23_13 = add i8 %zext_ln17_2, i8 164" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 160 'add' 'add_ln23_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln23_6 = sext i8 %add_ln23_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 161 'sext' 'sext_ln23_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln23_36 = zext i9 %sext_ln23_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 162 'zext' 'zext_ln23_36' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 163 [1/1] (0.00ns)   --->   "%Q_addr_14 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 163 'getelementptr' 'Q_addr_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 164 [1/1] (0.70ns)   --->   "%add_ln23_14 = add i7 %zext_ln17_1, i7 66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 164 'add' 'add_ln23_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln23_7 = sext i7 %add_ln23_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 165 'sext' 'sext_ln23_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln23_37 = zext i9 %sext_ln23_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 166 'zext' 'zext_ln23_37' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 167 [1/1] (0.00ns)   --->   "%Q_addr_15 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 167 'getelementptr' 'Q_addr_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 168 [1/2] (1.20ns)   --->   "%Q_load_12 = load i10 %Q_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 168 'load' 'Q_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_30 : Operation 169 [1/2] (1.20ns)   --->   "%Q_load_13 = load i10 %Q_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 169 'load' 'Q_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_30 : Operation 170 [2/2] (1.20ns)   --->   "%Q_load_14 = load i10 %Q_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 170 'load' 'Q_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_30 : Operation 171 [2/2] (1.20ns)   --->   "%Q_load_15 = load i10 %Q_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 171 'load' 'Q_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 31 <SV = 30> <Delay = 1.92>
ST_31 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %k_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 172 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln23_8 = sext i6 %tmp_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 173 'sext' 'sext_ln23_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln23_38 = zext i9 %sext_ln23_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 174 'zext' 'zext_ln23_38' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 175 [1/1] (0.00ns)   --->   "%Q_addr_16 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 175 'getelementptr' 'Q_addr_16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 176 [1/1] (0.72ns)   --->   "%add_ln23_15 = add i10 %zext_ln17_4, i10 510" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 176 'add' 'add_ln23_15' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln23_39 = zext i10 %add_ln23_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 177 'zext' 'zext_ln23_39' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 178 [1/1] (0.00ns)   --->   "%Q_addr_17 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 178 'getelementptr' 'Q_addr_17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 179 [1/2] (1.20ns)   --->   "%Q_load_14 = load i10 %Q_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 179 'load' 'Q_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_31 : Operation 180 [1/2] (1.20ns)   --->   "%Q_load_15 = load i10 %Q_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 180 'load' 'Q_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_31 : Operation 181 [2/2] (1.20ns)   --->   "%Q_load_16 = load i10 %Q_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 181 'load' 'Q_load_16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_31 : Operation 182 [2/2] (1.20ns)   --->   "%Q_load_17 = load i10 %Q_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 182 'load' 'Q_load_17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 32 <SV = 31> <Delay = 1.92>
ST_32 : Operation 183 [1/1] (0.72ns)   --->   "%add_ln23_16 = add i10 %zext_ln17_4, i10 540" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 183 'add' 'add_ln23_16' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln23_40 = zext i10 %add_ln23_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 184 'zext' 'zext_ln23_40' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 185 [1/1] (0.00ns)   --->   "%Q_addr_18 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 185 'getelementptr' 'Q_addr_18' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 186 [1/1] (0.72ns)   --->   "%add_ln23_17 = add i10 %zext_ln17_4, i10 570" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 186 'add' 'add_ln23_17' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln23_41 = zext i10 %add_ln23_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 187 'zext' 'zext_ln23_41' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 188 [1/1] (0.00ns)   --->   "%Q_addr_19 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 188 'getelementptr' 'Q_addr_19' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 189 [1/2] (1.20ns)   --->   "%Q_load_16 = load i10 %Q_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 189 'load' 'Q_load_16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_32 : Operation 190 [1/2] (1.20ns)   --->   "%Q_load_17 = load i10 %Q_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 190 'load' 'Q_load_17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_32 : Operation 191 [2/2] (1.20ns)   --->   "%Q_load_18 = load i10 %Q_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 191 'load' 'Q_load_18' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_32 : Operation 192 [2/2] (1.20ns)   --->   "%Q_load_19 = load i10 %Q_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 192 'load' 'Q_load_19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 33 <SV = 32> <Delay = 2.78>
ST_33 : Operation 193 [1/1] (0.00ns)   --->   "%indvars_iv32_load = load i5 %indvars_iv32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 193 'load' 'indvars_iv32_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i64 %Q_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 194 'bitcast' 'bitcast_ln23_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln23_3 = bitcast i64 %Q_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 195 'bitcast' 'bitcast_ln23_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln23_5 = bitcast i64 %Q_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 196 'bitcast' 'bitcast_ln23_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln23_7 = bitcast i64 %Q_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 197 'bitcast' 'bitcast_ln23_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 198 [1/1] (0.00ns)   --->   "%bitcast_ln23_9 = bitcast i64 %Q_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 198 'bitcast' 'bitcast_ln23_9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln23_11 = bitcast i64 %Q_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 199 'bitcast' 'bitcast_ln23_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 200 [1/1] (0.00ns)   --->   "%bitcast_ln23_13 = bitcast i64 %Q_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 200 'bitcast' 'bitcast_ln23_13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln23_15 = bitcast i64 %Q_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 201 'bitcast' 'bitcast_ln23_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 202 [1/1] (0.00ns)   --->   "%bitcast_ln23_17 = bitcast i64 %Q_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 202 'bitcast' 'bitcast_ln23_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 203 [1/1] (0.00ns)   --->   "%bitcast_ln23_19 = bitcast i64 %Q_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 203 'bitcast' 'bitcast_ln23_19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln23_21 = bitcast i64 %Q_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 204 'bitcast' 'bitcast_ln23_21' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 205 [1/1] (0.00ns)   --->   "%bitcast_ln23_23 = bitcast i64 %Q_load_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 205 'bitcast' 'bitcast_ln23_23' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln23_25 = bitcast i64 %Q_load_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 206 'bitcast' 'bitcast_ln23_25' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln23_27 = bitcast i64 %Q_load_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 207 'bitcast' 'bitcast_ln23_27' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 208 [1/1] (0.00ns)   --->   "%bitcast_ln23_29 = bitcast i64 %Q_load_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 208 'bitcast' 'bitcast_ln23_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln23_31 = bitcast i64 %Q_load_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 209 'bitcast' 'bitcast_ln23_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln23_33 = bitcast i64 %Q_load_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 210 'bitcast' 'bitcast_ln23_33' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 211 [1/1] (0.00ns)   --->   "%bitcast_ln23_35 = bitcast i64 %Q_load_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 211 'bitcast' 'bitcast_ln23_35' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 212 [1/2] (1.20ns)   --->   "%Q_load_18 = load i10 %Q_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 212 'load' 'Q_load_18' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_33 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln23_37 = bitcast i64 %Q_load_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 213 'bitcast' 'bitcast_ln23_37' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 214 [1/2] (1.20ns)   --->   "%Q_load_19 = load i10 %Q_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 214 'load' 'Q_load_19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_33 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln23_39 = bitcast i64 %Q_load_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 215 'bitcast' 'bitcast_ln23_39' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 216 [2/2] (1.58ns)   --->   "%call_ln13 = call void @gramschmidt_Pipeline_VITIS_LOOP_20_4, i5 %indvars_iv32_load, i64 %A, i10 %sub_ln17, i64 %R, i64 %bitcast_ln23_1, i64 %bitcast_ln23_3, i64 %bitcast_ln23_5, i64 %bitcast_ln23_7, i64 %bitcast_ln23_9, i64 %bitcast_ln23_11, i64 %bitcast_ln23_13, i64 %bitcast_ln23_15, i64 %bitcast_ln23_17, i64 %bitcast_ln23_19, i64 %bitcast_ln23_21, i64 %bitcast_ln23_23, i64 %bitcast_ln23_25, i64 %bitcast_ln23_27, i64 %bitcast_ln23_29, i64 %bitcast_ln23_31, i64 %bitcast_ln23_33, i64 %bitcast_ln23_35, i64 %bitcast_ln23_37, i64 %bitcast_ln23_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 216 'call' 'call_ln13' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 217 [1/1] (0.70ns)   --->   "%add_ln13 = add i5 %indvars_iv32_load, i5 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 217 'add' 'add_ln13' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 218 [1/1] (0.38ns)   --->   "%store_ln13 = store i5 %add_ln13, i5 %indvars_iv32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 218 'store' 'store_ln13' <Predicate = true> <Delay = 0.38>

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 219 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:11]   --->   Operation 219 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 220 [1/2] (0.00ns)   --->   "%call_ln13 = call void @gramschmidt_Pipeline_VITIS_LOOP_20_4, i5 %indvars_iv32_load, i64 %A, i10 %sub_ln17, i64 %R, i64 %bitcast_ln23_1, i64 %bitcast_ln23_3, i64 %bitcast_ln23_5, i64 %bitcast_ln23_7, i64 %bitcast_ln23_9, i64 %bitcast_ln23_11, i64 %bitcast_ln23_13, i64 %bitcast_ln23_15, i64 %bitcast_ln23_17, i64 %bitcast_ln23_19, i64 %bitcast_ln23_21, i64 %bitcast_ln23_23, i64 %bitcast_ln23_25, i64 %bitcast_ln23_27, i64 %bitcast_ln23_29, i64 %bitcast_ln23_31, i64 %bitcast_ln23_33, i64 %bitcast_ln23_35, i64 %bitcast_ln23_37, i64 %bitcast_ln23_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 220 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_15_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 221 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('k') [5]  (0 ns)
	'store' operation ('store_ln13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13) of constant 0 on local variable 'k' [14]  (0.387 ns)

 <State 2>: 2.63ns
The critical path consists of the following:
	'load' operation ('k', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20) on local variable 'k' [18]  (0 ns)
	'call' operation ('call_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20) to 'gramschmidt_Pipeline_VITIS_LOOP_15_2' [102]  (2 ns)
	blocking operation 0.637 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 3.62ns
The critical path consists of the following:
	'load' operation ('nrm_loc_load') on local variable 'nrm_loc' [103]  (0 ns)
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) [104]  (3.62 ns)

 <State 5>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) [104]  (3.62 ns)

 <State 6>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) [104]  (3.62 ns)

 <State 7>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) [104]  (3.62 ns)

 <State 8>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) [104]  (3.62 ns)

 <State 9>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) [104]  (3.62 ns)

 <State 10>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) [104]  (3.62 ns)

 <State 11>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) [104]  (3.62 ns)

 <State 12>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) [104]  (3.62 ns)

 <State 13>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) [104]  (3.62 ns)

 <State 14>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) [104]  (3.62 ns)

 <State 15>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) [104]  (3.62 ns)

 <State 16>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) [104]  (3.62 ns)

 <State 17>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) [104]  (3.62 ns)

 <State 18>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) [104]  (3.62 ns)

 <State 19>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) [104]  (3.62 ns)

 <State 20>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) [104]  (3.62 ns)

 <State 21>: 2.65ns
The critical path consists of the following:
	'sub' operation ('sub_ln17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) [34]  (0.725 ns)
	'add' operation ('add_ln17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) [35]  (0.725 ns)
	'getelementptr' operation ('R_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) [37]  (0 ns)
	'store' operation ('store_ln17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17) of variable 'bitcast_ln17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17 on array 'R' [106]  (1.2 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 1.91ns
The critical path consists of the following:
	'add' operation ('add_ln23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [39]  (0.706 ns)
	'getelementptr' operation ('Q_addr_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [41]  (0 ns)
	'load' operation ('Q_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'Q' [110]  (1.2 ns)

 <State 24>: 1.91ns
The critical path consists of the following:
	'add' operation ('add_ln23_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [42]  (0.706 ns)
	'getelementptr' operation ('Q_addr_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [44]  (0 ns)
	'load' operation ('Q_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'Q' [112]  (1.2 ns)

 <State 25>: 1.9ns
The critical path consists of the following:
	'add' operation ('add_ln23_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [48]  (0.705 ns)
	'getelementptr' operation ('Q_addr_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [50]  (0 ns)
	'load' operation ('Q_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'Q' [116]  (1.2 ns)

 <State 26>: 1.91ns
The critical path consists of the following:
	'add' operation ('add_ln23_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [57]  (0.706 ns)
	'getelementptr' operation ('Q_addr_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [60]  (0 ns)
	'load' operation ('Q_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'Q' [122]  (1.2 ns)

 <State 27>: 1.92ns
The critical path consists of the following:
	'add' operation ('add_ln23_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [61]  (0.715 ns)
	'getelementptr' operation ('Q_addr_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [63]  (0 ns)
	'load' operation ('Q_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'Q' [124]  (1.2 ns)

 <State 28>: 1.92ns
The critical path consists of the following:
	'add' operation ('add_ln23_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [67]  (0.715 ns)
	'getelementptr' operation ('Q_addr_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [69]  (0 ns)
	'load' operation ('Q_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'Q' [128]  (1.2 ns)

 <State 29>: 1.92ns
The critical path consists of the following:
	'add' operation ('add_ln23_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [73]  (0.715 ns)
	'getelementptr' operation ('Q_addr_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [75]  (0 ns)
	'load' operation ('Q_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'Q' [132]  (1.2 ns)

 <State 30>: 1.91ns
The critical path consists of the following:
	'add' operation ('add_ln23_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [84]  (0.706 ns)
	'getelementptr' operation ('Q_addr_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [87]  (0 ns)
	'load' operation ('Q_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'Q' [138]  (1.2 ns)

 <State 31>: 1.92ns
The critical path consists of the following:
	'add' operation ('add_ln23_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [92]  (0.725 ns)
	'getelementptr' operation ('Q_addr_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [94]  (0 ns)
	'load' operation ('Q_load_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'Q' [142]  (1.2 ns)

 <State 32>: 1.92ns
The critical path consists of the following:
	'add' operation ('add_ln23_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [95]  (0.725 ns)
	'getelementptr' operation ('Q_addr_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) [97]  (0 ns)
	'load' operation ('Q_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'Q' [144]  (1.2 ns)

 <State 33>: 2.79ns
The critical path consists of the following:
	'load' operation ('Q_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'Q' [144]  (1.2 ns)
	'call' operation ('call_ln13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13) to 'gramschmidt_Pipeline_VITIS_LOOP_20_4' [148]  (1.59 ns)

 <State 34>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
