

================================================================
== Vivado HLS Report for 'xts_aes_process_data'
================================================================
* Date:           Sat Dec 18 12:10:38 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+--------+------+--------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min |   max  |  min |   max  |   Type  |
    +------+--------+------+--------+---------+
    |  2312|  168840|  2312|  168840|   none  |
    +------+--------+------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+------+------+------+------+---------+
        |                                 |                      |   Latency   |   Interval  | Pipeline|
        |             Instance            |        Module        |  min |  max |  min |  max |   Type  |
        +---------------------------------+----------------------+------+------+------+------+---------+
        |grp_xts_aes_process_bloc_fu_199  |xts_aes_process_bloc  |  1541|  2568|  1541|  2568|   none  |
        +---------------------------------+----------------------+------+------+------+------+---------+

        * Loop: 
        +-------------+------+--------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2176|    2176|        34|          -|          -|    64|    no    |
        | + Loop 1.1  |    32|      32|         2|          -|          -|    16|    no    |
        |- Loop 2     |   128|  166656| 2 ~ 2604 |          -|          -|    64|    no    |
        | + Loop 2.1  |    32|      32|         2|          -|          -|    16|    no    |
        +-------------+------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    147|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      -|     992|   3615|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    245|    -|
|Register         |        -|      -|     105|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|    1097|   4007|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|       1|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |grp_xts_aes_process_bloc_fu_199  |xts_aes_process_bloc  |        2|      0|  992|  3615|    0|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                            |                      |        2|      0|  992|  3615|    0|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln180_fu_267_p2   |     +    |      0|  0|  12|          12|          12|
    |i_1_fu_286_p2         |     +    |      0|  0|  15|           7|           1|
    |i_fu_233_p2           |     +    |      0|  0|  15|           7|           1|
    |j_1_fu_303_p2         |     +    |      0|  0|  15|           5|           1|
    |j_fu_257_p2           |     +    |      0|  0|  15|           5|           1|
    |ap_block_state9       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln258_fu_297_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln297_fu_227_p2  |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln299_fu_251_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln306_fu_280_p2  |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln887_fu_292_p2  |   icmp   |      0|  0|  13|          16|          16|
    |xor_ln719_fu_339_p2   |    xor   |      0|  0|  16|          16|           8|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 147|          93|          69|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         16|    1|         16|
    |blocks_V_address0    |  15|          3|   10|         30|
    |blocks_V_ce0         |  15|          3|    1|          3|
    |blocks_V_d0          |  15|          3|   16|         48|
    |blocks_V_we0         |  15|          3|    1|          3|
    |data_V_blk_n_AR      |   9|          2|    1|          2|
    |data_V_blk_n_R       |   9|          2|    1|          2|
    |i_0_reg_142          |   9|          2|    7|         14|
    |i_op_assign_reg_164  |   9|          2|    7|         14|
    |j_0_i_reg_188        |   9|          2|    5|         10|
    |j_0_reg_153          |   9|          2|    5|         10|
    |p_0111_0_i_reg_176   |   9|          2|    1|          2|
    |tweak_V_address0     |  27|          5|    4|         20|
    |tweak_V_ce0          |  15|          3|    1|          3|
    |tweak_V_d0           |  15|          3|   16|         48|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 245|         53|   77|        225|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln180_reg_388                             |  12|   0|   12|          0|
    |ap_CS_fsm                                     |  15|   0|   15|          0|
    |data_V_addr_read_reg_393                      |  16|   0|   16|          0|
    |grp_xts_aes_process_bloc_fu_199_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_142                                   |   7|   0|    7|          0|
    |i_1_reg_401                                   |   7|   0|    7|          0|
    |i_op_assign_reg_164                           |   7|   0|    7|          0|
    |i_reg_365                                     |   7|   0|    7|          0|
    |icmp_ln887_reg_406                            |   1|   0|    1|          0|
    |j_0_i_reg_188                                 |   5|   0|    5|          0|
    |j_0_reg_153                                   |   5|   0|    5|          0|
    |j_1_reg_413                                   |   5|   0|    5|          0|
    |j_reg_383                                     |   5|   0|    5|          0|
    |p_0111_0_i_reg_176                            |   1|   0|    1|          0|
    |tweak_V_addr_1_reg_418                        |   4|   0|    4|          0|
    |zext_ln301_reg_370                            |   7|   0|   12|          5|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 105|   0|  110|          5|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | xts_aes_process_data | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | xts_aes_process_data | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | xts_aes_process_data | return value |
|ap_done                    | out |    1| ap_ctrl_hs | xts_aes_process_data | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | xts_aes_process_data | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | xts_aes_process_data | return value |
|m_axi_data_V_AWVALID       | out |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_AWREADY       |  in |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_AWADDR        | out |   32|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_AWID          | out |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_AWLEN         | out |   32|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_AWSIZE        | out |    3|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_AWBURST       | out |    2|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_AWLOCK        | out |    2|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_AWCACHE       | out |    4|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_AWPROT        | out |    3|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_AWQOS         | out |    4|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_AWREGION      | out |    4|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_AWUSER        | out |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_WVALID        | out |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_WREADY        |  in |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_WDATA         | out |   16|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_WSTRB         | out |    2|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_WLAST         | out |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_WID           | out |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_WUSER         | out |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_ARVALID       | out |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_ARREADY       |  in |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_ARADDR        | out |   32|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_ARID          | out |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_ARLEN         | out |   32|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_ARSIZE        | out |    3|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_ARBURST       | out |    2|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_ARLOCK        | out |    2|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_ARCACHE       | out |    4|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_ARPROT        | out |    3|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_ARQOS         | out |    4|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_ARREGION      | out |    4|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_ARUSER        | out |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_RVALID        |  in |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_RREADY        | out |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_RDATA         |  in |   16|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_RLAST         |  in |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_RID           |  in |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_RUSER         |  in |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_RRESP         |  in |    2|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_BVALID        |  in |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_BREADY        | out |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_BRESP         |  in |    2|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_BID           |  in |    1|    m_axi   |        data_V        |    pointer   |
|m_axi_data_V_BUSER         |  in |    1|    m_axi   |        data_V        |    pointer   |
|data_V_offset              |  in |   31|   ap_none  |     data_V_offset    |    scalar    |
|num_blocks_orig_V          |  in |   16|   ap_none  |   num_blocks_orig_V  |    scalar    |
|mode_V                     |  in |   16|   ap_none  |        mode_V        |    scalar    |
|tweak_V_address0           | out |    4|  ap_memory |        tweak_V       |     array    |
|tweak_V_ce0                | out |    1|  ap_memory |        tweak_V       |     array    |
|tweak_V_we0                | out |    1|  ap_memory |        tweak_V       |     array    |
|tweak_V_d0                 | out |   16|  ap_memory |        tweak_V       |     array    |
|tweak_V_q0                 |  in |   16|  ap_memory |        tweak_V       |     array    |
|expanded_key_V_address0    | out |    8|  ap_memory |    expanded_key_V    |     array    |
|expanded_key_V_ce0         | out |    1|  ap_memory |    expanded_key_V    |     array    |
|expanded_key_V_q0          |  in |   16|  ap_memory |    expanded_key_V    |     array    |
|expanded_key_V_address1    | out |    8|  ap_memory |    expanded_key_V    |     array    |
|expanded_key_V_ce1         | out |    1|  ap_memory |    expanded_key_V    |     array    |
|expanded_key_V_q1          |  in |   16|  ap_memory |    expanded_key_V    |     array    |
|s_boxes_V_address0         | out |   10|  ap_memory |       s_boxes_V      |     array    |
|s_boxes_V_ce0              | out |    1|  ap_memory |       s_boxes_V      |     array    |
|s_boxes_V_q0               |  in |    8|  ap_memory |       s_boxes_V      |     array    |
|s_boxes_V_address1         | out |   10|  ap_memory |       s_boxes_V      |     array    |
|s_boxes_V_ce1              | out |    1|  ap_memory |       s_boxes_V      |     array    |
|s_boxes_V_q1               |  in |    8|  ap_memory |       s_boxes_V      |     array    |
|multiplication_V_address0  | out |   12|  ap_memory |   multiplication_V   |     array    |
|multiplication_V_ce0       | out |    1|  ap_memory |   multiplication_V   |     array    |
|multiplication_V_q0        |  in |    8|  ap_memory |   multiplication_V   |     array    |
|multiplication_V_address1  | out |   12|  ap_memory |   multiplication_V   |     array    |
|multiplication_V_ce1       | out |    1|  ap_memory |   multiplication_V   |     array    |
|multiplication_V_q1        |  in |    8|  ap_memory |   multiplication_V   |     array    |
|blocks_V_address0          | out |   10|  ap_memory |       blocks_V       |     array    |
|blocks_V_ce0               | out |    1|  ap_memory |       blocks_V       |     array    |
|blocks_V_we0               | out |    1|  ap_memory |       blocks_V       |     array    |
|blocks_V_d0                | out |   16|  ap_memory |       blocks_V       |     array    |
|blocks_V_q0                |  in |   16|  ap_memory |       blocks_V       |     array    |
+---------------------------+-----+-----+------------+----------------------+--------------+

