{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 19:08:28 2019 " "Info: Processing started: Wed Nov 27 19:08:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lig -c lig " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lig -c lig" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WVRFX_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lig.v(17) " "Warning (10268): Verilog HDL information at lig.v(17): Always Construct contains both blocking and non-blocking assignments" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 0 0}
{ "Warning" "WVRFX_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lig.v(27) " "Warning (10268): Verilog HDL information at lig.v(27): Always Construct contains both blocking and non-blocking assignments" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 0 0}
{ "Warning" "WVRFX_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lig.v(46) " "Warning (10268): Verilog HDL information at lig.v(46): Always Construct contains both blocking and non-blocking assignments" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lig.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lig.v" { { "Info" "ISGN_ENTITY_NAME" "1 lig " "Info: Found entity 1: lig" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "lig " "Info: Elaborating entity \"lig\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VERI_IGNORE_INIT" "lig.v(12) " "Warning (10101): Verilog HDL unsupported feature warning at lig.v(12): Initial Construct is not supported and will be ignored" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 12 0 0 } }  } 0 10101 "Verilog HDL unsupported feature warning at %1!s!: Initial Construct is not supported and will be ignored" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|lig\|flag 5 " "Info: State machine \"\|lig\|flag\" contains 5 states" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 8 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|lig\|flag " "Info: Selected Auto state machine encoding method for state machine \"\|lig\|flag\"" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 8 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|lig\|flag " "Info: Encoding result for state machine \"\|lig\|flag\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "flag.000 " "Info: Encoded state bit \"flag.000\"" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "flag.010 " "Info: Encoded state bit \"flag.010\"" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "flag.011 " "Info: Encoded state bit \"flag.011\"" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "flag.001 " "Info: Encoded state bit \"flag.001\"" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "flag.100 " "Info: Encoded state bit \"flag.100\"" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|lig\|flag.001 00000 " "Info: State \"\|lig\|flag.001\" uses code string \"00000\"" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|lig\|flag.011 00110 " "Info: State \"\|lig\|flag.011\" uses code string \"00110\"" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|lig\|flag.010 01010 " "Info: State \"\|lig\|flag.010\" uses code string \"01010\"" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|lig\|flag.100 00011 " "Info: State \"\|lig\|flag.100\" uses code string \"00011\"" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|lig\|flag.000 10010 " "Info: State \"\|lig\|flag.000\" uses code string \"10010\"" {  } { { "lig.v" "" { Text "E:/lig/lig.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "lig.v" "" { Text "E:/lig/lig.v" 8 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "84 " "Info: Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "75 " "Info: Implemented 75 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 19:08:28 2019 " "Info: Processing ended: Wed Nov 27 19:08:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
