// RUN: rm -rf %t
// RUN: mkdir -p %t/bin %t/src
// RUN: cp %S/../../utils/run_opentitan_connectivity_circt_lec.py %t/run_opentitan_connectivity_circt_lec.py
// RUN: printf 'target_name\tflow\tsub_flow\tfusesoc_core\trel_path\tbbox_cmd\tconn_csv_count\tconn_csvs\tcfg_file\nchip_earlgrey_asic\tformal\tconn\tlowrisc:systems:chip_earlgrey_asic:0.1\thw/top_earlgrey/formal\t\t2\t[]\t%t/chip_conn_cfg.hjson\n' > %t/target.tsv
// RUN: printf 'rule_id\trule_type\tcsv_file\tcsv_row\trule_name\tsrc_block\tsrc_signal\tdest_block\tdest_signal\na.csv:RULE_A\tCONNECTION\t%t/a.csv\t10\tRULE_A\ttop_earlgrey.u_src\tclk_o\ttop_earlgrey.u_dst\tclk_i\nb.csv:RULE_B\tCONNECTION\t%t/b.csv\t20\tRULE_B\ttop_earlgrey.u_src\tclk_o\ttop_earlgrey.u_dst\tclk_i\n' > %t/rules.tsv
// RUN: printf 'module top_earlgrey;\n  u_src_t u_src();\n  u_dst_t u_dst();\nendmodule\nmodule u_src_t; logic clk_o; endmodule\nmodule u_dst_t; logic clk_i; endmodule\n' > %t/src/top.sv
// RUN: printf '#!/usr/bin/env python3\nimport pathlib\nout_dir = pathlib.Path.cwd() / \"build\" / \"fake\" / \"formal-lec\"\nout_dir.mkdir(parents=True, exist_ok=True)\n(out_dir / \"fake.eda.yml\").write_text(\"\"\"toplevel: top_earlgrey\\nfiles:\\n- name: %t/src/top.sv\\n  file_type: systemVerilogSource\\n\"\"\", encoding=\"utf-8\")\n' > %t/bin/fusesoc
// RUN: printf '#!/usr/bin/env python3\nimport pathlib, sys\nargs = sys.argv[1:]\nstate = pathlib.Path(\"%t/verilog.calls\")\ncount = int(state.read_text(encoding=\"utf-8\")) if state.exists() else 0\ncount += 1\nstate.write_text(str(count), encoding=\"utf-8\")\ninvocations = pathlib.Path(\"%t/verilog.invocations\")\ninvocations.write_text((invocations.read_text(encoding=\"utf-8\") if invocations.exists() else \"\") + \" \".join(args) + \"\\n\", encoding=\"utf-8\")\nout = pathlib.Path(args[args.index(\"-o\") + 1])\nhas_rss = any(arg == \"--max-rss-mb=24576\" for arg in args)\nhas_multi = any(arg == \"--allow-multi-always-comb-drivers\" for arg in args)\nif not has_rss:\n  print(\"error: resource guard triggered: RSS 11000 MB exceeded limit 10240 MB\", file=sys.stderr)\n  raise SystemExit(1)\nif not has_multi:\n  print(\"%t/src/top.sv:1:1: error: variable 'y' driven by always_comb procedure\", file=sys.stderr)\n  raise SystemExit(1)\nout.write_text(\"module {}\\n\", encoding=\"utf-8\")\n' > %t/bin/circt-verilog
// RUN: printf '#!/usr/bin/env python3\nimport pathlib, sys\nargs = sys.argv[1:]\nout = pathlib.Path(args[args.index(\"-o\") + 1])\nout.write_text(pathlib.Path(args[0]).read_text(encoding=\"utf-8\"), encoding=\"utf-8\")\n' > %t/bin/circt-opt
// RUN: printf '#!/usr/bin/env python3\nprint(\"LEC_RESULT=EQ\")\nprint(\"LEC_DIAG=EQ\")\n' > %t/bin/circt-lec
// RUN: chmod +x %t/run_opentitan_connectivity_circt_lec.py %t/bin/fusesoc %t/bin/circt-verilog %t/bin/circt-opt %t/bin/circt-lec
// RUN: LEC_RUN_SMTLIB=0 LEC_VERILOG_AUTO_RELAX_RESOURCE_GUARD=1 LEC_VERILOG_AUTO_RELAX_RESOURCE_GUARD_RSS_LADDER_MB=24576 LEC_VERILOG_TIMESCALE_FALLBACK_MODE=off LEC_VERILOG_ALWAYS_COMB_MULTI_DRIVER_MODE=auto CIRCT_VERILOG=%t/bin/circt-verilog CIRCT_OPT=%t/bin/circt-opt CIRCT_LEC=%t/bin/circt-lec python3 %t/run_opentitan_connectivity_circt_lec.py --target-manifest %t/target.tsv --rules-manifest %t/rules.tsv --opentitan-root %t --workdir %t/work --rule-filter 'RULE_' --fusesoc-bin %t/bin/fusesoc --results-file %t/results.tsv
// RUN: test \"$(wc -l < %t/verilog.invocations)\" = \"4\"
// RUN: tail -n 1 %t/verilog.invocations | rg -- '--max-rss-mb=24576'
// RUN: tail -n 1 %t/verilog.invocations | rg -- '--allow-multi-always-comb-drivers'
// RUN: FileCheck %s < %t/results.tsv
//
// CHECK-DAG: PASS{{[[:space:]]+}}connectivity::a.csv:RULE_A{{[[:space:]]+}}{{.*}}opentitan{{[[:space:]]+}}CONNECTIVITY_LEC{{[[:space:]]+}}EQ
// CHECK-DAG: PASS{{[[:space:]]+}}connectivity::b.csv:RULE_B{{[[:space:]]+}}{{.*}}opentitan{{[[:space:]]+}}CONNECTIVITY_LEC{{[[:space:]]+}}EQ
