
swn-340 projjj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000764  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080008ec  080008f4  000108f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080008ec  080008ec  000108f4  2**0
                  CONTENTS
  4 .ARM          00000000  080008ec  080008ec  000108f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080008ec  080008f4  000108f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080008ec  080008ec  000108ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080008f0  080008f0  000108f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000108f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080008f4  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080008f4  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000108f4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010924  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001c6b  00000000  00000000  00010967  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000007e9  00000000  00000000  000125d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000180  00000000  00000000  00012dc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000fe  00000000  00000000  00012f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000d40  00000000  00000000  0001303e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002e3e  00000000  00000000  00013d7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f4cb9  00000000  00000000  00016bbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000003e4  00000000  00000000  0010b878  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  0010bc5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080008d4 	.word	0x080008d4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080008d4 	.word	0x080008d4

080001c8 <LED_Init>:

//******************************************************************************************
// User pin = LD2 Green pin = PA.5
//******************************************************************************************

void LED_Init(uint8_t pin){
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
	
	// Enable the peripheral clock of GPIO Port	
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;	
 80001d2:	4b2b      	ldr	r3, [pc, #172]	; (8000280 <LED_Init+0xb8>)
 80001d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80001d6:	4a2a      	ldr	r2, [pc, #168]	; (8000280 <LED_Init+0xb8>)
 80001d8:	f043 0301 	orr.w	r3, r3, #1
 80001dc:	64d3      	str	r3, [r2, #76]	; 0x4c

	// GPIO Mode: Input(00), Output(01), AlterFunc(10), Analog(11, reset)
	GPIOA->MODER &= ~(3U<<(2*pin));
 80001de:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80001e2:	681a      	ldr	r2, [r3, #0]
 80001e4:	79fb      	ldrb	r3, [r7, #7]
 80001e6:	005b      	lsls	r3, r3, #1
 80001e8:	2103      	movs	r1, #3
 80001ea:	fa01 f303 	lsl.w	r3, r1, r3
 80001ee:	43db      	mvns	r3, r3
 80001f0:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 80001f4:	4013      	ands	r3, r2
 80001f6:	600b      	str	r3, [r1, #0]
	GPIOA->MODER |= 1U<<(2*pin);      //  Output(01)
 80001f8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80001fc:	681a      	ldr	r2, [r3, #0]
 80001fe:	79fb      	ldrb	r3, [r7, #7]
 8000200:	005b      	lsls	r3, r3, #1
 8000202:	2101      	movs	r1, #1
 8000204:	fa01 f303 	lsl.w	r3, r1, r3
 8000208:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800020c:	4313      	orrs	r3, r2
 800020e:	600b      	str	r3, [r1, #0]
	
	// GPIO Speed: Low speed (00), Medium speed (01), Fast speed (10), High speed (11)
	GPIOA->OSPEEDR &= ~(3U<<(2*pin));
 8000210:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000214:	689a      	ldr	r2, [r3, #8]
 8000216:	79fb      	ldrb	r3, [r7, #7]
 8000218:	005b      	lsls	r3, r3, #1
 800021a:	2103      	movs	r1, #3
 800021c:	fa01 f303 	lsl.w	r3, r1, r3
 8000220:	43db      	mvns	r3, r3
 8000222:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8000226:	4013      	ands	r3, r2
 8000228:	608b      	str	r3, [r1, #8]
	GPIOA->OSPEEDR |=   3U<<(2*pin);  // High speed
 800022a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800022e:	689a      	ldr	r2, [r3, #8]
 8000230:	79fb      	ldrb	r3, [r7, #7]
 8000232:	005b      	lsls	r3, r3, #1
 8000234:	2103      	movs	r1, #3
 8000236:	fa01 f303 	lsl.w	r3, r1, r3
 800023a:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800023e:	4313      	orrs	r3, r2
 8000240:	608b      	str	r3, [r1, #8]
	
	// GPIO Output Type: Output push-pull (0, reset), Output open drain (1) 
	GPIOA->OTYPER &= ~(1U<<pin);       // Push-pull
 8000242:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000246:	685a      	ldr	r2, [r3, #4]
 8000248:	79fb      	ldrb	r3, [r7, #7]
 800024a:	2101      	movs	r1, #1
 800024c:	fa01 f303 	lsl.w	r3, r1, r3
 8000250:	43db      	mvns	r3, r3
 8000252:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8000256:	4013      	ands	r3, r2
 8000258:	604b      	str	r3, [r1, #4]
	
	// GPIO Push-Pull: No pull-up, pull-down (00), Pull-up (01), Pull-down (10), Reserved (11)
	GPIOA->PUPDR   &= ~(3U<<(2*pin));  // No pull-up, no pull-down
 800025a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800025e:	68da      	ldr	r2, [r3, #12]
 8000260:	79fb      	ldrb	r3, [r7, #7]
 8000262:	005b      	lsls	r3, r3, #1
 8000264:	2103      	movs	r1, #3
 8000266:	fa01 f303 	lsl.w	r3, r1, r3
 800026a:	43db      	mvns	r3, r3
 800026c:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8000270:	4013      	ands	r3, r2
 8000272:	60cb      	str	r3, [r1, #12]
	
}
 8000274:	bf00      	nop
 8000276:	370c      	adds	r7, #12
 8000278:	46bd      	mov	sp, r7
 800027a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800027e:	4770      	bx	lr
 8000280:	40021000 	.word	0x40021000

08000284 <System_Clock_Init>:
#include "SysClock.h"

//******************************************************************************************
// Switch the PLL source from MSI to HSI, and select the PLL as SYSCLK source.
//******************************************************************************************
void System_Clock_Init(void){
 8000284:	b480      	push	{r7}
 8000286:	b083      	sub	sp, #12
 8000288:	af00      	add	r7, sp, #0
	uint32_t HSITrim;

	// To correctly read data from FLASH memory, the number of wait states (LATENCY)
  // must be correctly programmed according to the frequency of the CPU clock
  // (HCLK) and the supply voltage of the device.		
	FLASH->ACR &= ~FLASH_ACR_LATENCY;
 800028a:	4b6b      	ldr	r3, [pc, #428]	; (8000438 <System_Clock_Init+0x1b4>)
 800028c:	681b      	ldr	r3, [r3, #0]
 800028e:	4a6a      	ldr	r2, [pc, #424]	; (8000438 <System_Clock_Init+0x1b4>)
 8000290:	f023 0307 	bic.w	r3, r3, #7
 8000294:	6013      	str	r3, [r2, #0]
	FLASH->ACR |=  FLASH_ACR_LATENCY_2WS;
 8000296:	4b68      	ldr	r3, [pc, #416]	; (8000438 <System_Clock_Init+0x1b4>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	4a67      	ldr	r2, [pc, #412]	; (8000438 <System_Clock_Init+0x1b4>)
 800029c:	f043 0302 	orr.w	r3, r3, #2
 80002a0:	6013      	str	r3, [r2, #0]
		
	// Enable the Internal High Speed oscillator (HSI
	RCC->CR |= RCC_CR_HSION;
 80002a2:	4b66      	ldr	r3, [pc, #408]	; (800043c <System_Clock_Init+0x1b8>)
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	4a65      	ldr	r2, [pc, #404]	; (800043c <System_Clock_Init+0x1b8>)
 80002a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002ac:	6013      	str	r3, [r2, #0]
	while((RCC->CR & RCC_CR_HSIRDY) == 0);
 80002ae:	bf00      	nop
 80002b0:	4b62      	ldr	r3, [pc, #392]	; (800043c <System_Clock_Init+0x1b8>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d0f9      	beq.n	80002b0 <System_Clock_Init+0x2c>
	// Adjusts the Internal High Speed oscillator (HSI) calibration value
	// RC oscillator frequencies are factory calibrated by ST for 1 % accuracy at 25oC
	// After reset, the factory calibration value is loaded in HSICAL[7:0] of RCC_ICSCR	
	HSITrim = 16; // user-programmable trimming value that is added to HSICAL[7:0] in ICSCR.
 80002bc:	2310      	movs	r3, #16
 80002be:	607b      	str	r3, [r7, #4]
	RCC->ICSCR &= ~RCC_ICSCR_HSITRIM;
 80002c0:	4b5e      	ldr	r3, [pc, #376]	; (800043c <System_Clock_Init+0x1b8>)
 80002c2:	685b      	ldr	r3, [r3, #4]
 80002c4:	4a5d      	ldr	r2, [pc, #372]	; (800043c <System_Clock_Init+0x1b8>)
 80002c6:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 80002ca:	6053      	str	r3, [r2, #4]
	RCC->ICSCR |= HSITrim << 24;
 80002cc:	4b5b      	ldr	r3, [pc, #364]	; (800043c <System_Clock_Init+0x1b8>)
 80002ce:	685a      	ldr	r2, [r3, #4]
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	061b      	lsls	r3, r3, #24
 80002d4:	4959      	ldr	r1, [pc, #356]	; (800043c <System_Clock_Init+0x1b8>)
 80002d6:	4313      	orrs	r3, r2
 80002d8:	604b      	str	r3, [r1, #4]
	
	RCC->CR    &= ~RCC_CR_PLLON; 
 80002da:	4b58      	ldr	r3, [pc, #352]	; (800043c <System_Clock_Init+0x1b8>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	4a57      	ldr	r2, [pc, #348]	; (800043c <System_Clock_Init+0x1b8>)
 80002e0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80002e4:	6013      	str	r3, [r2, #0]
	while((RCC->CR & RCC_CR_PLLRDY) == RCC_CR_PLLRDY);
 80002e6:	bf00      	nop
 80002e8:	4b54      	ldr	r3, [pc, #336]	; (800043c <System_Clock_Init+0x1b8>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80002f0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80002f4:	d0f8      	beq.n	80002e8 <System_Clock_Init+0x64>
	
	// Select clock source to PLL
	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLSRC;
 80002f6:	4b51      	ldr	r3, [pc, #324]	; (800043c <System_Clock_Init+0x1b8>)
 80002f8:	68db      	ldr	r3, [r3, #12]
 80002fa:	4a50      	ldr	r2, [pc, #320]	; (800043c <System_Clock_Init+0x1b8>)
 80002fc:	f023 0303 	bic.w	r3, r3, #3
 8000300:	60d3      	str	r3, [r2, #12]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSI; // 00 = No clock, 01 = MSI, 10 = HSI, 11 = HSE
 8000302:	4b4e      	ldr	r3, [pc, #312]	; (800043c <System_Clock_Init+0x1b8>)
 8000304:	68db      	ldr	r3, [r3, #12]
 8000306:	4a4d      	ldr	r2, [pc, #308]	; (800043c <System_Clock_Init+0x1b8>)
 8000308:	f043 0302 	orr.w	r3, r3, #2
 800030c:	60d3      	str	r3, [r2, #12]
	
	// Make PLL as 80 MHz
	// f(VCO clock) = f(PLL clock input) * (PLLN / PLLM) = 16MHz * 20/2 = 160 MHz
	// f(PLL_R) = f(VCO clock) / PLLR = 160MHz/2 = 80MHz
	RCC->PLLCFGR = (RCC->PLLCFGR & ~RCC_PLLCFGR_PLLN) | 20U << 8;
 800030e:	4b4b      	ldr	r3, [pc, #300]	; (800043c <System_Clock_Init+0x1b8>)
 8000310:	68db      	ldr	r3, [r3, #12]
 8000312:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8000316:	4a49      	ldr	r2, [pc, #292]	; (800043c <System_Clock_Init+0x1b8>)
 8000318:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800031c:	60d3      	str	r3, [r2, #12]
	RCC->PLLCFGR = (RCC->PLLCFGR & ~RCC_PLLCFGR_PLLM) | 1U << 4; // 000: PLLM = 1, 001: PLLM = 2, 010: PLLM = 3, 011: PLLM = 4, 100: PLLM = 5, 101: PLLM = 6, 110: PLLM = 7, 111: PLLM = 8
 800031e:	4b47      	ldr	r3, [pc, #284]	; (800043c <System_Clock_Init+0x1b8>)
 8000320:	68db      	ldr	r3, [r3, #12]
 8000322:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000326:	4a45      	ldr	r2, [pc, #276]	; (800043c <System_Clock_Init+0x1b8>)
 8000328:	f043 0310 	orr.w	r3, r3, #16
 800032c:	60d3      	str	r3, [r2, #12]

	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLR;  // 00: PLLR = 2, 01: PLLR = 4, 10: PLLR = 6, 11: PLLR = 8	
 800032e:	4b43      	ldr	r3, [pc, #268]	; (800043c <System_Clock_Init+0x1b8>)
 8000330:	68db      	ldr	r3, [r3, #12]
 8000332:	4a42      	ldr	r2, [pc, #264]	; (800043c <System_Clock_Init+0x1b8>)
 8000334:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8000338:	60d3      	str	r3, [r2, #12]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLREN; // Enable Main PLL PLLCLK output 
 800033a:	4b40      	ldr	r3, [pc, #256]	; (800043c <System_Clock_Init+0x1b8>)
 800033c:	68db      	ldr	r3, [r3, #12]
 800033e:	4a3f      	ldr	r2, [pc, #252]	; (800043c <System_Clock_Init+0x1b8>)
 8000340:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000344:	60d3      	str	r3, [r2, #12]

	RCC->CR   |= RCC_CR_PLLON; 
 8000346:	4b3d      	ldr	r3, [pc, #244]	; (800043c <System_Clock_Init+0x1b8>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	4a3c      	ldr	r2, [pc, #240]	; (800043c <System_Clock_Init+0x1b8>)
 800034c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000350:	6013      	str	r3, [r2, #0]
	while((RCC->CR & RCC_CR_PLLRDY) == 0);
 8000352:	bf00      	nop
 8000354:	4b39      	ldr	r3, [pc, #228]	; (800043c <System_Clock_Init+0x1b8>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800035c:	2b00      	cmp	r3, #0
 800035e:	d0f9      	beq.n	8000354 <System_Clock_Init+0xd0>
	
	// Select PLL selected as system clock
	RCC->CFGR &= ~RCC_CFGR_SW;
 8000360:	4b36      	ldr	r3, [pc, #216]	; (800043c <System_Clock_Init+0x1b8>)
 8000362:	689b      	ldr	r3, [r3, #8]
 8000364:	4a35      	ldr	r2, [pc, #212]	; (800043c <System_Clock_Init+0x1b8>)
 8000366:	f023 0303 	bic.w	r3, r3, #3
 800036a:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_SW_PLL; // 00: MSI, 01:HSI, 10: HSE, 11: PLL
 800036c:	4b33      	ldr	r3, [pc, #204]	; (800043c <System_Clock_Init+0x1b8>)
 800036e:	689b      	ldr	r3, [r3, #8]
 8000370:	4a32      	ldr	r2, [pc, #200]	; (800043c <System_Clock_Init+0x1b8>)
 8000372:	f043 0303 	orr.w	r3, r3, #3
 8000376:	6093      	str	r3, [r2, #8]
	
	// Wait until System Clock has been selected
	while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
 8000378:	bf00      	nop
 800037a:	4b30      	ldr	r3, [pc, #192]	; (800043c <System_Clock_Init+0x1b8>)
 800037c:	689b      	ldr	r3, [r3, #8]
 800037e:	f003 030c 	and.w	r3, r3, #12
 8000382:	2b0c      	cmp	r3, #12
 8000384:	d1f9      	bne.n	800037a <System_Clock_Init+0xf6>
	
	// The maximum frequency of the AHB, the APB1 and the APB2 domains is 80 MHz.
	RCC->CFGR &= ~RCC_CFGR_HPRE;  // AHB prescaler = 1; SYSCLK not divided
 8000386:	4b2d      	ldr	r3, [pc, #180]	; (800043c <System_Clock_Init+0x1b8>)
 8000388:	689b      	ldr	r3, [r3, #8]
 800038a:	4a2c      	ldr	r2, [pc, #176]	; (800043c <System_Clock_Init+0x1b8>)
 800038c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000390:	6093      	str	r3, [r2, #8]
	RCC->CFGR &= ~RCC_CFGR_PPRE1; // APB high-speed prescaler (APB1) = 1, HCLK not divided
 8000392:	4b2a      	ldr	r3, [pc, #168]	; (800043c <System_Clock_Init+0x1b8>)
 8000394:	689b      	ldr	r3, [r3, #8]
 8000396:	4a29      	ldr	r2, [pc, #164]	; (800043c <System_Clock_Init+0x1b8>)
 8000398:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800039c:	6093      	str	r3, [r2, #8]
	RCC->CFGR &= ~RCC_CFGR_PPRE2; // APB high-speed prescaler (APB2) = 1, HCLK not divided
 800039e:	4b27      	ldr	r3, [pc, #156]	; (800043c <System_Clock_Init+0x1b8>)
 80003a0:	689b      	ldr	r3, [r3, #8]
 80003a2:	4a26      	ldr	r2, [pc, #152]	; (800043c <System_Clock_Init+0x1b8>)
 80003a4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80003a8:	6093      	str	r3, [r2, #8]
	// RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLP; 
	// RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLQ;	
	// RCC->PLLCFGR |= RCC_PLLCFGR_PLLPEN; // Enable Main PLL PLLSAI3CLK output enable
	// RCC->PLLCFGR |= RCC_PLLCFGR_PLLQEN; // Enable Main PLL PLL48M1CLK output enable
	
	RCC->CR &= ~RCC_CR_PLLSAI1ON;  // SAI1 PLL enable
 80003aa:	4b24      	ldr	r3, [pc, #144]	; (800043c <System_Clock_Init+0x1b8>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	4a23      	ldr	r2, [pc, #140]	; (800043c <System_Clock_Init+0x1b8>)
 80003b0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80003b4:	6013      	str	r3, [r2, #0]
	while ( (RCC->CR & RCC_CR_PLLSAI1ON) == RCC_CR_PLLSAI1ON );
 80003b6:	bf00      	nop
 80003b8:	4b20      	ldr	r3, [pc, #128]	; (800043c <System_Clock_Init+0x1b8>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80003c0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80003c4:	d0f8      	beq.n	80003b8 <System_Clock_Init+0x134>
	// 8 MHz * 24 / 17 = 11.294MHz
	// f(VCOSAI1 clock) = f(PLL clock input) *  (PLLSAI1N / PLLM)
	// PLLSAI1CLK: f(PLLSAI1_P) = f(VCOSAI1 clock) / PLLSAI1P
	// PLLUSB2CLK: f(PLLSAI1_Q) = f(VCOSAI1 clock) / PLLSAI1Q
	// PLLADC1CLK: f(PLLSAI1_R) = f(VCOSAI1 clock) / PLLSAI1R
	RCC->PLLSAI1CFGR &= ~RCC_PLLSAI1CFGR_PLLSAI1N;
 80003c6:	4b1d      	ldr	r3, [pc, #116]	; (800043c <System_Clock_Init+0x1b8>)
 80003c8:	691b      	ldr	r3, [r3, #16]
 80003ca:	4a1c      	ldr	r2, [pc, #112]	; (800043c <System_Clock_Init+0x1b8>)
 80003cc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80003d0:	6113      	str	r3, [r2, #16]
	RCC->PLLSAI1CFGR |= 24U<<8;
 80003d2:	4b1a      	ldr	r3, [pc, #104]	; (800043c <System_Clock_Init+0x1b8>)
 80003d4:	691b      	ldr	r3, [r3, #16]
 80003d6:	4a19      	ldr	r2, [pc, #100]	; (800043c <System_Clock_Init+0x1b8>)
 80003d8:	f443 53c0 	orr.w	r3, r3, #6144	; 0x1800
 80003dc:	6113      	str	r3, [r2, #16]
	
	// SAI1PLL division factor for PLLSAI1CLK
	// 0: PLLSAI1P = 7, 1: PLLSAI1P = 17
	RCC->PLLSAI1CFGR |= RCC_PLLSAI1CFGR_PLLSAI1P;
 80003de:	4b17      	ldr	r3, [pc, #92]	; (800043c <System_Clock_Init+0x1b8>)
 80003e0:	691b      	ldr	r3, [r3, #16]
 80003e2:	4a16      	ldr	r2, [pc, #88]	; (800043c <System_Clock_Init+0x1b8>)
 80003e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003e8:	6113      	str	r3, [r2, #16]
	RCC->PLLSAI1CFGR |= RCC_PLLSAI1CFGR_PLLSAI1PEN;
 80003ea:	4b14      	ldr	r3, [pc, #80]	; (800043c <System_Clock_Init+0x1b8>)
 80003ec:	691b      	ldr	r3, [r3, #16]
 80003ee:	4a13      	ldr	r2, [pc, #76]	; (800043c <System_Clock_Init+0x1b8>)
 80003f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80003f4:	6113      	str	r3, [r2, #16]
	// 00: PLLSAI1R = 2, 01: PLLSAI1R = 4, 10: PLLSAI1R = 6, 11: PLLSAI1R = 8
	// RCC->PLLSAI1CFGR &= ~RCC_PLLSAI1CFGR_PLLSAI1R; 
	// RCC->PLLSAI1CFGR |= U<<25;
	// RCC->PLLSAI1CFGR |= RCC_PLLSAI1CFGR_PLLSAI1REN;
	
	RCC->CR |= RCC_CR_PLLSAI1ON;  // SAI1 PLL enable
 80003f6:	4b11      	ldr	r3, [pc, #68]	; (800043c <System_Clock_Init+0x1b8>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	4a10      	ldr	r2, [pc, #64]	; (800043c <System_Clock_Init+0x1b8>)
 80003fc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000400:	6013      	str	r3, [r2, #0]
	while ( (RCC->CR & RCC_CR_PLLSAI1ON) == 0);
 8000402:	bf00      	nop
 8000404:	4b0d      	ldr	r3, [pc, #52]	; (800043c <System_Clock_Init+0x1b8>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800040c:	2b00      	cmp	r3, #0
 800040e:	d0f9      	beq.n	8000404 <System_Clock_Init+0x180>
	// SAI1 clock source selection
	// 00: PLLSAI1 "P" clock (PLLSAI1CLK) selected as SAI1 clock
	// 01: PLLSAI2 "P" clock (PLLSAI2CLK) selected as SAI1 clock
	// 10: PLL "P" clock (PLLSAI3CLK) selected as SAI1 clock
	// 11: External input SAI1_EXTCLK selected as SAI1 clock	
	RCC->CCIPR &= ~RCC_CCIPR_SAI1SEL;
 8000410:	4b0a      	ldr	r3, [pc, #40]	; (800043c <System_Clock_Init+0x1b8>)
 8000412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000416:	4a09      	ldr	r2, [pc, #36]	; (800043c <System_Clock_Init+0x1b8>)
 8000418:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800041c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	RCC->APB2ENR |= RCC_APB2ENR_SAI1EN;
 8000420:	4b06      	ldr	r3, [pc, #24]	; (800043c <System_Clock_Init+0x1b8>)
 8000422:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000424:	4a05      	ldr	r2, [pc, #20]	; (800043c <System_Clock_Init+0x1b8>)
 8000426:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800042a:	6613      	str	r3, [r2, #96]	; 0x60
}
 800042c:	bf00      	nop
 800042e:	370c      	adds	r7, #12
 8000430:	46bd      	mov	sp, r7
 8000432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000436:	4770      	bx	lr
 8000438:	40022000 	.word	0x40022000
 800043c:	40021000 	.word	0x40021000

08000440 <UART2_Init>:
// PA.3 = USART2_RX (AF7)

#define TX_PIN 2
#define RX_PIN 3

void UART2_Init(void) {
 8000440:	b580      	push	{r7, lr}
 8000442:	af00      	add	r7, sp, #0
	// Enable the clock of USART 1 & 2
	RCC->APB1ENR1 |= RCC_APB1ENR1_USART2EN;  // Enable USART 2 clock		
 8000444:	4b0e      	ldr	r3, [pc, #56]	; (8000480 <UART2_Init+0x40>)
 8000446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000448:	4a0d      	ldr	r2, [pc, #52]	; (8000480 <UART2_Init+0x40>)
 800044a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800044e:	6593      	str	r3, [r2, #88]	; 0x58
	// Select the USART1 clock source
	// 00: PCLK selected as USART2 clock
	// 01: System clock (SYSCLK) selected as USART2 clock
	// 10: HSI16 clock selected as USART2 clock
	// 11: LSE clock selected as USART2 clock
	RCC->CCIPR &= ~RCC_CCIPR_USART2SEL;
 8000450:	4b0b      	ldr	r3, [pc, #44]	; (8000480 <UART2_Init+0x40>)
 8000452:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000456:	4a0a      	ldr	r2, [pc, #40]	; (8000480 <UART2_Init+0x40>)
 8000458:	f023 030c 	bic.w	r3, r3, #12
 800045c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	RCC->CCIPR |=  RCC_CCIPR_USART2SEL_0;
 8000460:	4b07      	ldr	r3, [pc, #28]	; (8000480 <UART2_Init+0x40>)
 8000462:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000466:	4a06      	ldr	r2, [pc, #24]	; (8000480 <UART2_Init+0x40>)
 8000468:	f043 0304 	orr.w	r3, r3, #4
 800046c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	
	UART2_GPIO_Init();
 8000470:	f000 f80a 	bl	8000488 <UART2_GPIO_Init>
	USART_Init(USART2);
 8000474:	4803      	ldr	r0, [pc, #12]	; (8000484 <UART2_Init+0x44>)
 8000476:	f000 f84f 	bl	8000518 <USART_Init>
	
	//NVIC_SetPriority(USART2_IRQn, 0);			// Set Priority to 1
	//NVIC_EnableIRQ(USART2_IRQn);					// Enable interrupt of USART1 peripheral
}
 800047a:	bf00      	nop
 800047c:	bd80      	pop	{r7, pc}
 800047e:	bf00      	nop
 8000480:	40021000 	.word	0x40021000
 8000484:	40004400 	.word	0x40004400

08000488 <UART2_GPIO_Init>:
void UART2_GPIO_Init(void) {
 8000488:	b480      	push	{r7}
 800048a:	af00      	add	r7, sp, #0
	
	// Enable the peripheral clock of GPIO Port
	RCC->AHB2ENR |=   RCC_AHB2ENR_GPIOAEN;
 800048c:	4b21      	ldr	r3, [pc, #132]	; (8000514 <UART2_GPIO_Init+0x8c>)
 800048e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000490:	4a20      	ldr	r2, [pc, #128]	; (8000514 <UART2_GPIO_Init+0x8c>)
 8000492:	f043 0301 	orr.w	r3, r3, #1
 8000496:	64d3      	str	r3, [r2, #76]	; 0x4c
	// PA2 = USART2_TX (AF7)
	// PA3 = USART2_RX (AF7)
	// Alternate function, High Speed, Push pull, Pull up
	// **********************************************************
	// Input(00), Output(01), AlterFunc(10), Analog(11)
	GPIOA->MODER   &= ~(3<<(2*TX_PIN) | 3<<(2*RX_PIN));	// Clear bits
 8000498:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80004a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80004a6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER   |=   2<<(2*TX_PIN) | 2<<(2*RX_PIN); 
 80004a8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80004b2:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80004b6:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0]  &= ~(0xF<<(4*TX_PIN) | 0xF<<(4*RX_PIN));	
 80004b8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004bc:	6a1b      	ldr	r3, [r3, #32]
 80004be:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80004c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80004c6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]  |=   7<<(4*TX_PIN) | 7<<(4*RX_PIN);       	
 80004c8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004cc:	6a1b      	ldr	r3, [r3, #32]
 80004ce:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80004d2:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 80004d6:	6213      	str	r3, [r2, #32]
	// GPIO Speed: Low speed (00), Medium speed (01), Fast speed (10), High speed (11)
	GPIOA->OSPEEDR |=   3<<(2*TX_PIN) | 3<<(2*RX_PIN); 					 	
 80004d8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004dc:	689b      	ldr	r3, [r3, #8]
 80004de:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80004e2:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80004e6:	6093      	str	r3, [r2, #8]
	// GPIO Push-Pull: No pull-up, pull-down (00), Pull-up (01), Pull-down (10), Reserved (11)
	GPIOA->PUPDR   &= ~(3<<(2*TX_PIN) | 3<<(2*RX_PIN));
 80004e8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004ec:	68db      	ldr	r3, [r3, #12]
 80004ee:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80004f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80004f6:	60d3      	str	r3, [r2, #12]
	// GPIO Output Type: Output push-pull (0, reset), Output open drain (1) 
	GPIOA->OTYPER  &=  ~(1<<TX_PIN | 1<<RX_PIN);       	
 80004f8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004fc:	685b      	ldr	r3, [r3, #4]
 80004fe:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000502:	f023 030c 	bic.w	r3, r3, #12
 8000506:	6053      	str	r3, [r2, #4]
}
 8000508:	bf00      	nop
 800050a:	46bd      	mov	sp, r7
 800050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop
 8000514:	40021000 	.word	0x40021000

08000518 <USART_Init>:


void USART_Init (USART_TypeDef * USARTx) {
 8000518:	b480      	push	{r7}
 800051a:	b083      	sub	sp, #12
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
	// Default setting: 
	//     No hardware flow control, 8 data bits, no parity, 1 start bit and 1 stop bit		
	USARTx->CR1 &= ~USART_CR1_UE;  // Disable USART
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	f023 0201 	bic.w	r2, r3, #1
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	601a      	str	r2, [r3, #0]
	
	// Configure word length to 8 bit
	USARTx->CR1 &= ~USART_CR1_M;   // M: 00 = 8 data bits, 01 = 9 data bits, 10 = 7 data bits
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	f023 2210 	bic.w	r2, r3, #268439552	; 0x10001000
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	601a      	str	r2, [r3, #0]
	
	// Configure oversampling mode: Oversampling by 16 
	USARTx->CR1 &= ~USART_CR1_OVER8;  // 0 = oversampling by 16, 1 = oversampling by 8
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	601a      	str	r2, [r3, #0]
	
	// Configure stop bits to 1 stop bit
	//   00: 1 Stop bit;      01: 0.5 Stop bit
	//   10: 2 Stop bits;     11: 1.5 Stop bit
	USARTx->CR2 &= ~USART_CR2_STOP;   
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	685b      	ldr	r3, [r3, #4]
 8000548:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	605a      	str	r2, [r3, #4]
	// CSet Baudrate to 9600 using APB frequency (80,000,000 Hz)
	// If oversampling by 16, Tx/Rx baud = f_CK / USARTDIV,  
	// If oversampling by 8,  Tx/Rx baud = 2*f_CK / USARTDIV
  // When OVER8 = 0, BRR = USARTDIV
	// USARTDIV = 80MHz/9600 = 8333 = 0x208D
	USARTx->BRR  = 0x208D; // Limited to 16 bits
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	f242 028d 	movw	r2, #8333	; 0x208d
 8000556:	60da      	str	r2, [r3, #12]

	USARTx->CR1  |= (USART_CR1_RE | USART_CR1_TE);  	// Transmitter and Receiver enable
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	f043 020c 	orr.w	r2, r3, #12
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	601a      	str	r2, [r3, #0]
	
  if (USARTx == UART4){	
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	4a2c      	ldr	r2, [pc, #176]	; (8000618 <USART_Init+0x100>)
 8000568:	4293      	cmp	r3, r2
 800056a:	d129      	bne.n	80005c0 <USART_Init+0xa8>
		USARTx->CR1 |= USART_CR1_RXNEIE;  			// Received Data Ready to be Read Interrupt  
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	f043 0220 	orr.w	r2, r3, #32
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR1_TCIE;    			// Transmission Complete Interrupt 
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR1_IDLEIE;  			// Idle Line Detected Interrupt 
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	f023 0210 	bic.w	r2, r3, #16
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR1_TXEIE;   			// Transmit Data Register Empty Interrupt 
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR1_PEIE;    			// Parity Error Interrupt 
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR2_LBDIE;				// LIN Break Detection Interrupt Enable
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR3_EIE;					// Error Interrupt Enable (Frame error, noise error, overrun error) 
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	f023 0201 	bic.w	r2, r3, #1
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	601a      	str	r2, [r3, #0]
		//USARTx->CR3 &= ~USART_CR3_CTSIE;				// CTS Interrupt
	}

	if (USARTx == USART2){
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	4a16      	ldr	r2, [pc, #88]	; (800061c <USART_Init+0x104>)
 80005c4:	4293      	cmp	r3, r2
 80005c6:	d10b      	bne.n	80005e0 <USART_Init+0xc8>
		USARTx->ICR |= USART_ICR_TCCF;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	6a1b      	ldr	r3, [r3, #32]
 80005cc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	621a      	str	r2, [r3, #32]
		USART1->CR3 |= USART_CR3_DMAT | USART_CR3_DMAR;
 80005d4:	4b12      	ldr	r3, [pc, #72]	; (8000620 <USART_Init+0x108>)
 80005d6:	689b      	ldr	r3, [r3, #8]
 80005d8:	4a11      	ldr	r2, [pc, #68]	; (8000620 <USART_Init+0x108>)
 80005da:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80005de:	6093      	str	r3, [r2, #8]
	}
	
	USARTx->CR1  |= USART_CR1_UE; // USART enable                 
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	f043 0201 	orr.w	r2, r3, #1
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	601a      	str	r2, [r3, #0]
	
	while ( (USARTx->ISR & USART_ISR_TEACK) == 0); // Verify that the USART is ready for reception
 80005ec:	bf00      	nop
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	69db      	ldr	r3, [r3, #28]
 80005f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d0f9      	beq.n	80005ee <USART_Init+0xd6>
	while ( (USARTx->ISR & USART_ISR_REACK) == 0); // Verify that the USART is ready for transmission
 80005fa:	bf00      	nop
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	69db      	ldr	r3, [r3, #28]
 8000600:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000604:	2b00      	cmp	r3, #0
 8000606:	d0f9      	beq.n	80005fc <USART_Init+0xe4>
}
 8000608:	bf00      	nop
 800060a:	bf00      	nop
 800060c:	370c      	adds	r7, #12
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	40004c00 	.word	0x40004c00
 800061c:	40004400 	.word	0x40004400
 8000620:	40013800 	.word	0x40013800

08000624 <USART_Read_Nonblocking>:
	while (!(USARTx->ISR & USART_ISR_RXNE));  // Wait until RXNE (RX not empty) bit is set
	// USART resets the RXNE flag automatically after reading DR
	return ((uint8_t)(USARTx->RDR & 0xFF));
	// Reading USART_DR automatically clears the RXNE flag 
}
uint8_t USART_Read_Nonblocking (USART_TypeDef * USARTx) {
 8000624:	b480      	push	{r7}
 8000626:	b083      	sub	sp, #12
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
	if(!(USARTx->ISR & USART_ISR_RXNE)){
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	69db      	ldr	r3, [r3, #28]
 8000630:	f003 0320 	and.w	r3, r3, #32
 8000634:	2b00      	cmp	r3, #0
 8000636:	d101      	bne.n	800063c <USART_Read_Nonblocking+0x18>
			return 0;
 8000638:	2300      	movs	r3, #0
 800063a:	e003      	b.n	8000644 <USART_Read_Nonblocking+0x20>
	}else{
		return ((uint8_t)(USARTx->RDR & 0xFF));
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000640:	b29b      	uxth	r3, r3
 8000642:	b2db      	uxtb	r3, r3
	}
}
 8000644:	4618      	mov	r0, r3
 8000646:	370c      	adds	r7, #12
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr

08000650 <USART_Write>:

void USART_Write(USART_TypeDef * USARTx, uint8_t *buffer, uint32_t nBytes) {
 8000650:	b580      	push	{r7, lr}
 8000652:	b086      	sub	sp, #24
 8000654:	af00      	add	r7, sp, #0
 8000656:	60f8      	str	r0, [r7, #12]
 8000658:	60b9      	str	r1, [r7, #8]
 800065a:	607a      	str	r2, [r7, #4]
	int i;
	// TXE is cleared by a write to the USART_DR register.
	// TXE is set by hardware when the content of the TDR 
	// register has been transferred into the shift register.
	for (i = 0; i < nBytes; i++) {
 800065c:	2300      	movs	r3, #0
 800065e:	617b      	str	r3, [r7, #20]
 8000660:	e014      	b.n	800068c <USART_Write+0x3c>
		while (!(USARTx->ISR & USART_ISR_TXE));   	// wait until TXE (TX empty) bit is set
 8000662:	bf00      	nop
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	69db      	ldr	r3, [r3, #28]
 8000668:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800066c:	2b00      	cmp	r3, #0
 800066e:	d0f9      	beq.n	8000664 <USART_Write+0x14>
		// Writing USART_DR automatically clears the TXE flag 	
		USARTx->TDR = buffer[i] & 0xFF;
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	68ba      	ldr	r2, [r7, #8]
 8000674:	4413      	add	r3, r2
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	b29a      	uxth	r2, r3
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	851a      	strh	r2, [r3, #40]	; 0x28
		USART_Delay(300);
 800067e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000682:	f000 f819 	bl	80006b8 <USART_Delay>
	for (i = 0; i < nBytes; i++) {
 8000686:	697b      	ldr	r3, [r7, #20]
 8000688:	3301      	adds	r3, #1
 800068a:	617b      	str	r3, [r7, #20]
 800068c:	697b      	ldr	r3, [r7, #20]
 800068e:	687a      	ldr	r2, [r7, #4]
 8000690:	429a      	cmp	r2, r3
 8000692:	d8e6      	bhi.n	8000662 <USART_Write+0x12>
	}
	while (!(USARTx->ISR & USART_ISR_TC));   		  // wait until TC bit is set
 8000694:	bf00      	nop
 8000696:	68fb      	ldr	r3, [r7, #12]
 8000698:	69db      	ldr	r3, [r3, #28]
 800069a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d0f9      	beq.n	8000696 <USART_Write+0x46>
	USARTx->ISR &= ~USART_ISR_TC;
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	69db      	ldr	r3, [r3, #28]
 80006a6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	61da      	str	r2, [r3, #28]
}   
 80006ae:	bf00      	nop
 80006b0:	3718      	adds	r7, #24
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
	...

080006b8 <USART_Delay>:
 

void USART_Delay(uint32_t us) {
 80006b8:	b480      	push	{r7}
 80006ba:	b085      	sub	sp, #20
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
	uint32_t time = 100*us/7;    
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	2264      	movs	r2, #100	; 0x64
 80006c4:	fb03 f202 	mul.w	r2, r3, r2
 80006c8:	4b0a      	ldr	r3, [pc, #40]	; (80006f4 <USART_Delay+0x3c>)
 80006ca:	fba3 1302 	umull	r1, r3, r3, r2
 80006ce:	1ad2      	subs	r2, r2, r3
 80006d0:	0852      	lsrs	r2, r2, #1
 80006d2:	4413      	add	r3, r2
 80006d4:	089b      	lsrs	r3, r3, #2
 80006d6:	60fb      	str	r3, [r7, #12]
	while(--time);   
 80006d8:	bf00      	nop
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	3b01      	subs	r3, #1
 80006de:	60fb      	str	r3, [r7, #12]
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d1f9      	bne.n	80006da <USART_Delay+0x22>
}
 80006e6:	bf00      	nop
 80006e8:	bf00      	nop
 80006ea:	3714      	adds	r7, #20
 80006ec:	46bd      	mov	sp, r7
 80006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f2:	4770      	bx	lr
 80006f4:	24924925 	.word	0x24924925

080006f8 <print_string>:
#include <stdio.h>
#include <stdarg.h>

static char buffer[128];

static void print_string (const char* string, int len) {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
 8000700:	6039      	str	r1, [r7, #0]
    USART_Write (USART2, (unsigned char*) string, len);
 8000702:	683b      	ldr	r3, [r7, #0]
 8000704:	461a      	mov	r2, r3
 8000706:	6879      	ldr	r1, [r7, #4]
 8000708:	4803      	ldr	r0, [pc, #12]	; (8000718 <print_string+0x20>)
 800070a:	f7ff ffa1 	bl	8000650 <USART_Write>
}
 800070e:	bf00      	nop
 8000710:	3708      	adds	r7, #8
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	40004400 	.word	0x40004400

0800071c <putchar>:
    print_string (string, len);
    print_string ("\n", 1);
    return len;
}

int putchar (int chr){
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
    print_string ((char*)&chr, 1);
 8000724:	1d3b      	adds	r3, r7, #4
 8000726:	2101      	movs	r1, #1
 8000728:	4618      	mov	r0, r3
 800072a:	f7ff ffe5 	bl	80006f8 <print_string>
    return chr;
 800072e:	687b      	ldr	r3, [r7, #4]
}
 8000730:	4618      	mov	r0, r3
 8000732:	3708      	adds	r7, #8
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}

08000738 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800073c:	4b17      	ldr	r3, [pc, #92]	; (800079c <SystemInit+0x64>)
 800073e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000742:	4a16      	ldr	r2, [pc, #88]	; (800079c <SystemInit+0x64>)
 8000744:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000748:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800074c:	4b14      	ldr	r3, [pc, #80]	; (80007a0 <SystemInit+0x68>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a13      	ldr	r2, [pc, #76]	; (80007a0 <SystemInit+0x68>)
 8000752:	f043 0301 	orr.w	r3, r3, #1
 8000756:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000758:	4b11      	ldr	r3, [pc, #68]	; (80007a0 <SystemInit+0x68>)
 800075a:	2200      	movs	r2, #0
 800075c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800075e:	4b10      	ldr	r3, [pc, #64]	; (80007a0 <SystemInit+0x68>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	4a0f      	ldr	r2, [pc, #60]	; (80007a0 <SystemInit+0x68>)
 8000764:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000768:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800076c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800076e:	4b0c      	ldr	r3, [pc, #48]	; (80007a0 <SystemInit+0x68>)
 8000770:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000774:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000776:	4b0a      	ldr	r3, [pc, #40]	; (80007a0 <SystemInit+0x68>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	4a09      	ldr	r2, [pc, #36]	; (80007a0 <SystemInit+0x68>)
 800077c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000780:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000782:	4b07      	ldr	r3, [pc, #28]	; (80007a0 <SystemInit+0x68>)
 8000784:	2200      	movs	r2, #0
 8000786:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000788:	4b04      	ldr	r3, [pc, #16]	; (800079c <SystemInit+0x64>)
 800078a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800078e:	609a      	str	r2, [r3, #8]
#endif
}
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	e000ed00 	.word	0xe000ed00
 80007a0:	40021000 	.word	0x40021000

080007a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b083      	sub	sp, #12
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	4603      	mov	r3, r0
 80007ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	db0b      	blt.n	80007ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007b6:	79fb      	ldrb	r3, [r7, #7]
 80007b8:	f003 021f 	and.w	r2, r3, #31
 80007bc:	4907      	ldr	r1, [pc, #28]	; (80007dc <__NVIC_EnableIRQ+0x38>)
 80007be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007c2:	095b      	lsrs	r3, r3, #5
 80007c4:	2001      	movs	r0, #1
 80007c6:	fa00 f202 	lsl.w	r2, r0, r2
 80007ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80007ce:	bf00      	nop
 80007d0:	370c      	adds	r7, #12
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	e000e100 	.word	0xe000e100

080007e0 <USART2_IRQHandler>:
 *      Author: Marisa
 */

#include "UART.h"
#include "printf.h"
void USART2_IRQHandler(void){
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
	NVIC_EnableIRQ(USART_ISR_RXNE);
 80007e6:	2020      	movs	r0, #32
 80007e8:	f7ff ffdc 	bl	80007a4 <__NVIC_EnableIRQ>
	char ch = 0;
 80007ec:	2300      	movs	r3, #0
 80007ee:	71fb      	strb	r3, [r7, #7]
	if((USART2->ISR & USART_ISR_RXNE) == USART_ISR_RXNE  ){
 80007f0:	4b0a      	ldr	r3, [pc, #40]	; (800081c <USART2_IRQHandler+0x3c>)
 80007f2:	69db      	ldr	r3, [r3, #28]
 80007f4:	f003 0320 	and.w	r3, r3, #32
 80007f8:	2b20      	cmp	r3, #32
 80007fa:	d10b      	bne.n	8000814 <USART2_IRQHandler+0x34>
		ch = (char)USART_Read_Nonblocking(USART2);
 80007fc:	4807      	ldr	r0, [pc, #28]	; (800081c <USART2_IRQHandler+0x3c>)
 80007fe:	f7ff ff11 	bl	8000624 <USART_Read_Nonblocking>
 8000802:	4603      	mov	r3, r0
 8000804:	71fb      	strb	r3, [r7, #7]
		if(ch != '\0'){
 8000806:	79fb      	ldrb	r3, [r7, #7]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d003      	beq.n	8000814 <USART2_IRQHandler+0x34>
			printf("%c",ch);
 800080c:	79fb      	ldrb	r3, [r7, #7]
 800080e:	4618      	mov	r0, r3
 8000810:	f7ff ff84 	bl	800071c <putchar>
//	   if (status & USART->CSR.RXNE) {
//	       uint32_t received_byte;
//	       usart_read(USART_SERIAL, &received_byte);
//	       usart_write(USART_SERIAL, received_byte);
//	   }
}
 8000814:	bf00      	nop
 8000816:	3708      	adds	r7, #8
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	40004400 	.word	0x40004400

08000820 <main>:
#include "clock.h"
#include "led_soft_test.h"
#include "echo.h"
#define EXTERN_LED 6

int main(void){
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0

	// initialization code
	System_Clock_Init(); // set System Clock = 80 MHz
 8000824:	f7ff fd2e 	bl	8000284 <System_Clock_Init>
	UART2_Init();
 8000828:	f7ff fe0a 	bl	8000440 <UART2_Init>
	LED_Init(EXTERN_LED);
 800082c:	2006      	movs	r0, #6
 800082e:	f7ff fccb 	bl	80001c8 <LED_Init>
	while(1){
	USART2_IRQHandler();
 8000832:	f7ff ffd5 	bl	80007e0 <USART2_IRQHandler>
 8000836:	e7fc      	b.n	8000832 <main+0x12>

08000838 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000838:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000870 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800083c:	f7ff ff7c 	bl	8000738 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000840:	480c      	ldr	r0, [pc, #48]	; (8000874 <LoopForever+0x6>)
  ldr r1, =_edata
 8000842:	490d      	ldr	r1, [pc, #52]	; (8000878 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000844:	4a0d      	ldr	r2, [pc, #52]	; (800087c <LoopForever+0xe>)
  movs r3, #0
 8000846:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000848:	e002      	b.n	8000850 <LoopCopyDataInit>

0800084a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800084a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800084c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800084e:	3304      	adds	r3, #4

08000850 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000850:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000852:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000854:	d3f9      	bcc.n	800084a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000856:	4a0a      	ldr	r2, [pc, #40]	; (8000880 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000858:	4c0a      	ldr	r4, [pc, #40]	; (8000884 <LoopForever+0x16>)
  movs r3, #0
 800085a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800085c:	e001      	b.n	8000862 <LoopFillZerobss>

0800085e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800085e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000860:	3204      	adds	r2, #4

08000862 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000862:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000864:	d3fb      	bcc.n	800085e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000866:	f000 f811 	bl	800088c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800086a:	f7ff ffd9 	bl	8000820 <main>

0800086e <LoopForever>:

LoopForever:
    b LoopForever
 800086e:	e7fe      	b.n	800086e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000870:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000874:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000878:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800087c:	080008f4 	.word	0x080008f4
  ldr r2, =_sbss
 8000880:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000884:	2000001c 	.word	0x2000001c

08000888 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000888:	e7fe      	b.n	8000888 <ADC1_2_IRQHandler>
	...

0800088c <__libc_init_array>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	4d0d      	ldr	r5, [pc, #52]	; (80008c4 <__libc_init_array+0x38>)
 8000890:	4c0d      	ldr	r4, [pc, #52]	; (80008c8 <__libc_init_array+0x3c>)
 8000892:	1b64      	subs	r4, r4, r5
 8000894:	10a4      	asrs	r4, r4, #2
 8000896:	2600      	movs	r6, #0
 8000898:	42a6      	cmp	r6, r4
 800089a:	d109      	bne.n	80008b0 <__libc_init_array+0x24>
 800089c:	4d0b      	ldr	r5, [pc, #44]	; (80008cc <__libc_init_array+0x40>)
 800089e:	4c0c      	ldr	r4, [pc, #48]	; (80008d0 <__libc_init_array+0x44>)
 80008a0:	f000 f818 	bl	80008d4 <_init>
 80008a4:	1b64      	subs	r4, r4, r5
 80008a6:	10a4      	asrs	r4, r4, #2
 80008a8:	2600      	movs	r6, #0
 80008aa:	42a6      	cmp	r6, r4
 80008ac:	d105      	bne.n	80008ba <__libc_init_array+0x2e>
 80008ae:	bd70      	pop	{r4, r5, r6, pc}
 80008b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80008b4:	4798      	blx	r3
 80008b6:	3601      	adds	r6, #1
 80008b8:	e7ee      	b.n	8000898 <__libc_init_array+0xc>
 80008ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80008be:	4798      	blx	r3
 80008c0:	3601      	adds	r6, #1
 80008c2:	e7f2      	b.n	80008aa <__libc_init_array+0x1e>
 80008c4:	080008ec 	.word	0x080008ec
 80008c8:	080008ec 	.word	0x080008ec
 80008cc:	080008ec 	.word	0x080008ec
 80008d0:	080008f0 	.word	0x080008f0

080008d4 <_init>:
 80008d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008d6:	bf00      	nop
 80008d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80008da:	bc08      	pop	{r3}
 80008dc:	469e      	mov	lr, r3
 80008de:	4770      	bx	lr

080008e0 <_fini>:
 80008e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008e2:	bf00      	nop
 80008e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80008e6:	bc08      	pop	{r3}
 80008e8:	469e      	mov	lr, r3
 80008ea:	4770      	bx	lr
