

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Tue Oct 25 16:03:06 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+----------+---------+----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min   |    max   |   min   |    max   |   Type  |
    +---------+----------+---------+----------+---------+
    |  1876598|  13488274|  1876599|  13488275|   none  |
    +---------+----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  272|  272|        34|          -|          -|     8|    no    |
        | + Loop 1.1  |   32|   32|         1|          -|          -|    32|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / (exitcond)
	3  / (!exitcond)
4 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str37, [1 x i8]* @p_str38, [1 x i8]* @p_str39, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str40)

ST_1: empty_18 [1/1] 0.00ns
:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str33, [1 x i8]* @p_str34, [1 x i8]* @p_str35, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str36)

ST_1: stg_7 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !75

ST_1: stg_8 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !81

ST_1: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_1: input [1/1] 2.71ns
:5  %input = alloca [5184 x i1], align 16

ST_1: stg_11 [1/1] 1.57ns
:6  br label %.loopexit


 <State 2>: 4.38ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i4 [ 0, %0 ], [ %i_3, %2 ]

ST_2: exitcond1 [1/1] 1.88ns
.loopexit:1  %exitcond1 = icmp eq i4 %i, -8

ST_2: empty_19 [1/1] 0.00ns
.loopexit:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_3 [1/1] 0.80ns
.loopexit:3  %i_3 = add i4 %i, 1

ST_2: stg_16 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond1, label %4, label %1

ST_2: tmp_V_2 [1/1] 4.38ns
:0  %tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

ST_2: tmp [1/1] 0.00ns
:1  %tmp = trunc i4 %i to i3

ST_2: tmp_s [1/1] 0.00ns
:2  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp, i5 0)

ST_2: stg_20 [1/1] 1.57ns
:3  br label %2

ST_2: output_V [2/2] 0.00ns
:0  %output_V = call fastcc i32 @dut_bnn_xcel([5184 x i1]* %input)


 <State 3>: 4.43ns
ST_3: Hi_assign [1/1] 0.00ns
:0  %Hi_assign = phi i6 [ 0, %1 ], [ %j, %3 ]

ST_3: Hi_assign_cast2 [1/1] 0.00ns
:1  %Hi_assign_cast2 = zext i6 %Hi_assign to i8

ST_3: Hi_assign_cast1 [1/1] 0.00ns
:2  %Hi_assign_cast1 = zext i6 %Hi_assign to i32

ST_3: exitcond [1/1] 1.94ns
:3  %exitcond = icmp eq i6 %Hi_assign, -32

ST_3: empty_20 [1/1] 0.00ns
:4  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: j [1/1] 1.72ns
:5  %j = add i6 %Hi_assign, 1

ST_3: stg_28 [1/1] 0.00ns
:6  br i1 %exitcond, label %.loopexit, label %3

ST_3: tmp_11 [1/1] 0.00ns
:0  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_2, i32 %Hi_assign_cast1)

ST_3: tmp_3 [1/1] 1.72ns
:1  %tmp_3 = add i8 %Hi_assign_cast2, %tmp_s

ST_3: tmp_4 [1/1] 0.00ns
:2  %tmp_4 = zext i8 %tmp_3 to i64

ST_3: input_addr [1/1] 0.00ns
:3  %input_addr = getelementptr inbounds [5184 x i1]* %input, i64 0, i64 %tmp_4

ST_3: stg_33 [1/1] 2.71ns
:4  store i1 %tmp_11, i1* %input_addr, align 1

ST_3: stg_34 [1/1] 0.00ns
:5  br label %2


 <State 4>: 4.38ns
ST_4: output_V [1/2] 0.00ns
:0  %output_V = call fastcc i32 @dut_bnn_xcel([5184 x i1]* %input)

ST_4: stg_36 [1/1] 4.38ns
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_V)

ST_4: stg_37 [1/1] 0.00ns
:2  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w_conv1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_conv2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshold1_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_fc1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b_fc1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_fc2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b_fc2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty           (specinterface    ) [ 00000]
empty_18        (specinterface    ) [ 00000]
stg_7           (specbitsmap      ) [ 00000]
stg_8           (specbitsmap      ) [ 00000]
stg_9           (spectopmodule    ) [ 00000]
input           (alloca           ) [ 00111]
stg_11          (br               ) [ 01110]
i               (phi              ) [ 00100]
exitcond1       (icmp             ) [ 00110]
empty_19        (speclooptripcount) [ 00000]
i_3             (add              ) [ 01110]
stg_16          (br               ) [ 00000]
tmp_V_2         (read             ) [ 00010]
tmp             (trunc            ) [ 00000]
tmp_s           (bitconcatenate   ) [ 00010]
stg_20          (br               ) [ 00110]
Hi_assign       (phi              ) [ 00010]
Hi_assign_cast2 (zext             ) [ 00000]
Hi_assign_cast1 (zext             ) [ 00000]
exitcond        (icmp             ) [ 00110]
empty_20        (speclooptripcount) [ 00000]
j               (add              ) [ 00110]
stg_28          (br               ) [ 01110]
tmp_11          (bitselect        ) [ 00000]
tmp_3           (add              ) [ 00000]
tmp_4           (zext             ) [ 00000]
input_addr      (getelementptr    ) [ 00000]
stg_33          (store            ) [ 00000]
stg_34          (br               ) [ 00110]
output_V        (call             ) [ 00000]
stg_36          (write            ) [ 00000]
stg_37          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_conv1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_conv2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="threshold1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="threshold2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w_fc1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b_fc1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w_fc2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="b_fc2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_bnn_xcel"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="input_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_V_2_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_2/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="stg_36_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_36/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="input_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="stg_33_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="13" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_33/3 "/>
</bind>
</comp>

<comp id="114" class="1005" name="i_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="1"/>
<pin id="116" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="Hi_assign_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="1"/>
<pin id="127" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Hi_assign (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="Hi_assign_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="6" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Hi_assign/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_dut_bnn_xcel_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="0" index="3" bw="1" slack="0"/>
<pin id="141" dir="0" index="4" bw="8" slack="0"/>
<pin id="142" dir="0" index="5" bw="8" slack="0"/>
<pin id="143" dir="0" index="6" bw="1" slack="0"/>
<pin id="144" dir="0" index="7" bw="32" slack="0"/>
<pin id="145" dir="0" index="8" bw="1" slack="0"/>
<pin id="146" dir="0" index="9" bw="32" slack="0"/>
<pin id="147" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="output_V/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="exitcond1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_s_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="3" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="Hi_assign_cast2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Hi_assign_cast2/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="Hi_assign_cast1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Hi_assign_cast1/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="exitcond_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="0" index="1" bw="6" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="j_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_11_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="1"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_4_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="223" class="1005" name="i_3_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="228" class="1005" name="tmp_V_2_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="233" class="1005" name="tmp_s_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="1"/>
<pin id="235" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="241" class="1005" name="j_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="52" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="64" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="84" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="82" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="103" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="54" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="72" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="148"><net_src comp="136" pin="10"/><net_sink comp="96" pin=2"/></net>

<net id="149"><net_src comp="70" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="136" pin=6"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="136" pin=7"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="136" pin=8"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="136" pin=9"/></net>

<net id="162"><net_src comp="118" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="56" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="118" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="62" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="118" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="66" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="68" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="129" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="129" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="129" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="74" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="129" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="78" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="80" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="186" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="109" pin=1"/></net>

<net id="214"><net_src comp="182" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="226"><net_src comp="164" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="231"><net_src comp="90" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="236"><net_src comp="174" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="244"><net_src comp="196" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="129" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V_V | {4 }
 - Input state : 
	Port: dut : strm_in_V_V | {2 }
	Port: dut : w_conv1 | {2 4 }
	Port: dut : w_conv2 | {2 4 }
	Port: dut : threshold1_V | {2 4 }
	Port: dut : threshold2_V | {2 4 }
	Port: dut : w_fc1 | {2 4 }
	Port: dut : b_fc1 | {2 4 }
	Port: dut : w_fc2 | {2 4 }
	Port: dut : b_fc2 | {2 4 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_3 : 1
		stg_16 : 2
		tmp : 1
		tmp_s : 2
	State 3
		Hi_assign_cast2 : 1
		Hi_assign_cast1 : 1
		exitcond : 1
		j : 1
		stg_28 : 2
		tmp_11 : 2
		tmp_3 : 2
		tmp_4 : 3
		input_addr : 4
		stg_33 : 5
	State 4
		stg_36 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dut_bnn_xcel_fu_136 |    2    |    19   |  83.263 |   3615  |   4404  |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |        i_3_fu_164       |    0    |    0    |    0    |    0    |    4    |
|    add   |         j_fu_196        |    0    |    0    |    0    |    0    |    6    |
|          |       tmp_3_fu_210      |    0    |    0    |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   icmp   |     exitcond1_fu_158    |    0    |    0    |    0    |    0    |    2    |
|          |     exitcond_fu_190     |    0    |    0    |    0    |    0    |    3    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   read   |    tmp_V_2_read_fu_90   |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   write  |    stg_36_write_fu_96   |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   trunc  |        tmp_fu_170       |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|       tmp_s_fu_174      |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |  Hi_assign_cast2_fu_182 |    0    |    0    |    0    |    0    |    0    |
|   zext   |  Hi_assign_cast1_fu_186 |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_4_fu_215      |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
| bitselect|      tmp_11_fu_202      |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   Total  |                         |    2    |    19   |  83.263 |   3615  |   4427  |
|----------|-------------------------|---------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|    b_fc1   |    1   |    0   |    0   |
|    b_fc2   |    0   |   32   |    5   |
|    input   |    1   |    0   |    0   |
|threshold1_V|    4   |    0   |    0   |
|threshold2_V|    4   |    0   |    0   |
|   w_conv1  |    1   |    0   |    0   |
|   w_conv2  |    1   |    0   |    0   |
|    w_fc1   |    8   |    0   |    0   |
|    w_fc2   |    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |   21   |   32   |    5   |
+------------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|Hi_assign_reg_125|    6   |
|   i_3_reg_223   |    4   |
|    i_reg_114    |    4   |
|    j_reg_241    |    6   |
| tmp_V_2_reg_228 |   32   |
|  tmp_s_reg_233  |    8   |
+-----------------+--------+
|      Total      |   60   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   19   |   83   |  3615  |  4427  |
|   Memory  |   21   |    -   |    -   |   32   |    5   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   60   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   23   |   19   |   83   |  3707  |  4432  |
+-----------+--------+--------+--------+--------+--------+
