Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jan 31 18:42:37 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   291 |
|    Minimum number of control sets                        |   291 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   610 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   291 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |   258 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             228 |           80 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              99 |           38 |
| Yes          | No                    | No                     |             467 |          120 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1628 |          563 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[174][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[168][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[173][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[172][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[171][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[170][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[16][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[169][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[181][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[175][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[176][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[177][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[178][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[179][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[17][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[180][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[153][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[167][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[166][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[165][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[164][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[163][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[162][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[161][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[160][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[15][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[159][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[158][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                6 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[157][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[156][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[155][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[154][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[194][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[212][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[193][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[195][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[196][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[197][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[198][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[199][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[204][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[203][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[213][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[202][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[201][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[200][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[1][5]_i_1_n_0                                                                                                                        | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[19][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[211][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[182][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[210][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[20][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[209][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[208][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[22][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[191][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[190][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[18][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[189][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[188][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[187][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[186][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[185][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[184][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[183][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[13][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[108][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[109][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[10][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[110][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[111][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[112][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[113][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[114][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[115][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[116][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[117][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[139][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[138][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[141][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[140][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[107][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[137][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[136][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[135][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[134][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[133][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[132][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[131][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[130][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[12][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[129][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[230][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[128][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[214][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/rdDataQ                                                                                                                    | design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_1_n_0                                                                                                |                6 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[120][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[142][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[143][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[144][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[145][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[146][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[147][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[148][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[149][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[127][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[126][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[125][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[124][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[123][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[122][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[121][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[223][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                6 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[11][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[119][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[118][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[14][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[150][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[151][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[152][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem                                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[100][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[101][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[102][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[103][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[104][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[105][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[106][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[61][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[54][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[55][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[56][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[57][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[58][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[59][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[5][5]_i_1_n_0                                                                                                                        | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[60][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[53][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[62][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[63][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[84][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[83][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[82][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[81][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[80][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[7][5]_i_1_n_0                                                                                                                        | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[52][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[51][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[50][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[85][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[87][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[86][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[25][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[26][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[27][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[28][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[29][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[2][5]_i_1_n_0                                                                                                                        | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[30][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[31][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[32][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[65][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[9][5]_i_1_n_0                                                                                                                        | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[99][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[98][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                6 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[97][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[96][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[95][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                6 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[94][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[93][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[92][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[91][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[90][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[8][5]_i_1_n_0                                                                                                                        | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[89][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[88][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[64][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[192][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[66][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[67][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[68][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[69][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[6][5]_i_1_n_0                                                                                                                        | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[70][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[71][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[72][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[73][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[74][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[75][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[76][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[77][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[78][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[79][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[229][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[247][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[232][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[233][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[234][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[235][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[236][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[237][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[246][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[245][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[244][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[224][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[225][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[226][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[227][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[228][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[34][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[231][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[239][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[238][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[216][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[217][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[218][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[219][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[21][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[220][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[221][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[222][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[215][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[207][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                6 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[206][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[205][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[24][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[33][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[35][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[36][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[37][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[4][5]_i_1_n_0                                                                                                                        | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[49][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[48][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[47][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                6 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[46][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[45][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[44][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[43][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[42][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[41][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[40][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[255][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[249][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[243][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[242][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[241][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[240][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[23][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[3][5]_i_1_n_0                                                                                                                        | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[39][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[250][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[251][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[252][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[253][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[254][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[248][5]_i_1_n_0                                                                                                                      | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/mem[38][5]_i_1_n_0                                                                                                                       | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                6 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterD                                                                                                                   | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                       |                9 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                       |               10 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               14 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                       |               16 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               13 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               11 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                       |               11 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                       |               12 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/top_0/inst/tdc1/S_AXI_ARESETN_0                                                                                                            |               22 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                       |               81 |            229 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


