Analysis & Synthesis report for elevator
Sun Nov 13 21:04:36 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: gen_counter:u1
 13. Parameter Settings for User Entity Instance: elevator_unit:u2
 14. Port Connectivity Checks: "elevator_unit:u2"
 15. Port Connectivity Checks: "gen_counter:u1"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 13 21:04:36 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; elevator                                    ;
; Top-level Entity Name           ; elevator                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 52                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; elevator           ; elevator           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                             ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                      ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------+---------+
; display_driver.vhd               ; yes             ; User VHDL File  ; /home/patrick/dll/Elevator/display_driver.vhd     ;         ;
; gen_counter.vhd                  ; yes             ; User VHDL File  ; /home/patrick/dll/Elevator/gen_counter.vhd        ;         ;
; elevator_unit.vhd                ; yes             ; User VHDL File  ; /home/patrick/dll/Elevator/elevator_unit.vhd      ;         ;
; open_close_display.vhd           ; yes             ; User VHDL File  ; /home/patrick/dll/Elevator/open_close_display.vhd ;         ;
; up_down_display.vhd              ; yes             ; User VHDL File  ; /home/patrick/dll/Elevator/up_down_display.vhd    ;         ;
; elevator.vhd                     ; yes             ; User VHDL File  ; /home/patrick/dll/Elevator/elevator.vhd           ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 4           ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 7           ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 0           ;
;     -- 5 input functions                    ; 0           ;
;     -- 4 input functions                    ; 7           ;
;     -- <=3 input functions                  ; 0           ;
;                                             ;             ;
; Dedicated logic registers                   ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 52          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; SW[3]~input ;
; Maximum fan-out                             ; 7           ;
; Total fan-out                               ; 87          ;
; Average fan-out                             ; 0.78        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------+----------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name         ; Entity Name    ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------+----------------+--------------+
; |elevator                  ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 52   ; 0            ; |elevator                   ; elevator       ; work         ;
;    |display_driver:u4|     ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |elevator|display_driver:u4 ; display_driver ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; elevator_unit:u2|dir[0,1]              ; Stuck at GND due to stuck port data_in      ;
; elevator_unit:u2|i_stop_map[1..9]      ; Stuck at VCC due to stuck port data_in      ;
; gen_counter:u1|i_term                  ; Stuck at GND due to stuck port data_in      ;
; gen_counter:u1|term                    ; Stuck at GND due to stuck port data_in      ;
; elevator_unit:u2|state[0,1]            ; Stuck at GND due to stuck port clock_enable ;
; elevator_unit:u2|i_door                ; Lost fanout                                 ;
; gen_counter:u1|i_count[0..27]          ; Lost fanout                                 ;
; elevator_unit:u2|i_stop_map[0]         ; Stuck at VCC due to stuck port data_in      ;
; Total Number of Removed Registers = 45 ;                                             ;
+----------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                    ;
+-----------------------+---------------------------+----------------------------------------------------------------------------+
; Register name         ; Reason for Removal        ; Registers Removed due to This Register                                     ;
+-----------------------+---------------------------+----------------------------------------------------------------------------+
; gen_counter:u1|i_term ; Stuck at GND              ; gen_counter:u1|term, elevator_unit:u2|state[0], elevator_unit:u2|state[1], ;
;                       ; due to stuck port data_in ; elevator_unit:u2|i_door                                                    ;
+-----------------------+---------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |elevator|display_driver:u3|display[1] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |elevator|display_driver:u4|display[1] ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |elevator|display_driver:u3|display[5] ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |elevator|display_driver:u4|display[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_counter:u1 ;
+----------------+-----------+--------------------------------+
; Parameter Name ; Value     ; Type                           ;
+----------------+-----------+--------------------------------+
; wide           ; 28        ; Signed Integer                 ;
; max            ; 100000000 ; Signed Integer                 ;
+----------------+-----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: elevator_unit:u2 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; floor_wide     ; 4     ; Signed Integer                       ;
; top_floor      ; 9     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------+
; Port Connectivity Checks: "elevator_unit:u2" ;
+-------+-------+----------+-------------------+
; Port  ; Type  ; Severity ; Details           ;
+-------+-------+----------+-------------------+
; reset ; Input ; Info     ; Stuck at GND      ;
+-------+-------+----------+-------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gen_counter:u1"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; inc    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data   ; Input  ; Info     ; Stuck at GND                                                                        ;
; load   ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset  ; Input  ; Info     ; Stuck at GND                                                                        ;
; count  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 9                           ;
;     normal            ; 9                           ;
;         0 data inputs ; 2                           ;
;         4 data inputs ; 7                           ;
; boundary_port         ; 52                          ;
;                       ;                             ;
; Max LUT depth         ; 1.00                        ;
; Average LUT depth     ; 0.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Nov 13 21:04:24 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file display_driver.vhd
    Info (12022): Found design unit 1: display_driver-display_driver1 File: /home/patrick/dll/Elevator/display_driver.vhd Line: 15
    Info (12023): Found entity 1: display_driver File: /home/patrick/dll/Elevator/display_driver.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file DE1_SOC_golden_top.v
    Info (12023): Found entity 1: DE1_SOC_golden_top File: /home/patrick/dll/Elevator/DE1_SOC_golden_top.v Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file gen_counter.vhd
    Info (12022): Found design unit 1: gen_counter-rtl File: /home/patrick/dll/Elevator/gen_counter.vhd Line: 22
    Info (12023): Found entity 1: gen_counter File: /home/patrick/dll/Elevator/gen_counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file elevator_unit.vhd
    Info (12022): Found design unit 1: elevator_unit-elevator_unit1 File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 25
    Info (12023): Found entity 1: elevator_unit File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file open_close_display.vhd
    Info (12022): Found design unit 1: open_close_display-open_close_display1 File: /home/patrick/dll/Elevator/open_close_display.vhd Line: 15
    Info (12023): Found entity 1: open_close_display File: /home/patrick/dll/Elevator/open_close_display.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file up_down_display.vhd
    Info (12022): Found design unit 1: up_down_display-up_down_display1 File: /home/patrick/dll/Elevator/up_down_display.vhd Line: 15
    Info (12023): Found entity 1: up_down_display File: /home/patrick/dll/Elevator/up_down_display.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file elevator.vhd
    Info (12022): Found design unit 1: elevator-logic File: /home/patrick/dll/Elevator/elevator.vhd Line: 19
    Info (12023): Found entity 1: elevator File: /home/patrick/dll/Elevator/elevator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file elevator_output_select.vhd
    Info (12022): Found design unit 1: signal_multiplexer-signal_multiplexer1 File: /home/patrick/dll/Elevator/elevator_output_select.vhd Line: 18
    Info (12023): Found entity 1: signal_multiplexer File: /home/patrick/dll/Elevator/elevator_output_select.vhd Line: 5
Info (12127): Elaborating entity "elevator" for the top level hierarchy
Info (12128): Elaborating entity "gen_counter" for hierarchy "gen_counter:u1" File: /home/patrick/dll/Elevator/elevator.vhd Line: 89
Info (12128): Elaborating entity "elevator_unit" for hierarchy "elevator_unit:u2" File: /home/patrick/dll/Elevator/elevator.vhd Line: 104
Warning (10541): VHDL Signal Declaration warning at elevator_unit.vhd(35): used implicit default value for signal "i_current_floor" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at elevator_unit.vhd(35): object "i_next_floor" assigned a value but never read File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 35
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(106): signal "i_stop_map" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 106
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(107): signal "i_target_vector" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 107
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(108): signal "i_target_vector" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 108
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(109): signal "i_door" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 109
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(111): signal "i_status" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 111
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(112): signal "i_target_floor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 112
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(112): signal "i_current_floor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 112
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(115): signal "i_target_floor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 115
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(115): signal "i_current_floor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 115
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(117): signal "i_target_floor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 117
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(117): signal "i_current_floor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 117
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(124): signal "i_stop_map" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 124
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(125): signal "i_target_vector" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 125
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(126): signal "i_stop_map" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 126
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(126): signal "i_current_floor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 126
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(129): signal "i_current_floor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 129
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(133): signal "i_stop_map" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 133
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(134): signal "i_target_vector" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 134
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(135): signal "i_stop_map" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 135
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(135): signal "i_current_floor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 135
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(138): signal "i_current_floor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 138
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(142): signal "i_door" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 142
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(143): signal "i_target_floor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 143
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(143): signal "i_current_floor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 143
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(149): signal "i_target_floor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 149
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(149): signal "i_current_floor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 149
Warning (10631): VHDL Process Statement warning at elevator_unit.vhd(102): inferring latch(es) for signal or variable "i_target_vector", which holds its previous value in one or more paths through the process File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 102
Warning (10631): VHDL Process Statement warning at elevator_unit.vhd(102): inferring latch(es) for signal or variable "i_target_floor", which holds its previous value in one or more paths through the process File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 102
Warning (10631): VHDL Process Statement warning at elevator_unit.vhd(102): inferring latch(es) for signal or variable "i_status", which holds its previous value in one or more paths through the process File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 102
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(167): signal "i_current_floor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 167
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(168): signal "i_target_floor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 168
Warning (10492): VHDL Process Statement warning at elevator_unit.vhd(169): signal "i_stop_map" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 169
Info (10041): Inferred latch for "i_target_floor[0]" at elevator_unit.vhd(102) File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 102
Info (10041): Inferred latch for "i_target_floor[1]" at elevator_unit.vhd(102) File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 102
Info (10041): Inferred latch for "i_target_floor[2]" at elevator_unit.vhd(102) File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 102
Info (10041): Inferred latch for "i_target_floor[3]" at elevator_unit.vhd(102) File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 102
Info (10041): Inferred latch for "i_target_vector[0]" at elevator_unit.vhd(102) File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 102
Info (10041): Inferred latch for "i_target_vector[1]" at elevator_unit.vhd(102) File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 102
Info (10041): Inferred latch for "i_target_vector[2]" at elevator_unit.vhd(102) File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 102
Info (10041): Inferred latch for "i_target_vector[3]" at elevator_unit.vhd(102) File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 102
Info (12128): Elaborating entity "display_driver" for hierarchy "display_driver:u3" File: /home/patrick/dll/Elevator/elevator.vhd Line: 123
Info (12128): Elaborating entity "open_close_display" for hierarchy "open_close_display:u5" File: /home/patrick/dll/Elevator/elevator.vhd Line: 135
Info (12128): Elaborating entity "up_down_display" for hierarchy "up_down_display:u6" File: /home/patrick/dll/Elevator/elevator.vhd Line: 141
Warning (14026): LATCH primitive "elevator_unit:u2|i_target_floor[1]" is permanently enabled File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 102
Warning (14026): LATCH primitive "elevator_unit:u2|i_target_floor[0]" is permanently enabled File: /home/patrick/dll/Elevator/elevator_unit.vhd Line: 102
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 10
    Warning (13410): Pin "LEDR[1]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 10
    Warning (13410): Pin "LEDR[2]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 10
    Warning (13410): Pin "LEDR[3]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 10
    Warning (13410): Pin "LEDR[4]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 10
    Warning (13410): Pin "LEDR[5]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 10
    Warning (13410): Pin "LEDR[6]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 10
    Warning (13410): Pin "LEDR[7]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 10
    Warning (13410): Pin "LEDR[8]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 10
    Warning (13410): Pin "LEDR[9]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 10
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: /home/patrick/dll/Elevator/elevator.vhd Line: 11
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: /home/patrick/dll/Elevator/elevator.vhd Line: 11
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: /home/patrick/dll/Elevator/elevator.vhd Line: 11
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: /home/patrick/dll/Elevator/elevator.vhd Line: 11
    Warning (13410): Pin "HEX0[4]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 11
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 11
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: /home/patrick/dll/Elevator/elevator.vhd Line: 11
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 13
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 13
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: /home/patrick/dll/Elevator/elevator.vhd Line: 13
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: /home/patrick/dll/Elevator/elevator.vhd Line: 13
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: /home/patrick/dll/Elevator/elevator.vhd Line: 13
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 13
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: /home/patrick/dll/Elevator/elevator.vhd Line: 13
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 14
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 14
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 14
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 14
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 14
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 14
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: /home/patrick/dll/Elevator/elevator.vhd Line: 14
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: /home/patrick/dll/Elevator/elevator.vhd Line: 15
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: /home/patrick/dll/Elevator/elevator.vhd Line: 15
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: /home/patrick/dll/Elevator/elevator.vhd Line: 15
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: /home/patrick/dll/Elevator/elevator.vhd Line: 15
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: /home/patrick/dll/Elevator/elevator.vhd Line: 15
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: /home/patrick/dll/Elevator/elevator.vhd Line: 15
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: /home/patrick/dll/Elevator/elevator.vhd Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (17049): 29 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50" File: /home/patrick/dll/Elevator/elevator.vhd Line: 7
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/patrick/dll/Elevator/elevator.vhd Line: 9
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/patrick/dll/Elevator/elevator.vhd Line: 9
Info (21057): Implemented 59 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 45 output pins
    Info (21061): Implemented 7 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings
    Info: Peak virtual memory: 1300 megabytes
    Info: Processing ended: Sun Nov 13 21:04:36 2016
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:26


