{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "spw_ulight_nofifo.qsys spw_ulight_nofifo.BAK.qsys " "Backing up file \"spw_ulight_nofifo.qsys\" to \"spw_ulight_nofifo.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1495676737522 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "spw_ulight_nofifo/synthesis/spw_ulight_nofifo.v spw_ulight_nofifo.BAK.v " "Backing up file \"spw_ulight_nofifo/synthesis/spw_ulight_nofifo.v\" to \"spw_ulight_nofifo.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1495676737546 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys spw_ulight_nofifo.qsys " "Started upgrading IP component Qsys with file \"spw_ulight_nofifo.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1495676737547 ""}
{ "Info" "" "" "2017.05.24.22:46:07 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2017.05.24.22:46:07 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1495676767458 ""}
{ "Info" "" "" "2017.05.24.22:46:07 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2017.05.24.22:46:07 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1495676767526 ""}
{ "Info" "spw_ulight_nofifo_generation.rpt" "" "2017.05.24.22:46:40 Info: Saving generation log to /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo" {  } {  } 0 0 "2017.05.24.22:46:40 Info: Saving generation log to /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo" 0 0 "Shell" 0 -1 1495676800968 ""}
{ "Info" "" "" "2017.05.24.22:46:40 Info: Starting: Create simulation model" {  } {  } 0 0 "2017.05.24.22:46:40 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1495676800968 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEMA4U23C6" "" "2017.05.24.22:46:40 Info: qsys-generate /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo" {  } {  } 0 0 "2017.05.24.22:46:40 Info: qsys-generate /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo" 0 0 "Shell" 0 -1 1495676800998 ""}
{ "Info" "spw_ulight_nofifo.qsys" "" "2017.05.24.22:46:41 Info: Loading altera_fpga_de0_nano" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Loading altera_fpga_de0_nano" 0 0 "Shell" 0 -1 1495676801104 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Reading input file" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Reading input file" 0 0 "Shell" 0 -1 1495676801138 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding MONITOR_A \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding MONITOR_A \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801145 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module MONITOR_A" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module MONITOR_A" 0 0 "Shell" 0 -1 1495676801146 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding MONITOR_B \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding MONITOR_B \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801148 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module MONITOR_B" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module MONITOR_B" 0 0 "Shell" 0 -1 1495676801149 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding auto_start \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding auto_start \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801150 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module auto_start" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module auto_start" 0 0 "Shell" 0 -1 1495676801151 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding auto_start_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding auto_start_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801152 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module auto_start_0" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module auto_start_0" 0 0 "Shell" 0 -1 1495676801153 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding clk_0 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1495676801154 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1495676801155 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding clock_sel \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding clock_sel \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801156 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module clock_sel" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module clock_sel" 0 0 "Shell" 0 -1 1495676801157 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding credit_error_rx \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding credit_error_rx \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801158 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module credit_error_rx" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module credit_error_rx" 0 0 "Shell" 0 -1 1495676801159 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding credit_error_rx_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding credit_error_rx_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801160 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module credit_error_rx_0" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module credit_error_rx_0" 0 0 "Shell" 0 -1 1495676801161 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding data_en_to_w \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding data_en_to_w \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801162 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module data_en_to_w" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module data_en_to_w" 0 0 "Shell" 0 -1 1495676801163 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding data_en_to_w_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding data_en_to_w_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801164 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module data_en_to_w_0" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module data_en_to_w_0" 0 0 "Shell" 0 -1 1495676801165 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding data_rx_r \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding data_rx_r \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801166 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module data_rx_r" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module data_rx_r" 0 0 "Shell" 0 -1 1495676801167 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding data_rx_r_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding data_rx_r_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801168 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module data_rx_r_0" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module data_rx_r_0" 0 0 "Shell" 0 -1 1495676801169 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding data_rx_rd_en \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding data_rx_rd_en \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801170 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module data_rx_rd_en" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module data_rx_rd_en" 0 0 "Shell" 0 -1 1495676801171 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding data_rx_ready_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding data_rx_ready_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801173 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module data_rx_ready_0" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module data_rx_ready_0" 0 0 "Shell" 0 -1 1495676801174 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding data_tx_ready \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding data_tx_ready \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801175 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module data_tx_ready" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module data_tx_ready" 0 0 "Shell" 0 -1 1495676801176 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding data_tx_ready_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding data_tx_ready_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801177 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module data_tx_ready_0" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module data_tx_ready_0" 0 0 "Shell" 0 -1 1495676801178 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding data_tx_to_w \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding data_tx_to_w \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801180 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module data_tx_to_w" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module data_tx_to_w" 0 0 "Shell" 0 -1 1495676801182 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding data_tx_to_w_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding data_tx_to_w_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801183 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module data_tx_to_w_0" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module data_tx_to_w_0" 0 0 "Shell" 0 -1 1495676801184 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding fsm_info \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding fsm_info \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801186 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module fsm_info" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module fsm_info" 0 0 "Shell" 0 -1 1495676801186 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding fsm_info_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding fsm_info_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801187 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module fsm_info_0" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module fsm_info_0" 0 0 "Shell" 0 -1 1495676801187 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding hps_0 \[altera_hps 17.0\]" 0 0 "Shell" 0 -1 1495676801188 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1495676801191 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding led_fpga \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding led_fpga \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801202 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module led_fpga" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module led_fpga" 0 0 "Shell" 0 -1 1495676801203 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding link_disable \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding link_disable \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801205 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module link_disable" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module link_disable" 0 0 "Shell" 0 -1 1495676801205 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding link_disable_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding link_disable_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801207 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module link_disable_0" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module link_disable_0" 0 0 "Shell" 0 -1 1495676801207 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding link_start \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding link_start \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801208 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module link_start" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module link_start" 0 0 "Shell" 0 -1 1495676801210 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding link_start_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding link_start_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801211 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module link_start_0" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module link_start_0" 0 0 "Shell" 0 -1 1495676801212 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding pll_tx \[altera_pll 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding pll_tx \[altera_pll 17.0\]" 0 0 "Shell" 0 -1 1495676801213 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module pll_tx" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module pll_tx" 0 0 "Shell" 0 -1 1495676801214 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding send_fct_now \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding send_fct_now \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801217 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module send_fct_now" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module send_fct_now" 0 0 "Shell" 0 -1 1495676801218 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding send_fct_now_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding send_fct_now_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801219 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module send_fct_now_0" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module send_fct_now_0" 0 0 "Shell" 0 -1 1495676801220 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding timec_en_to_tx \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding timec_en_to_tx \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801221 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module timec_en_to_tx" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module timec_en_to_tx" 0 0 "Shell" 0 -1 1495676801221 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding timec_en_to_tx_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding timec_en_to_tx_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801223 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module timec_en_to_tx_0" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module timec_en_to_tx_0" 0 0 "Shell" 0 -1 1495676801223 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding timec_rx_r \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding timec_rx_r \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801224 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module timec_rx_r" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module timec_rx_r" 0 0 "Shell" 0 -1 1495676801225 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding timec_rx_r_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding timec_rx_r_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801226 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module timec_rx_r_0" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module timec_rx_r_0" 0 0 "Shell" 0 -1 1495676801226 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding timec_rx_ready \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding timec_rx_ready \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801228 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module timec_rx_ready" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module timec_rx_ready" 0 0 "Shell" 0 -1 1495676801228 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding timec_rx_ready_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding timec_rx_ready_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801229 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module timec_rx_ready_0" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module timec_rx_ready_0" 0 0 "Shell" 0 -1 1495676801230 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding timec_tx_ready \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding timec_tx_ready \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801231 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module timec_tx_ready" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module timec_tx_ready" 0 0 "Shell" 0 -1 1495676801231 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding timec_tx_ready_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding timec_tx_ready_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801233 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module timec_tx_ready_0" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module timec_tx_ready_0" 0 0 "Shell" 0 -1 1495676801233 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding timec_tx_to_w \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding timec_tx_to_w \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801234 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module timec_tx_to_w" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module timec_tx_to_w" 0 0 "Shell" 0 -1 1495676801235 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Adding timec_tx_to_w_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Adding timec_tx_to_w_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676801236 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing module timec_tx_to_w_0" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing module timec_tx_to_w_0" 0 0 "Shell" 0 -1 1495676801237 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Building connections" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Building connections" 0 0 "Shell" 0 -1 1495676801238 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Parameterizing connections" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1495676801243 ""}
{ "Info" "" "" "2017.05.24.22:46:41 Info: Validating" {  } {  } 0 0 "2017.05.24.22:46:41 Info: Validating" 0 0 "Shell" 0 -1 1495676801247 ""}
{ "Info" "" "" "2017.05.24.22:46:48 Info: Done reading input file" {  } {  } 0 0 "2017.05.24.22:46:48 Info: Done reading input file" 0 0 "Shell" 0 -1 1495676808059 ""}
{ "Info" "" "" "2017.05.24.22:46:50 Info: spw_ulight_nofifo.MONITOR_A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:46:50 Info: spw_ulight_nofifo.MONITOR_A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676810407 ""}
{ "Info" "" "" "2017.05.24.22:46:50 Info: spw_ulight_nofifo.MONITOR_B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:46:50 Info: spw_ulight_nofifo.MONITOR_B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676810407 ""}
{ "Info" "" "" "2017.05.24.22:46:50 Info: spw_ulight_nofifo.data_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:46:50 Info: spw_ulight_nofifo.data_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676810417 ""}
{ "Info" "" "" "2017.05.24.22:46:50 Info: spw_ulight_nofifo.data_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:46:50 Info: spw_ulight_nofifo.data_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676810417 ""}
{ "Info" "" "" "2017.05.24.22:46:50 Info: spw_ulight_nofifo.data_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:46:50 Info: spw_ulight_nofifo.data_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676810418 ""}
{ "Info" "" "" "2017.05.24.22:46:50 Info: spw_ulight_nofifo.data_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:46:50 Info: spw_ulight_nofifo.data_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676810418 ""}
{ "Info" "" "" "2017.05.24.22:46:50 Info: spw_ulight_nofifo.data_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:46:50 Info: spw_ulight_nofifo.data_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676810418 ""}
{ "Info" "" "" "2017.05.24.22:46:50 Info: spw_ulight_nofifo.fsm_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:46:50 Info: spw_ulight_nofifo.fsm_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676810419 ""}
{ "Info" "" "" "2017.05.24.22:46:50 Info: spw_ulight_nofifo.fsm_info_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:46:50 Info: spw_ulight_nofifo.fsm_info_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676810419 ""}
{ "Info" "" "" "2017.05.24.22:46:50 Info: spw_ulight_nofifo.hps_0: HPS Main PLL counter settings: n = 0  m = 36" {  } {  } 0 0 "2017.05.24.22:46:50 Info: spw_ulight_nofifo.hps_0: HPS Main PLL counter settings: n = 0  m = 36" 0 0 "Shell" 0 -1 1495676810420 ""}
{ "Info" "" "" "2017.05.24.22:46:50 Info: spw_ulight_nofifo.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19" {  } {  } 0 0 "2017.05.24.22:46:50 Info: spw_ulight_nofifo.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19" 0 0 "Shell" 0 -1 1495676810420 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.05.24.22:46:50 Warning: spw_ulight_nofifo.hps_0: \"Configuration" {  } {  } 0 0 "2017.05.24.22:46:50 Warning: spw_ulight_nofifo.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1495676810421 ""}
{ "Warning" "" "" "2017.05.24.22:46:50 Warning: spw_ulight_nofifo.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.05.24.22:46:50 Warning: spw_ulight_nofifo.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1495676810422 ""}
{ "Warning" "" "" "2017.05.24.22:46:50 Warning: spw_ulight_nofifo.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 0 "2017.05.24.22:46:50 Warning: spw_ulight_nofifo.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" 0 0 "Shell" 0 -1 1495676810422 ""}
{ "Warning" "" "" "2017.05.24.22:46:50 Warning: spw_ulight_nofifo.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 0 "2017.05.24.22:46:50 Warning: spw_ulight_nofifo.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" 0 0 "Shell" 0 -1 1495676810423 ""}
{ "Info" "" "" "2017.05.24.22:46:50 Info: spw_ulight_nofifo.pll_tx: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2017.05.24.22:46:50 Info: spw_ulight_nofifo.pll_tx: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1495676810427 ""}
{ "Warning" "" "" "2017.05.24.22:46:50 Warning: spw_ulight_nofifo.pll_tx: 'refclk1' is not the same frequency as 'refclk'. You must run Timequest at both frequencies to ensure timing closure" {  } {  } 0 0 "2017.05.24.22:46:50 Warning: spw_ulight_nofifo.pll_tx: 'refclk1' is not the same frequency as 'refclk'. You must run Timequest at both frequencies to ensure timing closure" 0 0 "Shell" 0 -1 1495676810428 ""}
{ "Warning" "" "" "2017.05.24.22:46:50 Warning: spw_ulight_nofifo.pll_tx: The period difference between refclk and refclk1 is greater than 20%, automatic clock loss detection will not work" {  } {  } 0 0 "2017.05.24.22:46:50 Warning: spw_ulight_nofifo.pll_tx: The period difference between refclk and refclk1 is greater than 20%, automatic clock loss detection will not work" 0 0 "Shell" 0 -1 1495676810428 ""}
{ "Info" "" "" "2017.05.24.22:46:50 Info: spw_ulight_nofifo.pll_tx: Able to implement PLL with user settings" {  } {  } 0 0 "2017.05.24.22:46:50 Info: spw_ulight_nofifo.pll_tx: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1495676810428 ""}
{ "Warning" "" "" "2017.05.24.22:46:50 Warning: spw_ulight_nofifo.pll_tx.refclk1: Signal refclk1 has unknown type refclk1" {  } {  } 0 0 "2017.05.24.22:46:50 Warning: spw_ulight_nofifo.pll_tx.refclk1: Signal refclk1 has unknown type refclk1" 0 0 "Shell" 0 -1 1495676810428 ""}
{ "Info" "" "" "2017.05.24.22:46:50 Info: spw_ulight_nofifo.timec_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:46:50 Info: spw_ulight_nofifo.timec_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676810428 ""}
{ "Info" "" "" "2017.05.24.22:46:50 Info: spw_ulight_nofifo.timec_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:46:50 Info: spw_ulight_nofifo.timec_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676810429 ""}
{ "Info" "" "" "2017.05.24.22:46:50 Info: spw_ulight_nofifo.timec_rx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:46:50 Info: spw_ulight_nofifo.timec_rx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676810429 ""}
{ "Info" "" "" "2017.05.24.22:46:50 Info: spw_ulight_nofifo.timec_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:46:50 Info: spw_ulight_nofifo.timec_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676810430 ""}
{ "Info" "" "" "2017.05.24.22:46:50 Info: spw_ulight_nofifo.timec_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:46:50 Info: spw_ulight_nofifo.timec_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676810430 ""}
{ "Info" "" "" "2017.05.24.22:46:50 Info: spw_ulight_nofifo.timec_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:46:50 Info: spw_ulight_nofifo.timec_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676810430 ""}
{ "Warning" "" "" "2017.05.24.22:46:50 Warning: spw_ulight_nofifo.hps_0: hps_0.memory must be exported, or connected to a matching conduit." {  } {  } 0 0 "2017.05.24.22:46:50 Warning: spw_ulight_nofifo.hps_0: hps_0.memory must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1495676810433 ""}
{ "Info" "" "" "2017.05.24.22:46:53 Info: spw_ulight_nofifo: Generating spw_ulight_nofifo \"spw_ulight_nofifo\" for SIM_VERILOG" {  } {  } 0 0 "2017.05.24.22:46:53 Info: spw_ulight_nofifo: Generating spw_ulight_nofifo \"spw_ulight_nofifo\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1495676813298 ""}
{ "Warning" "" "" "2017.05.24.22:47:14 Warning: spw_ulight_nofifo: \"No matching role found for clk_0:clk:clk_out (clk)\"" {  } {  } 0 0 "2017.05.24.22:47:14 Warning: spw_ulight_nofifo: \"No matching role found for clk_0:clk:clk_out (clk)\"" 0 0 "Shell" 0 -1 1495676834003 ""}
{ "Warning" "" "" "2017.05.24.22:47:14 Warning: spw_ulight_nofifo: \"No matching role found for pll_tx:refclk1:refclk1 (refclk1)\"" {  } {  } 0 0 "2017.05.24.22:47:14 Warning: spw_ulight_nofifo: \"No matching role found for pll_tx:refclk1:refclk1 (refclk1)\"" 0 0 "Shell" 0 -1 1495676834004 ""}
{ "Info" "" "" "2017.05.24.22:47:18 Info: MONITOR_A: Starting RTL generation for module 'spw_ulight_nofifo_MONITOR_A'" {  } {  } 0 0 "2017.05.24.22:47:18 Info: MONITOR_A: Starting RTL generation for module 'spw_ulight_nofifo_MONITOR_A'" 0 0 "Shell" 0 -1 1495676838990 ""}
{ "Info" "  ]" "" "2017.05.24.22:47:18 Info: MONITOR_A:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_MONITOR_A --dir=/tmp/alt7311_1370357107374289294.dir/0001_MONITOR_A_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0001_MONITOR_A_gen//spw_ulight_nofifo_MONITOR_A_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0001_MONITOR_A_gen" {  } {  } 0 0 "2017.05.24.22:47:18 Info: MONITOR_A:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_MONITOR_A --dir=/tmp/alt7311_1370357107374289294.dir/0001_MONITOR_A_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0001_MONITOR_A_gen//spw_ulight_nofifo_MONITOR_A_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0001_MONITOR_A_gen" 0 0 "Shell" 0 -1 1495676838991 ""}
{ "Info" "" "" "2017.05.24.22:47:20 Info: MONITOR_A: Done RTL generation for module 'spw_ulight_nofifo_MONITOR_A'" {  } {  } 0 0 "2017.05.24.22:47:20 Info: MONITOR_A: Done RTL generation for module 'spw_ulight_nofifo_MONITOR_A'" 0 0 "Shell" 0 -1 1495676840245 ""}
{ "Info" "" "" "2017.05.24.22:47:20 Info: MONITOR_A: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"MONITOR_A\"" {  } {  } 0 0 "2017.05.24.22:47:20 Info: MONITOR_A: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"MONITOR_A\"" 0 0 "Shell" 0 -1 1495676840248 ""}
{ "Info" "" "" "2017.05.24.22:47:20 Info: auto_start: Starting RTL generation for module 'spw_ulight_nofifo_auto_start'" {  } {  } 0 0 "2017.05.24.22:47:20 Info: auto_start: Starting RTL generation for module 'spw_ulight_nofifo_auto_start'" 0 0 "Shell" 0 -1 1495676840340 ""}
{ "Info" "  ]" "" "2017.05.24.22:47:20 Info: auto_start:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_auto_start --dir=/tmp/alt7311_1370357107374289294.dir/0002_auto_start_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0002_auto_start_gen//spw_ulight_nofifo_auto_start_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0002_auto_start_gen" {  } {  } 0 0 "2017.05.24.22:47:20 Info: auto_start:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_auto_start --dir=/tmp/alt7311_1370357107374289294.dir/0002_auto_start_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0002_auto_start_gen//spw_ulight_nofifo_auto_start_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0002_auto_start_gen" 0 0 "Shell" 0 -1 1495676840340 ""}
{ "Info" "" "" "2017.05.24.22:47:20 Info: auto_start: Done RTL generation for module 'spw_ulight_nofifo_auto_start'" {  } {  } 0 0 "2017.05.24.22:47:20 Info: auto_start: Done RTL generation for module 'spw_ulight_nofifo_auto_start'" 0 0 "Shell" 0 -1 1495676840453 ""}
{ "Info" "" "" "2017.05.24.22:47:20 Info: auto_start: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"auto_start\"" {  } {  } 0 0 "2017.05.24.22:47:20 Info: auto_start: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"auto_start\"" 0 0 "Shell" 0 -1 1495676840454 ""}
{ "Info" "" "" "2017.05.24.22:47:20 Info: clock_sel: Starting RTL generation for module 'spw_ulight_nofifo_clock_sel'" {  } {  } 0 0 "2017.05.24.22:47:20 Info: clock_sel: Starting RTL generation for module 'spw_ulight_nofifo_clock_sel'" 0 0 "Shell" 0 -1 1495676840495 ""}
{ "Info" "  ]" "" "2017.05.24.22:47:20 Info: clock_sel:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_clock_sel --dir=/tmp/alt7311_1370357107374289294.dir/0003_clock_sel_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0003_clock_sel_gen//spw_ulight_nofifo_clock_sel_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0003_clock_sel_gen" {  } {  } 0 0 "2017.05.24.22:47:20 Info: clock_sel:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_clock_sel --dir=/tmp/alt7311_1370357107374289294.dir/0003_clock_sel_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0003_clock_sel_gen//spw_ulight_nofifo_clock_sel_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0003_clock_sel_gen" 0 0 "Shell" 0 -1 1495676840495 ""}
{ "Info" "" "" "2017.05.24.22:47:20 Info: clock_sel: Done RTL generation for module 'spw_ulight_nofifo_clock_sel'" {  } {  } 0 0 "2017.05.24.22:47:20 Info: clock_sel: Done RTL generation for module 'spw_ulight_nofifo_clock_sel'" 0 0 "Shell" 0 -1 1495676840609 ""}
{ "Info" "" "" "2017.05.24.22:47:20 Info: clock_sel: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"clock_sel\"" {  } {  } 0 0 "2017.05.24.22:47:20 Info: clock_sel: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"clock_sel\"" 0 0 "Shell" 0 -1 1495676840614 ""}
{ "Info" "" "" "2017.05.24.22:47:20 Info: data_rx_r: Starting RTL generation for module 'spw_ulight_nofifo_data_rx_r'" {  } {  } 0 0 "2017.05.24.22:47:20 Info: data_rx_r: Starting RTL generation for module 'spw_ulight_nofifo_data_rx_r'" 0 0 "Shell" 0 -1 1495676840728 ""}
{ "Info" "  ]" "" "2017.05.24.22:47:20 Info: data_rx_r:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_rx_r --dir=/tmp/alt7311_1370357107374289294.dir/0004_data_rx_r_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0004_data_rx_r_gen//spw_ulight_nofifo_data_rx_r_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0004_data_rx_r_gen" {  } {  } 0 0 "2017.05.24.22:47:20 Info: data_rx_r:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_rx_r --dir=/tmp/alt7311_1370357107374289294.dir/0004_data_rx_r_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0004_data_rx_r_gen//spw_ulight_nofifo_data_rx_r_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0004_data_rx_r_gen" 0 0 "Shell" 0 -1 1495676840729 ""}
{ "Info" "" "" "2017.05.24.22:47:20 Info: data_rx_r: Done RTL generation for module 'spw_ulight_nofifo_data_rx_r'" {  } {  } 0 0 "2017.05.24.22:47:20 Info: data_rx_r: Done RTL generation for module 'spw_ulight_nofifo_data_rx_r'" 0 0 "Shell" 0 -1 1495676840842 ""}
{ "Info" "" "" "2017.05.24.22:47:20 Info: data_rx_r: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"data_rx_r\"" {  } {  } 0 0 "2017.05.24.22:47:20 Info: data_rx_r: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"data_rx_r\"" 0 0 "Shell" 0 -1 1495676840843 ""}
{ "Info" "" "" "2017.05.24.22:47:20 Info: data_rx_ready_0: Starting RTL generation for module 'spw_ulight_nofifo_data_rx_ready_0'" {  } {  } 0 0 "2017.05.24.22:47:20 Info: data_rx_ready_0: Starting RTL generation for module 'spw_ulight_nofifo_data_rx_ready_0'" 0 0 "Shell" 0 -1 1495676840893 ""}
{ "Info" "  ]" "" "2017.05.24.22:47:20 Info: data_rx_ready_0:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_rx_ready_0 --dir=/tmp/alt7311_1370357107374289294.dir/0005_data_rx_ready_0_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0005_data_rx_ready_0_gen//spw_ulight_nofifo_data_rx_ready_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0005_data_rx_ready_0_gen" {  } {  } 0 0 "2017.05.24.22:47:20 Info: data_rx_ready_0:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_rx_ready_0 --dir=/tmp/alt7311_1370357107374289294.dir/0005_data_rx_ready_0_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0005_data_rx_ready_0_gen//spw_ulight_nofifo_data_rx_ready_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0005_data_rx_ready_0_gen" 0 0 "Shell" 0 -1 1495676840894 ""}
{ "Info" "" "" "2017.05.24.22:47:21 Info: data_rx_ready_0: Done RTL generation for module 'spw_ulight_nofifo_data_rx_ready_0'" {  } {  } 0 0 "2017.05.24.22:47:21 Info: data_rx_ready_0: Done RTL generation for module 'spw_ulight_nofifo_data_rx_ready_0'" 0 0 "Shell" 0 -1 1495676841007 ""}
{ "Info" "" "" "2017.05.24.22:47:21 Info: data_rx_ready_0: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"data_rx_ready_0\"" {  } {  } 0 0 "2017.05.24.22:47:21 Info: data_rx_ready_0: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"data_rx_ready_0\"" 0 0 "Shell" 0 -1 1495676841008 ""}
{ "Info" "" "" "2017.05.24.22:47:21 Info: data_tx_to_w: Starting RTL generation for module 'spw_ulight_nofifo_data_tx_to_w'" {  } {  } 0 0 "2017.05.24.22:47:21 Info: data_tx_to_w: Starting RTL generation for module 'spw_ulight_nofifo_data_tx_to_w'" 0 0 "Shell" 0 -1 1495676841082 ""}
{ "Info" "  ]" "" "2017.05.24.22:47:21 Info: data_tx_to_w:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_tx_to_w --dir=/tmp/alt7311_1370357107374289294.dir/0006_data_tx_to_w_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0006_data_tx_to_w_gen//spw_ulight_nofifo_data_tx_to_w_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0006_data_tx_to_w_gen" {  } {  } 0 0 "2017.05.24.22:47:21 Info: data_tx_to_w:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_tx_to_w --dir=/tmp/alt7311_1370357107374289294.dir/0006_data_tx_to_w_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0006_data_tx_to_w_gen//spw_ulight_nofifo_data_tx_to_w_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0006_data_tx_to_w_gen" 0 0 "Shell" 0 -1 1495676841082 ""}
{ "Info" "" "" "2017.05.24.22:47:21 Info: data_tx_to_w: Done RTL generation for module 'spw_ulight_nofifo_data_tx_to_w'" {  } {  } 0 0 "2017.05.24.22:47:21 Info: data_tx_to_w: Done RTL generation for module 'spw_ulight_nofifo_data_tx_to_w'" 0 0 "Shell" 0 -1 1495676841194 ""}
{ "Info" "" "" "2017.05.24.22:47:21 Info: data_tx_to_w: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"data_tx_to_w\"" {  } {  } 0 0 "2017.05.24.22:47:21 Info: data_tx_to_w: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"data_tx_to_w\"" 0 0 "Shell" 0 -1 1495676841195 ""}
{ "Info" "" "" "2017.05.24.22:47:21 Info: fsm_info: Starting RTL generation for module 'spw_ulight_nofifo_fsm_info'" {  } {  } 0 0 "2017.05.24.22:47:21 Info: fsm_info: Starting RTL generation for module 'spw_ulight_nofifo_fsm_info'" 0 0 "Shell" 0 -1 1495676841237 ""}
{ "Info" "  ]" "" "2017.05.24.22:47:21 Info: fsm_info:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_fsm_info --dir=/tmp/alt7311_1370357107374289294.dir/0007_fsm_info_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0007_fsm_info_gen//spw_ulight_nofifo_fsm_info_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0007_fsm_info_gen" {  } {  } 0 0 "2017.05.24.22:47:21 Info: fsm_info:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_fsm_info --dir=/tmp/alt7311_1370357107374289294.dir/0007_fsm_info_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0007_fsm_info_gen//spw_ulight_nofifo_fsm_info_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0007_fsm_info_gen" 0 0 "Shell" 0 -1 1495676841237 ""}
{ "Info" "" "" "2017.05.24.22:47:21 Info: fsm_info: Done RTL generation for module 'spw_ulight_nofifo_fsm_info'" {  } {  } 0 0 "2017.05.24.22:47:21 Info: fsm_info: Done RTL generation for module 'spw_ulight_nofifo_fsm_info'" 0 0 "Shell" 0 -1 1495676841358 ""}
{ "Info" "" "" "2017.05.24.22:47:21 Info: fsm_info: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"fsm_info\"" {  } {  } 0 0 "2017.05.24.22:47:21 Info: fsm_info: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"fsm_info\"" 0 0 "Shell" 0 -1 1495676841359 ""}
{ "Info" "" "" "2017.05.24.22:47:21 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2017.05.24.22:47:21 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1495676841362 ""}
{ "Info" "" "" "2017.05.24.22:47:22 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 36" {  } {  } 0 0 "2017.05.24.22:47:22 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 36" 0 0 "Shell" 0 -1 1495676842195 ""}
{ "Info" "" "" "2017.05.24.22:47:22 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 19" {  } {  } 0 0 "2017.05.24.22:47:22 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 19" 0 0 "Shell" 0 -1 1495676842715 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.05.24.22:47:22 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2017.05.24.22:47:22 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1495676842719 ""}
{ "Warning" "" "" "2017.05.24.22:47:22 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.05.24.22:47:22 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1495676842719 ""}
{ "Warning" "" "" "2017.05.24.22:47:23 Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 0 "2017.05.24.22:47:23 Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" 0 0 "Shell" 0 -1 1495676843000 ""}
{ "Warning" "" "" "2017.05.24.22:47:23 Warning: hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 0 "2017.05.24.22:47:23 Warning: hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" 0 0 "Shell" 0 -1 1495676843106 ""}
{ "Info" "" "" "2017.05.24.22:47:23 Info: hps_0: \"spw_ulight_nofifo\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2017.05.24.22:47:23 Info: hps_0: \"spw_ulight_nofifo\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1495676843669 ""}
{ "Info" "" "" "2017.05.24.22:47:23 Info: led_fpga: Starting RTL generation for module 'spw_ulight_nofifo_led_fpga'" {  } {  } 0 0 "2017.05.24.22:47:23 Info: led_fpga: Starting RTL generation for module 'spw_ulight_nofifo_led_fpga'" 0 0 "Shell" 0 -1 1495676843694 ""}
{ "Info" "  ]" "" "2017.05.24.22:47:23 Info: led_fpga:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_led_fpga --dir=/tmp/alt7311_1370357107374289294.dir/0008_led_fpga_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0008_led_fpga_gen//spw_ulight_nofifo_led_fpga_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0008_led_fpga_gen" {  } {  } 0 0 "2017.05.24.22:47:23 Info: led_fpga:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_led_fpga --dir=/tmp/alt7311_1370357107374289294.dir/0008_led_fpga_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0008_led_fpga_gen//spw_ulight_nofifo_led_fpga_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0008_led_fpga_gen" 0 0 "Shell" 0 -1 1495676843694 ""}
{ "Info" "" "" "2017.05.24.22:47:23 Info: led_fpga: Done RTL generation for module 'spw_ulight_nofifo_led_fpga'" {  } {  } 0 0 "2017.05.24.22:47:23 Info: led_fpga: Done RTL generation for module 'spw_ulight_nofifo_led_fpga'" 0 0 "Shell" 0 -1 1495676843823 ""}
{ "Info" "" "" "2017.05.24.22:47:23 Info: led_fpga: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"led_fpga\"" {  } {  } 0 0 "2017.05.24.22:47:23 Info: led_fpga: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"led_fpga\"" 0 0 "Shell" 0 -1 1495676843825 ""}
{ "Info" "" "" "2017.05.24.22:47:23 Info: pll_tx: Generating simgen model" {  } {  } 0 0 "2017.05.24.22:47:23 Info: pll_tx: Generating simgen model" 0 0 "Shell" 0 -1 1495676843885 ""}
{ "Info" "spw_ulight_nofifo_pll_tx.v Line: 253\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "pll_fractional_cout" = "32"\n    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "5"\n    Info (12134): Parameter "output_clock_frequency0" = "5.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "10.000000 MHz"\n    Info (12134): Parameter "phase_shift1" = "0 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "50.000000 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "100.000000 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "200.000000 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "Cyclone V"\n    Info (12134): Parameter "pll_subtype" = "General"\n    Info (12134): Parameter "m_cnt_hi_div" = "4"\n    Info (12134): Parameter "m_cnt_lo_div" = "4"\n    Info (12134): Parameter "n_cnt_hi_div" = "256"\n    Info (12134): Parameter "n_cnt_lo_div" = "256"\n    Info (12134): Parameter "m_cnt_bypass_en" = "false"\n    Info (12134): Parameter "n_cnt_bypass_en" = "true"\n    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"\n    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"\n    Info (12134): Parameter "c_cnt_hi_div0" = "40"\n    Info (12134): Parameter "c_cnt_lo_div0" = "40"\n    Info (12134): Parameter "c_cnt_prst0" = "1"\n    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"\n    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"\n    Info (12134): Parameter "c_cnt_bypass_en0" = "false"\n    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "false"\n    Info (12134): Parameter "c_cnt_hi_div1" = "20"\n    Info (12134): Parameter "c_cnt_lo_div1" = "20"\n    Info (12134): Parameter "c_cnt_prst1" = "1"\n    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"\n    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"\n    Info (12134): Parameter "c_cnt_bypass_en1" = "false"\n    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"\n    Info (12134): Parameter "c_cnt_hi_div2" = "4"\n    Info (12134): Parameter "c_cnt_lo_div2" = "4"\n    Info (12134): Parameter "c_cnt_prst2" = "1"\n    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"\n    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"\n    Info (12134): Parameter "c_cnt_bypass_en2" = "false"\n    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"\n    Info (12134): Parameter "c_cnt_hi_div3" = "2"\n    Info (12134): Parameter "c_cnt_lo_div3" = "2"\n    Info (12134): Parameter "c_cnt_prst3" = "1"\n    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"\n    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"\n    Info (12134): Parameter "c_cnt_bypass_en3" = "false"\n    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"\n    Info (12134): Parameter "c_cnt_hi_div4" = "1"\n    Info (12134): Parameter "c_cnt_lo_div4" = "1"\n    Info (12134): Parameter "c_cnt_prst4" = "1"\n    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"\n    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"\n    Info (12134): Parameter "c_cnt_bypass_en4" = "false"\n    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"\n    Info (12134): Parameter "c_cnt_hi_div5" = "1"\n    Info (12134): Parameter "c_cnt_lo_div5" = "1"\n    Info (12134): Parameter "c_cnt_prst5" = "1"\n    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"\n    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"\n    Info (12134): Parameter "c_cnt_bypass_en5" = "true"\n    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"\n    Info (12134): Parameter "c_cnt_hi_div6" = "1"\n    Info (12134): Parameter "c_cnt_lo_div6" = "1"\n    Info (12134): Parameter "c_cnt_prst6" = "1"\n    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"\n    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"\n    Info (12134): Parameter "c_cnt_bypass_en6" = "true"\n    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"\n    Info (12134): Parameter "c_cnt_hi_div7" = "1"\n    Info (12134): Parameter "c_cnt_lo_div7" = "1"\n    Info (12134): Parameter "c_cnt_prst7" = "1"\n    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"\n    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"\n    Info (12134): Parameter "c_cnt_bypass_en7" = "true"\n    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"\n    Info (12134): Parameter "c_cnt_hi_div8" = "1"\n    Info (12134): Parameter "c_cnt_lo_div8" = "1"\n    Info (12134): Parameter "c_cnt_prst8" = "1"\n    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"\n    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"\n    Info (12134): Parameter "c_cnt_bypass_en8" = "true"\n    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"\n    Info (12134): Parameter "c_cnt_hi_div9" = "1"\n    Info (12134): Parameter "c_cnt_lo_div9" = "1"\n    Info (12134): Parameter "c_cnt_prst9" = "1"\n    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"\n    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"\n    Info (12134): Parameter "c_cnt_bypass_en9" = "true"\n    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"\n    Info (12134): Parameter "c_cnt_hi_div10" = "1"\n    Info (12134): Parameter "c_cnt_lo_div10" = "1"\n    Info (12134): Parameter "c_cnt_prst10" = "1"\n    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"\n    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"\n    Info (12134): Parameter "c_cnt_bypass_en10" = "true"\n    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"\n    Info (12134): Parameter "c_cnt_hi_div11" = "1"\n    Info (12134): Parameter "c_cnt_lo_div11" = "1"\n    Info (12134): Parameter "c_cnt_prst11" = "1"\n    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"\n    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"\n    Info (12134): Parameter "c_cnt_bypass_en11" = "true"\n    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"\n    Info (12134): Parameter "c_cnt_hi_div12" = "1"\n    Info (12134): Parameter "c_cnt_lo_div12" = "1"\n    Info (12134): Parameter "c_cnt_prst12" = "1"\n    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"\n    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"\n    Info (12134): Parameter "c_cnt_bypass_en12" = "true"\n    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"\n    Info (12134): Parameter "c_cnt_hi_div13" = "1"\n    Info (12134): Parameter "c_cnt_lo_div13" = "1"\n    Info (12134): Parameter "c_cnt_prst13" = "1"\n    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"\n    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"\n    Info (12134): Parameter "c_cnt_bypass_en13" = "true"\n    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"\n    Info (12134): Parameter "c_cnt_hi_div14" = "1"\n    Info (12134): Parameter "c_cnt_lo_div14" = "1"\n    Info (12134): Parameter "c_cnt_prst14" = "1"\n    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"\n    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"\n    Info (12134): Parameter "c_cnt_bypass_en14" = "true"\n    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"\n    Info (12134): Parameter "c_cnt_hi_div15" = "1"\n    Info (12134): Parameter "c_cnt_lo_div15" = "1"\n    Info (12134): Parameter "c_cnt_prst15" = "1"\n    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"\n    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"\n    Info (12134): Parameter "c_cnt_bypass_en15" = "true"\n    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"\n    Info (12134): Parameter "c_cnt_hi_div16" = "1"\n    Info (12134): Parameter "c_cnt_lo_div16" = "1"\n    Info (12134): Parameter "c_cnt_prst16" = "1"\n    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"\n    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"\n    Info (12134): Parameter "c_cnt_bypass_en16" = "true"\n    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"\n    Info (12134): Parameter "c_cnt_hi_div17" = "1"\n    Info (12134): Parameter "c_cnt_lo_div17" = "1"\n    Info (12134): Parameter "c_cnt_prst17" = "1"\n    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"\n    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"\n    Info (12134): Parameter "c_cnt_bypass_en17" = "true"\n    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"\n    Info (12134): Parameter "pll_vco_div" = "2"\n    Info (12134): Parameter "pll_cp_current" = "20"\n    Info (12134): Parameter "pll_bwctrl" = "4000"\n    Info (12134): Parameter "pll_output_clk_frequency" = "400.0 MHz"\n    Info (12134): Parameter "pll_fractional_division" = "1"\n    Info (12134): Parameter "mimic_fbclk_type" = "none"\n    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"\n    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"\n    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"\n    Info (12134): Parameter "pll_slf_rst" = "false"\n    Info (12134): Parameter "refclk1_frequency" = "100.0 MHz"\n    Info (12134): Parameter "pll_clk_loss_sw_en" = "true"\n    Info (12134): Parameter "pll_manu_clk_sw_en" = "false"\n    Info (12134): Parameter "pll_auto_clk_sw_en" = "true"\n    Info (12134): Parameter "pll_clkin_1_src" = "clk_1"\n    Info (12134): Parameter "pll_clk_sw_dly" = "0"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings\n    Info: Peak virtual memory: 937 megabytes\n    Info: Processing ended: Wed May 24 22:47:43 2017\n    Info: Elapsed time: 00:00:16\n    Info: Total CPU time (on all processors): 00:00:37\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 743 megabytes\n    Info: Processing ended: Wed May 24 22:47:43 2017\n    Info: Elapsed time: 00:00:18\n    Info: Total CPU time (on all processors): 00:00:38" "" "2017.05.24.22:47:46 Info: pll_tx: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Intel and sold by Intel or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Wed May 24 22:47:25 2017\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Intel and sold by Intel or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Wed May 24 22:47:27 2017\nInfo: Command: quartus_map spw_ulight_nofifo_pll_tx.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file spw_ulight_nofifo_pll_tx.v\n    Info (12023): Found entity 1: spw_ulight_nofifo_pll_tx File: /tmp/alt7311_1370357107374289294.dir/0009_pll_tx_gen/spw_ulight_nofifo_pll_tx.v Line: 2\nInfo (12127): Elaborating entity \"spw_ulight_nofifo_pll_tx\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: /tmp/alt7311_1370357107374289294.dir/0009_pll_tx_gen/spw_ulight_nofifo_pll_tx.v Line: 253\nWarning (10034): Output port \"lvds_clk\" at altera_pll.v(320) has no driver File: /home/felipe/intelFPGA/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 320\nWarning (10034): Output port \"loaden\" at altera_pll.v(321) has no driver File: /home/felipe/intelFPGA/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 321\nWarning (10034): Output port \"extclk_out\" at altera_pll.v(322) has no driver File: /home/felipe/intelFPGA/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 322\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: /tmp/alt7311_1370357107374289294.dir/0009_pll_tx_gen/spw_ulight_nofifo_pll_tx.v Line: 253\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: /tmp/alt7311_1370357107374289294.dir/0009_pll_tx_gen" {  } {  } 0 0 "2017.05.24.22:47:46 Info: pll_tx: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Intel and sold by Intel or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Wed May 24 22:47:25 2017\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Intel and sold by Intel or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Wed May 24 22:47:27 2017\nInfo: Command: quartus_map spw_ulight_nofifo_pll_tx.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file spw_ulight_nofifo_pll_tx.v\n    Info (12023): Found entity 1: spw_ulight_nofifo_pll_tx File: /tmp/alt7311_1370357107374289294.dir/0009_pll_tx_gen/spw_ulight_nofifo_pll_tx.v Line: 2\nInfo (12127): Elaborating entity \"spw_ulight_nofifo_pll_tx\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: /tmp/alt7311_1370357107374289294.dir/0009_pll_tx_gen/spw_ulight_nofifo_pll_tx.v Line: 253\nWarning (10034): Output port \"lvds_clk\" at altera_pll.v(320) has no driver File: /home/felipe/intelFPGA/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 320\nWarning (10034): Output port \"loaden\" at altera_pll.v(321) has no driver File: /home/felipe/intelFPGA/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 321\nWarning (10034): Output port \"extclk_out\" at altera_pll.v(322) has no driver File: /home/felipe/intelFPGA/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 322\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: /tmp/alt7311_1370357107374289294.dir/0009_pll_tx_gen/spw_ulight_nofifo_pll_tx.v Line: 253\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: /tmp/alt7311_1370357107374289294.dir/0009_pll_tx_gen" 0 0 "Shell" 0 -1 1495676866387 ""}
{ "Info" "" "" "2017.05.24.22:47:46 Info: pll_tx: Simgen was successful" {  } {  } 0 0 "2017.05.24.22:47:46 Info: pll_tx: Simgen was successful" 0 0 "Shell" 0 -1 1495676866389 ""}
{ "Info" "" "" "2017.05.24.22:47:46 Info: pll_tx: \"spw_ulight_nofifo\" instantiated altera_pll \"pll_tx\"" {  } {  } 0 0 "2017.05.24.22:47:46 Info: pll_tx: \"spw_ulight_nofifo\" instantiated altera_pll \"pll_tx\"" 0 0 "Shell" 0 -1 1495676866391 ""}
{ "Info" "" "" "2017.05.24.22:47:46 Info: timec_rx_r: Starting RTL generation for module 'spw_ulight_nofifo_timec_rx_r'" {  } {  } 0 0 "2017.05.24.22:47:46 Info: timec_rx_r: Starting RTL generation for module 'spw_ulight_nofifo_timec_rx_r'" 0 0 "Shell" 0 -1 1495676866465 ""}
{ "Info" "  ]" "" "2017.05.24.22:47:46 Info: timec_rx_r:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_timec_rx_r --dir=/tmp/alt7311_1370357107374289294.dir/0010_timec_rx_r_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0010_timec_rx_r_gen//spw_ulight_nofifo_timec_rx_r_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0010_timec_rx_r_gen" {  } {  } 0 0 "2017.05.24.22:47:46 Info: timec_rx_r:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_timec_rx_r --dir=/tmp/alt7311_1370357107374289294.dir/0010_timec_rx_r_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0010_timec_rx_r_gen//spw_ulight_nofifo_timec_rx_r_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0010_timec_rx_r_gen" 0 0 "Shell" 0 -1 1495676866465 ""}
{ "Info" "" "" "2017.05.24.22:47:46 Info: timec_rx_r: Done RTL generation for module 'spw_ulight_nofifo_timec_rx_r'" {  } {  } 0 0 "2017.05.24.22:47:46 Info: timec_rx_r: Done RTL generation for module 'spw_ulight_nofifo_timec_rx_r'" 0 0 "Shell" 0 -1 1495676866586 ""}
{ "Info" "" "" "2017.05.24.22:47:46 Info: timec_rx_r: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"timec_rx_r\"" {  } {  } 0 0 "2017.05.24.22:47:46 Info: timec_rx_r: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"timec_rx_r\"" 0 0 "Shell" 0 -1 1495676866587 ""}
{ "Info" "" "" "2017.05.24.22:47:46 Info: timec_tx_to_w: Starting RTL generation for module 'spw_ulight_nofifo_timec_tx_to_w'" {  } {  } 0 0 "2017.05.24.22:47:46 Info: timec_tx_to_w: Starting RTL generation for module 'spw_ulight_nofifo_timec_tx_to_w'" 0 0 "Shell" 0 -1 1495676866620 ""}
{ "Info" "  ]" "" "2017.05.24.22:47:46 Info: timec_tx_to_w:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_timec_tx_to_w --dir=/tmp/alt7311_1370357107374289294.dir/0011_timec_tx_to_w_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0011_timec_tx_to_w_gen//spw_ulight_nofifo_timec_tx_to_w_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0011_timec_tx_to_w_gen" {  } {  } 0 0 "2017.05.24.22:47:46 Info: timec_tx_to_w:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_timec_tx_to_w --dir=/tmp/alt7311_1370357107374289294.dir/0011_timec_tx_to_w_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0011_timec_tx_to_w_gen//spw_ulight_nofifo_timec_tx_to_w_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0011_timec_tx_to_w_gen" 0 0 "Shell" 0 -1 1495676866620 ""}
{ "Info" "" "" "2017.05.24.22:47:46 Info: timec_tx_to_w: Done RTL generation for module 'spw_ulight_nofifo_timec_tx_to_w'" {  } {  } 0 0 "2017.05.24.22:47:46 Info: timec_tx_to_w: Done RTL generation for module 'spw_ulight_nofifo_timec_tx_to_w'" 0 0 "Shell" 0 -1 1495676866734 ""}
{ "Info" "" "" "2017.05.24.22:47:46 Info: timec_tx_to_w: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"timec_tx_to_w\"" {  } {  } 0 0 "2017.05.24.22:47:46 Info: timec_tx_to_w: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"timec_tx_to_w\"" 0 0 "Shell" 0 -1 1495676866735 ""}
{ "Info" "" "" "2017.05.24.22:47:49 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:49 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676869423 ""}
{ "Info" "" "" "2017.05.24.22:47:49 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:49 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676869502 ""}
{ "Info" "" "" "2017.05.24.22:47:49 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:49 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676869569 ""}
{ "Info" "" "" "2017.05.24.22:47:49 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:49 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676869627 ""}
{ "Info" "" "" "2017.05.24.22:47:49 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:49 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676869676 ""}
{ "Info" "" "" "2017.05.24.22:47:49 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:49 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676869734 ""}
{ "Info" "" "" "2017.05.24.22:47:49 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:49 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676869797 ""}
{ "Info" "" "" "2017.05.24.22:47:49 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:49 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676869879 ""}
{ "Info" "" "" "2017.05.24.22:47:49 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:49 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676869961 ""}
{ "Info" "" "" "2017.05.24.22:47:50 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:50 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676870052 ""}
{ "Info" "" "" "2017.05.24.22:47:50 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:50 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676870145 ""}
{ "Info" "" "" "2017.05.24.22:47:50 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:50 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676870234 ""}
{ "Info" "" "" "2017.05.24.22:47:50 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:50 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676870310 ""}
{ "Info" "" "" "2017.05.24.22:47:50 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:50 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676870355 ""}
{ "Info" "" "" "2017.05.24.22:47:50 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:50 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676870402 ""}
{ "Info" "" "" "2017.05.24.22:47:50 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:50 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676870458 ""}
{ "Info" "" "" "2017.05.24.22:47:50 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:50 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676870523 ""}
{ "Info" "" "" "2017.05.24.22:47:50 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:50 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676870591 ""}
{ "Info" "" "" "2017.05.24.22:47:50 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:50 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676870661 ""}
{ "Info" "" "" "2017.05.24.22:47:50 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:50 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676870736 ""}
{ "Info" "" "" "2017.05.24.22:47:50 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:50 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676870780 ""}
{ "Info" "" "" "2017.05.24.22:47:50 Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:50 Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676870829 ""}
{ "Info" "" "" "2017.05.24.22:47:50 Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:50 Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676870884 ""}
{ "Info" "" "" "2017.05.24.22:47:50 Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:50 Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676870930 ""}
{ "Info" "" "" "2017.05.24.22:47:50 Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:50 Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676870976 ""}
{ "Info" "" "" "2017.05.24.22:47:51 Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:51 Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676871019 ""}
{ "Info" "" "" "2017.05.24.22:47:51 Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:51 Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676871067 ""}
{ "Info" "" "" "2017.05.24.22:47:51 Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:51 Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676871127 ""}
{ "Info" "" "" "2017.05.24.22:47:51 Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:51 Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676871184 ""}
{ "Info" "" "" "2017.05.24.22:47:51 Info: avalon_st_adapter_029: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:51 Info: avalon_st_adapter_029: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676871231 ""}
{ "Info" "" "" "2017.05.24.22:47:51 Info: avalon_st_adapter_030: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:51 Info: avalon_st_adapter_030: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676871283 ""}
{ "Info" "" "" "2017.05.24.22:47:51 Info: avalon_st_adapter_031: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:51 Info: avalon_st_adapter_031: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676871337 ""}
{ "Info" "" "" "2017.05.24.22:47:51 Info: avalon_st_adapter_032: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:51 Info: avalon_st_adapter_032: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676871397 ""}
{ "Info" "" "" "2017.05.24.22:47:51 Info: avalon_st_adapter_033: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:51 Info: avalon_st_adapter_033: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676871449 ""}
{ "Info" "" "" "2017.05.24.22:47:51 Info: avalon_st_adapter_034: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:51 Info: avalon_st_adapter_034: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676871493 ""}
{ "Info" "" "" "2017.05.24.22:47:51 Info: avalon_st_adapter_035: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:47:51 Info: avalon_st_adapter_035: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676871534 ""}
{ "Info" "" "" "2017.05.24.22:47:54 Info: mm_interconnect_0: \"spw_ulight_nofifo\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.05.24.22:47:54 Info: mm_interconnect_0: \"spw_ulight_nofifo\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1495676874117 ""}
{ "Info" "" "" "2017.05.24.22:47:54 Info: rst_controller: \"spw_ulight_nofifo\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.05.24.22:47:54 Info: rst_controller: \"spw_ulight_nofifo\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1495676874174 ""}
{ "Info" "" "" "2017.05.24.22:47:54 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2017.05.24.22:47:54 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1495676874405 ""}
{ "Info" "" "" "2017.05.24.22:47:54 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2017.05.24.22:47:54 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1495676874489 ""}
{ "Info" "" "" "2017.05.24.22:47:54 Info: led_fpga_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"led_fpga_s1_translator\"" {  } {  } 0 0 "2017.05.24.22:47:54 Info: led_fpga_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"led_fpga_s1_translator\"" 0 0 "Shell" 0 -1 1495676874514 ""}
{ "Info" "" "" "2017.05.24.22:47:54 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2017.05.24.22:47:54 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1495676874542 ""}
{ "Info" "" "" "2017.05.24.22:47:54 Info: led_fpga_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"led_fpga_s1_agent\"" {  } {  } 0 0 "2017.05.24.22:47:54 Info: led_fpga_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"led_fpga_s1_agent\"" 0 0 "Shell" 0 -1 1495676874558 ""}
{ "Info" "" "" "2017.05.24.22:47:54 Info: led_fpga_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"led_fpga_s1_agent_rsp_fifo\"" {  } {  } 0 0 "2017.05.24.22:47:54 Info: led_fpga_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"led_fpga_s1_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1495676874577 ""}
{ "Info" "" "" "2017.05.24.22:47:54 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.05.24.22:47:54 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1495676874603 ""}
{ "Info" "" "" "2017.05.24.22:47:54 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.05.24.22:47:54 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1495676874610 ""}
{ "Info" "" "" "2017.05.24.22:47:54 Info: hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\"" {  } {  } 0 0 "2017.05.24.22:47:54 Info: hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\"" 0 0 "Shell" 0 -1 1495676874667 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" {  } {  } 0 0 "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" 0 0 "Shell" 0 -1 1495676874669 ""}
{ "Info" "" "" "2017.05.24.22:47:54 Info: led_fpga_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"led_fpga_s1_burst_adapter\"" {  } {  } 0 0 "2017.05.24.22:47:54 Info: led_fpga_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"led_fpga_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1495676874744 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" {  } {  } 0 0 "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" 0 0 "Shell" 0 -1 1495676874745 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" {  } {  } 0 0 "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" 0 0 "Shell" 0 -1 1495676874745 ""}
{ "Info" "" "" "2017.05.24.22:47:54 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.05.24.22:47:54 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1495676874783 ""}
{ "Info" "" "" "2017.05.24.22:47:54 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.05.24.22:47:54 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1495676874848 ""}
{ "Info" "" "" "2017.05.24.22:47:54 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.05.24.22:47:54 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1495676874851 ""}
{ "Info" "" "" "2017.05.24.22:47:54 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.05.24.22:47:54 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1495676874875 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" {  } {  } 0 0 "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" 0 0 "Shell" 0 -1 1495676874876 ""}
{ "Info" "" "" "2017.05.24.22:47:54 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.05.24.22:47:54 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1495676874902 ""}
{ "Info" "" "" "2017.05.24.22:47:54 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2017.05.24.22:47:54 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1495676874957 ""}
{ "Info" "verbosity_pkg.sv" "" "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" {  } {  } 0 0 "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" 0 0 "Shell" 0 -1 1495676874958 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" {  } {  } 0 0 "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" 0 0 "Shell" 0 -1 1495676874959 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" {  } {  } 0 0 "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" 0 0 "Shell" 0 -1 1495676874959 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" {  } {  } 0 0 "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" 0 0 "Shell" 0 -1 1495676874961 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" {  } {  } 0 0 "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" 0 0 "Shell" 0 -1 1495676874962 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" {  } {  } 0 0 "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" 0 0 "Shell" 0 -1 1495676874962 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" {  } {  } 0 0 "2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules" 0 0 "Shell" 0 -1 1495676874963 ""}
{ "Info" "" "" "2017.05.24.22:47:54 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.05.24.22:47:54 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1495676874990 ""}
{ "Info" "" "" "2017.05.24.22:47:54 Info: spw_ulight_nofifo: Done \"spw_ulight_nofifo\" with 32 modules, 58 files" {  } {  } 0 0 "2017.05.24.22:47:54 Info: spw_ulight_nofifo: Done \"spw_ulight_nofifo\" with 32 modules, 58 files" 0 0 "Shell" 0 -1 1495676874990 ""}
{ "Info" "" "" "2017.05.24.22:47:55 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.05.24.22:47:55 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1495676875045 ""}
{ "Info" "" "" "2017.05.24.22:47:55 Info: Finished: Create simulation model" {  } {  } 0 0 "2017.05.24.22:47:55 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1495676875045 ""}
{ "Info" "" "" "2017.05.24.22:47:55 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2017.05.24.22:47:55 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1495676875045 ""}
{ "Info" " --use-relative-paths=true" "" "2017.05.24.22:47:55 Info: sim-script-gen --spd=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/spw_ulight_nofifo.spd --output-directory=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation" {  } {  } 0 0 "2017.05.24.22:47:55 Info: sim-script-gen --spd=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/spw_ulight_nofifo.spd --output-directory=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation" 0 0 "Shell" 0 -1 1495676875046 ""}
{ "Info" " --use-relative-paths=true" "" "2017.05.24.22:47:55 Info: Doing: ip-make-simscript --spd=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/spw_ulight_nofifo.spd --output-directory=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation" {  } {  } 0 0 "2017.05.24.22:47:55 Info: Doing: ip-make-simscript --spd=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/spw_ulight_nofifo.spd --output-directory=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation" 0 0 "Shell" 0 -1 1495676875050 ""}
{ "Info" " directory:" "" "2017.05.24.22:47:56 Info: Generating the following file(s) for MODELSIM simulator in /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Generating the following file(s) for MODELSIM simulator in /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation" 0 0 "Shell" 0 -1 1495676876022 ""}
{ "Info" "msim_setup.tcl" "" "2017.05.24.22:47:56 Info:     mentor" {  } {  } 0 0 "2017.05.24.22:47:56 Info:     mentor" 0 0 "Shell" 0 -1 1495676876023 ""}
{ "Info" " directory:" "" "2017.05.24.22:47:56 Info: Generating the following file(s) for VCS simulator in /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Generating the following file(s) for VCS simulator in /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation" 0 0 "Shell" 0 -1 1495676876032 ""}
{ "Info" "vcs_setup.sh" "" "2017.05.24.22:47:56 Info:     synopsys/vcs" {  } {  } 0 0 "2017.05.24.22:47:56 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1495676876033 ""}
{ "Info" " directory:" "" "2017.05.24.22:47:56 Info: Generating the following file(s) for VCSMX simulator in /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Generating the following file(s) for VCSMX simulator in /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation" 0 0 "Shell" 0 -1 1495676876041 ""}
{ "Info" "synopsys_sim.setup" "" "2017.05.24.22:47:56 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.05.24.22:47:56 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1495676876042 ""}
{ "Info" "vcsmx_setup.sh" "" "2017.05.24.22:47:56 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.05.24.22:47:56 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1495676876043 ""}
{ "Info" " directory:" "" "2017.05.24.22:47:56 Info: Generating the following file(s) for NCSIM simulator in /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Generating the following file(s) for NCSIM simulator in /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation" 0 0 "Shell" 0 -1 1495676876064 ""}
{ "Info" "cds.lib" "" "2017.05.24.22:47:56 Info:     cadence" {  } {  } 0 0 "2017.05.24.22:47:56 Info:     cadence" 0 0 "Shell" 0 -1 1495676876064 ""}
{ "Info" "hdl.var" "" "2017.05.24.22:47:56 Info:     cadence" {  } {  } 0 0 "2017.05.24.22:47:56 Info:     cadence" 0 0 "Shell" 0 -1 1495676876070 ""}
{ "Info" "ncsim_setup.sh" "" "2017.05.24.22:47:56 Info:     cadence" {  } {  } 0 0 "2017.05.24.22:47:56 Info:     cadence" 0 0 "Shell" 0 -1 1495676876071 ""}
{ "Info" " directory" "" "2017.05.24.22:47:56 Info:     32 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2017.05.24.22:47:56 Info:     32 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1495676876072 ""}
{ "Info" " directory:" "" "2017.05.24.22:47:56 Info: Generating the following file(s) for RIVIERA simulator in /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Generating the following file(s) for RIVIERA simulator in /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation" 0 0 "Shell" 0 -1 1495676876079 ""}
{ "Info" "rivierapro_setup.tcl" "" "2017.05.24.22:47:56 Info:     aldec" {  } {  } 0 0 "2017.05.24.22:47:56 Info:     aldec" 0 0 "Shell" 0 -1 1495676876079 ""}
{ "Info" "." "" "2017.05.24.22:47:56 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation" {  } {  } 0 0 "2017.05.24.22:47:56 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation" 0 0 "Shell" 0 -1 1495676876080 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2017.05.24.22:47:56 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1495676876080 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2017.05.24.22:47:56 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1495676876080 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1495676876081 ""}
{ "Info" "spw_ulight_nofifo --family="Cyclone V" --part=5CSEMA4U23C6" "" "2017.05.24.22:47:56 Info: qsys-generate /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo.qsys --block-symbol-file --output-directory=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano" {  } {  } 0 0 "2017.05.24.22:47:56 Info: qsys-generate /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo.qsys --block-symbol-file --output-directory=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano" 0 0 "Shell" 0 -1 1495676876081 ""}
{ "Info" "spw_ulight_nofifo.qsys" "" "2017.05.24.22:47:56 Info: Loading altera_fpga_de0_nano" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Loading altera_fpga_de0_nano" 0 0 "Shell" 0 -1 1495676876086 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Reading input file" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Reading input file" 0 0 "Shell" 0 -1 1495676876116 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding MONITOR_A \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding MONITOR_A \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876120 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module MONITOR_A" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module MONITOR_A" 0 0 "Shell" 0 -1 1495676876120 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding MONITOR_B \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding MONITOR_B \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876121 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module MONITOR_B" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module MONITOR_B" 0 0 "Shell" 0 -1 1495676876122 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding auto_start \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding auto_start \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876122 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module auto_start" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module auto_start" 0 0 "Shell" 0 -1 1495676876123 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding auto_start_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding auto_start_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876124 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module auto_start_0" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module auto_start_0" 0 0 "Shell" 0 -1 1495676876124 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding clk_0 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1495676876125 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1495676876126 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding clock_sel \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding clock_sel \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876126 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module clock_sel" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module clock_sel" 0 0 "Shell" 0 -1 1495676876127 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding credit_error_rx \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding credit_error_rx \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876128 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module credit_error_rx" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module credit_error_rx" 0 0 "Shell" 0 -1 1495676876128 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding credit_error_rx_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding credit_error_rx_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876129 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module credit_error_rx_0" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module credit_error_rx_0" 0 0 "Shell" 0 -1 1495676876129 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding data_en_to_w \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding data_en_to_w \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876130 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module data_en_to_w" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module data_en_to_w" 0 0 "Shell" 0 -1 1495676876130 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding data_en_to_w_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding data_en_to_w_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876131 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module data_en_to_w_0" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module data_en_to_w_0" 0 0 "Shell" 0 -1 1495676876131 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding data_rx_r \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding data_rx_r \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876132 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module data_rx_r" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module data_rx_r" 0 0 "Shell" 0 -1 1495676876132 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding data_rx_r_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding data_rx_r_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876133 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module data_rx_r_0" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module data_rx_r_0" 0 0 "Shell" 0 -1 1495676876133 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding data_rx_rd_en \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding data_rx_rd_en \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876134 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module data_rx_rd_en" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module data_rx_rd_en" 0 0 "Shell" 0 -1 1495676876134 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding data_rx_ready_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding data_rx_ready_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876135 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module data_rx_ready_0" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module data_rx_ready_0" 0 0 "Shell" 0 -1 1495676876135 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding data_tx_ready \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding data_tx_ready \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876136 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module data_tx_ready" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module data_tx_ready" 0 0 "Shell" 0 -1 1495676876136 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding data_tx_ready_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding data_tx_ready_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876137 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module data_tx_ready_0" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module data_tx_ready_0" 0 0 "Shell" 0 -1 1495676876138 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding data_tx_to_w \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding data_tx_to_w \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876138 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module data_tx_to_w" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module data_tx_to_w" 0 0 "Shell" 0 -1 1495676876139 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding data_tx_to_w_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding data_tx_to_w_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876139 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module data_tx_to_w_0" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module data_tx_to_w_0" 0 0 "Shell" 0 -1 1495676876140 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding fsm_info \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding fsm_info \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876140 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module fsm_info" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module fsm_info" 0 0 "Shell" 0 -1 1495676876141 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding fsm_info_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding fsm_info_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876141 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module fsm_info_0" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module fsm_info_0" 0 0 "Shell" 0 -1 1495676876141 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding hps_0 \[altera_hps 17.0\]" 0 0 "Shell" 0 -1 1495676876142 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1495676876147 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding led_fpga \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding led_fpga \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876154 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module led_fpga" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module led_fpga" 0 0 "Shell" 0 -1 1495676876155 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding link_disable \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding link_disable \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876156 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module link_disable" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module link_disable" 0 0 "Shell" 0 -1 1495676876156 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding link_disable_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding link_disable_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876157 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module link_disable_0" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module link_disable_0" 0 0 "Shell" 0 -1 1495676876157 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding link_start \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding link_start \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876158 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module link_start" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module link_start" 0 0 "Shell" 0 -1 1495676876159 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding link_start_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding link_start_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876160 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module link_start_0" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module link_start_0" 0 0 "Shell" 0 -1 1495676876161 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding pll_tx \[altera_pll 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding pll_tx \[altera_pll 17.0\]" 0 0 "Shell" 0 -1 1495676876162 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module pll_tx" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module pll_tx" 0 0 "Shell" 0 -1 1495676876163 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding send_fct_now \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding send_fct_now \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876177 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module send_fct_now" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module send_fct_now" 0 0 "Shell" 0 -1 1495676876177 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding send_fct_now_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding send_fct_now_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876177 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module send_fct_now_0" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module send_fct_now_0" 0 0 "Shell" 0 -1 1495676876178 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding timec_en_to_tx \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding timec_en_to_tx \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876179 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module timec_en_to_tx" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module timec_en_to_tx" 0 0 "Shell" 0 -1 1495676876181 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding timec_en_to_tx_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding timec_en_to_tx_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876182 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module timec_en_to_tx_0" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module timec_en_to_tx_0" 0 0 "Shell" 0 -1 1495676876182 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding timec_rx_r \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding timec_rx_r \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876182 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module timec_rx_r" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module timec_rx_r" 0 0 "Shell" 0 -1 1495676876183 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding timec_rx_r_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding timec_rx_r_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876183 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module timec_rx_r_0" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module timec_rx_r_0" 0 0 "Shell" 0 -1 1495676876184 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding timec_rx_ready \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding timec_rx_ready \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876184 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module timec_rx_ready" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module timec_rx_ready" 0 0 "Shell" 0 -1 1495676876185 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding timec_rx_ready_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding timec_rx_ready_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876185 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module timec_rx_ready_0" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module timec_rx_ready_0" 0 0 "Shell" 0 -1 1495676876186 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding timec_tx_ready \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding timec_tx_ready \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876186 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module timec_tx_ready" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module timec_tx_ready" 0 0 "Shell" 0 -1 1495676876187 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding timec_tx_ready_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding timec_tx_ready_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876187 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module timec_tx_ready_0" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module timec_tx_ready_0" 0 0 "Shell" 0 -1 1495676876187 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding timec_tx_to_w \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding timec_tx_to_w \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876188 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module timec_tx_to_w" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module timec_tx_to_w" 0 0 "Shell" 0 -1 1495676876188 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Adding timec_tx_to_w_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Adding timec_tx_to_w_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676876189 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing module timec_tx_to_w_0" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing module timec_tx_to_w_0" 0 0 "Shell" 0 -1 1495676876189 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Building connections" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Building connections" 0 0 "Shell" 0 -1 1495676876190 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Parameterizing connections" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1495676876204 ""}
{ "Info" "" "" "2017.05.24.22:47:56 Info: Validating" {  } {  } 0 0 "2017.05.24.22:47:56 Info: Validating" 0 0 "Shell" 0 -1 1495676876207 ""}
{ "Info" "" "" "2017.05.24.22:48:02 Info: Done reading input file" {  } {  } 0 0 "2017.05.24.22:48:02 Info: Done reading input file" 0 0 "Shell" 0 -1 1495676882186 ""}
{ "Info" "" "" "2017.05.24.22:48:04 Info: spw_ulight_nofifo.MONITOR_A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:04 Info: spw_ulight_nofifo.MONITOR_A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676884306 ""}
{ "Info" "" "" "2017.05.24.22:48:04 Info: spw_ulight_nofifo.MONITOR_B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:04 Info: spw_ulight_nofifo.MONITOR_B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676884306 ""}
{ "Info" "" "" "2017.05.24.22:48:04 Info: spw_ulight_nofifo.data_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:04 Info: spw_ulight_nofifo.data_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676884306 ""}
{ "Info" "" "" "2017.05.24.22:48:04 Info: spw_ulight_nofifo.data_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:04 Info: spw_ulight_nofifo.data_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676884306 ""}
{ "Info" "" "" "2017.05.24.22:48:04 Info: spw_ulight_nofifo.data_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:04 Info: spw_ulight_nofifo.data_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676884307 ""}
{ "Info" "" "" "2017.05.24.22:48:04 Info: spw_ulight_nofifo.data_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:04 Info: spw_ulight_nofifo.data_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676884307 ""}
{ "Info" "" "" "2017.05.24.22:48:04 Info: spw_ulight_nofifo.data_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:04 Info: spw_ulight_nofifo.data_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676884307 ""}
{ "Info" "" "" "2017.05.24.22:48:04 Info: spw_ulight_nofifo.fsm_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:04 Info: spw_ulight_nofifo.fsm_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676884307 ""}
{ "Info" "" "" "2017.05.24.22:48:04 Info: spw_ulight_nofifo.fsm_info_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:04 Info: spw_ulight_nofifo.fsm_info_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676884307 ""}
{ "Info" "" "" "2017.05.24.22:48:04 Info: spw_ulight_nofifo.hps_0: HPS Main PLL counter settings: n = 0  m = 36" {  } {  } 0 0 "2017.05.24.22:48:04 Info: spw_ulight_nofifo.hps_0: HPS Main PLL counter settings: n = 0  m = 36" 0 0 "Shell" 0 -1 1495676884307 ""}
{ "Info" "" "" "2017.05.24.22:48:04 Info: spw_ulight_nofifo.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19" {  } {  } 0 0 "2017.05.24.22:48:04 Info: spw_ulight_nofifo.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19" 0 0 "Shell" 0 -1 1495676884307 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.05.24.22:48:04 Warning: spw_ulight_nofifo.hps_0: \"Configuration" {  } {  } 0 0 "2017.05.24.22:48:04 Warning: spw_ulight_nofifo.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1495676884307 ""}
{ "Warning" "" "" "2017.05.24.22:48:04 Warning: spw_ulight_nofifo.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.05.24.22:48:04 Warning: spw_ulight_nofifo.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1495676884307 ""}
{ "Warning" "" "" "2017.05.24.22:48:04 Warning: spw_ulight_nofifo.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 0 "2017.05.24.22:48:04 Warning: spw_ulight_nofifo.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" 0 0 "Shell" 0 -1 1495676884307 ""}
{ "Warning" "" "" "2017.05.24.22:48:04 Warning: spw_ulight_nofifo.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 0 "2017.05.24.22:48:04 Warning: spw_ulight_nofifo.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" 0 0 "Shell" 0 -1 1495676884307 ""}
{ "Info" "" "" "2017.05.24.22:48:04 Info: spw_ulight_nofifo.pll_tx: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2017.05.24.22:48:04 Info: spw_ulight_nofifo.pll_tx: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1495676884309 ""}
{ "Warning" "" "" "2017.05.24.22:48:04 Warning: spw_ulight_nofifo.pll_tx: 'refclk1' is not the same frequency as 'refclk'. You must run Timequest at both frequencies to ensure timing closure" {  } {  } 0 0 "2017.05.24.22:48:04 Warning: spw_ulight_nofifo.pll_tx: 'refclk1' is not the same frequency as 'refclk'. You must run Timequest at both frequencies to ensure timing closure" 0 0 "Shell" 0 -1 1495676884309 ""}
{ "Warning" "" "" "2017.05.24.22:48:04 Warning: spw_ulight_nofifo.pll_tx: The period difference between refclk and refclk1 is greater than 20%, automatic clock loss detection will not work" {  } {  } 0 0 "2017.05.24.22:48:04 Warning: spw_ulight_nofifo.pll_tx: The period difference between refclk and refclk1 is greater than 20%, automatic clock loss detection will not work" 0 0 "Shell" 0 -1 1495676884309 ""}
{ "Info" "" "" "2017.05.24.22:48:04 Info: spw_ulight_nofifo.pll_tx: Able to implement PLL with user settings" {  } {  } 0 0 "2017.05.24.22:48:04 Info: spw_ulight_nofifo.pll_tx: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1495676884310 ""}
{ "Warning" "" "" "2017.05.24.22:48:04 Warning: spw_ulight_nofifo.pll_tx.refclk1: Signal refclk1 has unknown type refclk1" {  } {  } 0 0 "2017.05.24.22:48:04 Warning: spw_ulight_nofifo.pll_tx.refclk1: Signal refclk1 has unknown type refclk1" 0 0 "Shell" 0 -1 1495676884310 ""}
{ "Info" "" "" "2017.05.24.22:48:04 Info: spw_ulight_nofifo.timec_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:04 Info: spw_ulight_nofifo.timec_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676884310 ""}
{ "Info" "" "" "2017.05.24.22:48:04 Info: spw_ulight_nofifo.timec_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:04 Info: spw_ulight_nofifo.timec_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676884310 ""}
{ "Info" "" "" "2017.05.24.22:48:04 Info: spw_ulight_nofifo.timec_rx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:04 Info: spw_ulight_nofifo.timec_rx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676884310 ""}
{ "Info" "" "" "2017.05.24.22:48:04 Info: spw_ulight_nofifo.timec_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:04 Info: spw_ulight_nofifo.timec_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676884310 ""}
{ "Info" "" "" "2017.05.24.22:48:04 Info: spw_ulight_nofifo.timec_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:04 Info: spw_ulight_nofifo.timec_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676884310 ""}
{ "Info" "" "" "2017.05.24.22:48:04 Info: spw_ulight_nofifo.timec_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:04 Info: spw_ulight_nofifo.timec_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676884310 ""}
{ "Warning" "" "" "2017.05.24.22:48:04 Warning: spw_ulight_nofifo.hps_0: hps_0.memory must be exported, or connected to a matching conduit." {  } {  } 0 0 "2017.05.24.22:48:04 Warning: spw_ulight_nofifo.hps_0: hps_0.memory must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1495676884311 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.05.24.22:48:05 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1495676885046 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1495676885046 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info:" {  } {  } 0 0 "2017.05.24.22:48:05 Info:" 0 0 "Shell" 0 -1 1495676885046 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1495676885046 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEMA4U23C6" "" "2017.05.24.22:48:05 Info: qsys-generate /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo.qsys --synthesis=VERILOG --output-directory=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo" {  } {  } 0 0 "2017.05.24.22:48:05 Info: qsys-generate /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo.qsys --synthesis=VERILOG --output-directory=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo" 0 0 "Shell" 0 -1 1495676885046 ""}
{ "Info" "spw_ulight_nofifo.qsys" "" "2017.05.24.22:48:05 Info: Loading altera_fpga_de0_nano" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Loading altera_fpga_de0_nano" 0 0 "Shell" 0 -1 1495676885050 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Reading input file" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Reading input file" 0 0 "Shell" 0 -1 1495676885076 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding MONITOR_A \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding MONITOR_A \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885079 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module MONITOR_A" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module MONITOR_A" 0 0 "Shell" 0 -1 1495676885080 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding MONITOR_B \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding MONITOR_B \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885080 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module MONITOR_B" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module MONITOR_B" 0 0 "Shell" 0 -1 1495676885081 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding auto_start \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding auto_start \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885082 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module auto_start" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module auto_start" 0 0 "Shell" 0 -1 1495676885082 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding auto_start_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding auto_start_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885083 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module auto_start_0" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module auto_start_0" 0 0 "Shell" 0 -1 1495676885083 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding clk_0 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1495676885084 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1495676885085 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding clock_sel \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding clock_sel \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885085 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module clock_sel" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module clock_sel" 0 0 "Shell" 0 -1 1495676885086 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding credit_error_rx \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding credit_error_rx \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885087 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module credit_error_rx" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module credit_error_rx" 0 0 "Shell" 0 -1 1495676885087 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding credit_error_rx_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding credit_error_rx_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885088 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module credit_error_rx_0" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module credit_error_rx_0" 0 0 "Shell" 0 -1 1495676885089 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding data_en_to_w \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding data_en_to_w \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885089 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module data_en_to_w" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module data_en_to_w" 0 0 "Shell" 0 -1 1495676885090 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding data_en_to_w_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding data_en_to_w_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885092 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module data_en_to_w_0" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module data_en_to_w_0" 0 0 "Shell" 0 -1 1495676885092 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding data_rx_r \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding data_rx_r \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885093 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module data_rx_r" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module data_rx_r" 0 0 "Shell" 0 -1 1495676885093 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding data_rx_r_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding data_rx_r_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885094 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module data_rx_r_0" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module data_rx_r_0" 0 0 "Shell" 0 -1 1495676885094 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding data_rx_rd_en \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding data_rx_rd_en \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885095 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module data_rx_rd_en" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module data_rx_rd_en" 0 0 "Shell" 0 -1 1495676885095 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding data_rx_ready_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding data_rx_ready_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885095 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module data_rx_ready_0" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module data_rx_ready_0" 0 0 "Shell" 0 -1 1495676885095 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding data_tx_ready \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding data_tx_ready \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885096 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module data_tx_ready" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module data_tx_ready" 0 0 "Shell" 0 -1 1495676885096 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding data_tx_ready_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding data_tx_ready_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885097 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module data_tx_ready_0" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module data_tx_ready_0" 0 0 "Shell" 0 -1 1495676885097 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding data_tx_to_w \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding data_tx_to_w \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885097 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module data_tx_to_w" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module data_tx_to_w" 0 0 "Shell" 0 -1 1495676885098 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding data_tx_to_w_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding data_tx_to_w_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885098 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module data_tx_to_w_0" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module data_tx_to_w_0" 0 0 "Shell" 0 -1 1495676885098 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding fsm_info \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding fsm_info \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885099 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module fsm_info" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module fsm_info" 0 0 "Shell" 0 -1 1495676885099 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding fsm_info_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding fsm_info_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885099 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module fsm_info_0" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module fsm_info_0" 0 0 "Shell" 0 -1 1495676885100 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding hps_0 \[altera_hps 17.0\]" 0 0 "Shell" 0 -1 1495676885100 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1495676885104 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding led_fpga \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding led_fpga \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885115 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module led_fpga" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module led_fpga" 0 0 "Shell" 0 -1 1495676885116 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding link_disable \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding link_disable \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885116 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module link_disable" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module link_disable" 0 0 "Shell" 0 -1 1495676885116 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding link_disable_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding link_disable_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885117 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module link_disable_0" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module link_disable_0" 0 0 "Shell" 0 -1 1495676885117 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding link_start \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding link_start \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885118 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module link_start" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module link_start" 0 0 "Shell" 0 -1 1495676885118 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding link_start_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding link_start_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885118 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module link_start_0" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module link_start_0" 0 0 "Shell" 0 -1 1495676885118 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding pll_tx \[altera_pll 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding pll_tx \[altera_pll 17.0\]" 0 0 "Shell" 0 -1 1495676885119 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module pll_tx" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module pll_tx" 0 0 "Shell" 0 -1 1495676885120 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding send_fct_now \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding send_fct_now \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885123 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module send_fct_now" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module send_fct_now" 0 0 "Shell" 0 -1 1495676885123 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding send_fct_now_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding send_fct_now_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885124 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module send_fct_now_0" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module send_fct_now_0" 0 0 "Shell" 0 -1 1495676885124 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding timec_en_to_tx \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding timec_en_to_tx \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885125 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module timec_en_to_tx" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module timec_en_to_tx" 0 0 "Shell" 0 -1 1495676885125 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding timec_en_to_tx_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding timec_en_to_tx_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885126 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module timec_en_to_tx_0" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module timec_en_to_tx_0" 0 0 "Shell" 0 -1 1495676885126 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding timec_rx_r \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding timec_rx_r \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885127 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module timec_rx_r" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module timec_rx_r" 0 0 "Shell" 0 -1 1495676885127 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding timec_rx_r_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding timec_rx_r_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885127 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module timec_rx_r_0" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module timec_rx_r_0" 0 0 "Shell" 0 -1 1495676885128 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding timec_rx_ready \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding timec_rx_ready \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885128 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module timec_rx_ready" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module timec_rx_ready" 0 0 "Shell" 0 -1 1495676885128 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding timec_rx_ready_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding timec_rx_ready_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885129 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module timec_rx_ready_0" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module timec_rx_ready_0" 0 0 "Shell" 0 -1 1495676885129 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding timec_tx_ready \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding timec_tx_ready \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885129 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module timec_tx_ready" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module timec_tx_ready" 0 0 "Shell" 0 -1 1495676885129 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding timec_tx_ready_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding timec_tx_ready_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885130 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module timec_tx_ready_0" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module timec_tx_ready_0" 0 0 "Shell" 0 -1 1495676885130 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding timec_tx_to_w \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding timec_tx_to_w \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885130 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module timec_tx_to_w" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module timec_tx_to_w" 0 0 "Shell" 0 -1 1495676885131 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Adding timec_tx_to_w_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Adding timec_tx_to_w_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495676885131 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing module timec_tx_to_w_0" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing module timec_tx_to_w_0" 0 0 "Shell" 0 -1 1495676885131 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Building connections" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Building connections" 0 0 "Shell" 0 -1 1495676885131 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Parameterizing connections" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1495676885134 ""}
{ "Info" "" "" "2017.05.24.22:48:05 Info: Validating" {  } {  } 0 0 "2017.05.24.22:48:05 Info: Validating" 0 0 "Shell" 0 -1 1495676885135 ""}
{ "Info" "" "" "2017.05.24.22:48:11 Info: Done reading input file" {  } {  } 0 0 "2017.05.24.22:48:11 Info: Done reading input file" 0 0 "Shell" 0 -1 1495676891047 ""}
{ "Info" "" "" "2017.05.24.22:48:13 Info: spw_ulight_nofifo.MONITOR_A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:13 Info: spw_ulight_nofifo.MONITOR_A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676893169 ""}
{ "Info" "" "" "2017.05.24.22:48:13 Info: spw_ulight_nofifo.MONITOR_B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:13 Info: spw_ulight_nofifo.MONITOR_B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676893169 ""}
{ "Info" "" "" "2017.05.24.22:48:13 Info: spw_ulight_nofifo.data_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:13 Info: spw_ulight_nofifo.data_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676893169 ""}
{ "Info" "" "" "2017.05.24.22:48:13 Info: spw_ulight_nofifo.data_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:13 Info: spw_ulight_nofifo.data_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676893170 ""}
{ "Info" "" "" "2017.05.24.22:48:13 Info: spw_ulight_nofifo.data_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:13 Info: spw_ulight_nofifo.data_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676893170 ""}
{ "Info" "" "" "2017.05.24.22:48:13 Info: spw_ulight_nofifo.data_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:13 Info: spw_ulight_nofifo.data_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676893170 ""}
{ "Info" "" "" "2017.05.24.22:48:13 Info: spw_ulight_nofifo.data_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:13 Info: spw_ulight_nofifo.data_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676893170 ""}
{ "Info" "" "" "2017.05.24.22:48:13 Info: spw_ulight_nofifo.fsm_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:13 Info: spw_ulight_nofifo.fsm_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676893170 ""}
{ "Info" "" "" "2017.05.24.22:48:13 Info: spw_ulight_nofifo.fsm_info_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:13 Info: spw_ulight_nofifo.fsm_info_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676893170 ""}
{ "Info" "" "" "2017.05.24.22:48:13 Info: spw_ulight_nofifo.hps_0: HPS Main PLL counter settings: n = 0  m = 36" {  } {  } 0 0 "2017.05.24.22:48:13 Info: spw_ulight_nofifo.hps_0: HPS Main PLL counter settings: n = 0  m = 36" 0 0 "Shell" 0 -1 1495676893170 ""}
{ "Info" "" "" "2017.05.24.22:48:13 Info: spw_ulight_nofifo.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19" {  } {  } 0 0 "2017.05.24.22:48:13 Info: spw_ulight_nofifo.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19" 0 0 "Shell" 0 -1 1495676893170 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.05.24.22:48:13 Warning: spw_ulight_nofifo.hps_0: \"Configuration" {  } {  } 0 0 "2017.05.24.22:48:13 Warning: spw_ulight_nofifo.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1495676893170 ""}
{ "Warning" "" "" "2017.05.24.22:48:13 Warning: spw_ulight_nofifo.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.05.24.22:48:13 Warning: spw_ulight_nofifo.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1495676893170 ""}
{ "Warning" "" "" "2017.05.24.22:48:13 Warning: spw_ulight_nofifo.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 0 "2017.05.24.22:48:13 Warning: spw_ulight_nofifo.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" 0 0 "Shell" 0 -1 1495676893171 ""}
{ "Warning" "" "" "2017.05.24.22:48:13 Warning: spw_ulight_nofifo.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 0 "2017.05.24.22:48:13 Warning: spw_ulight_nofifo.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" 0 0 "Shell" 0 -1 1495676893171 ""}
{ "Info" "" "" "2017.05.24.22:48:13 Info: spw_ulight_nofifo.pll_tx: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2017.05.24.22:48:13 Info: spw_ulight_nofifo.pll_tx: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1495676893174 ""}
{ "Warning" "" "" "2017.05.24.22:48:13 Warning: spw_ulight_nofifo.pll_tx: 'refclk1' is not the same frequency as 'refclk'. You must run Timequest at both frequencies to ensure timing closure" {  } {  } 0 0 "2017.05.24.22:48:13 Warning: spw_ulight_nofifo.pll_tx: 'refclk1' is not the same frequency as 'refclk'. You must run Timequest at both frequencies to ensure timing closure" 0 0 "Shell" 0 -1 1495676893174 ""}
{ "Warning" "" "" "2017.05.24.22:48:13 Warning: spw_ulight_nofifo.pll_tx: The period difference between refclk and refclk1 is greater than 20%, automatic clock loss detection will not work" {  } {  } 0 0 "2017.05.24.22:48:13 Warning: spw_ulight_nofifo.pll_tx: The period difference between refclk and refclk1 is greater than 20%, automatic clock loss detection will not work" 0 0 "Shell" 0 -1 1495676893174 ""}
{ "Info" "" "" "2017.05.24.22:48:13 Info: spw_ulight_nofifo.pll_tx: Able to implement PLL with user settings" {  } {  } 0 0 "2017.05.24.22:48:13 Info: spw_ulight_nofifo.pll_tx: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1495676893174 ""}
{ "Warning" "" "" "2017.05.24.22:48:13 Warning: spw_ulight_nofifo.pll_tx.refclk1: Signal refclk1 has unknown type refclk1" {  } {  } 0 0 "2017.05.24.22:48:13 Warning: spw_ulight_nofifo.pll_tx.refclk1: Signal refclk1 has unknown type refclk1" 0 0 "Shell" 0 -1 1495676893175 ""}
{ "Info" "" "" "2017.05.24.22:48:13 Info: spw_ulight_nofifo.timec_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:13 Info: spw_ulight_nofifo.timec_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676893175 ""}
{ "Info" "" "" "2017.05.24.22:48:13 Info: spw_ulight_nofifo.timec_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:13 Info: spw_ulight_nofifo.timec_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676893175 ""}
{ "Info" "" "" "2017.05.24.22:48:13 Info: spw_ulight_nofifo.timec_rx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:13 Info: spw_ulight_nofifo.timec_rx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676893176 ""}
{ "Info" "" "" "2017.05.24.22:48:13 Info: spw_ulight_nofifo.timec_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:13 Info: spw_ulight_nofifo.timec_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676893176 ""}
{ "Info" "" "" "2017.05.24.22:48:13 Info: spw_ulight_nofifo.timec_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:13 Info: spw_ulight_nofifo.timec_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676893177 ""}
{ "Info" "" "" "2017.05.24.22:48:13 Info: spw_ulight_nofifo.timec_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.05.24.22:48:13 Info: spw_ulight_nofifo.timec_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1495676893179 ""}
{ "Warning" "" "" "2017.05.24.22:48:13 Warning: spw_ulight_nofifo.hps_0: hps_0.memory must be exported, or connected to a matching conduit." {  } {  } 0 0 "2017.05.24.22:48:13 Warning: spw_ulight_nofifo.hps_0: hps_0.memory must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1495676893181 ""}
{ "Info" "" "" "2017.05.24.22:48:16 Info: spw_ulight_nofifo: Generating spw_ulight_nofifo \"spw_ulight_nofifo\" for QUARTUS_SYNTH" {  } {  } 0 0 "2017.05.24.22:48:16 Info: spw_ulight_nofifo: Generating spw_ulight_nofifo \"spw_ulight_nofifo\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1495676896452 ""}
{ "Warning" "" "" "2017.05.24.22:48:28 Warning: spw_ulight_nofifo: \"No matching role found for clk_0:clk:clk_out (clk)\"" {  } {  } 0 0 "2017.05.24.22:48:28 Warning: spw_ulight_nofifo: \"No matching role found for clk_0:clk:clk_out (clk)\"" 0 0 "Shell" 0 -1 1495676908694 ""}
{ "Warning" "" "" "2017.05.24.22:48:28 Warning: spw_ulight_nofifo: \"No matching role found for pll_tx:refclk1:refclk1 (refclk1)\"" {  } {  } 0 0 "2017.05.24.22:48:28 Warning: spw_ulight_nofifo: \"No matching role found for pll_tx:refclk1:refclk1 (refclk1)\"" 0 0 "Shell" 0 -1 1495676908695 ""}
{ "Info" "" "" "2017.05.24.22:48:33 Info: MONITOR_A: Starting RTL generation for module 'spw_ulight_nofifo_MONITOR_A'" {  } {  } 0 0 "2017.05.24.22:48:33 Info: MONITOR_A: Starting RTL generation for module 'spw_ulight_nofifo_MONITOR_A'" 0 0 "Shell" 0 -1 1495676913475 ""}
{ "Info" "spw_ulight_nofifo_MONITOR_A_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.24.22:48:33 Info: MONITOR_A:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_MONITOR_A --dir=/tmp/alt7311_1370357107374289294.dir/0029_MONITOR_A_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0029_MONITOR_A_gen/" {  } {  } 0 0 "2017.05.24.22:48:33 Info: MONITOR_A:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_MONITOR_A --dir=/tmp/alt7311_1370357107374289294.dir/0029_MONITOR_A_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0029_MONITOR_A_gen/" 0 0 "Shell" 0 -1 1495676913475 ""}
{ "Info" "" "" "2017.05.24.22:48:33 Info: MONITOR_A: Done RTL generation for module 'spw_ulight_nofifo_MONITOR_A'" {  } {  } 0 0 "2017.05.24.22:48:33 Info: MONITOR_A: Done RTL generation for module 'spw_ulight_nofifo_MONITOR_A'" 0 0 "Shell" 0 -1 1495676913627 ""}
{ "Info" "" "" "2017.05.24.22:48:33 Info: MONITOR_A: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"MONITOR_A\"" {  } {  } 0 0 "2017.05.24.22:48:33 Info: MONITOR_A: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"MONITOR_A\"" 0 0 "Shell" 0 -1 1495676913628 ""}
{ "Info" "" "" "2017.05.24.22:48:33 Info: auto_start: Starting RTL generation for module 'spw_ulight_nofifo_auto_start'" {  } {  } 0 0 "2017.05.24.22:48:33 Info: auto_start: Starting RTL generation for module 'spw_ulight_nofifo_auto_start'" 0 0 "Shell" 0 -1 1495676913677 ""}
{ "Info" "spw_ulight_nofifo_auto_start_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.24.22:48:33 Info: auto_start:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_auto_start --dir=/tmp/alt7311_1370357107374289294.dir/0030_auto_start_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0030_auto_start_gen/" {  } {  } 0 0 "2017.05.24.22:48:33 Info: auto_start:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_auto_start --dir=/tmp/alt7311_1370357107374289294.dir/0030_auto_start_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0030_auto_start_gen/" 0 0 "Shell" 0 -1 1495676913678 ""}
{ "Info" "" "" "2017.05.24.22:48:33 Info: auto_start: Done RTL generation for module 'spw_ulight_nofifo_auto_start'" {  } {  } 0 0 "2017.05.24.22:48:33 Info: auto_start: Done RTL generation for module 'spw_ulight_nofifo_auto_start'" 0 0 "Shell" 0 -1 1495676913793 ""}
{ "Info" "" "" "2017.05.24.22:48:33 Info: auto_start: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"auto_start\"" {  } {  } 0 0 "2017.05.24.22:48:33 Info: auto_start: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"auto_start\"" 0 0 "Shell" 0 -1 1495676913794 ""}
{ "Info" "" "" "2017.05.24.22:48:33 Info: clock_sel: Starting RTL generation for module 'spw_ulight_nofifo_clock_sel'" {  } {  } 0 0 "2017.05.24.22:48:33 Info: clock_sel: Starting RTL generation for module 'spw_ulight_nofifo_clock_sel'" 0 0 "Shell" 0 -1 1495676913865 ""}
{ "Info" "spw_ulight_nofifo_clock_sel_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.24.22:48:33 Info: clock_sel:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_clock_sel --dir=/tmp/alt7311_1370357107374289294.dir/0031_clock_sel_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0031_clock_sel_gen/" {  } {  } 0 0 "2017.05.24.22:48:33 Info: clock_sel:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_clock_sel --dir=/tmp/alt7311_1370357107374289294.dir/0031_clock_sel_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0031_clock_sel_gen/" 0 0 "Shell" 0 -1 1495676913865 ""}
{ "Info" "" "" "2017.05.24.22:48:33 Info: clock_sel: Done RTL generation for module 'spw_ulight_nofifo_clock_sel'" {  } {  } 0 0 "2017.05.24.22:48:33 Info: clock_sel: Done RTL generation for module 'spw_ulight_nofifo_clock_sel'" 0 0 "Shell" 0 -1 1495676913980 ""}
{ "Info" "" "" "2017.05.24.22:48:33 Info: clock_sel: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"clock_sel\"" {  } {  } 0 0 "2017.05.24.22:48:33 Info: clock_sel: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"clock_sel\"" 0 0 "Shell" 0 -1 1495676913981 ""}
{ "Info" "" "" "2017.05.24.22:48:34 Info: data_rx_r: Starting RTL generation for module 'spw_ulight_nofifo_data_rx_r'" {  } {  } 0 0 "2017.05.24.22:48:34 Info: data_rx_r: Starting RTL generation for module 'spw_ulight_nofifo_data_rx_r'" 0 0 "Shell" 0 -1 1495676914026 ""}
{ "Info" "spw_ulight_nofifo_data_rx_r_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.24.22:48:34 Info: data_rx_r:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_rx_r --dir=/tmp/alt7311_1370357107374289294.dir/0032_data_rx_r_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0032_data_rx_r_gen/" {  } {  } 0 0 "2017.05.24.22:48:34 Info: data_rx_r:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_rx_r --dir=/tmp/alt7311_1370357107374289294.dir/0032_data_rx_r_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0032_data_rx_r_gen/" 0 0 "Shell" 0 -1 1495676914026 ""}
{ "Info" "" "" "2017.05.24.22:48:34 Info: data_rx_r: Done RTL generation for module 'spw_ulight_nofifo_data_rx_r'" {  } {  } 0 0 "2017.05.24.22:48:34 Info: data_rx_r: Done RTL generation for module 'spw_ulight_nofifo_data_rx_r'" 0 0 "Shell" 0 -1 1495676914145 ""}
{ "Info" "" "" "2017.05.24.22:48:34 Info: data_rx_r: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"data_rx_r\"" {  } {  } 0 0 "2017.05.24.22:48:34 Info: data_rx_r: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"data_rx_r\"" 0 0 "Shell" 0 -1 1495676914146 ""}
{ "Info" "" "" "2017.05.24.22:48:34 Info: data_rx_ready_0: Starting RTL generation for module 'spw_ulight_nofifo_data_rx_ready_0'" {  } {  } 0 0 "2017.05.24.22:48:34 Info: data_rx_ready_0: Starting RTL generation for module 'spw_ulight_nofifo_data_rx_ready_0'" 0 0 "Shell" 0 -1 1495676914264 ""}
{ "Info" "spw_ulight_nofifo_data_rx_ready_0_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.24.22:48:34 Info: data_rx_ready_0:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_rx_ready_0 --dir=/tmp/alt7311_1370357107374289294.dir/0033_data_rx_ready_0_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0033_data_rx_ready_0_gen/" {  } {  } 0 0 "2017.05.24.22:48:34 Info: data_rx_ready_0:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_rx_ready_0 --dir=/tmp/alt7311_1370357107374289294.dir/0033_data_rx_ready_0_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0033_data_rx_ready_0_gen/" 0 0 "Shell" 0 -1 1495676914264 ""}
{ "Info" "" "" "2017.05.24.22:48:34 Info: data_rx_ready_0: Done RTL generation for module 'spw_ulight_nofifo_data_rx_ready_0'" {  } {  } 0 0 "2017.05.24.22:48:34 Info: data_rx_ready_0: Done RTL generation for module 'spw_ulight_nofifo_data_rx_ready_0'" 0 0 "Shell" 0 -1 1495676914372 ""}
{ "Info" "" "" "2017.05.24.22:48:34 Info: data_rx_ready_0: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"data_rx_ready_0\"" {  } {  } 0 0 "2017.05.24.22:48:34 Info: data_rx_ready_0: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"data_rx_ready_0\"" 0 0 "Shell" 0 -1 1495676914373 ""}
{ "Info" "" "" "2017.05.24.22:48:34 Info: data_tx_to_w: Starting RTL generation for module 'spw_ulight_nofifo_data_tx_to_w'" {  } {  } 0 0 "2017.05.24.22:48:34 Info: data_tx_to_w: Starting RTL generation for module 'spw_ulight_nofifo_data_tx_to_w'" 0 0 "Shell" 0 -1 1495676914454 ""}
{ "Info" "spw_ulight_nofifo_data_tx_to_w_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.24.22:48:34 Info: data_tx_to_w:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_tx_to_w --dir=/tmp/alt7311_1370357107374289294.dir/0034_data_tx_to_w_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0034_data_tx_to_w_gen/" {  } {  } 0 0 "2017.05.24.22:48:34 Info: data_tx_to_w:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_tx_to_w --dir=/tmp/alt7311_1370357107374289294.dir/0034_data_tx_to_w_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0034_data_tx_to_w_gen/" 0 0 "Shell" 0 -1 1495676914454 ""}
{ "Info" "" "" "2017.05.24.22:48:34 Info: data_tx_to_w: Done RTL generation for module 'spw_ulight_nofifo_data_tx_to_w'" {  } {  } 0 0 "2017.05.24.22:48:34 Info: data_tx_to_w: Done RTL generation for module 'spw_ulight_nofifo_data_tx_to_w'" 0 0 "Shell" 0 -1 1495676914567 ""}
{ "Info" "" "" "2017.05.24.22:48:34 Info: data_tx_to_w: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"data_tx_to_w\"" {  } {  } 0 0 "2017.05.24.22:48:34 Info: data_tx_to_w: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"data_tx_to_w\"" 0 0 "Shell" 0 -1 1495676914568 ""}
{ "Info" "" "" "2017.05.24.22:48:34 Info: fsm_info: Starting RTL generation for module 'spw_ulight_nofifo_fsm_info'" {  } {  } 0 0 "2017.05.24.22:48:34 Info: fsm_info: Starting RTL generation for module 'spw_ulight_nofifo_fsm_info'" 0 0 "Shell" 0 -1 1495676914637 ""}
{ "Info" "spw_ulight_nofifo_fsm_info_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.24.22:48:34 Info: fsm_info:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_fsm_info --dir=/tmp/alt7311_1370357107374289294.dir/0035_fsm_info_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0035_fsm_info_gen/" {  } {  } 0 0 "2017.05.24.22:48:34 Info: fsm_info:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_fsm_info --dir=/tmp/alt7311_1370357107374289294.dir/0035_fsm_info_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0035_fsm_info_gen/" 0 0 "Shell" 0 -1 1495676914637 ""}
{ "Info" "" "" "2017.05.24.22:48:34 Info: fsm_info: Done RTL generation for module 'spw_ulight_nofifo_fsm_info'" {  } {  } 0 0 "2017.05.24.22:48:34 Info: fsm_info: Done RTL generation for module 'spw_ulight_nofifo_fsm_info'" 0 0 "Shell" 0 -1 1495676914748 ""}
{ "Info" "" "" "2017.05.24.22:48:34 Info: fsm_info: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"fsm_info\"" {  } {  } 0 0 "2017.05.24.22:48:34 Info: fsm_info: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"fsm_info\"" 0 0 "Shell" 0 -1 1495676914749 ""}
{ "Info" "" "" "2017.05.24.22:48:34 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2017.05.24.22:48:34 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1495676914750 ""}
{ "Info" "" "" "2017.05.24.22:48:35 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 36" {  } {  } 0 0 "2017.05.24.22:48:35 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 36" 0 0 "Shell" 0 -1 1495676915446 ""}
{ "Info" "" "" "2017.05.24.22:48:35 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 19" {  } {  } 0 0 "2017.05.24.22:48:35 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 19" 0 0 "Shell" 0 -1 1495676915974 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.05.24.22:48:35 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2017.05.24.22:48:35 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1495676915977 ""}
{ "Warning" "" "" "2017.05.24.22:48:35 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.05.24.22:48:35 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1495676915978 ""}
{ "Warning" "" "" "2017.05.24.22:48:35 Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 0 "2017.05.24.22:48:35 Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" 0 0 "Shell" 0 -1 1495676915994 ""}
{ "Warning" "" "" "2017.05.24.22:48:36 Warning: hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 0 "2017.05.24.22:48:36 Warning: hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" 0 0 "Shell" 0 -1 1495676916084 ""}
{ "Info" "" "" "2017.05.24.22:48:36 Info: hps_0: \"spw_ulight_nofifo\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2017.05.24.22:48:36 Info: hps_0: \"spw_ulight_nofifo\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1495676916447 ""}
{ "Info" "" "" "2017.05.24.22:48:36 Info: led_fpga: Starting RTL generation for module 'spw_ulight_nofifo_led_fpga'" {  } {  } 0 0 "2017.05.24.22:48:36 Info: led_fpga: Starting RTL generation for module 'spw_ulight_nofifo_led_fpga'" 0 0 "Shell" 0 -1 1495676916511 ""}
{ "Info" "spw_ulight_nofifo_led_fpga_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.24.22:48:36 Info: led_fpga:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_led_fpga --dir=/tmp/alt7311_1370357107374289294.dir/0036_led_fpga_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0036_led_fpga_gen/" {  } {  } 0 0 "2017.05.24.22:48:36 Info: led_fpga:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_led_fpga --dir=/tmp/alt7311_1370357107374289294.dir/0036_led_fpga_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0036_led_fpga_gen/" 0 0 "Shell" 0 -1 1495676916511 ""}
{ "Info" "" "" "2017.05.24.22:48:36 Info: led_fpga: Done RTL generation for module 'spw_ulight_nofifo_led_fpga'" {  } {  } 0 0 "2017.05.24.22:48:36 Info: led_fpga: Done RTL generation for module 'spw_ulight_nofifo_led_fpga'" 0 0 "Shell" 0 -1 1495676916624 ""}
{ "Info" "" "" "2017.05.24.22:48:36 Info: led_fpga: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"led_fpga\"" {  } {  } 0 0 "2017.05.24.22:48:36 Info: led_fpga: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"led_fpga\"" 0 0 "Shell" 0 -1 1495676916625 ""}
{ "Info" "" "" "2017.05.24.22:48:36 Info: pll_tx: \"spw_ulight_nofifo\" instantiated altera_pll \"pll_tx\"" {  } {  } 0 0 "2017.05.24.22:48:36 Info: pll_tx: \"spw_ulight_nofifo\" instantiated altera_pll \"pll_tx\"" 0 0 "Shell" 0 -1 1495676916658 ""}
{ "Info" "" "" "2017.05.24.22:48:36 Info: timec_rx_r: Starting RTL generation for module 'spw_ulight_nofifo_timec_rx_r'" {  } {  } 0 0 "2017.05.24.22:48:36 Info: timec_rx_r: Starting RTL generation for module 'spw_ulight_nofifo_timec_rx_r'" 0 0 "Shell" 0 -1 1495676916777 ""}
{ "Info" "spw_ulight_nofifo_timec_rx_r_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.24.22:48:36 Info: timec_rx_r:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_timec_rx_r --dir=/tmp/alt7311_1370357107374289294.dir/0038_timec_rx_r_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0038_timec_rx_r_gen/" {  } {  } 0 0 "2017.05.24.22:48:36 Info: timec_rx_r:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_timec_rx_r --dir=/tmp/alt7311_1370357107374289294.dir/0038_timec_rx_r_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0038_timec_rx_r_gen/" 0 0 "Shell" 0 -1 1495676916777 ""}
{ "Info" "" "" "2017.05.24.22:48:36 Info: timec_rx_r: Done RTL generation for module 'spw_ulight_nofifo_timec_rx_r'" {  } {  } 0 0 "2017.05.24.22:48:36 Info: timec_rx_r: Done RTL generation for module 'spw_ulight_nofifo_timec_rx_r'" 0 0 "Shell" 0 -1 1495676916918 ""}
{ "Info" "" "" "2017.05.24.22:48:36 Info: timec_rx_r: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"timec_rx_r\"" {  } {  } 0 0 "2017.05.24.22:48:36 Info: timec_rx_r: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"timec_rx_r\"" 0 0 "Shell" 0 -1 1495676916919 ""}
{ "Info" "" "" "2017.05.24.22:48:36 Info: timec_tx_to_w: Starting RTL generation for module 'spw_ulight_nofifo_timec_tx_to_w'" {  } {  } 0 0 "2017.05.24.22:48:36 Info: timec_tx_to_w: Starting RTL generation for module 'spw_ulight_nofifo_timec_tx_to_w'" 0 0 "Shell" 0 -1 1495676916998 ""}
{ "Info" "spw_ulight_nofifo_timec_tx_to_w_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.24.22:48:36 Info: timec_tx_to_w:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_timec_tx_to_w --dir=/tmp/alt7311_1370357107374289294.dir/0039_timec_tx_to_w_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0039_timec_tx_to_w_gen/" {  } {  } 0 0 "2017.05.24.22:48:36 Info: timec_tx_to_w:   Generation command is \[exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_timec_tx_to_w --dir=/tmp/alt7311_1370357107374289294.dir/0039_timec_tx_to_w_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0039_timec_tx_to_w_gen/" 0 0 "Shell" 0 -1 1495676916998 ""}
{ "Info" "" "" "2017.05.24.22:48:37 Info: timec_tx_to_w: Done RTL generation for module 'spw_ulight_nofifo_timec_tx_to_w'" {  } {  } 0 0 "2017.05.24.22:48:37 Info: timec_tx_to_w: Done RTL generation for module 'spw_ulight_nofifo_timec_tx_to_w'" 0 0 "Shell" 0 -1 1495676917125 ""}
{ "Info" "" "" "2017.05.24.22:48:37 Info: timec_tx_to_w: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"timec_tx_to_w\"" {  } {  } 0 0 "2017.05.24.22:48:37 Info: timec_tx_to_w: \"spw_ulight_nofifo\" instantiated altera_avalon_pio \"timec_tx_to_w\"" 0 0 "Shell" 0 -1 1495676917126 ""}
{ "Info" "" "" "2017.05.24.22:48:39 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:39 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676919270 ""}
{ "Info" "" "" "2017.05.24.22:48:39 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:39 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676919316 ""}
{ "Info" "" "" "2017.05.24.22:48:39 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:39 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676919355 ""}
{ "Info" "" "" "2017.05.24.22:48:39 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:39 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676919394 ""}
{ "Info" "" "" "2017.05.24.22:48:39 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:39 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676919437 ""}
{ "Info" "" "" "2017.05.24.22:48:39 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:39 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676919471 ""}
{ "Info" "" "" "2017.05.24.22:48:39 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:39 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676919511 ""}
{ "Info" "" "" "2017.05.24.22:48:39 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:39 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676919564 ""}
{ "Info" "" "" "2017.05.24.22:48:39 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:39 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676919604 ""}
{ "Info" "" "" "2017.05.24.22:48:39 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:39 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676919640 ""}
{ "Info" "" "" "2017.05.24.22:48:39 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:39 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676919676 ""}
{ "Info" "" "" "2017.05.24.22:48:39 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:39 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676919717 ""}
{ "Info" "" "" "2017.05.24.22:48:39 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:39 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676919761 ""}
{ "Info" "" "" "2017.05.24.22:48:39 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:39 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676919821 ""}
{ "Info" "" "" "2017.05.24.22:48:39 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:39 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676919857 ""}
{ "Info" "" "" "2017.05.24.22:48:39 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:39 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676919917 ""}
{ "Info" "" "" "2017.05.24.22:48:39 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:39 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676919953 ""}
{ "Info" "" "" "2017.05.24.22:48:40 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:40 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676920002 ""}
{ "Info" "" "" "2017.05.24.22:48:40 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:40 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676920043 ""}
{ "Info" "" "" "2017.05.24.22:48:40 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:40 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676920084 ""}
{ "Info" "" "" "2017.05.24.22:48:40 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:40 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676920126 ""}
{ "Info" "" "" "2017.05.24.22:48:40 Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:40 Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676920163 ""}
{ "Info" "" "" "2017.05.24.22:48:40 Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:40 Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676920213 ""}
{ "Info" "" "" "2017.05.24.22:48:40 Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:40 Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676920260 ""}
{ "Info" "" "" "2017.05.24.22:48:40 Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:40 Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676920303 ""}
{ "Info" "" "" "2017.05.24.22:48:40 Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:40 Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676920343 ""}
{ "Info" "" "" "2017.05.24.22:48:40 Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:40 Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676920390 ""}
{ "Info" "" "" "2017.05.24.22:48:40 Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:40 Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676920430 ""}
{ "Info" "" "" "2017.05.24.22:48:40 Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:40 Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676920467 ""}
{ "Info" "" "" "2017.05.24.22:48:40 Info: avalon_st_adapter_029: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:40 Info: avalon_st_adapter_029: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676920512 ""}
{ "Info" "" "" "2017.05.24.22:48:40 Info: avalon_st_adapter_030: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:40 Info: avalon_st_adapter_030: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676920550 ""}
{ "Info" "" "" "2017.05.24.22:48:40 Info: avalon_st_adapter_031: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:40 Info: avalon_st_adapter_031: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676920618 ""}
{ "Info" "" "" "2017.05.24.22:48:40 Info: avalon_st_adapter_032: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:40 Info: avalon_st_adapter_032: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676920656 ""}
{ "Info" "" "" "2017.05.24.22:48:40 Info: avalon_st_adapter_033: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:40 Info: avalon_st_adapter_033: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676920696 ""}
{ "Info" "" "" "2017.05.24.22:48:40 Info: avalon_st_adapter_034: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:40 Info: avalon_st_adapter_034: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676920733 ""}
{ "Info" "" "" "2017.05.24.22:48:40 Info: avalon_st_adapter_035: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.24.22:48:40 Info: avalon_st_adapter_035: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495676920770 ""}
{ "Info" "" "" "2017.05.24.22:48:42 Info: mm_interconnect_0: \"spw_ulight_nofifo\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.05.24.22:48:42 Info: mm_interconnect_0: \"spw_ulight_nofifo\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1495676922746 ""}
{ "Info" "" "" "2017.05.24.22:48:42 Info: rst_controller: \"spw_ulight_nofifo\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.05.24.22:48:42 Info: rst_controller: \"spw_ulight_nofifo\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1495676922749 ""}
{ "Info" "" "" "2017.05.24.22:48:42 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2017.05.24.22:48:42 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1495676922818 ""}
{ "Info" "" "" "2017.05.24.22:48:42 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2017.05.24.22:48:42 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1495676922913 ""}
{ "Info" "" "" "2017.05.24.22:48:42 Info: led_fpga_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"led_fpga_s1_translator\"" {  } {  } 0 0 "2017.05.24.22:48:42 Info: led_fpga_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"led_fpga_s1_translator\"" 0 0 "Shell" 0 -1 1495676922914 ""}
{ "Info" "" "" "2017.05.24.22:48:42 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2017.05.24.22:48:42 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1495676922915 ""}
{ "Info" "" "" "2017.05.24.22:48:42 Info: led_fpga_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"led_fpga_s1_agent\"" {  } {  } 0 0 "2017.05.24.22:48:42 Info: led_fpga_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"led_fpga_s1_agent\"" 0 0 "Shell" 0 -1 1495676922917 ""}
{ "Info" "" "" "2017.05.24.22:48:42 Info: led_fpga_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"led_fpga_s1_agent_rsp_fifo\"" {  } {  } 0 0 "2017.05.24.22:48:42 Info: led_fpga_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"led_fpga_s1_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1495676922918 ""}
{ "Info" "" "" "2017.05.24.22:48:42 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.05.24.22:48:42 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1495676922928 ""}
{ "Info" "" "" "2017.05.24.22:48:42 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.05.24.22:48:42 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1495676922935 ""}
{ "Info" "" "" "2017.05.24.22:48:42 Info: hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\"" {  } {  } 0 0 "2017.05.24.22:48:42 Info: hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\"" 0 0 "Shell" 0 -1 1495676922937 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.05.24.22:48:42 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules" {  } {  } 0 0 "2017.05.24.22:48:42 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules" 0 0 "Shell" 0 -1 1495676922939 ""}
{ "Info" "" "" "2017.05.24.22:48:42 Info: led_fpga_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"led_fpga_s1_burst_adapter\"" {  } {  } 0 0 "2017.05.24.22:48:42 Info: led_fpga_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"led_fpga_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1495676922943 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.05.24.22:48:42 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules" {  } {  } 0 0 "2017.05.24.22:48:42 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules" 0 0 "Shell" 0 -1 1495676922944 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.05.24.22:48:42 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules" {  } {  } 0 0 "2017.05.24.22:48:42 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules" 0 0 "Shell" 0 -1 1495676922946 ""}
{ "Info" "" "" "2017.05.24.22:48:42 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.05.24.22:48:42 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1495676922949 ""}
{ "Info" "" "" "2017.05.24.22:48:42 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.05.24.22:48:42 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1495676922962 ""}
{ "Info" "" "" "2017.05.24.22:48:42 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.05.24.22:48:42 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1495676922967 ""}
{ "Info" "" "" "2017.05.24.22:48:42 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.05.24.22:48:42 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1495676922998 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.24.22:48:42 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules" {  } {  } 0 0 "2017.05.24.22:48:42 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules" 0 0 "Shell" 0 -1 1495676922999 ""}
{ "Info" "" "" "2017.05.24.22:48:43 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.05.24.22:48:43 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1495676923036 ""}
{ "Info" "" "" "2017.05.24.22:49:26 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2017.05.24.22:49:26 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1495676966089 ""}
{ "Info" "" "" "2017.05.24.22:49:26 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.05.24.22:49:26 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1495676966122 ""}
{ "Info" "" "" "2017.05.24.22:49:26 Info: spw_ulight_nofifo: Done \"spw_ulight_nofifo\" with 32 modules, 89 files" {  } {  } 0 0 "2017.05.24.22:49:26 Info: spw_ulight_nofifo: Done \"spw_ulight_nofifo\" with 32 modules, 89 files" 0 0 "Shell" 0 -1 1495676966123 ""}
{ "Info" "" "" "2017.05.24.22:49:27 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.05.24.22:49:27 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1495676967740 ""}
{ "Info" "" "" "2017.05.24.22:49:27 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2017.05.24.22:49:27 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1495676967740 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys spw_ulight_nofifo.qsys " "Completed upgrading IP component Qsys with file \"spw_ulight_nofifo.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1495676968159 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/felipe/intelFPGA/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/felipe/intelFPGA/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1495676977805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 36 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1062 " "Peak virtual memory: 1062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495676977805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 22:49:37 2017 " "Processing ended: Wed May 24 22:49:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495676977805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:21 " "Elapsed time: 00:04:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495676977805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:04 " "Total CPU time (on all processors): 00:08:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495676977805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1495676977805 ""}
