{
  "design": {
    "design_info": {
      "boundary_crc": "0xF5AC1868129F7E95",
      "device": "xc7a35ticsg324-1L",
      "name": "vio_a",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "vio_0": ""
    },
    "ports": {
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "vio_a_clk_100MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "probe_in0_0": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "probe_out0_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "probe_out1_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "probe_out2_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "vio_a_vio_0_0",
        "xci_path": "ip/vio_a_vio_0_0/vio_a_vio_0_0.xci",
        "inst_hier_path": "vio_0",
        "parameters": {
          "C_NUM_PROBE_OUT": {
            "value": "3"
          }
        }
      }
    },
    "nets": {
      "clk_100MHz_1": {
        "ports": [
          "clk_100MHz",
          "vio_0/clk"
        ]
      },
      "probe_in0_0_1": {
        "ports": [
          "probe_in0_0",
          "vio_0/probe_in0"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "probe_out0_0"
        ]
      },
      "vio_0_probe_out1": {
        "ports": [
          "vio_0/probe_out1",
          "probe_out1_0"
        ]
      },
      "vio_0_probe_out2": {
        "ports": [
          "vio_0/probe_out2",
          "probe_out2_0"
        ]
      }
    }
  }
}