{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 11:50:46 2020 " "Info: Processing started: Sun Nov 08 11:50:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab_4 -c lab_4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab_4 -c lab_4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/main.bdf" { { 192 -224 -56 208 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register cu:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|safe_q\[0\] cu:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|safe_q\[1\] 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"cu:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|safe_q\[0\]\" and destination register \"cu:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns + Longest register register " "Info: + Longest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cu:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|safe_q\[0\] 1 REG LCFF_X21_Y26_N1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y26_N1; Fanout = 16; REG Node = 'cu:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_noi.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/db/cntr_noi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns cu:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X21_Y26_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X21_Y26_N0; Fanout = 1; COMB Node = 'cu:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_noi.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/db/cntr_noi.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.583 ns cu:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|counter_comb_bita1 3 COMB LCCOMB_X21_Y26_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X21_Y26_N2; Fanout = 1; COMB Node = 'cu:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|counter_comb_bita1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0~COUT cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_noi.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/db/cntr_noi.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.680 ns cu:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|safe_q\[1\] 4 REG LCFF_X21_Y26_N3 3 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X21_Y26_N3; Fanout = 3; REG Node = 'cu:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1 cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_noi.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/db/cntr_noi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 100.00 % ) " "Info: Total cell delay = 0.680 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0~COUT cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1 cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] {} cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0~COUT {} cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1 {} cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.490 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/main.bdf" { { 192 -224 -56 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/main.bdf" { { 192 -224 -56 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns cu:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|safe_q\[1\] 3 REG LCFF_X21_Y26_N3 3 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X21_Y26_N3; Fanout = 3; REG Node = 'cu:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_noi.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/db/cntr_noi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.490 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/main.bdf" { { 192 -224 -56 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/main.bdf" { { 192 -224 -56 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns cu:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|safe_q\[0\] 3 REG LCFF_X21_Y26_N1 16 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X21_Y26_N1; Fanout = 16; REG Node = 'cu:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_noi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_noi.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/db/cntr_noi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_noi.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/db/cntr_noi.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_noi.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/db/cntr_noi.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0~COUT cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1 cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] {} cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita0~COUT {} cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|counter_comb_bita1 {} cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { cu:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_noi.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/db/cntr_noi.tdf" 91 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Data\[6\] rom:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fj71:auto_generated\|ram_block1a0~porta_address_reg0 7.145 ns memory " "Info: tco from clock \"clk\" to destination pin \"Data\[6\]\" through memory \"rom:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fj71:auto_generated\|ram_block1a0~porta_address_reg0\" is 7.145 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.342 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/main.bdf" { { 192 -224 -56 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/main.bdf" { { 192 -224 -56 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.458 ns) 2.342 ns rom:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fj71:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M512_X36_Y25 12 " "Info: 3: + IC(0.687 ns) + CELL(0.458 ns) = 2.342 ns; Loc. = M512_X36_Y25; Fanout = 12; MEM Node = 'rom:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fj71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { clk~clkctrl rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_fj71.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/db/altsyncram_fj71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.02 % ) " "Info: Total cell delay = 1.312 ns ( 56.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.030 ns ( 43.98 % ) " "Info: Total interconnect delay = 1.030 ns ( 43.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { clk clk~clkctrl rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { clk {} clk~combout {} clk~clkctrl {} rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.687ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_fj71.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/db/altsyncram_fj71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.663 ns + Longest memory pin " "Info: + Longest memory to pin delay is 4.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rom:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fj71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M512_X36_Y25 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X36_Y25; Fanout = 12; MEM Node = 'rom:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fj71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_fj71.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/db/altsyncram_fj71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.793 ns) 1.793 ns rom:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fj71:auto_generated\|q_a\[6\] 2 MEM M512_X36_Y25 1 " "Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M512_X36_Y25; Fanout = 1; MEM Node = 'rom:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fj71:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a0~porta_address_reg0 rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_fj71.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/db/altsyncram_fj71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(1.982 ns) 4.663 ns Data\[6\] 3 PIN PIN_C7 0 " "Info: 3: + IC(0.888 ns) + CELL(1.982 ns) = 4.663 ns; Loc. = PIN_C7; Fanout = 0; PIN Node = 'Data\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.870 ns" { rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[6] Data[6] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/main.bdf" { { 8 448 624 24 "Data\[11..0\]" "" } { 0 384 448 16 "Data\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.775 ns ( 80.96 % ) " "Info: Total cell delay = 3.775 ns ( 80.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 19.04 % ) " "Info: Total interconnect delay = 0.888 ns ( 19.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.663 ns" { rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a0~porta_address_reg0 rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[6] Data[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.663 ns" { rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a0~porta_address_reg0 {} rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[6] {} Data[6] {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.793ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { clk clk~clkctrl rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { clk {} clk~combout {} clk~clkctrl {} rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.687ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.663 ns" { rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a0~porta_address_reg0 rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[6] Data[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.663 ns" { rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|ram_block1a0~porta_address_reg0 {} rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fj71:auto_generated|q_a[6] {} Data[6] {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.793ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk Control\[0\] 6.612 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"Control\[0\]\" is 6.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/main.bdf" { { 192 -224 -56 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.614 ns) + CELL(2.144 ns) 6.612 ns Control\[0\] 2 PIN PIN_N21 0 " "Info: 2: + IC(3.614 ns) + CELL(2.144 ns) = 6.612 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'Control\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.758 ns" { clk Control[0] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_4/main.bdf" { { -40 448 624 -24 "Control\[7..0\]" "" } { -48 352 448 -32 "Control\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.998 ns ( 45.34 % ) " "Info: Total cell delay = 2.998 ns ( 45.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.614 ns ( 54.66 % ) " "Info: Total interconnect delay = 3.614 ns ( 54.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.612 ns" { clk Control[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.612 ns" { clk {} clk~combout {} Control[0] {} } { 0.000ns 0.000ns 3.614ns } { 0.000ns 0.854ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 11:50:47 2020 " "Info: Processing ended: Sun Nov 08 11:50:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
