# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9074 \
    name bucket_sizes_2915_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_2915_out \
    op interface \
    ports { bucket_sizes_2915_out { O 32 vector } bucket_sizes_2915_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9075 \
    name bucket_sizes_2914_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_2914_out \
    op interface \
    ports { bucket_sizes_2914_out { O 32 vector } bucket_sizes_2914_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9076 \
    name bucket_sizes_2913_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_2913_out \
    op interface \
    ports { bucket_sizes_2913_out { O 32 vector } bucket_sizes_2913_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9077 \
    name bucket_sizes_2912_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_2912_out \
    op interface \
    ports { bucket_sizes_2912_out { O 32 vector } bucket_sizes_2912_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9078 \
    name bucket_sizes_2911_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_2911_out \
    op interface \
    ports { bucket_sizes_2911_out { O 32 vector } bucket_sizes_2911_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9079 \
    name bucket_sizes_2910_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_2910_out \
    op interface \
    ports { bucket_sizes_2910_out { O 32 vector } bucket_sizes_2910_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9080 \
    name bucket_sizes_2909_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_2909_out \
    op interface \
    ports { bucket_sizes_2909_out { O 32 vector } bucket_sizes_2909_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9081 \
    name bucket_sizes_2908_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_2908_out \
    op interface \
    ports { bucket_sizes_2908_out { O 32 vector } bucket_sizes_2908_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9082 \
    name bucket_sizes_2907_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_2907_out \
    op interface \
    ports { bucket_sizes_2907_out { O 32 vector } bucket_sizes_2907_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9083 \
    name bucket_sizes_2906_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_2906_out \
    op interface \
    ports { bucket_sizes_2906_out { O 32 vector } bucket_sizes_2906_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9084 \
    name bucket_sizes_2905_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_2905_out \
    op interface \
    ports { bucket_sizes_2905_out { O 32 vector } bucket_sizes_2905_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9085 \
    name bucket_sizes_2904_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_2904_out \
    op interface \
    ports { bucket_sizes_2904_out { O 32 vector } bucket_sizes_2904_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9086 \
    name bucket_sizes_2903_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_2903_out \
    op interface \
    ports { bucket_sizes_2903_out { O 32 vector } bucket_sizes_2903_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9087 \
    name bucket_sizes_2902_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_2902_out \
    op interface \
    ports { bucket_sizes_2902_out { O 32 vector } bucket_sizes_2902_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9088 \
    name bucket_sizes_2901_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_2901_out \
    op interface \
    ports { bucket_sizes_2901_out { O 32 vector } bucket_sizes_2901_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9089 \
    name bucket_sizes_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_bucket_sizes_out \
    op interface \
    ports { bucket_sizes_out { O 32 vector } bucket_sizes_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName multi_radix_hex_loser_flow_control_loop_pipe_sequential_init_U
set CompName multi_radix_hex_loser_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix multi_radix_hex_loser_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


