FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Author: Kevin Wells <kevin.wells@nxp.com>
 *
/* bench 3344.2.0 9ab3772a5b5a */
/* bench 3344.2.1 28a8e664fbdf */
/* bench 3344.2.2 d39850d9533e */
/* bench 3344.2.3 9733d249f761 */
/* bench 3344.2.4 2778206cfd16 */
/* bench 3344.2.5 3e04c8805b50 */
/* bench 3344.2.6 e17f488e6846 */
/* bench 3344.2.7 3a25bcebc0ef */
/* bench 3344.2.8 ba034875d2a0 */
 * Copyright (C) 2010 NXP Semiconductors
 */

#ifndef __SOC_LPC32XX_MISC_H
#define __SOC_LPC32XX_MISC_H

#include <linux/types.h>
#include <linux/phy.h>

#ifdef CONFIG_ARCH_LPC32XX
extern u32 lpc32xx_return_iram(void __iomem **mapbase, dma_addr_t *dmaaddr);
extern void lpc32xx_set_phy_interface_mode(phy_interface_t mode);
extern void lpc32xx_loopback_set(resource_size_t mapbase, int state);
#else
static inline u32 lpc32xx_return_iram(void __iomem **mapbase, dma_addr_t *dmaaddr)
{
	*mapbase = NULL;
	*dmaaddr = 0;
	return 0;
}
static inline void lpc32xx_set_phy_interface_mode(phy_interface_t mode)
{
}
static inline void lpc32xx_loopback_set(resource_size_t mapbase, int state)
{
}
/* bench 22515.3.0 84e823c9e73e */
/* bench 22515.3.1 b843f5c01e78 */
/* bench 22515.3.2 e20dbfcfbf72 */
/* bench 22515.3.3 dcb057ad806e */
/* bench 22515.3.4 0f50c226a2bb */
/* bench 22515.3.5 e2740ecfe878 */
/* bench 22515.3.6 10ba1315f929 */
#endif

#endif  /* __SOC_LPC32XX_MISC_H */
/* bench 17721.2.0 95c75670517d */
/* bench 17721.2.1 a3b50760fc4d */
/* bench 17721.2.2 e109c52d1419 */
/* bench 17721.2.3 9a9aca5f7403 */
/* bench 17721.2.4 109fbffcf2d0 */
/* bench 17721.2.5 34e44e64957d */
/* bench 17721.2.6 c378c6f2849d */
/* bench 17721.2.7 45d65d145d91 */
/* bench 17721.2.8 1c23a5fc1bcf */
/* bench 17721.2.9 f55ea2efbf65 */
/* bench 17721.2.10 9efab7301c9e */
/* bench 17721.2.11 29dcb0f50215 */
/* bench 17721.2.12 98e8e3e218dc */
/* bench 17721.2.13 5692e7359030 */
/* bench 17721.2.14 f5807f542ef9 */
/* bench 17721.2.15 ae62e0ebd531 */
