// Seed: 3277578362
module module_0 (
    input wire id_0,
    input wor  id_1
);
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wand id_3,
    input tri0 id_4,
    input wand id_5,
    input tri id_6,
    input wire id_7,
    output logic id_8,
    input tri0 id_9,
    output supply0 id_10,
    output tri1 id_11,
    input wor id_12,
    input tri id_13,
    output wire id_14,
    input uwire id_15
);
  wire id_17;
  assign id_10 = id_15;
  wire  id_18;
  uwire id_19 = 1;
  always id_8 <= 1;
  module_0(
      id_4, id_13
  );
  wire id_20;
  wire id_21;
endmodule
