# RISCV_CORE
Simple riscv in system verilog
