#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5915ba96e540 .scope module, "tb_top" "tb_top" 2 3;
 .timescale 0 0;
L_0x7675480400a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5915ba98f510_0 .net/2s *"_s2", 31 0, L_0x7675480400a8;  1 drivers
L_0x7675480400f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5915ba98f610_0 .net/2s *"_s6", 31 0, L_0x7675480400f0;  1 drivers
v0x5915ba98f6f0_0 .var "clk", 0 0;
v0x5915ba98f790_0 .var "enable", 0 0;
v0x5915ba98f850_0 .net/real "out", 0 0, L_0x5915ba98fe00;  1 drivers
v0x5915ba98f940_0 .net/real "out2", 0 0, L_0x5915ba9a0800;  1 drivers
v0x5915ba98f9e0_0 .var "reset", 0 0;
L_0x5915ba99ffb0 .cast/real.s L_0x7675480400a8;
L_0x5915ba9a00f0 .cast/real.s L_0x7675480400f0;
S_0x5915ba96e6c0 .scope module, "cc" "channel_capacity" 2 27, 3 12 0, S_0x5915ba96e540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "W"
    .port_info 1 /INPUT 1 "N"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "C"
v0x5915ba98e320_0 .net/real "C", 0 0, L_0x5915ba9a0800;  alias, 1 drivers
L_0x7675480401c8 .functor BUFT 1, Cr<m4000000000000000gfc2>, C4<0>, C4<0>, C4<0>;
v0x5915ba98e400_0 .net/real "N", 0 0, L_0x7675480401c8;  1 drivers
L_0x767548040210 .functor BUFT 1, Cr<m7c00000000000000gfc6>, C4<0>, C4<0>, C4<0>;
v0x5915ba98e4c0_0 .net/real "S", 0 0, L_0x767548040210;  1 drivers
L_0x767548040180 .functor BUFT 1, Cr<m4000000000000000gfc2>, C4<0>, C4<0>, C4<0>;
v0x5915ba98e560_0 .net/real "W", 0 0, L_0x767548040180;  1 drivers
L_0x767548040138 .functor BUFT 1, Cr<m4000000000000000gfc2>, C4<0>, C4<0>, C4<0>;
v0x5915ba98e620_0 .net/real *"_s0", 0 0, L_0x767548040138;  1 drivers
v0x5915ba98e730_0 .net/real *"_s10", 0 0, L_0x5915ba9a0710;  1 drivers
v0x5915ba98e7f0_0 .net/real *"_s2", 0 0, L_0x5915ba9a0280;  1 drivers
v0x5915ba98e8d0_0 .net/real *"_s4", 0 0, L_0x5915ba9a0320;  1 drivers
v0x5915ba98e9b0_0 .net *"_s6", 31 0, L_0x5915ba9a0500;  1 drivers
v0x5915ba98ea90_0 .net *"_s9", 31 0, L_0x5915ba9a05f0;  1 drivers
L_0x5915ba9a0280 .arith/div.r 1, L_0x767548040210, L_0x7675480401c8;
L_0x5915ba9a0320 .arith/sum.r 1, L_0x767548040138, L_0x5915ba9a0280;
L_0x5915ba9a0500 .cast/int 32, L_0x5915ba9a0320;
L_0x5915ba9a05f0 .ufunc TD_tb_top.cc.clogb2, 32, L_0x5915ba9a0500 (v0x5915ba98e240_0) v0x5915ba969010_0 S_0x5915ba96e840;
L_0x5915ba9a0710 .cast/real L_0x5915ba9a05f0;
L_0x5915ba9a0800 .arith/mult.r 1, L_0x767548040180, L_0x5915ba9a0710;
S_0x5915ba96e840 .scope function, "clogb2" "clogb2" 3 22, 3 22 0, S_0x5915ba96e6c0;
 .timescale 0 0;
v0x5915ba969010_0 .var/i "clogb2", 31 0;
v0x5915ba98e240_0 .var/i "value", 31 0;
TD_tb_top.cc.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5915ba969010_0, 0, 32;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5915ba98e240_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5915ba98e240_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5915ba98e240_0, 0, 32;
    %load/vec4 v0x5915ba969010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5915ba969010_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x5915ba98ebf0 .scope module, "ga" "gain_advantage" 2 26, 4 7 0, S_0x5915ba96e540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "beta"
    .port_info 1 /INPUT 1 "signal"
    .port_info 2 /INPUT 1 "noise"
    .port_info 3 /OUTPUT 1 "out"
L_0x767548040018 .functor BUFT 1, Cr<m6000000000000000gfc3>, C4<0>, C4<0>, C4<0>;
v0x5915ba98ee00_0 .net/real *"_s0", 0 0, L_0x767548040018;  1 drivers
v0x5915ba98eec0_0 .net/real *"_s3", 0 0, L_0x5915ba98fa80;  1 drivers
v0x5915ba98efa0_0 .net/real *"_s5", 0 0, L_0x5915ba98fbd0;  1 drivers
v0x5915ba98f060_0 .net/real *"_s7", 0 0, L_0x5915ba98fd10;  1 drivers
L_0x767548040060 .functor BUFT 1, Cr<m4395810624dd3000gfbf>, C4<0>, C4<0>, C4<0>;
v0x5915ba98f140_0 .net/real "beta", 0 0, L_0x767548040060;  1 drivers
v0x5915ba98f250_0 .net/real "noise", 0 0, L_0x5915ba9a00f0;  1 drivers
v0x5915ba98f310_0 .net/real "out", 0 0, L_0x5915ba98fe00;  alias, 1 drivers
v0x5915ba98f3d0_0 .net/real "signal", 0 0, L_0x5915ba99ffb0;  1 drivers
L_0x5915ba98fa80 .arith/mult.r 1, L_0x767548040060, L_0x767548040018;
L_0x5915ba98fbd0 .arith/mult.r 1, L_0x5915ba98fa80, L_0x767548040060;
L_0x5915ba98fd10 .arith/mult.r 1, L_0x5915ba98fbd0, L_0x5915ba99ffb0;
L_0x5915ba98fe00 .arith/div.r 1, L_0x5915ba98fd10, L_0x5915ba9a00f0;
    .scope S_0x5915ba96e540;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5915ba98f6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5915ba98f9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5915ba98f790_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 14 "$display", "The gain advantage of our sample is %f \012", v0x5915ba98f850_0 {0 0 0};
    %pushi/real 1954650009, 4063; load=0.227551
    %pushi/real 409151, 4041; load=0.227551
    %add/wr;
    %vpi_call 2 16 "$display", "The channel capacity of our sample is %f \012", W<0,r> {0 1 0};
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5915ba96e540;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x5915ba98f6f0_0;
    %nor/r;
    %store/vec4 v0x5915ba98f6f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_top.v";
    "./channel_capacity.v";
    "./gain_advantage.v";
