Search.setIndex({docnames:["auto_basic/display_hierarchical_netlist","auto_basic/display_info","auto_basic/group_ungroup_cells","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/partitioning_experiments","auto_basic/sg_execution_times","auto_basic/wire_feedthrough","auto_openfpga/basic/fpga_arch_parse","auto_openfpga/basic/fpga_basic_elements","auto_openfpga/basic/initial_placement","auto_openfpga/basic/rename_modules","auto_openfpga/basic/sg_execution_times","auto_openfpga/clock_tree/01_connection_patterns","auto_openfpga/clock_tree/02_create_htree","auto_openfpga/clock_tree/03_create_clock_tree","auto_openfpga/clock_tree/04_clock_tree_insertion","auto_openfpga/clock_tree/sg_execution_times","auto_openfpga/index","auto_openfpga/partition/01_netlist_to_graph","auto_openfpga/partition/02_switch_partition_01","auto_openfpga/partition/03_switch_partition_02","auto_openfpga/partition/04_switch_partition_03","auto_openfpga/partition/05_module_partition","auto_openfpga/partition/06_tile_creation","auto_openfpga/partition/sg_execution_times","auto_openfpga/rendering/01_floorplan_rendering","auto_openfpga/rendering/02_render_routing_box","auto_openfpga/rendering/03_render_edge_routing_box","auto_openfpga/rendering/sg_execution_times","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","auto_sample_verilog/nested_hierarchy","auto_sample_verilog/square_grid","example","index","introduction/install","introduction/tutorial","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/library","reference/classes/outerpin","reference/classes/pin","reference/index","reference/openfpga/Tile01/bottom-left-tile","reference/openfpga/Tile01/bottom-right-tile","reference/openfpga/Tile01/bottom-tile","reference/openfpga/Tile01/left-tile","reference/openfpga/Tile01/right-tile","reference/openfpga/Tile01/tile","reference/openfpga/Tile01/top-left-tile","reference/openfpga/Tile01/top-right-tile","reference/openfpga/Tile01/top-tile","reference/openfpga/base","reference/openfpga/index","reference/openfpga/routing_render","reference/openfpga/tile01","reference/utility/generated/spydrnet_physical.util.ConnectPoint","reference/utility/generated/spydrnet_physical.util.ConnectPointList","reference/utility/generated/spydrnet_physical.util.ConnectionPattern","reference/utility/generated/spydrnet_physical.util.get_attr","reference/utility/generated/spydrnet_physical.util.get_names","reference/utility/index","tests/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_hierarchical_netlist.rst","auto_basic/display_info.rst","auto_basic/group_ungroup_cells.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/partitioning_experiments.rst","auto_basic/sg_execution_times.rst","auto_basic/wire_feedthrough.rst","auto_openfpga/basic/fpga_arch_parse.rst","auto_openfpga/basic/fpga_basic_elements.rst","auto_openfpga/basic/initial_placement.rst","auto_openfpga/basic/rename_modules.rst","auto_openfpga/basic/sg_execution_times.rst","auto_openfpga/clock_tree/01_connection_patterns.rst","auto_openfpga/clock_tree/02_create_htree.rst","auto_openfpga/clock_tree/03_create_clock_tree.rst","auto_openfpga/clock_tree/04_clock_tree_insertion.rst","auto_openfpga/clock_tree/sg_execution_times.rst","auto_openfpga/index.rst","auto_openfpga/partition/01_netlist_to_graph.rst","auto_openfpga/partition/02_switch_partition_01.rst","auto_openfpga/partition/03_switch_partition_02.rst","auto_openfpga/partition/04_switch_partition_03.rst","auto_openfpga/partition/05_module_partition.rst","auto_openfpga/partition/06_tile_creation.rst","auto_openfpga/partition/sg_execution_times.rst","auto_openfpga/rendering/01_floorplan_rendering.rst","auto_openfpga/rendering/02_render_routing_box.rst","auto_openfpga/rendering/03_render_edge_routing_box.rst","auto_openfpga/rendering/sg_execution_times.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","auto_sample_verilog/nested_hierarchy.rst","auto_sample_verilog/square_grid.rst","example.rst","index.rst","introduction/install.rst","introduction/tutorial.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/library.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/index.rst","reference/openfpga/Tile01/bottom-left-tile.rst","reference/openfpga/Tile01/bottom-right-tile.rst","reference/openfpga/Tile01/bottom-tile.rst","reference/openfpga/Tile01/left-tile.rst","reference/openfpga/Tile01/right-tile.rst","reference/openfpga/Tile01/tile.rst","reference/openfpga/Tile01/top-left-tile.rst","reference/openfpga/Tile01/top-right-tile.rst","reference/openfpga/Tile01/top-tile.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/openfpga/routing_render.rst","reference/openfpga/tile01.rst","reference/utility/generated/spydrnet_physical.util.ConnectPoint.rst","reference/utility/generated/spydrnet_physical.util.ConnectPointList.rst","reference/utility/generated/spydrnet_physical.util.ConnectionPattern.rst","reference/utility/generated/spydrnet_physical.util.get_attr.rst","reference/utility/generated/spydrnet_physical.util.get_names.rst","reference/utility/index.rst","tests/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[40,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[40,1,1,""],get_verilog_index:[40,1,1,""],size:[40,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[41,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[41,1,1,""],check_concat:[41,1,1,""],connect_instance_port:[41,1,1,""],connect_port:[41,1,1,""],is_port_cable:[41,2,1,""],size:[41,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[42,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[42,1,1,""],OptWires:[42,1,1,""],combine_cables:[42,1,1,""],combine_ports:[42,1,1,""],create_feedthrough:[42,1,1,""],create_feedthrough_multiple:[42,1,1,""],create_feedthroughs_ports:[42,1,1,""],create_ft_multiple:[42,1,1,""],create_ft_ports:[42,1,1,""],duplicate_port:[42,1,1,""],flatten_instance:[42,1,1,""],get_connectivity_network:[42,1,1,""],merge_instance:[42,1,1,""],merge_multiple_instance:[42,1,1,""],remove_port:[42,1,1,""]},"spydrnet_physical.ir.element":{Element:[43,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[43,2,1,""],get_verilog_index:[43,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[45,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[45,1,1,""]},"spydrnet_physical.ir.library":{Library:[46,0,1,""]},"spydrnet_physical.ir.library.Library":{create_top_wrapper:[46,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[47,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[47,2,1,""],port:[47,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[48,0,1,""]},"spydrnet_physical.ir.pin.Pin":{is_connected:[48,2,1,""]},"spydrnet_physical.util":{ConnectPoint:[63,0,1,""],ConnectPointList:[64,0,1,""],ConnectionPattern:[65,0,1,""],OpenFPGA:[59,0,1,""],RoutingRender:[61,0,1,""],Tile01:[62,0,1,""],cb_renderer:[61,0,1,""],get_attr:[66,4,1,""],get_names:[67,4,1,""],sb_renderer:[61,0,1,""]},"spydrnet_physical.util.ConnectPoint":{__init__:[63,1,1,""]},"spydrnet_physical.util.ConnectPointList":{__init__:[64,1,1,""]},"spydrnet_physical.util.ConnectionPattern":{__init__:[65,1,1,""]},"spydrnet_physical.util.OpenFPGA":{add_configuration_scheme:[59,1,1,""],create_cb_bus:[59,1,1,""],create_grid_clb_bus:[59,1,1,""],create_grid_clb_feedthroughs:[59,1,1,""],create_grid_io_bus:[59,1,1,""],create_placement:[59,1,1,""],create_sb_bus:[59,1,1,""],create_tiles:[59,1,1,""],design_top_stat:[59,1,1,""],library:[59,2,1,""],merge_all_grid_ios:[59,1,1,""],place_pins:[59,1,1,""],register_config_generator:[59,1,1,""],register_placement_creator:[59,1,1,""],register_tile_generator:[59,1,1,""],remove_config_chain:[59,1,1,""],remove_undriven_nets:[59,1,1,""],render_floorplan:[59,1,1,""],save_netlist:[59,1,1,""],top_module:[59,2,1,""]},"spydrnet_physical.util.RoutingRender":{__init__:[61,1,1,""],add_partitions:[61,1,1,""],extract_info:[61,1,1,""],get_stats:[61,1,1,""],render_connection_box:[61,1,1,""],render_switch_pattern:[61,1,1,""],report_incoming_channels:[61,1,1,""],report_outgoing_channels:[61,1,1,""],save:[61,1,1,""],update_dimensions:[61,1,1,""]},"spydrnet_physical.util.RoutingRender.self":{name:[61,3,1,""],root:[61,3,1,""],scale:[61,3,1,""],spacing:[61,3,1,""]},"spydrnet_physical.util.Tile01":{_bottom_left_tile:[62,1,1,""],_bottom_right_tile:[62,1,1,""],_bottom_tile:[62,1,1,""],_left_tile:[62,1,1,""],_main_tile:[62,1,1,""],_right_tile:[62,1,1,""],_top_left_tile:[62,1,1,""],_top_right_tile:[62,1,1,""],_top_tile:[62,1,1,""],create_tiles:[62,1,1,""],merge_and_update:[62,1,1,""]},"spydrnet_physical.util.cb_renderer":{extract_info:[61,1,1,""],report_ipins:[61,1,1,""]},"spydrnet_physical.util.sb_renderer":{extract_info:[61,1,1,""],report_connectivity:[61,1,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","attribute","Python attribute"],"4":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:attribute","4":"py:function"},terms:{"0":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,20,21,22,23,24,25,26,27,28,29,30,31,32,35,42],"00":[7,13,18,26,30],"001":[4,5,7,12,13,17,18],"002":[9,13],"003":[21,26],"007":[15,18],"01":[19,26,60],"012":[2,7],"015":[27,30],"016":[7,8],"018":[0,7],"01_connection_pattern":[14,18],"01_floorplan_rend":[27,30],"01_netlist_to_graph":[20,26],"02":[13,19,26],"027":[1,7],"02_create_htre":[15,18],"02_render_routing_box":[28,30],"02_switch_partition_01":[21,26],"032":[14,18],"038":[29,30],"03_create_clock_tre":[16,18],"03_render_edge_routing_box":[29,30],"03_switch_partition_02":[22,26],"04":26,"049":[16,18],"04_clock_tree_insert":[17,18],"04_switch_partition_03":[23,26],"05":[13,26],"05_module_partit":[24,26],"06_tile_cr":[25,26],"072":[20,26],"076":[6,7],"089":18,"1":[1,6,10,11,14,16,20,21,22,23,24,25,28,29,31,32,35,46,61],"10":[6,16,20,22,23,24,27,28],"100":[6,16,22,23,24],"10000":24,"1096":11,"11":[6,22,23,24,28],"112":[28,30],"12":[11,24,25,28],"124":25,"125":16,"1296":11,"13":[24,28],"14":[6,24,28],"1496":11,"15":[20,22,23,24,28],"150":[7,16,21,27,28,29],"16":[11,24,25,26,28],"162":23,"165":30,"1696":11,"17":[24,28],"18":[6,24,28],"19":[24,28],"2":[1,6,10,11,14,15,20,21,22,23,24,28,29,32,35,61],"20":[6,11,16,22,24,25,27,28],"200":[11,16,21,28,29],"21":28,"22":[24,28],"23":[25,28],"24":28,"25":[22,28],"250":[16,27],"26":28,"27":28,"28":28,"29":28,"296":11,"3":[1,6,11,14,20,22,23,24,25,28,29,32,35],"30":[16,22,27,28],"300":16,"31":[26,28],"32":28,"33":28,"34":28,"35":[16,22,28],"36":28,"37":28,"38":28,"39":[24,28],"4":[1,6,10,11,14,15,16,20,21,22,23,24,25,27,28,29],"40":[16,27,61],"400":16,"41":24,"496":11,"4x4":9,"5":[6,14,16,20,21,22,24,28,29],"50":[6,11,21,27,28,29],"500":16,"511":[23,26],"573":[22,26],"585":13,"587":26,"6":[6,9,20,22,23,24,28,29],"610":[24,26],"63":24,"696":11,"7":[15,20,24,28,29],"700":16,"71":24,"72":24,"729":[10,13],"74":24,"8":[20,22,24,28,29],"818":[25,26],"854":[11,13],"896":11,"9":[6,11,20,22,23,24,25,28,29],"90":14,"96":11,"97":[11,25],"99":24,"999":[23,24],"boolean":21,"case":[20,21],"class":[2,8,16,21,23,24,28,37,39,40,41,42,43,45,46,47,48,59,60,61,62,63,64,65],"default":[14,15,20,40,41,42,43,45,46,47,48],"do":[42,47],"export":38,"final":27,"float":[42,59],"function":[3,7,19,23,24,37,38,42,46,49,59,60,61],"import":[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,20,21,22,23,24,25,27,28,29,37,38,44],"int":[15,21,22,24,40,41,65],"new":[42,46,61],"return":[16,21,22,23,24,28,40,41,42,43,45,46,47,59,66,67],"short":42,"switch":[19,21,24,30,55,61,62],"true":[0,1,2,6,8,10,11,14,15,16,20,21,22,23,24,25,27,29,41,42,59],"try":1,"while":[38,41,42],A:19,And:24,As:47,By:[14,15,20],For:[1,38],IN:[1,42],If:[42,44],In:[20,21,37],It:[22,37,42,55],On:27,The:[22,27,37,42,44,62],To:[22,38,39,55],_0:[23,24],_0__:11,_1:[23,24,25,46],_1__1:24,_:[10,22,23,24,25,28,29,35,42,59],__:[28,29],_____:28,________________________________________:28,_____________________________________l__:28,_____________________________________t__:28,____________________________________b___:28,____________________________________r___:28,___________________________________l____:28,___________________________________t____:28,__________________________________b_____:28,__________________________________r_____:28,_________________________________l______:28,_________________________________t______:28,________________________________b_______:28,________________________________r_______:28,_____________________________l__________:28,_____________________________t__________:28,____________________________b___________:28,____________________________r___________:28,___________________________l____________:28,___________________________t____________:28,__________________________b_____________:28,__________________________r_____________:28,_________________________l______________:28,_________________________t______________:28,________________________b_______________:28,________________________r_______________:28,_____________________l__________________:28,_____________________t__________________:28,____________________b___________________:28,____________________r___________________:28,___________________l____________________:28,___________________t____________________:28,__________________b_____________________:28,__________________r_____________________:28,_________________l______________________:28,_________________t______________________:28,________________b_______________________:28,________________r_______________________:28,_____________l__________________________:28,_____________t__________________________:28,____________b___________________________:28,____________r___________________________:28,___________l____________________________:28,___________l_____________l___________l__:28,___________t____________________________:28,___________t_____________t___________t__:28,__________b_____________________________:28,__________b_____________b___________b___:28,__________r_____________________________:28,__________r_____________r___________r___:28,_________l______________________________:28,_________l___________l_____________l____:28,_________t______________________________:28,_________t___________t_____________t____:28,_________tb__________t__b______t___tb_b_:28,________b_______________________________:28,________b___________b_____________b_____:28,________b__t________b____t____b___b__t_t:28,________r_______________________________:28,________r___________r_____________r_____:28,________rl__________rl________rl__rl____:28,_____l__________________________________:28,_____l_____________l_____________l______:28,_____l____r________l___lr________l__r_r_:28,_____t__________________________________:28,_____t_____________t_____________t______:28,____b___________________________________:28,____b_____________b_____________b_______:28,____bt____________bt__bt________bt______:28,____r___________________________________:28,____r_____________r_____________r_______:28,____r______l______r___r__l______r____l_l:28,____rl____________rl__rl________rl______:28,____x:28,___l____________________________________:28,___l_____________l___________l__________:28,___l____r______l_l__r________lr___r_____:28,___t____________________________________:28,___t_____________t___________t__________:28,___t____b______t_t__b________tb___b_____:28,___x_:28,__b_____________________________________:28,__b_____________b___________b___________:28,__b______t____b_b____t______b__t___t____:28,__bt__________btbt__________bt__________:28,__init__:[61,63,64,65],__main__:[10,11,21,22,23,24,25,28,29],__module_experiments_cbx_1__1_:24,__module_experiments_cby_1__1_:24,__module_experiments_sb_1__1_:24,__name__:[10,11,21,22,23,24,25,28,29],__partition_experiments_01:6,__partition_experiments_02:22,__partition_experiments_cbx_1__1_:23,__partition_experiments_cby_1__1_:23,__pin_i_0_:59,__pin_i_:59,__pin_inpad_0_:59,__pin_o_0_:59,__pin_o_:59,__pin_outpad_0_:59,__pin_outpad_:59,__r_____________________________________:28,__r_____________r___________r___________:28,__r______l____r_r____l______r__l___l____:28,__w:24,__x__:28,_annotate_netlist:27,_basic_hierarchy_floorplan:27,_bottom_left_til:62,_bottom_right_til:62,_bottom_til:62,_cbx_1__1_0:21,_cbx_1__1_1:21,_cbx_1__1_2:22,_cbx_1__1_3:22,_cbx_1__1_:28,_cbx_1__1_arrang:28,_cbx_1__1_extend:22,_cbx_1__2_0:21,_cbx_1__2_1:21,_cbx_1__2_2:22,_cbx_1__2_:28,_ccdff_:22,_clock_tree_floorplan:16,_dup:42,_external_metis_run:6,_feedthrough_design:16,_fishbone_pattern:14,_fishbone_pattern_0:16,_fishbone_pattern_90:14,_fishbone_pattern_margin:14,_fishbone_pattern_merg:14,_fishbone_pattern_sampl:14,_fishbone_pattern_scaling1:14,_fishbone_pattern_scaling2:14,_fpga_initial_plac:11,_ft_:42,_graph:[22,24],_graph_pr:24,_grid:[23,24],_htree_pattern:15,_i_1:1,_in:[23,24,42,61],_in_:24,_includ:10,_initial_design:[0,2,8],_input_port:24,_inst:1,_ipin_:[22,23,24,25],_l______________________________________:28,_l___________l_____________l____________:28,_l_____l__r__l__________r__l________r_r_:28,_left_til:62,_lr____l_____lr_r__________lr___________:28,_main_til:62,_module_experiments_:24,_module_experiments_cbx_1__1_:24,_module_experiments_cby_1__1_:24,_module_experiments_sb_1__1_:24,_nx_graph:[20,23,24],_nx_graph_pr:23,_nx_graph_split:20,_offset:27,_out:[23,24,42],_out_:24,_output:24,_output_2:11,_output_bu:8,_output_tile02:25,_output_wir:8,_part_:[24,25],_partition_experiments_01:6,_partition_experiments_02:22,_partition_experiments_:23,_partition_experiments_cbx_1__1_:23,_partition_experiments_cby_1__1_:23,_pin_i:[22,23,24],_pin_o:24,_pymetis_run:6,_right_til:62,_side:27,_square_grid_design:16,_static:23,_t______________________________________:28,_t___________t_____________t____________:28,_t_____t__b__t__________b__t________b_b_:28,_t__b__t_____t____b___b____t____b_______:28,_task:[10,22,23,24],_temp:23,_tmp:10,_top_left_til:62,_top_right_til:62,_top_til:62,_track_:[24,25],_ungrouped_design:2,_verilog:[10,11,21,22,23,24,25,28],_wrapper:46,_x___:28,about:42,absorb:42,across:[19,26,55],ad:[24,42],add:[6,21,23,24,37,38,44,59],add_configuration_schem:59,add_edg:6,add_nod:[6,22,23,24],add_partit:61,add_subgraph:[6,22,23,24],adjac:22,adjnci:6,affili:1,after:[25,39,59,62],aim:6,alia:42,all:[1,3,19,22,23,24,42,61,62],allow:[37,39,62],also:1,altern:[38,46],alwai:61,an:[1,37,44],analyz:[37,44],anchor:14,ani:[37,41,42,48],annot:[23,24,27],annotate_graph:[23,24],anyth:42,api:37,append:[10,21,22,23,24,25,37],aquamarin:24,ar:[6,22,24,37,42,44,59,61],arbitrari:28,arch:9,architectur:[13,19],arg:[42,59],arrai:[21,22],arrang:28,assig:22,assign:[20,22,23,24,41,42,59],assign_c:41,associ:47,attr:66,attribut:[63,64,65,66],auto_bas:[7,23],auto_basic_jupyt:3,auto_basic_python:3,auto_openfpga_bas:13,auto_openfpga_clock_tre:18,auto_openfpga_jupyt:19,auto_openfpga_partit:26,auto_openfpga_python:19,auto_openfpga_rend:30,azur:24,b:[21,22,24,61],b_1__1:25,b_______________________________________:28,b___________b_____________b_____________:28,b_____b____tb____________tb__________t_t:28,b____tb_____b______t___t__b______t______:28,base:[20,21,22,37,39,40,41,42,43,45,46,47,48,61,62,65],base_dir:[11,25],basenam:[21,28,29],basic:[13,14,15,30,36,60],basic_hierarchi:[0,8,20,27,33],becaus:[1,21],beetween:[21,22,41,42,61],befor:[22,25,59],beig:24,belong:41,below:62,between:1,bgcolor:22,bias:62,bisqu:24,bleed:38,block:[42,59,60],bool:[28,41,42,61],both:21,bottom:[16,21,22,23,24,27,28,29,59,61,62],bottom_11:29,bottom_13:29,bottom_15:29,bottom_17:29,bottom_19:29,bottom_1:29,bottom_21:29,bottom_23:29,bottom_25:29,bottom_27:29,bottom_29:29,bottom_31:29,bottom_33:29,bottom_35:29,bottom_37:29,bottom_39:29,bottom_3:29,bottom_5:29,bottom_7:29,bottom_9:29,bottom_chan:21,bottom_grid:[22,23],bottom_grid_:22,bottom_grid_top_width_0_height_0_subtile_:59,bottom_ipin_0:22,bottom_ipin_1:22,bottom_ipin_2:22,bottom_ipin_3:22,bottom_ipin_4:22,bottom_ipin_5:22,bottom_ipin_6:22,bottom_ipin_7:22,bottom_ipin_8:22,bottom_ipin_9:22,bottom_left_grid_right_width_0_height_0_subtile_:59,bottom_pin_i:22,bottom_right_grid_left_width_0_height_0_subtile_:59,bottom_width_0_height_0_subtile_:59,box:[19,24,26,30,55,59,61,62],brief:39,browser:38,bu:[10,11,20,25,42,59],bufg:1,bundl:44,bus_in:[8,20,27,31],bus_in_0:20,bus_in_1:20,bus_out:[20,27,31],bus_out_0:20,bus_out_1:20,buse:[60,62],byu:1,byuccl:39,c6ecba:22,c:[1,38],cabl:[8,10,25,42,44,45,66,67],cable0:8,cable_list:[10,25],cable_nam:42,calcul:21,call:[6,44],callabl:[42,46],can:[1,14,15,21,22,28,29,38,42,44,61],cannot:47,cb:[11,19,25,26,28,29,59],cb_list:59,cb_modul:[22,23],cb_render:29,cb_vweight:23,cbx11:10,cbx:[21,59,62],cbx_1__0_:[11,25,29],cbx_1__1_:[10,11,22,23,25,29],cbx_1__1__0:24,cbx_1__1__1:24,cbx_1__4_:[11,25,29],cbx_:29,cbx_membership:[23,24],cby:[21,62],cby_0__1_:[11,25,29],cby_0__2_:11,cby_0__3_:11,cby_0__4_:11,cby_1__1_:[11,23,25,29],cby_4__1_:[11,25,29],cby_:29,ccdff:[22,23,24],ccff_:59,ccff_head:22,ccff_tail:[22,24],ccl:1,ce:1,cell:[3,7,42],celldefin:34,central:55,cfg_done:[22,23,24],chain:[10,22,25,59],chan:[23,24],chan_in_port:[23,24],chan_map:28,chan_out:61,chang:42,chani:[24,28,61],channel:[21,23,24,28],channel_crossov:61,channel_map:[24,28,61],chanx:[22,24,28,61],chanx_:61,chanx_l:[28,61],chanx_l_driv:61,chanx_l_ft:61,chanx_l_len:61,chanx_l_out_map:61,chanx_left:[22,23,29],chanx_left_in:22,chanx_left_out:22,chanx_port:22,chanx_r:[28,61],chanx_r_len:61,chanx_right:[22,23,29],chanx_right_in:22,chanx_right_out:22,chany_:61,chany_b:28,chany_bottom:[23,29],chany_t:28,chany_top:[23,29],characterist:37,check:[38,41,48],check_all_scalar_connect:[10,25],check_concat:41,checked_previous_inst:1,child:1,children:1,circl:22,circuit:[6,44],cl:59,clb:[9,59,62],clean_and_annotate_cb_graph:24,clean_and_annotate_sb_graph:24,clean_cb_graph:23,click:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,20,21,22,23,24,25,27,28,29],clk:[1,16,35],clk_bottom_in:16,clk_cabl:16,clk_clk_ft_assign:16,clk_ft:16,clk_ibuf_bufg_inst:1,clk_ibuf_inst:1,clk_left_in:16,clk_left_out:16,clk_right_in:16,clk_right_out:16,clk_top_out:16,clock:[18,36],clockwis:[27,59],clr:1,cluster:[6,22,23,24],code:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,17,19,20,21,22,23,24,25,27,28,29],collect:19,color:[6,22,23,24],com:38,combin:[42,55],combine_c:[10,25,42],combine_port:[22,42],command:[38,39],complet:[37,39],compon:27,compos:[0,2,8,11,16,22,23,24,27],concaten:41,concern:39,conenct:61,config_chain_simpl:22,configur:[23,24,59],conn:[19,26],conn_box:29,connect:[0,1,2,8,18,19,20,21,22,30,38,41,42,48,55,59,61,62,63,64,65],connect_instance_port:41,connect_port:41,connection_box:59,connectionpattern:[14,15,16],connectpointlist:65,consid:[27,41,42,59],constraint:[42,62],contain:[38,67],contracted_nod:[23,24],convert:[6,10,11,20,22,25,42,59,60,62],convert_node_labels_to_integ:[23,24],copi:47,corner:[55,59,62],correctli:38,corrospond:47,count:[1,11,21,25],crear:42,creat:[1,6,10,13,14,18,19,21,24,25,28,38,41,42,44,46,59,61,62,65,69],create_c:16,create_cb_bu:[10,11,25,59],create_feedthrough:[8,37,42],create_feedthrough_multipl:[37,42],create_feedthroughs_port:42,create_ft_connect:16,create_ft_multipl:42,create_ft_port:[16,42],create_grid_clb_bu:[10,11,25,59],create_grid_clb_feedthrough:[10,25,59],create_grid_io_bu:[10,11,25,59],create_librari:44,create_plac:[11,59],create_sb_bu:[10,11,25,59],create_til:[25,59,62],create_top_wrapp:46,create_unconn_wir:[2,8,16],creation:[25,59],crop_edg:14,cross:21,csr:[6,22,23,24],cur:21,current:[24,38,42,46],current_inst:1,current_netlist:1,custom:[42,69],custommodul:[10,22,23,24],cut:[6,21,22,23,24],d:1,data:[20,23,24,39],dead:21,debug:[21,22,23,24,27,28,29],def:[1,10,11,16,21,22,23,24,25,28,29],defin:65,definit:[1,2,8,11,16,25,27,41,44,46,59,66,67],definition_list:[22,23,24],definition_nam:42,demonst:[10,11,25],demonstr:[4,5,6,12,14,15,17,19,20,21,22,30],demostr:[0,2,8,28,29],depth:1,design:[1,3,5,7,8,11,24,25,37,59,62],design_top_stat:[11,25,59],desir:[14,15],detail:[38,39,55],dff:22,dict:42,dict_kei:38,dictionari:59,diff:21,differ:[14,15,21,27,39,42,59],difffer:21,digon:59,dimens:[27,61],diment:22,dir:[23,24],direct:[1,27,42,61,69],directli:[38,47],directori:38,disconnect:22,disconnect_pin:22,displai:[3,7],display_hierarchical_netlist:[0,7],display_info:[1,7],document:[39,44],doe:42,dot:[22,23,24],down:22,download:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,17,19,20,21,22,23,24,25,27,28,29],draw:[6,20,22,23,24],driver:[42,61],driver_channels_1:61,driver_channels_2:61,dry_run:42,dryrun:42,dummi:16,dump:[23,24],duplic:42,duplicate_port:42,dure:37,dwg:[11,16,27],e:[21,22],each:[1,6,20,21,22,42,59,61],each_fil:25,eachinst:25,eachv:[10,11,22,23,24,25],echo:38,edf:44,edg:[6,20,22,23,24,38,42],edge_nam:[20,24],edif:[37,44],element:[13,19,40,44,47,61],elif:[23,24],els:[6,22,24,28,42],embed:[18,36],empti:44,enabl:[1,38],enable_file_log:[2,10,11,21,22,23,24,25,27,28,29],enable_ibuf_inst:1,encod:[10,11,22,23,24,25],end:47,endcelldefin:34,endmodul:[31,32,34,35],engin:24,enumer:[6,22,23,24,25,28,29],equal:[20,21],error:42,essenti:37,evalu:6,even:1,eweight:[6,22,23,24],exampl:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,20,21,22,23,24,25,27,28,29,37,44,59,61],exceed:1,execut:[6,7,13,18,26,30,38],exist:[37,42,61],exist_ok:[24,25],expect:[24,38,42,60],experiment:[3,7],extend:[14,15,40,41,42,43,45,47,48],extens:37,extern:[6,22,23,24,42],extract:[21,61],extract_info:61,f3cfcf:22,f:[6,10,11,16,20,21,22,23,24,25,28,29],f_str:[22,23,24],fabric:[19,26,55],fals:[11,20,21,22,41,42,48,59,61],fanout:42,fdce:1,featur:[19,37],feedthough:[8,42],feedthrough:[0,2,3,7,42,59,61],feedtrhough:61,few:42,figur:44,file:[6,7,10,11,13,18,21,22,23,24,25,26,30,38,44,59,61],file_out:0,filenam:[6,21,22,23,24,27,28,29,59,61],fill:[23,24],filter:[1,10,23,24,25,42],filter_direct:[29,61],find:21,first:[22,27,42,59],fishbon:[14,15],fishbone_pattern:[14,16],fix:[10,11,22,23,24,25],flag:21,flat:62,flatten:[22,24,25],flatten_inst:[2,22,23,24,25,42],flattern:[22,23,24,25,42],flexibl:37,fllenam:[23,24],floorplan:[19,30,61],floorplanviz:[11,16,22,27],fn:[23,24],fnmatch:[22,23,24],follow:[6,16,22,38,42,44,59],form:62,format:[21,22,23,24,28,29,37,42,61],found:48,four_bit_count:44,fourbitcount:1,fp:[10,11,16,22,23,24,25,27],fpga44_gsb:[21,22,28,29],fpga44_task:[9,10],fpga44_verilog:10,fpga:[13,18,19,22,24,26,59,61,65],fpga_arch:9,fpga_arch_pars:[9,13],fpga_basic_el:[10,13],fpga_top:[10,11,22,23,24,25,59],fpv:[10,11,22,23,24,25],framework:37,fro:42,from:[0,1,2,3,4,5,6,7,9,10,12,13,14,15,16,17,19,20,21,22,23,24,26,27,28,29,38,42,47,59,61],from_i:63,from_n:24,from_x:63,ft:[42,61],fucntion:[41,59],full:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,20,21,22,23,24,25,27,28,29],g:22,galleri:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,17,19,20,21,22,23,24,25,27,28,29],ganeshgor:38,gener:[0,1,2,3,4,5,6,8,9,10,11,12,15,16,17,18,19,20,21,22,23,24,25,27,28,29,59,60,61,62],generate_edgelist:[20,23,24],genrat:[3,7,14,15],get:[22,23,24,39,59],get_active_plugin:38,get_bia:21,get_cabl:[8,16,22],get_cable_nam:42,get_connectivity_network:[20,22,23,24,42],get_definit:[1,10,16,22,23,24,25,27],get_edge_list:6,get_fishbon:[14,16],get_floorplan:[11,16,22,27],get_htre:15,get_index:[40,43,47],get_inst:[1,2,8,10,16,22,23,24,25,27],get_label:22,get_layout:9,get_librari:1,get_nam:[22,24,25],get_nod:[6,22,23,24],get_node_attribut:[6,22,23,24],get_pin:1,get_pin_nam:42,get_port:[16,22,23,24,27],get_port_nam:42,get_refer:16,get_stat:[28,61],get_svg:[11,16,27],get_top_inst:16,get_verilog_index:[40,43],get_weight:[6,42],getlogg:[2,10,11,21,22,23,24,25,27,28,29],git:38,github:[1,38],given:[0,2,8,24,41,42,61,62],glob:[10,11,21,22,23,24,25,28,29],global:[14,15,22,24,38],go:59,gpio:60,gpmeti:[6,22,23,24],graph:[6,19,22,23,24,26,37,42],graph_dot2:6,graph_dot:[6,20,23,24],green:[6,22,23,24],grid:[10,11,18,19,23,24,25,59,61,62,65],grid_bottom_in:59,grid_bottom_out:59,grid_clb:[10,11,25,55,59],grid_exampl:33,grid_io:[10,25,59],grid_io_bottom:[11,25],grid_io_left:[11,25],grid_io_left_0__1_:11,grid_io_left_0__2_:11,grid_io_left_0__3_:11,grid_io_left_0__4_:11,grid_io_list:59,grid_io_right:[11,25],grid_io_top:[11,25],grid_left_in:59,grid_left_out:59,grid_right_in:59,grid_right_out:59,grid_top_in:59,grid_top_out:59,group:[3,7,24,42,59],group_ungroup_cel:[2,7],gsb:[21,29,61],gsb_xml:61,h:[18,19],h_chan:24,have:[38,42,47],hdi_primit:1,height:[11,15,16,27,62],help:42,here:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,20,21,22,23,24,25,27,28,29,44],hi:1,hierarch:[3,7],hierarchi:1,higher:[23,24,42],hmeti:6,home:38,homogen:[13,19],homogeneous_fabr:[9,10,11,21,22,23,24,25,28,29],horizont:[21,22,24,28,29,59,61],how:[0,2,4,5,6,8,10,11,12,14,15,17,19,20,21,22,24,25,28,29,30],html:[0,37],htmlcompos:0,htree:[14,15],htree_pattern:15,http:38,i0:1,i1:1,i2:1,i3:1,i4:1,i:[1,10,21,22,23,24,25],ibuf:1,illustr:61,imag:1,in0:[16,20,27,31,32,34,35],in0_0:20,in1:[20,27,31,32,34],in1_0:20,in_0:16,in_1:16,in_2:16,in_3:16,in_coming_pin:1,in_edg:[23,24],in_indx:24,in_pin:[24,29,61],inc_dec:1,inc_dec_ibuf_inst:1,includ:[10,22,37],incom:[28,61],indent:[1,11,14,15,16,23,24,27],independ:42,index:[6,21,22,23,24,28,37,40,43,45,47,61],individu:[20,63],indx:[22,23,24,28,29,42],info:[2,10,11,22,23,24,25],inform:[3,7,21,23,28,29,38,39,59,61],initi:[8,61],initial_plac:[11,13],initial_port:42,initialis:[61,65],inlineconstraint:27,inner:47,inner_pin:[1,47],innerconnect:41,innerpin:[41,44,47],inpad:59,inport:42,input:[1,23,24,31,32,34,35,42,59,60],inputs1:[23,24],inputs2:[23,24],insert:[18,19],insform:61,inspect:42,inst1:[8,42],inst2:8,inst:2,inst_1:42,inst_1_0:[2,8,20,27,31,34],inst_1_0_module2_0:2,inst_1_0_module2_1:2,inst_1_11:[16,32,35],inst_1_12:[16,32,35],inst_1_13:[16,35],inst_1_14:[16,35],inst_1_1:[2,8,20,27,31,34],inst_1_1_module2_0:2,inst_1_1_module2_1:2,inst_1_21:[16,32,35],inst_1_22:[16,32,35],inst_1_23:[16,35],inst_1_24:[16,35],inst_1_31:[16,35],inst_1_32:[16,35],inst_1_33:[16,35],inst_1_34:[16,35],inst_1_41:[16,35],inst_1_42:[16,35],inst_1_43:[16,35],inst_1_44:[16,35],inst_1_:16,inst_2:42,inst_2_0:[8,20,27,31],inst_2_11:32,inst_2_12:32,inst_2_1:[8,20,27,31],inst_2_21:32,inst_2_22:32,inst_n:42,inst_nam:46,instal:[37,39,42],instanc:[1,2,3,7,10,11,16,22,23,24,25,27,41,42,46,47,59,62,66,67],instance_count:1,instance_list:[24,25,62],instance_nam:42,instances_list:42,instances_list_tupl:42,instn:42,inter0:32,inter1:32,intermedi:44,intern:[34,41,42,62],introduc:19,inv:1,inv_buf_passg:10,io:[9,59],io_bottom_in:59,io_bottom_out:59,io_left_in:59,io_left_out:59,io_right_in:59,io_right_out:59,io_top_in:59,io_top_out:59,ipin:[22,61],ipin_b:28,ipin_l:[28,61],ipin_l_len:61,ipin_r:28,ipin_t:28,ipynb:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,20,21,22,23,24,25,27,28,29],ir:[2,8,10,16,40,41,42,43,44,45,46,47,48,59],is_connect:48,is_downto:41,is_leaf:1,is_port_c:41,is_scalar:41,isol:[23,24],item:24,itertool:[10,22,25],its:[1,27],jensrestemei:1,join:[9,10,11,20,22,23,24,25],json:[23,24,25],json_graph:[6,23,24],jupyt:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,17,19,20,21,22,23,24,25,27,28,29],just:[16,42],k6_n10_openfpga:9,k6_n10_tileabl:9,keep:37,kei:[21,38],keyword:59,kwarg:[42,59],l0:28,l1:28,l2:28,l3:28,l4:28,l5:28,l6:28,l7:28,l8:28,l9:28,l:[21,22,24,61],label:[6,20,22,23,24],lambda:[1,10,21,25,28,42],larg:1,latest:38,launch_shel:[11,22,24],lb:[10,11,22,23,24,25],lbl:[24,28],left:[16,21,22,23,24,27,28,29,59,61,62],left_11:29,left_13:29,left_15:29,left_17:29,left_19:29,left_1:[29,61],left_21:29,left_23:29,left_25:29,left_27:29,left_29:29,left_31:29,left_33:29,left_35:29,left_37:29,left_39:29,left_3:29,left_5:29,left_7:29,left_9:29,left_bottom_grid_top_width_0_height_0_subtile_:59,left_chan:21,left_grid_right_width_0_height_0_subtile_:59,left_pinmap:[21,22],left_top_grid_bottom_width_0_height_0_subtile_:59,left_tre:14,left_width_0_height_0_subtile_:59,len:[22,23,24],length:[20,61],less:24,level:[1,10,25,59],librari:[1,6,10,14,15,22,38,39,44,59,62],libraries_definit:1,like:[14,15,37,38,39,44,60,62],linewidth:[21,28,29],list:[1,6,10,22,23,24,25,38,42,59,61,62,64,66,67],load:[25,38,39,42],load_example_netlist_by_nam:1,load_netlist_by_nam:[0,2,8,16,20,27],loc_i:[11,16,27],loc_x:[11,16,27],local:38,locat:[27,42,59,61],locatt:21,log:[2,6,10,11,21,22,23,24,25,27,28,29,69],log_level:[2,10,11,21,22,23,24,25,27,28,29],logger:[2,10,11,21,22,23,24,25,27,28,29],lower:[24,41],lower_index:41,lr:[22,23,24],lut1:1,lut3:1,lut4:1,lut5:1,m:38,made:[42,44],mai:1,main:[10,11,21,22,23,24,25,28,29,62],mani:20,manipul:62,map:[21,22,23,24,42,61],margin:[14,15,61],matplotlib:[6,20,23,24],max:24,maximum:1,mb:[7,13,18,26,30],meanwhil:38,mem:[10,23,24],mem_bottom_ipin_0_ccdff_0_:25,mem_bottom_ipin_0_ccdff_1_:25,mem_bottom_ipin_0_ccdff_2_:25,mem_bottom_ipin_0_ccdff_3_:25,mem_bottom_ipin_1_ccdff_0_:25,mem_bottom_ipin_1_ccdff_1_:25,mem_bottom_ipin_1_ccdff_2_:25,mem_bottom_ipin_1_ccdff_3_:25,mem_bottom_ipin_2_ccdff_0_:25,mem_bottom_ipin_2_ccdff_1_:25,mem_bottom_ipin_2_ccdff_2_:25,mem_bottom_ipin_2_ccdff_3_:25,mem_bottom_ipin_3_ccdff_0_:25,mem_bottom_ipin_3_ccdff_1_:25,mem_bottom_ipin_3_ccdff_2_:25,mem_bottom_ipin_3_ccdff_3_:25,mem_bottom_ipin_4_ccdff_0_:25,mem_bottom_ipin_4_ccdff_1_:25,mem_bottom_ipin_4_ccdff_2_:25,mem_bottom_ipin_4_ccdff_3_:25,mem_bottom_ipin_5_ccdff_0_:25,mem_bottom_ipin_5_ccdff_1_:25,mem_bottom_ipin_5_ccdff_2_:25,mem_bottom_ipin_5_ccdff_3_:25,mem_bottom_ipin_6_ccdff_0_:25,mem_bottom_ipin_6_ccdff_1_:25,mem_bottom_ipin_6_ccdff_2_:25,mem_bottom_ipin_6_ccdff_3_:25,mem_bottom_ipin_7_ccdff_0_:25,mem_bottom_ipin_7_ccdff_1_:25,mem_bottom_ipin_7_ccdff_2_:25,mem_bottom_ipin_7_ccdff_3_:25,mem_bottom_ipin_8_ccdff_0_:25,mem_bottom_ipin_8_ccdff_1_:25,mem_bottom_ipin_8_ccdff_2_:25,mem_bottom_ipin_8_ccdff_3_:25,mem_bottom_ipin_9_ccdff_0_:25,mem_bottom_ipin_9_ccdff_1_:25,mem_bottom_ipin_9_ccdff_2_:25,mem_bottom_ipin_9_ccdff_3_:25,mem_top_ipin_0_ccdff_0_:25,mem_top_ipin_0_ccdff_1_:25,mem_top_ipin_0_ccdff_2_:25,mem_top_ipin_0_ccdff_3_:25,mem_top_ipin_1_ccdff_0_:25,mem_top_ipin_1_ccdff_1_:25,mem_top_ipin_1_ccdff_2_:25,mem_top_ipin_1_ccdff_3_:25,mem_top_ipin_2_ccdff_0_:25,mem_top_ipin_2_ccdff_1_:25,mem_top_ipin_2_ccdff_2_:25,mem_top_ipin_2_ccdff_3_:25,mem_top_ipin_3_ccdff_0_:25,mem_top_ipin_3_ccdff_1_:25,mem_top_ipin_3_ccdff_2_:25,mem_top_ipin_3_ccdff_3_:25,mem_top_ipin_4_ccdff_0_:25,mem_top_ipin_4_ccdff_1_:25,mem_top_ipin_4_ccdff_2_:25,mem_top_ipin_4_ccdff_3_:25,mem_top_ipin_5_ccdff_0_:25,mem_top_ipin_5_ccdff_1_:25,mem_top_ipin_5_ccdff_2_:25,mem_top_ipin_5_ccdff_3_:25,mem_top_ipin_6_ccdff_0_:25,mem_top_ipin_6_ccdff_1_:25,mem_top_ipin_6_ccdff_2_:25,mem_top_ipin_6_ccdff_3_:25,mem_top_ipin_7_ccdff_0_:25,mem_top_ipin_7_ccdff_1_:25,mem_top_ipin_7_ccdff_2_:25,mem_top_ipin_7_ccdff_3_:25,membership:[6,22],memori:[10,44],merg:[3,7,14,15,16,23,24,42,59,60,62],merge_all_grid_io:59,merge_and_upd:62,merge_inst:[4,7,24,25,37,42],merge_list:59,merge_multiple_inst:[5,7,42],method:[6,42,59,63,64,65],meti:[6,22,23,24],mid11:32,mid12:32,mid21:32,mid22:32,minconn:[6,22,23,24],mind:37,minim:[1,62],minut:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,20,21,22,23,24,25,27,28,29],mkdir:[24,25],modif:[37,62],modifi:[47,61],modul:[2,11,13,21,22,23,24,25,27,28,29,31,32,34,35,36,37,38,42,59,60,61,62],module1:[8,16,27,31,32,34,35],module2:[2,8,27,31,32,34],module2_0:34,module2_1:34,module_partit:24,more:[16,38],multipl:[10,11,21,22,23,24,25,42],must:42,mux:[10,21,22,23,24,28,61],mux_bottom_ipin_0_buf_x1_0_:25,mux_bottom_ipin_0_const1_0_:25,mux_bottom_ipin_0_mux_l1_in_0_:25,mux_bottom_ipin_0_mux_l2_in_0_:25,mux_bottom_ipin_0_mux_l2_in_1_:25,mux_bottom_ipin_0_mux_l2_in_2_:25,mux_bottom_ipin_0_mux_l2_in_3_:25,mux_bottom_ipin_0_mux_l3_in_0_:25,mux_bottom_ipin_0_mux_l3_in_1_:25,mux_bottom_ipin_0_mux_l4_in_0_:25,mux_bottom_ipin_1_buf_x1_0_:25,mux_bottom_ipin_1_const1_0_:25,mux_bottom_ipin_1_mux_l1_in_0_:25,mux_bottom_ipin_1_mux_l2_in_0_:25,mux_bottom_ipin_1_mux_l2_in_1_:25,mux_bottom_ipin_1_mux_l2_in_2_:25,mux_bottom_ipin_1_mux_l2_in_3_:25,mux_bottom_ipin_1_mux_l3_in_0_:25,mux_bottom_ipin_1_mux_l3_in_1_:25,mux_bottom_ipin_1_mux_l4_in_0_:25,mux_bottom_ipin_2_buf_x1_0_:25,mux_bottom_ipin_2_const1_0_:25,mux_bottom_ipin_2_mux_l1_in_0_:25,mux_bottom_ipin_2_mux_l2_in_0_:25,mux_bottom_ipin_2_mux_l2_in_1_:25,mux_bottom_ipin_2_mux_l2_in_2_:25,mux_bottom_ipin_2_mux_l2_in_3_:25,mux_bottom_ipin_2_mux_l3_in_0_:25,mux_bottom_ipin_2_mux_l3_in_1_:25,mux_bottom_ipin_2_mux_l4_in_0_:25,mux_bottom_ipin_3_buf_x1_0_:25,mux_bottom_ipin_3_const1_0_:25,mux_bottom_ipin_3_mux_l1_in_0_:25,mux_bottom_ipin_3_mux_l2_in_0_:25,mux_bottom_ipin_3_mux_l2_in_1_:25,mux_bottom_ipin_3_mux_l2_in_2_:25,mux_bottom_ipin_3_mux_l2_in_3_:25,mux_bottom_ipin_3_mux_l3_in_0_:25,mux_bottom_ipin_3_mux_l3_in_1_:25,mux_bottom_ipin_3_mux_l4_in_0_:25,mux_bottom_ipin_4_buf_x1_0_:25,mux_bottom_ipin_4_const1_0_:25,mux_bottom_ipin_4_mux_l1_in_0_:25,mux_bottom_ipin_4_mux_l2_in_0_:25,mux_bottom_ipin_4_mux_l2_in_1_:25,mux_bottom_ipin_4_mux_l2_in_2_:25,mux_bottom_ipin_4_mux_l2_in_3_:25,mux_bottom_ipin_4_mux_l3_in_0_:25,mux_bottom_ipin_4_mux_l3_in_1_:25,mux_bottom_ipin_4_mux_l4_in_0_:25,mux_bottom_ipin_5_buf_x1_0_:25,mux_bottom_ipin_5_const1_0_:25,mux_bottom_ipin_5_mux_l1_in_0_:25,mux_bottom_ipin_5_mux_l2_in_0_:25,mux_bottom_ipin_5_mux_l2_in_1_:25,mux_bottom_ipin_5_mux_l2_in_2_:25,mux_bottom_ipin_5_mux_l2_in_3_:25,mux_bottom_ipin_5_mux_l3_in_0_:25,mux_bottom_ipin_5_mux_l3_in_1_:25,mux_bottom_ipin_5_mux_l4_in_0_:25,mux_bottom_ipin_6_buf_x1_0_:25,mux_bottom_ipin_6_const1_0_:25,mux_bottom_ipin_6_mux_l1_in_0_:25,mux_bottom_ipin_6_mux_l2_in_0_:25,mux_bottom_ipin_6_mux_l2_in_1_:25,mux_bottom_ipin_6_mux_l2_in_2_:25,mux_bottom_ipin_6_mux_l2_in_3_:25,mux_bottom_ipin_6_mux_l3_in_0_:25,mux_bottom_ipin_6_mux_l3_in_1_:25,mux_bottom_ipin_6_mux_l4_in_0_:25,mux_bottom_ipin_7_buf_x1_0_:25,mux_bottom_ipin_7_const1_0_:25,mux_bottom_ipin_7_mux_l1_in_0_:25,mux_bottom_ipin_7_mux_l2_in_0_:25,mux_bottom_ipin_7_mux_l2_in_1_:25,mux_bottom_ipin_7_mux_l2_in_2_:25,mux_bottom_ipin_7_mux_l2_in_3_:25,mux_bottom_ipin_7_mux_l3_in_0_:25,mux_bottom_ipin_7_mux_l3_in_1_:25,mux_bottom_ipin_7_mux_l4_in_0_:25,mux_bottom_ipin_8_buf_x1_0_:25,mux_bottom_ipin_8_const1_0_:25,mux_bottom_ipin_8_mux_l1_in_0_:25,mux_bottom_ipin_8_mux_l2_in_0_:25,mux_bottom_ipin_8_mux_l2_in_1_:25,mux_bottom_ipin_8_mux_l2_in_2_:25,mux_bottom_ipin_8_mux_l2_in_3_:25,mux_bottom_ipin_8_mux_l3_in_0_:25,mux_bottom_ipin_8_mux_l3_in_1_:25,mux_bottom_ipin_8_mux_l4_in_0_:25,mux_bottom_ipin_9_buf_x1_0_:25,mux_bottom_ipin_9_const1_0_:25,mux_bottom_ipin_9_mux_l1_in_0_:25,mux_bottom_ipin_9_mux_l2_in_0_:25,mux_bottom_ipin_9_mux_l2_in_1_:25,mux_bottom_ipin_9_mux_l2_in_2_:25,mux_bottom_ipin_9_mux_l2_in_3_:25,mux_bottom_ipin_9_mux_l3_in_0_:25,mux_bottom_ipin_9_mux_l3_in_1_:25,mux_bottom_ipin_9_mux_l4_in_0_:25,mux_top_ipin_0_buf_x1_0_:25,mux_top_ipin_0_const1_0_:25,mux_top_ipin_0_mux_l1_in_0_:25,mux_top_ipin_0_mux_l2_in_0_:25,mux_top_ipin_0_mux_l2_in_1_:25,mux_top_ipin_0_mux_l2_in_2_:25,mux_top_ipin_0_mux_l2_in_3_:25,mux_top_ipin_0_mux_l3_in_0_:25,mux_top_ipin_0_mux_l3_in_1_:25,mux_top_ipin_0_mux_l4_in_0_:25,mux_top_ipin_1_buf_x1_0_:25,mux_top_ipin_1_const1_0_:25,mux_top_ipin_1_mux_l1_in_0_:25,mux_top_ipin_1_mux_l2_in_0_:25,mux_top_ipin_1_mux_l2_in_1_:25,mux_top_ipin_1_mux_l2_in_2_:25,mux_top_ipin_1_mux_l2_in_3_:25,mux_top_ipin_1_mux_l3_in_0_:25,mux_top_ipin_1_mux_l3_in_1_:25,mux_top_ipin_1_mux_l4_in_0_:25,mux_top_ipin_2_buf_x1_0_:25,mux_top_ipin_2_const1_0_:25,mux_top_ipin_2_mux_l1_in_0_:25,mux_top_ipin_2_mux_l2_in_0_:25,mux_top_ipin_2_mux_l2_in_1_:25,mux_top_ipin_2_mux_l2_in_2_:25,mux_top_ipin_2_mux_l2_in_3_:25,mux_top_ipin_2_mux_l3_in_0_:25,mux_top_ipin_2_mux_l3_in_1_:25,mux_top_ipin_2_mux_l4_in_0_:25,mux_top_ipin_3_buf_x1_0_:25,mux_top_ipin_3_const1_0_:25,mux_top_ipin_3_mux_l1_in_0_:25,mux_top_ipin_3_mux_l2_in_0_:25,mux_top_ipin_3_mux_l2_in_1_:25,mux_top_ipin_3_mux_l2_in_2_:25,mux_top_ipin_3_mux_l2_in_3_:25,mux_top_ipin_3_mux_l3_in_0_:25,mux_top_ipin_3_mux_l3_in_1_:25,mux_top_ipin_3_mux_l4_in_0_:25,mux_top_ipin_4_buf_x1_0_:25,mux_top_ipin_4_const1_0_:25,mux_top_ipin_4_mux_l1_in_0_:25,mux_top_ipin_4_mux_l2_in_0_:25,mux_top_ipin_4_mux_l2_in_1_:25,mux_top_ipin_4_mux_l2_in_2_:25,mux_top_ipin_4_mux_l2_in_3_:25,mux_top_ipin_4_mux_l3_in_0_:25,mux_top_ipin_4_mux_l3_in_1_:25,mux_top_ipin_4_mux_l4_in_0_:25,mux_top_ipin_5_buf_x1_0_:25,mux_top_ipin_5_const1_0_:25,mux_top_ipin_5_mux_l1_in_0_:25,mux_top_ipin_5_mux_l2_in_0_:25,mux_top_ipin_5_mux_l2_in_1_:25,mux_top_ipin_5_mux_l2_in_2_:25,mux_top_ipin_5_mux_l2_in_3_:25,mux_top_ipin_5_mux_l3_in_0_:25,mux_top_ipin_5_mux_l3_in_1_:25,mux_top_ipin_5_mux_l4_in_0_:25,mux_top_ipin_6_buf_x1_0_:25,mux_top_ipin_6_const1_0_:25,mux_top_ipin_6_mux_l1_in_0_:25,mux_top_ipin_6_mux_l2_in_0_:25,mux_top_ipin_6_mux_l2_in_1_:25,mux_top_ipin_6_mux_l2_in_2_:25,mux_top_ipin_6_mux_l2_in_3_:25,mux_top_ipin_6_mux_l3_in_0_:25,mux_top_ipin_6_mux_l3_in_1_:25,mux_top_ipin_6_mux_l4_in_0_:25,mux_top_ipin_7_buf_x1_0_:25,mux_top_ipin_7_const1_0_:25,mux_top_ipin_7_mux_l1_in_0_:25,mux_top_ipin_7_mux_l2_in_0_:25,mux_top_ipin_7_mux_l2_in_1_:25,mux_top_ipin_7_mux_l2_in_2_:25,mux_top_ipin_7_mux_l2_in_3_:25,mux_top_ipin_7_mux_l3_in_0_:25,mux_top_ipin_7_mux_l3_in_1_:25,mux_top_ipin_7_mux_l4_in_0_:25,my_netlist:1,n:[10,20,22,23,24,28],n_cut:[6,22],name:[1,2,8,10,11,16,22,23,24,25,41,42,46,59,61,67],namedtemporaryfil:[10,11,22,23,24,25],nbottom:28,ncut:[6,22,23],need:[16,42,61],neighbor:[60,62],neighbour:59,nested_hierarchi:[2,33],net:[10,24,25,42,59],netlist:[2,3,6,7,8,10,11,16,19,21,22,23,24,25,26,27,37,38,44,59,60,62],netowrkx:[20,42],networkx:[6,19,22,23,24,26,42],new_cabl:42,new_cable_nam:42,new_definition_nam:[24,25,42],new_instance_nam:[24,25,42],new_port:42,newli:42,newport:42,next:[1,2,8,10,16,22,23,24,25,27],next_inst:1,nforamt:59,niter:[6,22,23,24],nleft:28,no_driv:42,no_load:42,node:[6,20,22,23,24,42],node_indx:[23,24],node_link_data:24,node_nam:[6,20,22,23,24],none:[1,21,22,23,24,28,41,42,46,47,59,61,64],noprint:61,note:1,notebook:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,17,19,20,21,22,23,24,25,27,28,29],notimpl:[4,5,12,17],np:[21,22,28,29],nright:28,ntop:28,number:[1,21,41,45,61],numpi:[21,22,28,29],nx:[6,20,22,23,24],nx_agraph:22,nx_pydot:[6,20,22,23,24],o:1,object:[27,42,47,61,66,67],objtyp:[6,22,23,24],obtain:[10,11,25],obuf:1,offset:[16,27,61],onc:38,one:[38,42],onl:59,onli:[37,42],open:[0,10,11,22,23,24,25],openfpga:[10,13,22,23,24,26,36,49,62],openfpga_arch:9,openfpga_bas:60,opin_b:[28,61],opin_bottom:29,opin_l:[28,61],opin_l_b:61,opin_l_b_len:61,opin_l_len:61,opin_l_t:61,opin_l_t_len:61,opin_left:29,opin_r:[28,61],opin_right:29,opin_t:[28,61],opin_top:29,opins_1:61,opposit:21,optim:42,optimis:42,option:[6,14,16,22,23,24,42],optpin:42,optwir:42,order:42,origin:[14,27],os:[0,2,4,5,8,9,10,11,12,16,17,21,22,23,24,25,27,28,29],osid:24,other:[37,41,42],out0:[16,20,27,31,32,34,35],out0_0:20,out1:32,out:[1,2,4,5,6,8,9,11,12,16,17,20,22,23,24,25,27,28,29,31,32,34,35,42],out_0:16,out_1:16,out_2:16,out_3:16,out_going_pin:1,out_obuf:1,out_pin:61,out_reg:1,outer:47,outerpin:44,outgo:[28,61],outlin:55,outpad:59,outport:42,output1:[2,8],output2:8,output:[1,14,15,23,24,31,32,34,35,38,42,59,61],outputs1:[23,24],outputs2:[23,24],outsid:1,overrid:42,overview:44,p1:[22,23,24],p2:[22,23,24],p3:24,p4:24,p:[10,22,23,24,25],p_manag:[14,15,16],packag:[37,38],page:[37,39],pair:[42,59],paramet:[41,42,46,61,62,65,66,67],parent:[2,8,16,24,25,45],parrent:27,pars:[10,11,13,19,22,23,24,25,44,61],parser:[37,44],part1:[6,22,23,24],part2:[6,22,23,24],part:[22,24,25,47],part_graph:[6,22],partit:[3,7,24,26,36],partitioning_experi:[6,7],parts_fil:25,pass:[22,23,24,42,66,67],path:[0,2,4,5,8,9,10,11,12,16,17,21,23,24,25,27,28,29,61,62],pathlib:[24,25],patten:59,pattern:[16,18,19,21,59,65],pb_type:9,per:24,perform:[22,37,42,62],peripheri:59,pformat:23,physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,38,39,40,41,42,43,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69],pin2:1,pin:[10,22,23,24,25,28,42,44,47,59,61],pin_i:[22,23,24],pin_label:61,pin_map:[42,61],pin_nam:42,pin_name_to_numb:22,pinmap:[21,22,28,61],pip:38,place:[24,27],place_pin:59,placement:59,placment:59,pleas:[38,39],plt:[6,20,23,24],plugin:38,pmap:61,png:22,point:[21,27,63,64],port:[1,10,20,22,23,24,25,27,41,42,46,47,66,67],port_:22,port_map:46,port_nam:42,posit:61,post:[6,42],pp:16,pprint:[16,22,23,24,27],pre:[21,65],pre_releas:38,prepare_graph_from_nx:6,prepare_netlist:[23,24],pretti:[11,14,15,16,27],previous_inst:1,primit:1,primitives_librari:1,print:[1,4,5,6,9,12,16,17,20,21,22,23,24,25,28,29,38,61],print_connect:1,print_head:[28,61],print_partition_info:[23,24],process:37,prog_clk:[22,23,24],prog_reset:[22,23,24],proj:[10,11,21,22,23,24,25,28],properti:[16,27,40,41,42,43,46,47,48,59,67],propperti:67,provid:[24,39,41,42,60,61],proxi:59,pure:37,py:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,20,21,22,23,24,25,26,27,28,29,30],pydot:[6,22,23,24],pymeti:[6,22],pyplot:[6,20,23,24],python3:38,python:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,17,19,20,21,22,23,24,25,27,28,29,37,39,40,43,44,47],q:[1,22],quiet:42,r0:28,r1:28,r2:28,r3:28,r4:28,r5:28,r6:28,r7:28,r8:28,r9:28,r:[10,11,21,22,23,24,25,61],r_______________________________________:28,r___________r_____________r_____________:28,r_____r____lr____________lr__________l_l:28,r__l__r_____r__l_l________r__l__________:28,rais:42,rang:[16,21,22,24],rank:[23,24],read:[10,11,22,23,24,25,61],readlin:[10,11,22,23,24,25],readwrit:[6,23,24],rect:[20,22],rectangular:27,recurs:1,red:[6,22,23,24],refer:[0,1,2,8,10,11,16,20,25,27,37,39,42],regener:20,regist:[22,59],register_config_gener:59,register_placement_cr:59,register_tile_gener:[25,59],relabel:[23,24],relat:[36,37,38,60],releas:38,remain:42,remov:[10,22,24,25,42,59],remove_c:22,remove_child:10,remove_children_from:22,remove_config_chain:[10,25,59],remove_edges_from:[23,24],remove_nod:[23,24],remove_nodes_from:[23,24],remove_port:[22,42],remove_undriven_net:[10,25,59],renam:[13,19],rename_modul:[12,13],render:[6,13,21,22,30,36,38,59,60],render_connection_box:[21,22,28,61],render_floorplan:59,render_ipin:[21,22],render_pattern:[14,15,16],render_switch_pattern:[21,22,28,61],repeat:55,repo:38,report:[28,61],report_connect:[29,61],report_incoming_channel:[28,61],report_ipin:[21,22,29,61],report_outgoing_channel:[28,61],repositori:1,repres:[20,37,42,44],represent:[20,42,44],reset:14,resourc:24,respect:27,restructur:[36,37],result:69,reus:42,revers:41,right:[16,21,23,24,27,28,29,55,61,62],right_0:29,right_10:29,right_12:29,right_14:29,right_16:29,right_18:29,right_20:29,right_22:29,right_24:29,right_26:29,right_28:29,right_2:29,right_30:29,right_32:29,right_34:29,right_36:29,right_38:29,right_4:29,right_6:29,right_8:29,right_bottom_grid_top_width_0_height_0_subtile_:59,right_chan:21,right_grid_left_width_0_height_0_subtile_:59,right_top_grid_bottom_width_0_height_0_subtile_:59,right_tre:14,right_width_0_height_0_subtile_:59,root:61,rotat:[14,15],rout:[10,11,14,15,21,22,23,24,25,28,60],routingrend:[21,22,28],row1:[16,35],row2:[16,35],row3:[16,35],row4:[16,35],rst:1,rst_ibuf_inst:1,rule:65,run:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,20,21,22,23,24,25,27,28,29,38,59],run_meti:[6,22,23,24],s:1,same:[42,44],sampl:[14,15,37],sample_connect:14,save:[11,23,24,25,28,59,61],save_graph:[23,24],save_netlist:[10,11,25,59],save_paritioned_graph:24,save_partitioned_graph:24,savea:[11,14,15,16,27],sb11_gsb:22,sb:[11,19,21,25,26,28,29,59,62],sb_0__0_:[11,25,29],sb_0__1_:[11,25,29],sb_0__2_:11,sb_0__3_:11,sb_0__4_:[11,25,29],sb_1__0_:[11,25,29],sb_1__1_:[11,21,22,25,28,29],sb_1__1__0:25,sb_1__1__1:25,sb_1__1__2:25,sb_1__1__3:25,sb_1__2_:25,sb_1__3_:25,sb_1__4_:[11,25,29],sb_2__1_:25,sb_2__2_:25,sb_2__3_:25,sb_3__1_:25,sb_3__2_:25,sb_3__3_:25,sb_4__0_:[11,25,29],sb_4__1_:[11,25,29],sb_4__4_:[11,25,29],sb_:[10,25,29],sb_bottom_l_in:59,sb_bottom_r_in:59,sb_left_b_in:59,sb_left_t_in:59,sb_render:[21,22,28,29],sb_right_b_in:59,sb_right_t_in:59,sb_top_l_in:59,sb_top_r_in:59,scalabl:37,scalar:[0,2,8,42],scale:[14,15,21,28,29,61],scan_chain:22,schemat:[0,10],scheme:62,script:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,20,21,22,23,24,25,27,28,29,37],sdn:[0,1,2,4,5,8,10,11,12,16,17,20,21,22,23,24,25,27,28,29,38,42,44],sdn_verilog_assignment_1:16,sdn_verilog_assignment_1_0:25,sdn_verilog_assignment_1_10:25,sdn_verilog_assignment_1_11:25,sdn_verilog_assignment_1_12:25,sdn_verilog_assignment_1_13:25,sdn_verilog_assignment_1_14:25,sdn_verilog_assignment_1_15:25,sdn_verilog_assignment_1_16:25,sdn_verilog_assignment_1_17:25,sdn_verilog_assignment_1_18:25,sdn_verilog_assignment_1_19:25,sdn_verilog_assignment_1_1:25,sdn_verilog_assignment_1_20:25,sdn_verilog_assignment_1_21:25,sdn_verilog_assignment_1_22:25,sdn_verilog_assignment_1_23:25,sdn_verilog_assignment_1_24:25,sdn_verilog_assignment_1_25:25,sdn_verilog_assignment_1_26:25,sdn_verilog_assignment_1_27:25,sdn_verilog_assignment_1_28:25,sdn_verilog_assignment_1_29:25,sdn_verilog_assignment_1_2:25,sdn_verilog_assignment_1_30:25,sdn_verilog_assignment_1_31:25,sdn_verilog_assignment_1_32:25,sdn_verilog_assignment_1_33:25,sdn_verilog_assignment_1_34:25,sdn_verilog_assignment_1_35:25,sdn_verilog_assignment_1_36:25,sdn_verilog_assignment_1_37:25,sdn_verilog_assignment_1_38:25,sdn_verilog_assignment_1_39:25,sdn_verilog_assignment_1_3:25,sdn_verilog_assignment_1_4:25,sdn_verilog_assignment_1_5:25,sdn_verilog_assignment_1_6:25,sdn_verilog_assignment_1_7:25,sdn_verilog_assignment_1_8:25,sdn_verilog_assignment_1_9:25,sdnphy:[0,2,4,5,8,12,16,17,20,27,39],search:37,second:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,20,21,22,23,24,25,27,28,29],section:[16,61],see:1,seek:[10,11,22,23,24,25],select:1,self:[41,61],selfloop_edg:[23,24],separ:0,seq:21,set:[24,62],set_color:[6,22],set_label:6,set_printopt:[21,28,29],set_rankdir:[22,23,24],set_shap:22,shape:[20,21,59],shell:[11,22,24],shift:22,should:42,show:[21,22,44],show_graph_stat:[23,24],show_placement_data:11,shown:[59,62],side:[16,22,24,27,28,59,61,62],signal:[14,15,22,23,24],simpl:[6,44],simpler:1,simplifi:[16,19,22,26,37],singl:[3,7,20,42],sink:[23,24],site:61,size:[10,25,40,41,65],sizei:[64,65],sizex:[64,65],skip:61,skip_connect:11,skip_constraint:[0,2,8,11,16,22,23,24,59],skip_pin:11,sklearn:24,some:[1,37],sort:[21,22],sort_cabl:59,sort_input_channel:21,sort_inst:59,sourc:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,17,19,20,21,22,23,24,25,27,28,29,40,41,42,43,45,46,47,48,59,61,62,63,64,65,66,67],source_fil:[10,11,22,23,24,25],space:[21,28,29,61],specif:[42,61,66],sphinx:[0,1,2,3,4,5,6,8,9,10,11,12,14,15,16,17,19,20,21,22,23,24,25,27,28,29],split:[16,19,20,21,22,23,26],split_port:[16,20,23,24,42],splitext:[21,28,29],spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,38,39,40,41,42,43,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69],spydrnet_log:[2,10,11,21,22,23,24,25,27,28,29],spydrnet_phys:[0,2,4,5,6,8,9,10,11,12,14,15,16,17,20,21,22,23,24,25,27,28,29,38,40,41,42,43,45,46,47,48,59,61,62],square_grid:[16,33],standard_cell_primit:[10,22,24],standard_cell_wrapp:[10,23],start:59,startswith:[22,24],stat:[11,22,23,24,25,28],statist:[59,61],store:[23,63,64],str:[1,6,10,11,22,23,24,25,28,42,46,61,66,67],strcutur:[10,11,25],strip:22,structur:[10,11,24,25,37,39,42,59,62],style:[23,24],sub_modul:[10,11,22,23,24,25],subgraph:[6,22],submodul:24,sufffix:42,suffix:[10,11,22,23,24,25,42],sum:[21,22],summari:49,support:[14,15,37],svg:[6,11,14,15,16,20,21,22,23,24,27,28,29,38,61],svgwrite:38,sw:[21,22],sw_bottom:[21,22],sw_left:21,sw_right:21,sw_top:[21,22],switch_mat:21,switch_partition_03:23,system:6,t:[1,21,22,24,61],tag:22,target:22,task:[22,23,24],tech:[21,22],techmap:[6,22],tempfil:[10,11,22,23,24,25],temporari:[10,11,22,23,24,25],thei:42,them:21,thi:[0,2,4,5,6,8,10,11,14,15,17,20,21,22,23,24,25,28,29,38,39,40,41,42,43,44,45,47,48,59,60,61,62,63,64,65],thoguh:24,through:42,tighter:62,tilabl:[18,19],tile01:[10,62],tile02:25,tile:[10,13,19,26,59],tile_1__1_:32,tile_1__2_:32,tile_1__:35,tile_2__1_:32,tile_2__2_:32,tile_2__:35,tile_3__:35,tile_4__:35,tile_cr:59,tile_nam:62,tileabl:17,tiles_data:25,time:[0,1,2,4,5,6,8,9,10,11,12,14,15,16,17,20,21,22,23,24,25,27,28,29,62],titl:[14,15,16],to_i:63,to_n:24,to_numpy_arrai:[6,22,23,24],to_pydot:[6,20,22,23,24],to_undirect:[23,24],to_x:63,todo:[4,5,12,17],togther:42,tool:[1,44],top:[0,2,8,10,16,20,21,22,23,24,25,27,28,29,31,32,34,35,46,55,59,61,62],top_0:29,top_10:29,top_12:29,top_14:29,top_16:29,top_18:29,top_1:61,top_20:29,top_22:29,top_24:29,top_26:29,top_28:29,top_2:29,top_30:29,top_32:29,top_34:29,top_36:29,top_38:29,top_4:29,top_6:29,top_8:29,top_chan:21,top_definit:16,top_grid:[22,23],top_grid_:22,top_grid_bottom_width_0_height_0_subtile_:59,top_inst:[0,1,2,8,16,20,22,27,46],top_ipin_0:22,top_ipin_1:22,top_ipin_2:22,top_ipin_3:22,top_ipin_4:22,top_ipin_5:22,top_ipin_6:22,top_ipin_7:22,top_ipin_8:22,top_ipin_9:22,top_left_grid_right_width_0_height_0_subtile_:59,top_modul:[10,11,25,59,62],top_pin_i:22,top_pinmap:21,top_right_grid_left_width_0_height_0_subtile_:59,top_width_0_height_0_subtile_:59,topsid:55,total:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,20,21,22,23,24,25,26,27,28,29,30],toward:[61,62],track:24,track_0:24,transal:[14,15],transform:[14,15,37,44,49],translat:[14,15],tree:[6,18,36],tupl:[24,42],tutori:37,two:[3,7,22,24,42],type:[41,42,46,66,67],unchang:42,under:38,undriven:[10,25,59],ungroup:[3,7],uniqu:[42,59,61],unwant:22,updat:[21,61,62],update_dimens:61,upper:[24,28,41],us:[1,6,19,22,23,24,37,38,39,42,44],user:[37,38,47],usign:10,usng:[14,15],util:[1,6,9,10,11,14,15,16,21,22,23,24,25,27,28,29,49,59,61,62],v:[0,2,8,10,11,16,21,22,23,24,25,27,28],v_chan:24,valu:[22,23,24],variabl:[24,59],vector:[0,2,8,42],verilog:[10,13,16,19,22,23,24,26,27,37,40,43,59],vertic:[21,24,28,29,59,61],viewbox:61,visit:38,visual:37,visualis:[3,7],vpr_arch:9,vstack:[21,22],vweight:[6,22,23,24],w:[10,22,23,24],wai:44,we:38,websock:38,websocket:38,weight:[6,20,22,23,24],weigt:22,what:1,where:21,which:[14,15,22,37,42,59],whichcna:59,whihc:27,width:[11,15,16,27,62,65],window:0,wire0:[8,31,34],wire0_0:20,wire:[0,1,2,8,10,11,16,20,22,25,31,32,34,35,41,42,45,48,60,62],wire_bu:31,wire_bus_1:20,wire_feedthrough:[7,8],without:42,work:[1,59],would:44,wrapper:46,write:[10,11,22,23,24,25],write_blackbox:16,write_dot:[22,23,24],write_metis_graph:[6,22,23,24],write_png:22,write_svg:[6,20,22,23,24],written:55,x:[1,10,16,21,22,25,28,29],x____:28,x_margin:14,xadj:6,xml:[9,21,22,28,29,61],xx:29,y:[16,38],yaml:16,yet:38,yosi:10,you:[38,39,44],your:38,zip:[3,19,24]},titles:["Visualise Hierarchical Netlist","Display Netlist Information Functions","Grouping ungrouping cells","Basic Restructuring Examples","Merging two instances in the design","Merging group of instances","Partitions Experimentation","Computation times","Genrating feedthrough from single instance","OpenFPGA architecture Parsing","Render FPGA Basic Elements","Creating FPGA Tiles from OpenFPGA verilog","Renaming Homogeneous FPGA Modules","Computation times","Connection Pattern Generation","Create H-Tree Connectivity pattern","Create Clock Tree Embedding","H-Tree insertion in FPGA Tilable grid","Computation times","OpenFPGA Related Restructuring","Netlist to graph (networkx)","Partition Conn Box 01","Partition Conn Box 02","Partition Conn Box 02 - Simplified","Split CBs and SBs across fabric","FPGA Tiles from OpenFPGA Verilog","Computation times","Demonstrate how to render basic floorplan","Rendering Switch and Connection Boxes","Rendering Switch and Connection Boxes","Computation times","basic_hierarchy","grid_example","Sample Verilog Netlists","nested_hierarchy","square_grid","Examples","SpyDrNet-Physical Documentation","Install","Tutorial","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","Library","OuterPin","Pin","API Reference","Bottom-left-Tile","Bottom-Right-Tile","Bottom-Tile","Left-Tile","Right-Tile","Tile","Top-left-Tile","Top-Right-Tile","Top-Tile","OpenFPGA Base","OpenFPGA Transformations","Routing Render","Tile-01","spydrnet_physical.util.ConnectPoint","spydrnet_physical.util.ConnectPointList","spydrnet_physical.util.ConnectionPattern","spydrnet_physical.util.get_attr","spydrnet_physical.util.get_names","Utility Functions","Unit Tests"],titleterms:{"01":[21,62],"02":[22,23],"function":[1,68],"switch":[28,29],across:24,api:[44,49,60],architectur:9,base:[59,60],basic:[3,10,19,27,44],basic_hierarchi:31,bottom:[50,51,52],box:[21,22,23,28,29],bundl:40,cabl:41,cb:24,cb_render:61,cell:2,channel:61,clock:[16,19],comput:[7,13,18,26,30],configur:60,conn:[21,22,23],connect:[14,15,28,29],connectionpattern:65,connectpoint:63,connectpointlist:64,content:37,creat:[11,15,16],definit:42,demonstr:27,depend:38,descript:55,design:4,detail:62,develop:38,displai:1,document:37,each:62,element:[10,43],embed:[16,19],exampl:[3,19,36],experiment:6,fabric:24,feedthrough:8,floorplan:27,fpga:[10,11,12,17,25],from:[8,11,25],gener:14,genrat:8,get_attr:66,get_nam:67,graph:20,grid:17,grid_exampl:32,group:[2,5],h:[15,17],hierarch:0,homogen:12,how:27,indic:37,inform:1,innerpin:45,insert:17,instal:38,instanc:[4,5,8],interfac:39,io:55,left:[50,53,56],librari:46,merg:[4,5],method:62,modul:[12,19],nested_hierarchi:34,netlist:[0,1,20,33],networkx:20,object:44,openfpga:[9,11,19,25,59,60],outerpin:47,overview:[40,41,42,43,45,46,47,48,59,68],pars:9,partit:[6,19,21,22,23],pattern:[14,15],physic:[37,44],pin:48,refer:49,relat:19,renam:12,render:[10,19,27,28,29,61],restructur:[3,19],right:[51,54,57],rout:61,routingrend:61,sampl:33,sb:24,sb_render:61,sdc:60,shell:39,simplifi:23,singl:8,split:24,spydrnet:[37,44],spydrnet_phys:[63,64,65,66,67],square_grid:35,summari:44,tabl:37,test:69,tilabl:17,tile:[11,25,50,51,52,53,54,55,56,57,58,60,62],time:[7,13,18,26,30],top:[56,57,58],transform:60,tree:[15,16,17,19],tutori:39,two:4,type:44,ungroup:2,unit:69,util:[63,64,65,66,67,68],valid:38,variabl:61,verif:60,verilog:[11,25,33],version:38,visual:39,visualis:0}})