****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Tue Nov 19 18:26:14 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_59_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_58_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0115     -0.0115

  i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0088      0.9300    0.0000     -0.0115 r    (42.24,24.34)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0043      0.9120    0.0275      0.0160 f    (41.99,24.34)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[59] (net)                               1      0.0009
  APSHOLD_101/I (BUFFSKND4BWP16P90CPD)                                                      0.0043      0.9300    0.0000      0.0160 f    (41.30,24.91)
  APSHOLD_101/Z (BUFFSKND4BWP16P90CPD)                                                      0.0039      0.9120    0.0114      0.0274 f    (41.53,24.91)
  APSHOLD_net_50 (net)                                                   1      0.0005
  U353/A1 (CKOR2D2BWP16P90CPD)                                                              0.0039      0.9300    0.0000      0.0274 f    (41.65,25.44)
  U353/Z (CKOR2D2BWP16P90CPD)                                                               0.0048      0.9120    0.0124      0.0398 f    (42.03,25.49)
  n363 (net)                                                             1      0.0009
  i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/D (DFCNQD1BWP16P90CPD)                             0.0048      0.9300    0.0000      0.0398 f    (41.56,28.40)     s, n
  data arrival time                                                                                                           0.0398

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0020     -0.0020
  clock reconvergence pessimism                                                                                  -0.0095     -0.0115
  i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP (DFCNQD1BWP16P90CPD)                            0.0089      1.0700    0.0000     -0.0115 r    (43.23,28.37)     s, n
  clock uncertainty                                                                                               0.0430      0.0315
  library hold time                                                                                     1.0000    0.0083      0.0398
  data required time                                                                                                          0.0398
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0398
  data arrival time                                                                                                          -0.0398
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0001



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0039      0.9120    0.0008      0.5008 f    (61.75,13.65)
  tdi (net)                                                              1      0.0011
  FTB_1__39/I (BUFFSKND1BWP16P90CPD)                                                        0.0039      0.9300    0.0000      0.5008 f    (58.71,12.82)     s
  FTB_1__39/Z (BUFFSKND1BWP16P90CPD)                                                        0.0271      0.9120    0.0201      0.5209 f    (58.56,12.82)     s
  aps_rename_1_ (net)                                                    7      0.0088
  ZINV_25_inst_50/I (CKND2BWP16P90CPD)                                                      0.0271      0.9300    0.0003      0.5212 f    (58.63,16.85)
  ZINV_25_inst_50/ZN (CKND2BWP16P90CPD)                                                     0.0240      0.9120    0.0197      0.5409 r    (58.67,16.85)
  ZINV_25_0 (net)                                                        1      0.0095
  ZINV_16_f_inst_49/I (INVD14BWP16P90CPDULVT)                                               0.0240      0.9300    0.0001      0.5410 r    (59.62,16.85)
  ZINV_16_f_inst_49/ZN (INVD14BWP16P90CPDULVT)                                              0.0194      0.9120    0.0135      0.5546 f    (59.64,16.85)
  dbg_datf_si[0] (net)                                                   1      0.1004
  dbg_datf_si[0] (out)                                                                      0.0200      0.9300    0.0018      0.5564 f    (61.75,16.05)
  data arrival time                                                                                                           0.5564

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0430      0.0430
  output external delay                                                                                          -0.5000     -0.4570
  data required time                                                                                                         -0.4570
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4570
  data arrival time                                                                                                          -0.5564
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0134



  Startpoint: dbg_rstatn[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  dbg_rstatn[0] (in)                                                                        0.0042      0.9120    0.0011      0.5011 f    (61.75,15.33)
  dbg_rstatn[0] (net)                                                    1      0.0015
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)                              0.0042      0.9300    0.0000      0.5011 f    (56.14,16.24)     s, n
  data arrival time                                                                                                           0.5011

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0080     -0.0080
  clock reconvergence pessimism                                                                                  -0.0000     -0.0080
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                             0.0166      1.0700    0.0000     -0.0080 r    (57.81,16.27)     s, n
  clock uncertainty                                                                                               0.0430      0.0350
  library hold time                                                                                     1.0000    0.0101      0.0451
  data required time                                                                                                          0.0451
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0451
  data arrival time                                                                                                          -0.5011
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4560



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0151     -0.0151

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0171      0.9300    0.0000     -0.0151 r    (56.55,21.46)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0167      0.9120    0.0330      0.0179 r    (56.30,21.46)     s, n
  n414 (net)                                                             2      0.0047
  BUFT_RR_56/I (CKBD14BWP16P90CPDULVT)                                                      0.0167      0.9300    0.0001      0.0181 r    (58.11,18.58)
  BUFT_RR_56/Z (CKBD14BWP16P90CPDULVT)                                                      0.0196      0.9120    0.0156      0.0337 r    (59.01,18.58)
  dbg_resetn_flevel[0] (net)                                             1      0.1005
  dbg_resetn_flevel[0] (out)                                                                0.0208      0.9300    0.0027      0.0363 r    (61.75,16.77)
  data arrival time                                                                                                           0.0363

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0430      0.0430
  output external delay                                                                                          -0.5000     -0.4570
  data required time                                                                                                         -0.4570
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4570
  data arrival time                                                                                                          -0.0363
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4934



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_59_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_58_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0114     -0.0114

  i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0159      0.9300    0.0000     -0.0114 r    (42.24,24.34)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0073      0.9420    0.0544      0.0430 f    (41.99,24.34)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[59] (net)                               1      0.0009
  APSHOLD_101/I (BUFFSKND4BWP16P90CPD)                                                      0.0073      0.9300    0.0001      0.0430 f    (41.30,24.91)
  APSHOLD_101/Z (BUFFSKND4BWP16P90CPD)                                                      0.0077      0.9420    0.0222      0.0652 f    (41.53,24.91)
  APSHOLD_net_50 (net)                                                   1      0.0005
  U353/A1 (CKOR2D2BWP16P90CPD)                                                              0.0077      0.9300    0.0000      0.0652 f    (41.65,25.44)
  U353/Z (CKOR2D2BWP16P90CPD)                                                               0.0100      0.9420    0.0267      0.0919 f    (42.03,25.49)
  n363 (net)                                                             1      0.0009
  i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/D (DFCNQD1BWP16P90CPD)                             0.0100      0.9300    0.0001      0.0920 f    (41.56,28.40)     s, n
  data arrival time                                                                                                           0.0920

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0023     -0.0023
  clock reconvergence pessimism                                                                                  -0.0086     -0.0109
  i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP (DFCNQD1BWP16P90CPD)                            0.0159      1.0700    0.0000     -0.0109 r    (43.23,28.37)     s, n
  clock uncertainty                                                                                               0.0530      0.0421
  library hold time                                                                                     1.0000    0.0238      0.0660
  data required time                                                                                                          0.0660
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0660
  data arrival time                                                                                                          -0.0920
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0260



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0075      0.9420    0.0015      0.5015 f    (61.75,13.65)
  tdi (net)                                                              1      0.0011
  FTB_1__39/I (BUFFSKND1BWP16P90CPD)                                                        0.0075      0.9300    0.0000      0.5015 f    (58.71,12.82)     s
  FTB_1__39/Z (BUFFSKND1BWP16P90CPD)                                                        0.0523      0.9420    0.0399      0.5414 f    (58.56,12.82)     s
  aps_rename_1_ (net)                                                    7      0.0086
  ZINV_25_inst_50/I (CKND2BWP16P90CPD)                                                      0.0523      0.9300    0.0009      0.5423 f    (58.63,16.85)
  ZINV_25_inst_50/ZN (CKND2BWP16P90CPD)                                                     0.0416      0.9420    0.0387      0.5810 r    (58.67,16.85)
  ZINV_25_0 (net)                                                        1      0.0095
  ZINV_16_f_inst_49/I (INVD14BWP16P90CPDULVT)                                               0.0416      0.9300    0.0005      0.5815 r    (59.62,16.85)
  ZINV_16_f_inst_49/ZN (INVD14BWP16P90CPDULVT)                                              0.0320      0.9420    0.0206      0.6022 f    (59.64,16.85)
  dbg_datf_si[0] (net)                                                   1      0.1004
  dbg_datf_si[0] (out)                                                                      0.0390      0.9300    0.0077      0.6098 f    (61.75,16.05)
  data arrival time                                                                                                           0.6098

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.6098
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0568



  Startpoint: dbg_ext_stat[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  dbg_ext_stat[0] (in)                                                                      0.0092      0.9420    0.0033      0.5033 f    (61.75,15.81)
  dbg_ext_stat[0] (net)                                                  1      0.0024
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/D (DFCNQD1BWP16P90CPD)                            0.0093      0.9300    0.0003      0.5036 f    (53.53,20.34)     s, n
  data arrival time                                                                                                           0.5036

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0136     -0.0136
  clock reconvergence pessimism                                                                                  -0.0000     -0.0136
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                           0.0262      1.0700    0.0000     -0.0136 r    (55.20,20.30)     s, n
  clock uncertainty                                                                                               0.0530      0.0394
  library hold time                                                                                     1.0000    0.0281      0.0675
  data required time                                                                                                          0.0675
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0675
  data arrival time                                                                                                          -0.5036
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4361



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0188     -0.0188

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0264      0.9300    0.0000     -0.0188 r    (56.55,21.46)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0275      0.9420    0.0635      0.0446 r    (56.30,21.46)     s, n
  n414 (net)                                                             2      0.0047
  BUFT_RR_56/I (CKBD14BWP16P90CPDULVT)                                                      0.0275      0.9300    0.0005      0.0451 r    (58.11,18.58)
  BUFT_RR_56/Z (CKBD14BWP16P90CPDULVT)                                                      0.0284      0.9420    0.0216      0.0667 r    (59.01,18.58)
  dbg_resetn_flevel[0] (net)                                             1      0.1005
  dbg_resetn_flevel[0] (out)                                                                0.0418      0.9300    0.0111      0.0778 r    (61.75,16.77)
  data arrival time                                                                                                           0.0778

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.0778
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5248



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_59_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_58_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0080     -0.0080

  i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0120      0.9300    0.0000     -0.0080 r    (42.24,24.34)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0057      0.9270    0.0384      0.0304 f    (41.99,24.34)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[59] (net)                               1      0.0009
  APSHOLD_101/I (BUFFSKND4BWP16P90CPD)                                                      0.0057      0.9300    0.0000      0.0304 f    (41.30,24.91)
  APSHOLD_101/Z (BUFFSKND4BWP16P90CPD)                                                      0.0053      0.9270    0.0151      0.0455 f    (41.53,24.91)
  APSHOLD_net_50 (net)                                                   1      0.0005
  U353/A1 (CKOR2D2BWP16P90CPD)                                                              0.0053      0.9300    0.0000      0.0455 f    (41.65,25.44)
  U353/Z (CKOR2D2BWP16P90CPD)                                                               0.0068      0.9270    0.0172      0.0627 f    (42.03,25.49)
  n363 (net)                                                             1      0.0009
  i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/D (DFCNQD1BWP16P90CPD)                             0.0068      0.9300    0.0000      0.0628 f    (41.56,28.40)     s, n
  data arrival time                                                                                                           0.0628

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0018     -0.0018
  clock reconvergence pessimism                                                                                  -0.0059     -0.0077
  i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP (DFCNQD1BWP16P90CPD)                            0.0120      1.0700    0.0000     -0.0077 r    (43.23,28.37)     s, n
  clock uncertainty                                                                                               0.0480      0.0403
  library hold time                                                                                     1.0000    0.0139      0.0542
  data required time                                                                                                          0.0542
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0542
  data arrival time                                                                                                          -0.0628
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0085



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0053      0.9270    0.0011      0.5011 f    (61.75,13.65)
  tdi (net)                                                              1      0.0011
  FTB_1__39/I (BUFFSKND1BWP16P90CPD)                                                        0.0053      0.9300    0.0000      0.5011 f    (58.71,12.82)     s
  FTB_1__39/Z (BUFFSKND1BWP16P90CPD)                                                        0.0386      0.9270    0.0279      0.5290 f    (58.56,12.82)     s
  aps_rename_1_ (net)                                                    7      0.0088
  ZINV_25_inst_50/I (CKND2BWP16P90CPD)                                                      0.0388      0.9300    0.0005      0.5295 f    (58.63,16.85)
  ZINV_25_inst_50/ZN (CKND2BWP16P90CPD)                                                     0.0306      0.9270    0.0264      0.5559 r    (58.67,16.85)
  ZINV_25_0 (net)                                                        1      0.0095
  ZINV_16_f_inst_49/I (INVD14BWP16P90CPDULVT)                                               0.0306      0.9300    0.0003      0.5562 r    (59.62,16.85)
  ZINV_16_f_inst_49/ZN (INVD14BWP16P90CPDULVT)                                              0.0259      0.9270    0.0167      0.5729 f    (59.64,16.85)
  dbg_datf_si[0] (net)                                                   1      0.1004
  dbg_datf_si[0] (out)                                                                      0.0287      0.9300    0.0043      0.5772 f    (61.75,16.05)
  data arrival time                                                                                                           0.5772

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.5772
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0292



  Startpoint: dbg_ext_stat[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  dbg_ext_stat[0] (in)                                                                      0.0066      0.9270    0.0024      0.5024 f    (61.75,15.81)
  dbg_ext_stat[0] (net)                                                  1      0.0024
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/D (DFCNQD1BWP16P90CPD)                            0.0066      0.9300    0.0000      0.5024 f    (53.53,20.34)     s, n
  data arrival time                                                                                                           0.5024

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0091     -0.0091
  clock reconvergence pessimism                                                                                  -0.0000     -0.0091
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                           0.0208      1.0700    0.0000     -0.0091 r    (55.20,20.30)     s, n
  clock uncertainty                                                                                               0.0480      0.0389
  library hold time                                                                                     1.0000    0.0165      0.0554
  data required time                                                                                                          0.0554
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0554
  data arrival time                                                                                                          -0.5024
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4470



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0138     -0.0138

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0213      0.9300    0.0000     -0.0138 r    (56.55,21.46)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0213      0.9270    0.0457      0.0318 r    (56.30,21.46)     s, n
  n414 (net)                                                             2      0.0047
  BUFT_RR_56/I (CKBD14BWP16P90CPDULVT)                                                      0.0213      0.9300    0.0003      0.0321 r    (58.11,18.58)
  BUFT_RR_56/Z (CKBD14BWP16P90CPDULVT)                                                      0.0242      0.9270    0.0184      0.0505 r    (59.01,18.58)
  dbg_resetn_flevel[0] (net)                                             1      0.1005
  dbg_resetn_flevel[0] (out)                                                                0.0298      0.9300    0.0063      0.0568 r    (61.75,16.77)
  data arrival time                                                                                                           0.0568

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.0568
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5088


1
