#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul 23 16:59:26 2018
# Process ID: 11396
# Current directory: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div2/fir_prj/solution1/impl/vhdl
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div2/fir_prj/solution1/impl/vhdl/vivado.log
# Journal file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div2/fir_prj/solution1/impl/vhdl/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
[Mon Jul 23 16:59:34 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div2/fir_prj/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Mon Jul 23 16:59:34 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log int_div2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source int_div2.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source int_div2.tcl -notrace
Command: synth_design -top int_div2 -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11521 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1266.355 ; gain = 80.898 ; free physical = 125 ; free virtual = 8846
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'int_div2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div2/fir_prj/solution1/impl/vhdl/int_div2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'int_div2' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div2/fir_prj/solution1/impl/vhdl/int_div2.vhd:23]
WARNING: [Synth 8-3330] design int_div2 has an empty top module
WARNING: [Synth 8-3917] design int_div2 has port ap_idle driven by constant 1
WARNING: [Synth 8-3331] design int_div2 has unconnected port a[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1311.980 ; gain = 126.523 ; free physical = 187 ; free virtual = 8859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1311.980 ; gain = 126.523 ; free physical = 187 ; free virtual = 8860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1311.980 ; gain = 126.523 ; free physical = 187 ; free virtual = 8860
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div2/fir_prj/solution1/impl/vhdl/int_div2.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div2/fir_prj/solution1/impl/vhdl/int_div2.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1564.465 ; gain = 0.000 ; free physical = 123 ; free virtual = 8599
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1564.465 ; gain = 379.008 ; free physical = 192 ; free virtual = 8669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1564.465 ; gain = 379.008 ; free physical = 192 ; free virtual = 8669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1564.465 ; gain = 379.008 ; free physical = 193 ; free virtual = 8670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1564.465 ; gain = 379.008 ; free physical = 192 ; free virtual = 8669
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design int_div2 has an empty top module
WARNING: [Synth 8-3917] design int_div2 has port ap_idle driven by constant 1
WARNING: [Synth 8-3331] design int_div2 has unconnected port a[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1564.465 ; gain = 379.008 ; free physical = 189 ; free virtual = 8668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1606.465 ; gain = 421.008 ; free physical = 140 ; free virtual = 8544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1606.465 ; gain = 421.008 ; free physical = 140 ; free virtual = 8544
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1606.465 ; gain = 421.008 ; free physical = 140 ; free virtual = 8544
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1606.465 ; gain = 421.008 ; free physical = 140 ; free virtual = 8544
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1606.465 ; gain = 421.008 ; free physical = 140 ; free virtual = 8544
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1606.465 ; gain = 421.008 ; free physical = 140 ; free virtual = 8544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1606.465 ; gain = 421.008 ; free physical = 140 ; free virtual = 8544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1606.465 ; gain = 421.008 ; free physical = 140 ; free virtual = 8544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1606.465 ; gain = 421.008 ; free physical = 140 ; free virtual = 8544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1606.465 ; gain = 421.008 ; free physical = 140 ; free virtual = 8544
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1606.465 ; gain = 168.523 ; free physical = 195 ; free virtual = 8599
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1606.473 ; gain = 421.008 ; free physical = 195 ; free virtual = 8599
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1627.465 ; gain = 442.109 ; free physical = 181 ; free virtual = 8586
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div2/fir_prj/solution1/impl/vhdl/project.runs/synth_1/int_div2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file int_div2_utilization_synth.rpt -pb int_div2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1627.465 ; gain = 0.000 ; free physical = 181 ; free virtual = 8586
INFO: [Common 17-206] Exiting Vivado at Mon Jul 23 17:00:19 2018...
[Mon Jul 23 17:00:19 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1185.461 ; gain = 0.000 ; free physical = 725 ; free virtual = 9129
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div2/fir_prj/solution1/impl/vhdl/int_div2.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div2/fir_prj/solution1/impl/vhdl/int_div2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1455.797 ; gain = 270.336 ; free physical = 443 ; free virtual = 8848
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1455.797 ; gain = 0.000 ; free physical = 443 ; free virtual = 8848
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1894.367 ; gain = 438.570 ; free physical = 138 ; free virtual = 8451
INFO: [Timing 38-480] Writing timing data to binary archive.
[Mon Jul 23 17:01:02 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div2/fir_prj/solution1/impl/vhdl/project.runs/impl_1/runme.log
[Mon Jul 23 17:01:02 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log int_div2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source int_div2.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source int_div2.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div2/fir_prj/solution1/impl/vhdl/project.runs/impl_1/int_div2.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1183.340 ; gain = 0.000 ; free physical = 139 ; free virtual = 8285
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:46 . Memory (MB): peak = 1898.949 ; gain = 715.609 ; free physical = 137 ; free virtual = 7589
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1931.965 ; gain = 33.016 ; free physical = 139 ; free virtual = 7587

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: ed4e8402

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1931.965 ; gain = 0.000 ; free physical = 148 ; free virtual = 7588

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ed4e8402

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1931.965 ; gain = 0.000 ; free physical = 149 ; free virtual = 7595
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ed4e8402

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1931.965 ; gain = 0.000 ; free physical = 149 ; free virtual = 7595
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ed4e8402

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1931.965 ; gain = 0.000 ; free physical = 149 ; free virtual = 7595
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ed4e8402

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1931.965 ; gain = 0.000 ; free physical = 149 ; free virtual = 7595
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ed4e8402

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1931.965 ; gain = 0.000 ; free physical = 149 ; free virtual = 7595
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ed4e8402

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1931.965 ; gain = 0.000 ; free physical = 149 ; free virtual = 7595
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1931.965 ; gain = 0.000 ; free physical = 149 ; free virtual = 7595
Ending Logic Optimization Task | Checksum: ed4e8402

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1931.965 ; gain = 0.000 ; free physical = 149 ; free virtual = 7595

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ed4e8402

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1931.965 ; gain = 0.000 ; free physical = 148 ; free virtual = 7595

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ed4e8402

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1931.965 ; gain = 0.000 ; free physical = 148 ; free virtual = 7595
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div2/fir_prj/solution1/impl/vhdl/project.runs/impl_1/int_div2_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file int_div2_drc_opted.rpt -pb int_div2_drc_opted.pb -rpx int_div2_drc_opted.rpx
Command: report_drc -file int_div2_drc_opted.rpt -pb int_div2_drc_opted.pb -rpx int_div2_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div2/fir_prj/solution1/impl/vhdl/project.runs/impl_1/int_div2_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.289 ; gain = 0.000 ; free physical = 136 ; free virtual = 7565
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1981.289 ; gain = 0.000 ; free physical = 136 ; free virtual = 7565
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.289 ; gain = 0.000 ; free physical = 136 ; free virtual = 7565

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1981.289 ; gain = 0.000 ; free physical = 124 ; free virtual = 7558

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e73f1132

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2004.930 ; gain = 23.641 ; free physical = 144 ; free virtual = 7559

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e73f1132

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2004.930 ; gain = 23.641 ; free physical = 144 ; free virtual = 7559
Phase 1 Placer Initialization | Checksum: e73f1132

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2004.930 ; gain = 23.641 ; free physical = 144 ; free virtual = 7559

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: e73f1132

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2004.930 ; gain = 23.641 ; free physical = 144 ; free virtual = 7559
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2004.930 ; gain = 23.641 ; free physical = 141 ; free virtual = 7562
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div2/fir_prj/solution1/impl/vhdl/project.runs/impl_1/int_div2_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file int_div2_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2004.930 ; gain = 0.000 ; free physical = 156 ; free virtual = 7543
INFO: [runtcl-4] Executing : report_utilization -file int_div2_utilization_placed.rpt -pb int_div2_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2004.930 ; gain = 0.000 ; free physical = 165 ; free virtual = 7553
INFO: [runtcl-4] Executing : report_control_sets -verbose -file int_div2_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2004.930 ; gain = 0.000 ; free physical = 164 ; free virtual = 7553
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div2/fir_prj/solution1/impl/vhdl/project.runs/impl_1/int_div2_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 0 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 00000000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2205.762 ; gain = 200.832 ; free physical = 122 ; free virtual = 7346
Post Restoration Checksum: NetGraph: 0 NumContArr: 0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 00000000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2205.762 ; gain = 200.832 ; free physical = 154 ; free virtual = 7326

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 00000000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2221.762 ; gain = 216.832 ; free physical = 131 ; free virtual = 7308

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 00000000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2221.762 ; gain = 216.832 ; free physical = 131 ; free virtual = 7308

Phase 2.4 Timing Verification

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 00000000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2233.582 ; gain = 228.652 ; free physical = 139 ; free virtual = 7320
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.328  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Timing Verification | Checksum: 00000000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2233.582 ; gain = 228.652 ; free physical = 139 ; free virtual = 7320
INFO: [Route 35-61] The design met the timing requirement.

Phase 2.5 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2.5 Route finalize | Checksum: 00000000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2233.582 ; gain = 228.652 ; free physical = 136 ; free virtual = 7318

Phase 2.6 Verifying routed nets

 Verification completed successfully
Phase 2.6 Verifying routed nets | Checksum: 00000000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2233.582 ; gain = 228.652 ; free physical = 135 ; free virtual = 7317

Phase 2.7 Depositing Routes
Phase 2.7 Depositing Routes | Checksum: 00000000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2233.582 ; gain = 228.652 ; free physical = 135 ; free virtual = 7317
Phase 2 Router Initialization | Checksum: 00000000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2233.582 ; gain = 228.652 ; free physical = 135 ; free virtual = 7318

Phase 3 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.328  | TNS=0.000  | WHS=N/A    | THS=N/A    |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 3 Post Router Timing | Checksum: 00000000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2233.582 ; gain = 228.652 ; free physical = 135 ; free virtual = 7318
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2233.582 ; gain = 228.652 ; free physical = 153 ; free virtual = 7338

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2233.582 ; gain = 228.652 ; free physical = 140 ; free virtual = 7338
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div2/fir_prj/solution1/impl/vhdl/project.runs/impl_1/int_div2_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file int_div2_drc_routed.rpt -pb int_div2_drc_routed.pb -rpx int_div2_drc_routed.rpx
Command: report_drc -file int_div2_drc_routed.rpt -pb int_div2_drc_routed.pb -rpx int_div2_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div2/fir_prj/solution1/impl/vhdl/project.runs/impl_1/int_div2_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file int_div2_methodology_drc_routed.rpt -pb int_div2_methodology_drc_routed.pb -rpx int_div2_methodology_drc_routed.rpx
Command: report_methodology -file int_div2_methodology_drc_routed.rpt -pb int_div2_methodology_drc_routed.pb -rpx int_div2_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div2/fir_prj/solution1/impl/vhdl/project.runs/impl_1/int_div2_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file int_div2_power_routed.rpt -pb int_div2_power_summary_routed.pb -rpx int_div2_power_routed.rpx
Command: report_power -file int_div2_power_routed.rpt -pb int_div2_power_summary_routed.pb -rpx int_div2_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file int_div2_route_status.rpt -pb int_div2_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file int_div2_timing_summary_routed.rpt -pb int_div2_timing_summary_routed.pb -rpx int_div2_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file int_div2_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file int_div2_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file int_div2_bus_skew_routed.rpt -pb int_div2_bus_skew_routed.pb -rpx int_div2_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jul 23 17:02:23 2018...
[Mon Jul 23 17:02:29 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.78 ; elapsed = 00:01:27 . Memory (MB): peak = 1939.531 ; gain = 4.000 ; free physical = 2269 ; free virtual = 9528
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2039.844 ; gain = 0.000 ; free physical = 2161 ; free virtual = 9427


Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            solution1
Device target:       xc7k160tfbg484-1
Report date:         Mon Jul 23 17:02:30 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:              0
FF:               0
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    0.672
CP achieved post-implementation:    NA
No Sequential Path
INFO: [Common 17-206] Exiting Vivado at Mon Jul 23 17:02:30 2018...
