// sm_89 (RTX 4090) v2-tuned RowSplit MMA residual routes for the Q5 linear_add
// decode path (T == 14..16 on the 6144-wide head, plus the 17..64/65..128
// column tiles the v1.2.0 reference used). The kernel lives in
// ops/linear/q5/q5_rowsplit_gemm_mma.cuh (already ported).
#include "ops/linear_add/q5/q5_linear_add_kernels.h"

#include "core/device.h"
#include "ops/common/math.h"
#include "ops/common/token_slices.h"
#include "ops/linear/q5/q5_rowsplit_gemm_mma.cuh"

#include <cuda_bf16.h>

#include <cstdint>

namespace ninfer::ops::detail {
namespace {

using MmaR64C16Schedule =
    Q5RowSplitMmaGemmSchedule<64, 16, 64, 16, 8, 2, 3, Q5FragmentPipeline::Serial, Cache::cg,
                              Cache::cg, Q5ScaleLoad::Pair32>;
using MmaR64C24Schedule =
    Q5RowSplitMmaGemmSchedule<64, 24, 64, 16, 8, 2, 2, Q5FragmentPipeline::Serial, Cache::cg,
                              Cache::cg, Q5ScaleLoad::Pair32>;
using MmaR64C32Schedule =
    Q5RowSplitMmaGemmSchedule<64, 32, 64, 32, 16, 2, 4, Q5FragmentPipeline::PingPong, Cache::ca,
                              Cache::ca, Q5ScaleLoad::Pair32>;
using MmaR64C64Schedule =
    Q5RowSplitMmaGemmSchedule<64, 64, 64, 32, 32, 2, 3, Q5FragmentPipeline::PingPong, Cache::ca,
                              Cache::ca, Q5ScaleLoad::Scalar16>;
using MmaR64C128Schedule =
    Q5RowSplitMmaGemmSchedule<64, 128, 64, 64, 16, 2, 3, Q5FragmentPipeline::Serial, Cache::cg,
                              Cache::cg, Q5ScaleLoad::Pair32>;

template <class Schedule, bool Full>
void launch_kernel(const Tensor& x, const Weight& w, Tensor& residual_out, cudaStream_t stream) {
    const auto* xp              = static_cast<const __nv_bfloat16*>(x.data);
    const auto* codes           = static_cast<const std::uint8_t*>(w.qdata);
    const auto* high            = static_cast<const std::uint8_t*>(w.qhigh);
    const auto* scales          = static_cast<const std::uint8_t*>(w.scales);
    auto* out                   = static_cast<__nv_bfloat16*>(residual_out.data);
    const std::int32_t rows     = residual_out.ne[0];
    const std::int32_t k        = x.ne[0];
    const std::int32_t cols     = x.ne[1];
    const std::int32_t padded_k = w.padded_shape[1];
    // Column-tile-major CTA order; see q5_rowsplit_gemm_mma.cuh.
    const dim3 grid(static_cast<unsigned>(div_up(cols, Schedule::kBlockCols)),
                    static_cast<unsigned>(div_up(rows, Schedule::kBlockRows)), 1u);

    q5_rowsplit_gemm_mma_kernel<Schedule, Full, Q5MmaEpilogue::CtaCollectiveResidual>
        <<<grid, Schedule::kThreads, 0, stream>>>(xp, codes, high, scales, out, out, rows, k, cols,
                                                  padded_k);
    CUDA_CHECK(cudaGetLastError());
}

template <class Schedule>
void launch_route(const Tensor& x, const Weight& w, Tensor& residual_out, cudaStream_t stream) {
    const bool full = (w.n % Schedule::kBlockRows) == 0 && (x.ne[1] % Schedule::kBlockCols) == 0 &&
                      w.k == w.padded_shape[1] && (w.k % 64) == 0;
    // When T is a multiple of kBlockCols (prefill case), skip for_each_token_slice
    // and launch the entire grid in ONE launch — the kernel grid already handles
    // the token dimension via grid.x. Sequential slicing into kBlockCols-sized
    // launches adds unnecessary host-side overhead and prevents cross-tile L2 reuse.
    if (full && (x.ne[1] % Schedule::kBlockCols) == 0) {
        launch_kernel<Schedule, true>(x, w, residual_out, stream);
        return;
    }
    for_each_token_slice(x.ne[1], Schedule::kBlockCols,
                          [&](std::int32_t offset, std::int32_t count) {
                              const Tensor x_slice  = x.slice(1, offset, count);
                              Tensor residual_slice = residual_out.slice(1, offset, count);
                              if (full) {
                                  launch_kernel<Schedule, true>(x_slice, w, residual_slice, stream);
                              } else {
                                  launch_kernel<Schedule, false>(x_slice, w, residual_slice, stream);
                              }
                          });
}

} // namespace

void q5_linear_add_mma_r64_c16_launch(const Tensor& x, const Weight& w, Tensor& residual_out,
                                      cudaStream_t stream) {
    launch_route<MmaR64C16Schedule>(x, w, residual_out, stream);
}

void q5_linear_add_mma_r64_c24_launch(const Tensor& x, const Weight& w, Tensor& residual_out,
                                      cudaStream_t stream) {
    launch_route<MmaR64C24Schedule>(x, w, residual_out, stream);
}

void q5_linear_add_mma_r64_c32_launch(const Tensor& x, const Weight& w, Tensor& residual_out,
                                      cudaStream_t stream) {
    launch_route<MmaR64C32Schedule>(x, w, residual_out, stream);
}

void q5_linear_add_mma_r64_c64_launch(const Tensor& x, const Weight& w, Tensor& residual_out,
                                      cudaStream_t stream) {
    launch_route<MmaR64C64Schedule>(x, w, residual_out, stream);
}

void q5_linear_add_mma_r64_c128_launch(const Tensor& x, const Weight& w, Tensor& residual_out,
                                       cudaStream_t stream) {
    launch_route<MmaR64C128Schedule>(x, w, residual_out, stream);
}

} // namespace ninfer::ops::detail
