Timing Analyzer report for KEYBOARD
Sat Jul  5 11:14:54 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 100C Model Setup: 'sync:u_sync|sync[1]'
 14. Slow 1200mV 100C Model Hold: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 100C Model Hold: 'sync:u_sync|sync[1]'
 16. Slow 1200mV 100C Model Metastability Summary
 17. Slow 1200mV -40C Model Fmax Summary
 18. Slow 1200mV -40C Model Setup Summary
 19. Slow 1200mV -40C Model Hold Summary
 20. Slow 1200mV -40C Model Recovery Summary
 21. Slow 1200mV -40C Model Removal Summary
 22. Slow 1200mV -40C Model Minimum Pulse Width Summary
 23. Slow 1200mV -40C Model Setup: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV -40C Model Setup: 'sync:u_sync|sync[1]'
 25. Slow 1200mV -40C Model Hold: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV -40C Model Hold: 'sync:u_sync|sync[1]'
 27. Slow 1200mV -40C Model Metastability Summary
 28. Fast 1200mV -40C Model Setup Summary
 29. Fast 1200mV -40C Model Hold Summary
 30. Fast 1200mV -40C Model Recovery Summary
 31. Fast 1200mV -40C Model Removal Summary
 32. Fast 1200mV -40C Model Minimum Pulse Width Summary
 33. Fast 1200mV -40C Model Setup: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV -40C Model Setup: 'sync:u_sync|sync[1]'
 35. Fast 1200mV -40C Model Hold: 'sync:u_sync|sync[1]'
 36. Fast 1200mV -40C Model Hold: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV -40C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv n40c Model)
 42. Signal Integrity Metrics (Slow 1200mv 100c Model)
 43. Signal Integrity Metrics (Fast 1200mv n40c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; KEYBOARD                                               ;
; Device Family         ; Cyclone IV GX                                          ;
; Device Name           ; EP4CGX150DF27I7                                        ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clock                                                ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clock }                                                ;
; sync:u_sync|sync[1]                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { sync:u_sync|sync[1] }                                  ;
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384 ; 65.0 MHz   ; 0.000 ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; clock  ; u_pllvga|altpll_component|auto_generated|pll1|inclk[0] ; { u_pllvga|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                                                                  ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 270.42 MHz ; 270.42 MHz      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 439.17 MHz ; 400.0 MHz       ; sync:u_sync|sync[1]                                  ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                          ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; -3.845 ; -33.727       ;
; sync:u_sync|sync[1]                                  ; -1.277 ; -19.496       ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.396 ; 0.000         ;
; sync:u_sync|sync[1]                                  ; 0.398 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; sync:u_sync|sync[1]                                  ; -1.500 ; -31.500       ;
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 7.320  ; 0.000         ;
; clock                                                ; 9.892  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+--------+-----------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -3.845 ; TECLADO:u_teclado|saida_reg[4]    ; TEC_FF:u_tecff|tec_r0[4]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.830     ; 0.967      ;
; -3.845 ; TECLADO:u_teclado|saida_reg[3]    ; TEC_FF:u_tecff|tec_r0[3]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.830     ; 0.967      ;
; -3.844 ; TECLADO:u_teclado|saida_reg[7]    ; TEC_FF:u_tecff|tec_r0[7]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.830     ; 0.966      ;
; -3.844 ; TECLADO:u_teclado|saida_reg[5]    ; TEC_FF:u_tecff|tec_r0[5]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.830     ; 0.966      ;
; -3.672 ; TECLADO:u_teclado|saida_reg[0]    ; TEC_FF:u_tecff|tec_r0[0]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.830     ; 0.794      ;
; -3.671 ; TECLADO:u_teclado|tec_reg         ; TEC_FF:u_tecff|reg_read             ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.831     ; 0.792      ;
; -3.669 ; TECLADO:u_teclado|saida_reg[6]    ; TEC_FF:u_tecff|tec_r0[6]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.830     ; 0.791      ;
; -3.669 ; TECLADO:u_teclado|saida_reg[1]    ; TEC_FF:u_tecff|tec_r0[1]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.830     ; 0.791      ;
; -3.668 ; TECLADO:u_teclado|saida_reg[2]    ; TEC_FF:u_tecff|tec_r0[2]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.830     ; 0.790      ;
; 11.686 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.604      ;
; 11.686 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.604      ;
; 11.686 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.604      ;
; 11.686 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.604      ;
; 11.686 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.604      ;
; 11.686 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.604      ;
; 11.686 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.604      ;
; 11.686 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.604      ;
; 11.686 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.604      ;
; 11.686 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.604      ;
; 11.703 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.587      ;
; 11.703 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.587      ;
; 11.703 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.587      ;
; 11.703 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.587      ;
; 11.703 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.587      ;
; 11.703 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.587      ;
; 11.703 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.587      ;
; 11.703 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.587      ;
; 11.703 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.587      ;
; 11.703 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.587      ;
; 11.744 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.546      ;
; 11.744 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.546      ;
; 11.744 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.546      ;
; 11.744 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.546      ;
; 11.744 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.546      ;
; 11.744 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.546      ;
; 11.744 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.546      ;
; 11.744 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.546      ;
; 11.744 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.546      ;
; 11.744 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.546      ;
; 11.796 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.494      ;
; 11.796 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.494      ;
; 11.796 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.494      ;
; 11.796 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.494      ;
; 11.796 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.494      ;
; 11.796 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.494      ;
; 11.796 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.494      ;
; 11.796 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.494      ;
; 11.796 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.494      ;
; 11.796 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.494      ;
; 11.829 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.461      ;
; 11.829 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.461      ;
; 11.829 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.461      ;
; 11.829 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.461      ;
; 11.829 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.461      ;
; 11.829 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.461      ;
; 11.829 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.461      ;
; 11.829 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.461      ;
; 11.829 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.461      ;
; 11.829 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.461      ;
; 11.847 ; TEC_FF:u_tecff|tec_r0[0]          ; TEC_FF:u_tecff|reg_x                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.523     ; 3.012      ;
; 11.891 ; TEC_FF:u_tecff|tec_r0[0]          ; TEC_FF:u_tecff|reg_3                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.523     ; 2.968      ;
; 11.909 ; TIMING_CTRL:u_timingctrl|h_val[8] ; IMAGE_CTRL:u_imagectrl|green_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.381      ;
; 11.909 ; TIMING_CTRL:u_timingctrl|h_val[8] ; IMAGE_CTRL:u_imagectrl|red_reg[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.381      ;
; 11.909 ; TIMING_CTRL:u_timingctrl|h_val[8] ; IMAGE_CTRL:u_imagectrl|blue_reg[1]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.381      ;
; 11.909 ; TIMING_CTRL:u_timingctrl|h_val[8] ; IMAGE_CTRL:u_imagectrl|red_reg[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.381      ;
; 11.915 ; TIMING_CTRL:u_timingctrl|v_val[5] ; IMAGE_CTRL:u_imagectrl|green_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.375      ;
; 11.915 ; TIMING_CTRL:u_timingctrl|v_val[5] ; IMAGE_CTRL:u_imagectrl|red_reg[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.375      ;
; 11.915 ; TIMING_CTRL:u_timingctrl|v_val[5] ; IMAGE_CTRL:u_imagectrl|blue_reg[1]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.375      ;
; 11.915 ; TIMING_CTRL:u_timingctrl|v_val[5] ; IMAGE_CTRL:u_imagectrl|red_reg[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.375      ;
; 11.945 ; TIMING_CTRL:u_timingctrl|h_val[1] ; IMAGE_CTRL:u_imagectrl|green_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.345      ;
; 11.945 ; TIMING_CTRL:u_timingctrl|h_val[1] ; IMAGE_CTRL:u_imagectrl|red_reg[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.345      ;
; 11.945 ; TIMING_CTRL:u_timingctrl|h_val[1] ; IMAGE_CTRL:u_imagectrl|blue_reg[1]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.345      ;
; 11.945 ; TIMING_CTRL:u_timingctrl|h_val[1] ; IMAGE_CTRL:u_imagectrl|red_reg[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.345      ;
; 11.974 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.316      ;
; 11.974 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.316      ;
; 11.974 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.316      ;
; 11.974 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.316      ;
; 11.974 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.316      ;
; 11.974 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.316      ;
; 11.974 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.316      ;
; 11.974 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.316      ;
; 11.974 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.316      ;
; 11.974 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.316      ;
; 12.028 ; TEC_FF:u_tecff|tec_r0[1]          ; TEC_FF:u_tecff|reg_x                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.523     ; 2.831      ;
; 12.034 ; TIMING_CTRL:u_timingctrl|h_val[7] ; IMAGE_CTRL:u_imagectrl|green_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.256      ;
; 12.034 ; TIMING_CTRL:u_timingctrl|h_val[7] ; IMAGE_CTRL:u_imagectrl|red_reg[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.256      ;
; 12.034 ; TIMING_CTRL:u_timingctrl|h_val[7] ; IMAGE_CTRL:u_imagectrl|blue_reg[1]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.256      ;
; 12.034 ; TIMING_CTRL:u_timingctrl|h_val[7] ; IMAGE_CTRL:u_imagectrl|red_reg[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.256      ;
; 12.072 ; TIMING_CTRL:u_timingctrl|h_val[9] ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.218      ;
; 12.072 ; TIMING_CTRL:u_timingctrl|h_val[9] ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.218      ;
; 12.072 ; TIMING_CTRL:u_timingctrl|h_val[9] ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.218      ;
; 12.072 ; TIMING_CTRL:u_timingctrl|h_val[9] ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.218      ;
; 12.072 ; TIMING_CTRL:u_timingctrl|h_val[9] ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.218      ;
; 12.072 ; TIMING_CTRL:u_timingctrl|h_val[9] ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.218      ;
; 12.072 ; TIMING_CTRL:u_timingctrl|h_val[9] ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.218      ;
; 12.072 ; TIMING_CTRL:u_timingctrl|h_val[9] ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.218      ;
; 12.072 ; TIMING_CTRL:u_timingctrl|h_val[9] ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.218      ;
; 12.072 ; TIMING_CTRL:u_timingctrl|h_val[9] ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.218      ;
; 12.072 ; TEC_FF:u_tecff|tec_r0[1]          ; TEC_FF:u_tecff|reg_3                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.523     ; 2.787      ;
; 12.075 ; TIMING_CTRL:u_timingctrl|v_val[4] ; IMAGE_CTRL:u_imagectrl|green_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.092     ; 3.215      ;
+--------+-----------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'sync:u_sync|sync[1]'                                                                                                       ;
+--------+----------------------------+--------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------+---------------------+---------------------+--------------+------------+------------+
; -1.277 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 2.185      ;
; -1.277 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 2.185      ;
; -1.277 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 2.185      ;
; -1.277 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 2.185      ;
; -1.277 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 2.185      ;
; -1.277 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 2.185      ;
; -1.277 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 2.185      ;
; -1.277 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 2.185      ;
; -1.180 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 2.088      ;
; -1.180 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 2.088      ;
; -1.180 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 2.088      ;
; -1.180 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 2.088      ;
; -1.180 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 2.088      ;
; -1.180 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 2.088      ;
; -1.180 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 2.088      ;
; -1.180 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 2.088      ;
; -0.990 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.898      ;
; -0.990 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.898      ;
; -0.990 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.898      ;
; -0.990 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.898      ;
; -0.990 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.898      ;
; -0.990 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.898      ;
; -0.990 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.898      ;
; -0.990 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.898      ;
; -0.958 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.866      ;
; -0.940 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.848      ;
; -0.861 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.769      ;
; -0.855 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|tec_reg      ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.763      ;
; -0.844 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|tec_reg      ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.752      ;
; -0.843 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.751      ;
; -0.826 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.734      ;
; -0.782 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.690      ;
; -0.746 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.654      ;
; -0.675 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 2.004      ;
; -0.675 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 2.004      ;
; -0.675 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 2.004      ;
; -0.675 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 2.004      ;
; -0.675 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 2.004      ;
; -0.675 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 2.004      ;
; -0.675 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 2.004      ;
; -0.675 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 2.004      ;
; -0.672 ; TECLADO:u_teclado|Tecla[5] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.529     ; 1.141      ;
; -0.671 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.579      ;
; -0.667 ; TECLADO:u_teclado|Tecla[1] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.529     ; 1.136      ;
; -0.661 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.990      ;
; -0.661 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.990      ;
; -0.661 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.990      ;
; -0.661 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.990      ;
; -0.661 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.990      ;
; -0.661 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.990      ;
; -0.661 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.990      ;
; -0.661 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.990      ;
; -0.653 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.561      ;
; -0.636 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.544      ;
; -0.579 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|tec_reg      ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.487      ;
; -0.515 ; TECLADO:u_teclado|Tecla[4] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.529     ; 0.984      ;
; -0.513 ; TECLADO:u_teclado|Tecla[7] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.529     ; 0.982      ;
; -0.490 ; TECLADO:u_teclado|Tecla[0] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.529     ; 0.959      ;
; -0.489 ; TECLADO:u_teclado|Tecla[2] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.529     ; 0.958      ;
; -0.479 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.808      ;
; -0.479 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.808      ;
; -0.479 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.808      ;
; -0.479 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.808      ;
; -0.479 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.808      ;
; -0.479 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.808      ;
; -0.479 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.808      ;
; -0.479 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.808      ;
; -0.476 ; TECLADO:u_teclado|Tecla[3] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.529     ; 0.945      ;
; -0.473 ; TECLADO:u_teclado|Tecla[6] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.529     ; 0.942      ;
; -0.351 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.680      ;
; -0.351 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.680      ;
; -0.351 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.680      ;
; -0.351 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.680      ;
; -0.351 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.680      ;
; -0.351 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.680      ;
; -0.351 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.680      ;
; -0.351 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.331      ; 1.680      ;
; -0.317 ; TECLADO:u_teclado|Tecla[6] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.108     ; 1.207      ;
; -0.301 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.209      ;
; -0.262 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.170      ;
; -0.243 ; TECLADO:u_teclado|Tecla[5] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.108     ; 1.133      ;
; -0.234 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 1.142      ;
; -0.210 ; TECLADO:u_teclado|Tecla[3] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.108     ; 1.100      ;
; -0.102 ; TECLADO:u_teclado|Tecla[4] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.108     ; 0.992      ;
; -0.048 ; TECLADO:u_teclado|Tecla[1] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.108     ; 0.938      ;
; -0.043 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 0.951      ;
; 0.076  ; TECLADO:u_teclado|Tecla[7] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.108     ; 0.814      ;
; 0.077  ; TECLADO:u_teclado|Tecla[2] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.108     ; 0.813      ;
; 0.136  ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 0.772      ;
; 0.136  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.090     ; 0.772      ;
+--------+----------------------------+--------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.396 ; TEC_FF:u_tecff|reg_3               ; TEC_FF:u_tecff|reg_3                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.674      ;
; 0.396 ; TEC_FF:u_tecff|reg_p               ; TEC_FF:u_tecff|reg_p                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.674      ;
; 0.396 ; TEC_FF:u_tecff|reg_x               ; TEC_FF:u_tecff|reg_x                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.674      ;
; 0.396 ; TEC_FF:u_tecff|reg_a               ; TEC_FF:u_tecff|reg_a                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.674      ;
; 0.430 ; TIMING_CTRL:u_timingctrl|v_val[9]  ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.708      ;
; 0.646 ; TIMING_CTRL:u_timingctrl|v_val[7]  ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.924      ;
; 0.648 ; TIMING_CTRL:u_timingctrl|h_val[1]  ; TIMING_CTRL:u_timingctrl|h_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.926      ;
; 0.649 ; TIMING_CTRL:u_timingctrl|v_val[6]  ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.927      ;
; 0.650 ; TIMING_CTRL:u_timingctrl|v_val[4]  ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.928      ;
; 0.656 ; TIMING_CTRL:u_timingctrl|v_val[3]  ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.934      ;
; 0.658 ; TIMING_CTRL:u_timingctrl|v_val[8]  ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.936      ;
; 0.658 ; TIMING_CTRL:u_timingctrl|h_val[6]  ; TIMING_CTRL:u_timingctrl|h_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.936      ;
; 0.659 ; TIMING_CTRL:u_timingctrl|v_val[2]  ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.937      ;
; 0.662 ; TIMING_CTRL:u_timingctrl|v_val[1]  ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.940      ;
; 0.662 ; TIMING_CTRL:u_timingctrl|h_val[5]  ; TIMING_CTRL:u_timingctrl|h_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.940      ;
; 0.662 ; TIMING_CTRL:u_timingctrl|h_val[0]  ; TIMING_CTRL:u_timingctrl|h_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.940      ;
; 0.663 ; TIMING_CTRL:u_timingctrl|v_val[5]  ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.941      ;
; 0.664 ; TIMING_CTRL:u_timingctrl|h_val[2]  ; TIMING_CTRL:u_timingctrl|h_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.942      ;
; 0.664 ; TIMING_CTRL:u_timingctrl|h_val[7]  ; TIMING_CTRL:u_timingctrl|h_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.942      ;
; 0.666 ; TIMING_CTRL:u_timingctrl|h_val[3]  ; TIMING_CTRL:u_timingctrl|h_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.944      ;
; 0.667 ; TIMING_CTRL:u_timingctrl|v_val[0]  ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.945      ;
; 0.668 ; TIMING_CTRL:u_timingctrl|h_val[10] ; TIMING_CTRL:u_timingctrl|h_val[10]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.946      ;
; 0.674 ; TIMING_CTRL:u_timingctrl|h_val[4]  ; TIMING_CTRL:u_timingctrl|h_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.952      ;
; 0.674 ; TIMING_CTRL:u_timingctrl|h_val[8]  ; TIMING_CTRL:u_timingctrl|h_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.952      ;
; 0.675 ; TIMING_CTRL:u_timingctrl|h_val[9]  ; TIMING_CTRL:u_timingctrl|h_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.953      ;
; 0.891 ; TEC_FF:u_tecff|reg_a               ; IMAGE_CTRL:u_imagectrl|green_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.173      ;
; 0.891 ; TEC_FF:u_tecff|reg_a               ; IMAGE_CTRL:u_imagectrl|red_reg[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.173      ;
; 0.891 ; TEC_FF:u_tecff|reg_a               ; IMAGE_CTRL:u_imagectrl|red_reg[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.173      ;
; 0.899 ; TEC_FF:u_tecff|reg_a               ; IMAGE_CTRL:u_imagectrl|blue_reg[1]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.181      ;
; 0.965 ; TIMING_CTRL:u_timingctrl|v_val[7]  ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.243      ;
; 0.967 ; TIMING_CTRL:u_timingctrl|h_val[1]  ; TIMING_CTRL:u_timingctrl|h_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.245      ;
; 0.973 ; TIMING_CTRL:u_timingctrl|h_val[0]  ; TIMING_CTRL:u_timingctrl|h_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.251      ;
; 0.975 ; TIMING_CTRL:u_timingctrl|v_val[3]  ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.253      ;
; 0.977 ; TIMING_CTRL:u_timingctrl|h_val[0]  ; TIMING_CTRL:u_timingctrl|h_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.255      ;
; 0.978 ; TIMING_CTRL:u_timingctrl|v_val[0]  ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.256      ;
; 0.979 ; TIMING_CTRL:u_timingctrl|v_val[6]  ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.257      ;
; 0.981 ; TIMING_CTRL:u_timingctrl|h_val[5]  ; TIMING_CTRL:u_timingctrl|h_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.259      ;
; 0.981 ; TIMING_CTRL:u_timingctrl|v_val[1]  ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.259      ;
; 0.981 ; TIMING_CTRL:u_timingctrl|v_val[4]  ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.259      ;
; 0.982 ; TIMING_CTRL:u_timingctrl|v_val[5]  ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.260      ;
; 0.982 ; TIMING_CTRL:u_timingctrl|v_val[0]  ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.260      ;
; 0.983 ; TIMING_CTRL:u_timingctrl|h_val[7]  ; TIMING_CTRL:u_timingctrl|h_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.261      ;
; 0.983 ; TIMING_CTRL:u_timingctrl|v_val[6]  ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.261      ;
; 0.985 ; TIMING_CTRL:u_timingctrl|h_val[3]  ; TIMING_CTRL:u_timingctrl|h_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.263      ;
; 0.985 ; TIMING_CTRL:u_timingctrl|v_val[4]  ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.263      ;
; 0.988 ; TIMING_CTRL:u_timingctrl|v_val[8]  ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.266      ;
; 0.989 ; TIMING_CTRL:u_timingctrl|h_val[6]  ; TIMING_CTRL:u_timingctrl|h_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.267      ;
; 0.990 ; TIMING_CTRL:u_timingctrl|v_val[2]  ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.268      ;
; 0.993 ; TIMING_CTRL:u_timingctrl|h_val[6]  ; TIMING_CTRL:u_timingctrl|h_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.271      ;
; 0.994 ; TIMING_CTRL:u_timingctrl|h_val[9]  ; TIMING_CTRL:u_timingctrl|h_val[10]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.272      ;
; 0.994 ; TIMING_CTRL:u_timingctrl|h_val[2]  ; TIMING_CTRL:u_timingctrl|h_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.272      ;
; 0.994 ; TIMING_CTRL:u_timingctrl|v_val[2]  ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.272      ;
; 0.997 ; TEC_FF:u_tecff|tec_r0[3]           ; TEC_FF:u_tecff|tec_r1[3]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.322     ; 0.861      ;
; 0.998 ; TIMING_CTRL:u_timingctrl|h_val[2]  ; TIMING_CTRL:u_timingctrl|h_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.276      ;
; 1.000 ; TEC_FF:u_tecff|reg_3               ; IMAGE_CTRL:u_imagectrl|red_reg[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.282      ;
; 1.001 ; TEC_FF:u_tecff|reg_3               ; IMAGE_CTRL:u_imagectrl|green_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.283      ;
; 1.004 ; TIMING_CTRL:u_timingctrl|h_val[8]  ; TIMING_CTRL:u_timingctrl|h_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.282      ;
; 1.005 ; TIMING_CTRL:u_timingctrl|h_val[4]  ; TIMING_CTRL:u_timingctrl|h_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.283      ;
; 1.007 ; TEC_FF:u_tecff|tec_r0[2]           ; TEC_FF:u_tecff|reg_x                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.322     ; 0.871      ;
; 1.008 ; TIMING_CTRL:u_timingctrl|h_val[8]  ; TIMING_CTRL:u_timingctrl|h_val[10]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.286      ;
; 1.009 ; TIMING_CTRL:u_timingctrl|h_val[4]  ; TIMING_CTRL:u_timingctrl|h_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.287      ;
; 1.010 ; TEC_FF:u_tecff|tec_r0[2]           ; TEC_FF:u_tecff|reg_3                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.322     ; 0.874      ;
; 1.018 ; TEC_FF:u_tecff|tec_r0[2]           ; TEC_FF:u_tecff|tec_r1[2]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.322     ; 0.882      ;
; 1.034 ; TEC_FF:u_tecff|reg_x               ; IMAGE_CTRL:u_imagectrl|blue_reg[1]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.316      ;
; 1.039 ; TEC_FF:u_tecff|tec_r0[1]           ; TEC_FF:u_tecff|tec_r1[1]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.322     ; 0.903      ;
; 1.049 ; TEC_FF:u_tecff|reg_x               ; IMAGE_CTRL:u_imagectrl|red_reg[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.331      ;
; 1.066 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[3]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 1.775      ;
; 1.066 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[5]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 1.775      ;
; 1.066 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[2]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 1.775      ;
; 1.066 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[1]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 1.775      ;
; 1.066 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[7]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 1.775      ;
; 1.066 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[6]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 1.775      ;
; 1.066 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[4]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 1.775      ;
; 1.066 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[0]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 1.775      ;
; 1.089 ; TIMING_CTRL:u_timingctrl|v_val[7]  ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.367      ;
; 1.091 ; TIMING_CTRL:u_timingctrl|h_val[1]  ; TIMING_CTRL:u_timingctrl|h_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.369      ;
; 1.095 ; TIMING_CTRL:u_timingctrl|h_val[1]  ; TIMING_CTRL:u_timingctrl|h_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.373      ;
; 1.099 ; TIMING_CTRL:u_timingctrl|v_val[3]  ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.377      ;
; 1.101 ; TIMING_CTRL:u_timingctrl|h_val[0]  ; TIMING_CTRL:u_timingctrl|h_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.379      ;
; 1.103 ; TIMING_CTRL:u_timingctrl|v_val[3]  ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.381      ;
; 1.105 ; TIMING_CTRL:u_timingctrl|h_val[5]  ; TIMING_CTRL:u_timingctrl|h_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.383      ;
; 1.105 ; TIMING_CTRL:u_timingctrl|v_val[1]  ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.383      ;
; 1.105 ; TIMING_CTRL:u_timingctrl|h_val[0]  ; TIMING_CTRL:u_timingctrl|h_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.383      ;
; 1.106 ; TIMING_CTRL:u_timingctrl|v_val[5]  ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.384      ;
; 1.106 ; TIMING_CTRL:u_timingctrl|v_val[0]  ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.384      ;
; 1.107 ; TIMING_CTRL:u_timingctrl|h_val[7]  ; TIMING_CTRL:u_timingctrl|h_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.385      ;
; 1.107 ; TIMING_CTRL:u_timingctrl|v_val[6]  ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.385      ;
; 1.109 ; TIMING_CTRL:u_timingctrl|h_val[5]  ; TIMING_CTRL:u_timingctrl|h_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.387      ;
; 1.109 ; TIMING_CTRL:u_timingctrl|v_val[1]  ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.387      ;
; 1.109 ; TIMING_CTRL:u_timingctrl|h_val[3]  ; TIMING_CTRL:u_timingctrl|h_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.387      ;
; 1.109 ; TIMING_CTRL:u_timingctrl|v_val[4]  ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.387      ;
; 1.110 ; TIMING_CTRL:u_timingctrl|v_val[5]  ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.388      ;
; 1.110 ; TIMING_CTRL:u_timingctrl|v_val[0]  ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.388      ;
; 1.111 ; TIMING_CTRL:u_timingctrl|h_val[7]  ; TIMING_CTRL:u_timingctrl|h_val[10]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.389      ;
; 1.113 ; TIMING_CTRL:u_timingctrl|h_val[3]  ; TIMING_CTRL:u_timingctrl|h_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.391      ;
; 1.113 ; TIMING_CTRL:u_timingctrl|v_val[4]  ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.391      ;
; 1.117 ; TIMING_CTRL:u_timingctrl|h_val[6]  ; TIMING_CTRL:u_timingctrl|h_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.395      ;
; 1.118 ; TIMING_CTRL:u_timingctrl|v_val[2]  ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.396      ;
; 1.121 ; TIMING_CTRL:u_timingctrl|h_val[6]  ; TIMING_CTRL:u_timingctrl|h_val[10]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.399      ;
; 1.122 ; TIMING_CTRL:u_timingctrl|v_val[2]  ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.400      ;
+-------+------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'sync:u_sync|sync[1]'                                                                                                       ;
+-------+----------------------------+--------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.398 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 0.674      ;
; 0.402 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 0.678      ;
; 0.422 ; TECLADO:u_teclado|Tecla[2] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.108      ; 0.716      ;
; 0.423 ; TECLADO:u_teclado|Tecla[7] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.108      ; 0.717      ;
; 0.566 ; TECLADO:u_teclado|Tecla[1] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.108      ; 0.860      ;
; 0.587 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 0.863      ;
; 0.602 ; TECLADO:u_teclado|Tecla[4] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.108      ; 0.896      ;
; 0.692 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 0.968      ;
; 0.701 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 0.977      ;
; 0.703 ; TECLADO:u_teclado|Tecla[3] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.108      ; 0.997      ;
; 0.724 ; TECLADO:u_teclado|Tecla[5] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.108      ; 1.018      ;
; 0.812 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.088      ;
; 0.819 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.095      ;
; 0.819 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.095      ;
; 0.849 ; TECLADO:u_teclado|Tecla[6] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.108      ; 1.143      ;
; 0.927 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.642      ;
; 0.927 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.642      ;
; 0.927 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.642      ;
; 0.927 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.642      ;
; 0.927 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.642      ;
; 0.927 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.642      ;
; 0.927 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.642      ;
; 0.927 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.642      ;
; 0.954 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.230      ;
; 0.954 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.230      ;
; 1.006 ; TECLADO:u_teclado|Tecla[6] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.331     ; 0.861      ;
; 1.009 ; TECLADO:u_teclado|Tecla[3] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.331     ; 0.864      ;
; 1.022 ; TECLADO:u_teclado|Tecla[0] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.331     ; 0.877      ;
; 1.027 ; TECLADO:u_teclado|Tecla[2] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.331     ; 0.882      ;
; 1.046 ; TECLADO:u_teclado|Tecla[7] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.331     ; 0.901      ;
; 1.047 ; TECLADO:u_teclado|Tecla[4] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.331     ; 0.902      ;
; 1.064 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.779      ;
; 1.064 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.779      ;
; 1.064 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.779      ;
; 1.064 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.779      ;
; 1.064 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.779      ;
; 1.064 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.779      ;
; 1.064 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.779      ;
; 1.064 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.779      ;
; 1.085 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.361      ;
; 1.086 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|tec_reg      ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.362      ;
; 1.152 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.428      ;
; 1.161 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.437      ;
; 1.166 ; TECLADO:u_teclado|Tecla[1] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.331     ; 1.021      ;
; 1.170 ; TECLADO:u_teclado|Tecla[5] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.331     ; 1.025      ;
; 1.197 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.912      ;
; 1.197 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.912      ;
; 1.197 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.912      ;
; 1.197 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.912      ;
; 1.197 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.912      ;
; 1.197 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.912      ;
; 1.197 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.912      ;
; 1.197 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.912      ;
; 1.207 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.922      ;
; 1.207 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.922      ;
; 1.207 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.922      ;
; 1.207 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.922      ;
; 1.207 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.922      ;
; 1.207 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.922      ;
; 1.207 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.922      ;
; 1.207 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.529      ; 1.922      ;
; 1.282 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.558      ;
; 1.288 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.564      ;
; 1.329 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|tec_reg      ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.605      ;
; 1.336 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|tec_reg      ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.612      ;
; 1.645 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.921      ;
; 1.645 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.921      ;
; 1.645 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.921      ;
; 1.645 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.921      ;
; 1.645 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.921      ;
; 1.645 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.921      ;
; 1.645 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.921      ;
; 1.645 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 1.921      ;
; 1.792 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 2.068      ;
; 1.792 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 2.068      ;
; 1.792 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 2.068      ;
; 1.792 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 2.068      ;
; 1.792 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 2.068      ;
; 1.792 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 2.068      ;
; 1.792 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 2.068      ;
; 1.792 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 2.068      ;
; 1.870 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 2.146      ;
; 1.870 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 2.146      ;
; 1.870 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 2.146      ;
; 1.870 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 2.146      ;
; 1.870 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 2.146      ;
; 1.870 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 2.146      ;
; 1.870 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 2.146      ;
; 1.870 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.090      ; 2.146      ;
+-------+----------------------------+--------------------------------+---------------------+---------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                                  ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 306.56 MHz ; 306.56 MHz      ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 504.29 MHz ; 400.0 MHz       ; sync:u_sync|sync[1]                                  ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                          ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; -3.065 ; -26.726       ;
; sync:u_sync|sync[1]                                  ; -0.983 ; -14.350       ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.327 ; 0.000         ;
; sync:u_sync|sync[1]                                  ; 0.329 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; sync:u_sync|sync[1]                                  ; -1.500 ; -31.500       ;
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 7.313  ; 0.000         ;
; clock                                                ; 9.910  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+--------+-----------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -3.065 ; TECLADO:u_teclado|saida_reg[4]    ; TEC_FF:u_tecff|tec_r0[4]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.167     ; 0.852      ;
; -3.065 ; TECLADO:u_teclado|saida_reg[3]    ; TEC_FF:u_tecff|tec_r0[3]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.167     ; 0.852      ;
; -3.064 ; TECLADO:u_teclado|saida_reg[7]    ; TEC_FF:u_tecff|tec_r0[7]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.167     ; 0.851      ;
; -3.063 ; TECLADO:u_teclado|saida_reg[5]    ; TEC_FF:u_tecff|tec_r0[5]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.167     ; 0.850      ;
; -2.896 ; TECLADO:u_teclado|saida_reg[0]    ; TEC_FF:u_tecff|tec_r0[0]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.167     ; 0.683      ;
; -2.895 ; TECLADO:u_teclado|tec_reg         ; TEC_FF:u_tecff|reg_read             ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.168     ; 0.681      ;
; -2.893 ; TECLADO:u_teclado|saida_reg[6]    ; TEC_FF:u_tecff|tec_r0[6]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.167     ; 0.680      ;
; -2.893 ; TECLADO:u_teclado|saida_reg[1]    ; TEC_FF:u_tecff|tec_r0[1]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.167     ; 0.680      ;
; -2.892 ; TECLADO:u_teclado|saida_reg[2]    ; TEC_FF:u_tecff|tec_r0[2]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.167     ; 0.679      ;
; 12.122 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.182      ;
; 12.122 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.182      ;
; 12.122 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.182      ;
; 12.122 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.182      ;
; 12.122 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.182      ;
; 12.122 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.182      ;
; 12.122 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.182      ;
; 12.122 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.182      ;
; 12.122 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.182      ;
; 12.122 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.182      ;
; 12.132 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.172      ;
; 12.132 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.172      ;
; 12.132 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.172      ;
; 12.132 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.172      ;
; 12.132 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.172      ;
; 12.132 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.172      ;
; 12.132 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.172      ;
; 12.132 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.172      ;
; 12.132 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.172      ;
; 12.132 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.172      ;
; 12.159 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.145      ;
; 12.159 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.145      ;
; 12.159 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.145      ;
; 12.159 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.145      ;
; 12.159 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.145      ;
; 12.159 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.145      ;
; 12.159 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.145      ;
; 12.159 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.145      ;
; 12.159 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.145      ;
; 12.159 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.145      ;
; 12.190 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.114      ;
; 12.190 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.114      ;
; 12.190 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.114      ;
; 12.190 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.114      ;
; 12.190 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.114      ;
; 12.190 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.114      ;
; 12.190 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.114      ;
; 12.190 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.114      ;
; 12.190 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.114      ;
; 12.190 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.114      ;
; 12.247 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.057      ;
; 12.247 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.057      ;
; 12.247 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.057      ;
; 12.247 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.057      ;
; 12.247 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.057      ;
; 12.247 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.057      ;
; 12.247 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.057      ;
; 12.247 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.057      ;
; 12.247 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.057      ;
; 12.247 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.057      ;
; 12.295 ; TEC_FF:u_tecff|tec_r0[0]          ; TEC_FF:u_tecff|reg_x                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.466     ; 2.623      ;
; 12.296 ; TIMING_CTRL:u_timingctrl|v_val[5] ; IMAGE_CTRL:u_imagectrl|green_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.008      ;
; 12.296 ; TIMING_CTRL:u_timingctrl|v_val[5] ; IMAGE_CTRL:u_imagectrl|red_reg[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.008      ;
; 12.296 ; TIMING_CTRL:u_timingctrl|v_val[5] ; IMAGE_CTRL:u_imagectrl|blue_reg[1]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.008      ;
; 12.296 ; TIMING_CTRL:u_timingctrl|v_val[5] ; IMAGE_CTRL:u_imagectrl|red_reg[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.008      ;
; 12.324 ; TEC_FF:u_tecff|tec_r0[0]          ; TEC_FF:u_tecff|reg_3                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.466     ; 2.594      ;
; 12.338 ; TIMING_CTRL:u_timingctrl|h_val[8] ; IMAGE_CTRL:u_imagectrl|green_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.966      ;
; 12.338 ; TIMING_CTRL:u_timingctrl|h_val[8] ; IMAGE_CTRL:u_imagectrl|red_reg[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.966      ;
; 12.338 ; TIMING_CTRL:u_timingctrl|h_val[8] ; IMAGE_CTRL:u_imagectrl|blue_reg[1]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.966      ;
; 12.338 ; TIMING_CTRL:u_timingctrl|h_val[8] ; IMAGE_CTRL:u_imagectrl|red_reg[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.966      ;
; 12.364 ; TIMING_CTRL:u_timingctrl|h_val[1] ; IMAGE_CTRL:u_imagectrl|green_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.940      ;
; 12.364 ; TIMING_CTRL:u_timingctrl|h_val[1] ; IMAGE_CTRL:u_imagectrl|red_reg[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.940      ;
; 12.364 ; TIMING_CTRL:u_timingctrl|h_val[1] ; IMAGE_CTRL:u_imagectrl|blue_reg[1]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.940      ;
; 12.364 ; TIMING_CTRL:u_timingctrl|h_val[1] ; IMAGE_CTRL:u_imagectrl|red_reg[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.940      ;
; 12.374 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.930      ;
; 12.374 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.930      ;
; 12.374 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.930      ;
; 12.374 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.930      ;
; 12.374 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.930      ;
; 12.374 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.930      ;
; 12.374 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.930      ;
; 12.374 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.930      ;
; 12.374 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.930      ;
; 12.374 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.930      ;
; 12.414 ; TIMING_CTRL:u_timingctrl|h_val[7] ; IMAGE_CTRL:u_imagectrl|green_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.890      ;
; 12.414 ; TIMING_CTRL:u_timingctrl|h_val[7] ; IMAGE_CTRL:u_imagectrl|red_reg[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.890      ;
; 12.414 ; TIMING_CTRL:u_timingctrl|h_val[7] ; IMAGE_CTRL:u_imagectrl|blue_reg[1]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.890      ;
; 12.414 ; TIMING_CTRL:u_timingctrl|h_val[7] ; IMAGE_CTRL:u_imagectrl|red_reg[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.890      ;
; 12.419 ; TEC_FF:u_tecff|reg_read           ; TEC_FF:u_tecff|tec_r1[0]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.465     ; 2.500      ;
; 12.419 ; TEC_FF:u_tecff|reg_read           ; TEC_FF:u_tecff|tec_r1[4]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.465     ; 2.500      ;
; 12.419 ; TEC_FF:u_tecff|reg_read           ; TEC_FF:u_tecff|tec_r1[6]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.465     ; 2.500      ;
; 12.419 ; TEC_FF:u_tecff|reg_read           ; TEC_FF:u_tecff|tec_r1[7]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.465     ; 2.500      ;
; 12.419 ; TEC_FF:u_tecff|reg_read           ; TEC_FF:u_tecff|tec_r1[1]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.465     ; 2.500      ;
; 12.419 ; TEC_FF:u_tecff|reg_read           ; TEC_FF:u_tecff|tec_r1[2]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.465     ; 2.500      ;
; 12.419 ; TEC_FF:u_tecff|reg_read           ; TEC_FF:u_tecff|tec_r1[5]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.465     ; 2.500      ;
; 12.419 ; TEC_FF:u_tecff|reg_read           ; TEC_FF:u_tecff|tec_r1[3]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.465     ; 2.500      ;
; 12.452 ; TIMING_CTRL:u_timingctrl|h_val[9] ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.852      ;
; 12.452 ; TIMING_CTRL:u_timingctrl|h_val[9] ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.852      ;
; 12.452 ; TIMING_CTRL:u_timingctrl|h_val[9] ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.852      ;
; 12.452 ; TIMING_CTRL:u_timingctrl|h_val[9] ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.852      ;
; 12.452 ; TIMING_CTRL:u_timingctrl|h_val[9] ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 2.852      ;
+--------+-----------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'sync:u_sync|sync[1]'                                                                                                       ;
+--------+----------------------------+--------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------+---------------------+---------------------+--------------+------------+------------+
; -0.983 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.906      ;
; -0.983 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.906      ;
; -0.983 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.906      ;
; -0.983 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.906      ;
; -0.983 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.906      ;
; -0.983 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.906      ;
; -0.983 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.906      ;
; -0.983 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.906      ;
; -0.897 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.820      ;
; -0.897 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.820      ;
; -0.897 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.820      ;
; -0.897 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.820      ;
; -0.897 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.820      ;
; -0.897 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.820      ;
; -0.897 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.820      ;
; -0.897 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.820      ;
; -0.759 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.682      ;
; -0.759 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.682      ;
; -0.759 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.682      ;
; -0.759 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.682      ;
; -0.759 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.682      ;
; -0.759 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.682      ;
; -0.759 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.682      ;
; -0.759 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.682      ;
; -0.663 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.586      ;
; -0.650 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.573      ;
; -0.620 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.543      ;
; -0.607 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|tec_reg      ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.530      ;
; -0.603 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.526      ;
; -0.598 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|tec_reg      ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.521      ;
; -0.591 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.514      ;
; -0.578 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.501      ;
; -0.501 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.424      ;
; -0.477 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.749      ;
; -0.477 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.749      ;
; -0.477 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.749      ;
; -0.477 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.749      ;
; -0.477 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.749      ;
; -0.477 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.749      ;
; -0.477 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.749      ;
; -0.477 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.749      ;
; -0.460 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.732      ;
; -0.460 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.732      ;
; -0.460 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.732      ;
; -0.460 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.732      ;
; -0.460 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.732      ;
; -0.460 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.732      ;
; -0.460 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.732      ;
; -0.460 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.732      ;
; -0.426 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.349      ;
; -0.419 ; TECLADO:u_teclado|Tecla[5] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.440     ; 0.979      ;
; -0.415 ; TECLADO:u_teclado|Tecla[1] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.440     ; 0.975      ;
; -0.413 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.336      ;
; -0.399 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.322      ;
; -0.371 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|tec_reg      ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.294      ;
; -0.321 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.593      ;
; -0.321 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.593      ;
; -0.321 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.593      ;
; -0.321 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.593      ;
; -0.321 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.593      ;
; -0.321 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.593      ;
; -0.321 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.593      ;
; -0.321 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.593      ;
; -0.300 ; TECLADO:u_teclado|Tecla[4] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.440     ; 0.860      ;
; -0.298 ; TECLADO:u_teclado|Tecla[7] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.440     ; 0.858      ;
; -0.278 ; TECLADO:u_teclado|Tecla[0] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.440     ; 0.838      ;
; -0.278 ; TECLADO:u_teclado|Tecla[2] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.440     ; 0.838      ;
; -0.264 ; TECLADO:u_teclado|Tecla[3] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.440     ; 0.824      ;
; -0.260 ; TECLADO:u_teclado|Tecla[6] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.440     ; 0.820      ;
; -0.213 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.485      ;
; -0.213 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.485      ;
; -0.213 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.485      ;
; -0.213 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.485      ;
; -0.213 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.485      ;
; -0.213 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.485      ;
; -0.213 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.485      ;
; -0.213 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.272      ; 1.485      ;
; -0.178 ; TECLADO:u_teclado|Tecla[6] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.091     ; 1.087      ;
; -0.130 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.053      ;
; -0.115 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 1.038      ;
; -0.064 ; TECLADO:u_teclado|Tecla[5] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.091     ; 0.973      ;
; -0.045 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 0.968      ;
; -0.038 ; TECLADO:u_teclado|Tecla[3] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.091     ; 0.947      ;
; 0.037  ; TECLADO:u_teclado|Tecla[4] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.091     ; 0.872      ;
; 0.090  ; TECLADO:u_teclado|Tecla[1] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.091     ; 0.819      ;
; 0.095  ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 0.828      ;
; 0.210  ; TECLADO:u_teclado|Tecla[7] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.091     ; 0.699      ;
; 0.211  ; TECLADO:u_teclado|Tecla[2] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.091     ; 0.698      ;
; 0.261  ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 0.662      ;
; 0.261  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.077     ; 0.662      ;
+--------+----------------------------+--------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.327 ; TEC_FF:u_tecff|reg_3               ; TEC_FF:u_tecff|reg_3                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.574      ;
; 0.327 ; TEC_FF:u_tecff|reg_p               ; TEC_FF:u_tecff|reg_p                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.574      ;
; 0.327 ; TEC_FF:u_tecff|reg_x               ; TEC_FF:u_tecff|reg_x                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.574      ;
; 0.327 ; TEC_FF:u_tecff|reg_a               ; TEC_FF:u_tecff|reg_a                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.574      ;
; 0.373 ; TIMING_CTRL:u_timingctrl|v_val[9]  ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.621      ;
; 0.573 ; TIMING_CTRL:u_timingctrl|v_val[7]  ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.574 ; TIMING_CTRL:u_timingctrl|v_val[6]  ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.822      ;
; 0.576 ; TIMING_CTRL:u_timingctrl|h_val[1]  ; TIMING_CTRL:u_timingctrl|h_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.824      ;
; 0.577 ; TIMING_CTRL:u_timingctrl|v_val[4]  ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.825      ;
; 0.579 ; TIMING_CTRL:u_timingctrl|v_val[8]  ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.580 ; TIMING_CTRL:u_timingctrl|h_val[0]  ; TIMING_CTRL:u_timingctrl|h_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.582 ; TIMING_CTRL:u_timingctrl|v_val[1]  ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.830      ;
; 0.582 ; TIMING_CTRL:u_timingctrl|h_val[6]  ; TIMING_CTRL:u_timingctrl|h_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.830      ;
; 0.585 ; TIMING_CTRL:u_timingctrl|v_val[3]  ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.833      ;
; 0.585 ; TIMING_CTRL:u_timingctrl|v_val[0]  ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.833      ;
; 0.585 ; TIMING_CTRL:u_timingctrl|h_val[2]  ; TIMING_CTRL:u_timingctrl|h_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.833      ;
; 0.585 ; TIMING_CTRL:u_timingctrl|h_val[3]  ; TIMING_CTRL:u_timingctrl|h_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.833      ;
; 0.586 ; TIMING_CTRL:u_timingctrl|h_val[5]  ; TIMING_CTRL:u_timingctrl|h_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.834      ;
; 0.587 ; TIMING_CTRL:u_timingctrl|v_val[2]  ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.835      ;
; 0.587 ; TIMING_CTRL:u_timingctrl|v_val[5]  ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.835      ;
; 0.587 ; TIMING_CTRL:u_timingctrl|h_val[10] ; TIMING_CTRL:u_timingctrl|h_val[10]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.835      ;
; 0.588 ; TIMING_CTRL:u_timingctrl|h_val[7]  ; TIMING_CTRL:u_timingctrl|h_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.836      ;
; 0.594 ; TIMING_CTRL:u_timingctrl|h_val[8]  ; TIMING_CTRL:u_timingctrl|h_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.842      ;
; 0.597 ; TIMING_CTRL:u_timingctrl|h_val[4]  ; TIMING_CTRL:u_timingctrl|h_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.845      ;
; 0.598 ; TIMING_CTRL:u_timingctrl|h_val[9]  ; TIMING_CTRL:u_timingctrl|h_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.846      ;
; 0.777 ; TEC_FF:u_tecff|reg_a               ; IMAGE_CTRL:u_imagectrl|blue_reg[1]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.033      ;
; 0.800 ; TEC_FF:u_tecff|reg_a               ; IMAGE_CTRL:u_imagectrl|green_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.056      ;
; 0.800 ; TEC_FF:u_tecff|reg_a               ; IMAGE_CTRL:u_imagectrl|red_reg[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.056      ;
; 0.800 ; TEC_FF:u_tecff|reg_a               ; IMAGE_CTRL:u_imagectrl|red_reg[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.056      ;
; 0.840 ; TIMING_CTRL:u_timingctrl|h_val[0]  ; TIMING_CTRL:u_timingctrl|h_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.088      ;
; 0.845 ; TIMING_CTRL:u_timingctrl|v_val[0]  ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.093      ;
; 0.847 ; TIMING_CTRL:u_timingctrl|v_val[6]  ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.095      ;
; 0.851 ; TIMING_CTRL:u_timingctrl|v_val[7]  ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.099      ;
; 0.852 ; TIMING_CTRL:u_timingctrl|v_val[8]  ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.100      ;
; 0.853 ; TIMING_CTRL:u_timingctrl|v_val[4]  ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.101      ;
; 0.854 ; TIMING_CTRL:u_timingctrl|h_val[1]  ; TIMING_CTRL:u_timingctrl|h_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.102      ;
; 0.854 ; TIMING_CTRL:u_timingctrl|h_val[0]  ; TIMING_CTRL:u_timingctrl|h_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.102      ;
; 0.858 ; TIMING_CTRL:u_timingctrl|h_val[2]  ; TIMING_CTRL:u_timingctrl|h_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.106      ;
; 0.858 ; TIMING_CTRL:u_timingctrl|h_val[6]  ; TIMING_CTRL:u_timingctrl|h_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.106      ;
; 0.859 ; TIMING_CTRL:u_timingctrl|v_val[1]  ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.107      ;
; 0.859 ; TIMING_CTRL:u_timingctrl|v_val[0]  ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.107      ;
; 0.861 ; TIMING_CTRL:u_timingctrl|v_val[6]  ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.109      ;
; 0.862 ; TIMING_CTRL:u_timingctrl|h_val[3]  ; TIMING_CTRL:u_timingctrl|h_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.110      ;
; 0.863 ; TIMING_CTRL:u_timingctrl|v_val[3]  ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.111      ;
; 0.863 ; TIMING_CTRL:u_timingctrl|v_val[2]  ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.111      ;
; 0.864 ; TIMING_CTRL:u_timingctrl|h_val[5]  ; TIMING_CTRL:u_timingctrl|h_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.112      ;
; 0.865 ; TIMING_CTRL:u_timingctrl|v_val[5]  ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.113      ;
; 0.866 ; TIMING_CTRL:u_timingctrl|h_val[7]  ; TIMING_CTRL:u_timingctrl|h_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.114      ;
; 0.867 ; TIMING_CTRL:u_timingctrl|h_val[8]  ; TIMING_CTRL:u_timingctrl|h_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.115      ;
; 0.867 ; TIMING_CTRL:u_timingctrl|v_val[4]  ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.115      ;
; 0.872 ; TIMING_CTRL:u_timingctrl|h_val[2]  ; TIMING_CTRL:u_timingctrl|h_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.120      ;
; 0.872 ; TIMING_CTRL:u_timingctrl|h_val[6]  ; TIMING_CTRL:u_timingctrl|h_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.120      ;
; 0.873 ; TIMING_CTRL:u_timingctrl|h_val[4]  ; TIMING_CTRL:u_timingctrl|h_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.121      ;
; 0.876 ; TIMING_CTRL:u_timingctrl|h_val[9]  ; TIMING_CTRL:u_timingctrl|h_val[10]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.124      ;
; 0.876 ; TEC_FF:u_tecff|reg_3               ; IMAGE_CTRL:u_imagectrl|red_reg[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.132      ;
; 0.877 ; TEC_FF:u_tecff|reg_3               ; IMAGE_CTRL:u_imagectrl|green_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.133      ;
; 0.877 ; TIMING_CTRL:u_timingctrl|v_val[2]  ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.125      ;
; 0.881 ; TIMING_CTRL:u_timingctrl|h_val[8]  ; TIMING_CTRL:u_timingctrl|h_val[10]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.129      ;
; 0.886 ; TEC_FF:u_tecff|tec_r0[3]           ; TEC_FF:u_tecff|tec_r1[3]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 0.762      ;
; 0.887 ; TIMING_CTRL:u_timingctrl|h_val[4]  ; TIMING_CTRL:u_timingctrl|h_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.135      ;
; 0.902 ; TEC_FF:u_tecff|tec_r0[2]           ; TEC_FF:u_tecff|reg_x                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 0.778      ;
; 0.906 ; TEC_FF:u_tecff|tec_r0[2]           ; TEC_FF:u_tecff|reg_3                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 0.782      ;
; 0.907 ; TEC_FF:u_tecff|tec_r0[2]           ; TEC_FF:u_tecff|tec_r1[2]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 0.783      ;
; 0.918 ; TEC_FF:u_tecff|tec_r0[1]           ; TEC_FF:u_tecff|tec_r1[1]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 0.794      ;
; 0.922 ; TEC_FF:u_tecff|reg_x               ; IMAGE_CTRL:u_imagectrl|blue_reg[1]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.178      ;
; 0.925 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[3]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.559      ;
; 0.925 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[5]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.559      ;
; 0.925 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[2]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.559      ;
; 0.925 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[1]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.559      ;
; 0.925 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[7]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.559      ;
; 0.925 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[6]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.559      ;
; 0.925 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[4]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.559      ;
; 0.925 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[0]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.559      ;
; 0.940 ; TEC_FF:u_tecff|reg_x               ; IMAGE_CTRL:u_imagectrl|red_reg[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.196      ;
; 0.941 ; TIMING_CTRL:u_timingctrl|v_val[7]  ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.189      ;
; 0.944 ; TIMING_CTRL:u_timingctrl|h_val[1]  ; TIMING_CTRL:u_timingctrl|h_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.192      ;
; 0.944 ; TIMING_CTRL:u_timingctrl|h_val[0]  ; TIMING_CTRL:u_timingctrl|h_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.192      ;
; 0.949 ; TIMING_CTRL:u_timingctrl|v_val[1]  ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.197      ;
; 0.949 ; TIMING_CTRL:u_timingctrl|v_val[0]  ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.197      ;
; 0.950 ; TIMING_CTRL:u_timingctrl|h_val[3]  ; TIMING_CTRL:u_timingctrl|h_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.198      ;
; 0.951 ; TIMING_CTRL:u_timingctrl|v_val[6]  ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.199      ;
; 0.953 ; TIMING_CTRL:u_timingctrl|v_val[3]  ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.201      ;
; 0.953 ; TIMING_CTRL:u_timingctrl|h_val[5]  ; TIMING_CTRL:u_timingctrl|h_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.201      ;
; 0.953 ; TIMING_CTRL:u_timingctrl|v_val[5]  ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.201      ;
; 0.954 ; TIMING_CTRL:u_timingctrl|h_val[7]  ; TIMING_CTRL:u_timingctrl|h_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.202      ;
; 0.957 ; TIMING_CTRL:u_timingctrl|v_val[4]  ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.205      ;
; 0.958 ; TIMING_CTRL:u_timingctrl|h_val[1]  ; TIMING_CTRL:u_timingctrl|h_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.206      ;
; 0.958 ; TIMING_CTRL:u_timingctrl|h_val[0]  ; TIMING_CTRL:u_timingctrl|h_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.206      ;
; 0.962 ; TIMING_CTRL:u_timingctrl|h_val[2]  ; TIMING_CTRL:u_timingctrl|h_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.210      ;
; 0.962 ; TIMING_CTRL:u_timingctrl|h_val[6]  ; TIMING_CTRL:u_timingctrl|h_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.210      ;
; 0.963 ; TIMING_CTRL:u_timingctrl|v_val[1]  ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.211      ;
; 0.963 ; TIMING_CTRL:u_timingctrl|v_val[0]  ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.211      ;
; 0.966 ; TIMING_CTRL:u_timingctrl|h_val[3]  ; TIMING_CTRL:u_timingctrl|h_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.214      ;
; 0.967 ; TIMING_CTRL:u_timingctrl|v_val[3]  ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.215      ;
; 0.967 ; TIMING_CTRL:u_timingctrl|v_val[2]  ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.215      ;
; 0.968 ; TIMING_CTRL:u_timingctrl|h_val[5]  ; TIMING_CTRL:u_timingctrl|h_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.216      ;
; 0.969 ; TIMING_CTRL:u_timingctrl|v_val[5]  ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.217      ;
; 0.970 ; TIMING_CTRL:u_timingctrl|h_val[7]  ; TIMING_CTRL:u_timingctrl|h_val[10]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.218      ;
; 0.971 ; TIMING_CTRL:u_timingctrl|v_val[4]  ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.219      ;
; 0.976 ; TIMING_CTRL:u_timingctrl|h_val[2]  ; TIMING_CTRL:u_timingctrl|h_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.224      ;
+-------+------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'sync:u_sync|sync[1]'                                                                                                       ;
+-------+----------------------------+--------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.329 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 0.574      ;
; 0.329 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 0.574      ;
; 0.343 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 0.588      ;
; 0.380 ; TECLADO:u_teclado|Tecla[2] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.091      ; 0.639      ;
; 0.381 ; TECLADO:u_teclado|Tecla[7] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.091      ; 0.640      ;
; 0.499 ; TECLADO:u_teclado|Tecla[1] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.091      ; 0.758      ;
; 0.529 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 0.774      ;
; 0.535 ; TECLADO:u_teclado|Tecla[4] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.091      ; 0.794      ;
; 0.607 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 0.852      ;
; 0.626 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 0.871      ;
; 0.637 ; TECLADO:u_teclado|Tecla[3] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.091      ; 0.896      ;
; 0.662 ; TECLADO:u_teclado|Tecla[5] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.091      ; 0.921      ;
; 0.691 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 0.936      ;
; 0.712 ; TECLADO:u_teclado|Tecla[6] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.091      ; 0.971      ;
; 0.714 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 0.959      ;
; 0.715 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 0.960      ;
; 0.833 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.078      ;
; 0.834 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.079      ;
; 0.850 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.458      ;
; 0.850 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.458      ;
; 0.850 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.458      ;
; 0.850 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.458      ;
; 0.850 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.458      ;
; 0.850 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.458      ;
; 0.850 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.458      ;
; 0.850 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.458      ;
; 0.865 ; TECLADO:u_teclado|Tecla[6] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.272     ; 0.761      ;
; 0.867 ; TECLADO:u_teclado|Tecla[3] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.272     ; 0.763      ;
; 0.876 ; TECLADO:u_teclado|Tecla[0] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.272     ; 0.772      ;
; 0.878 ; TECLADO:u_teclado|Tecla[2] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.272     ; 0.774      ;
; 0.895 ; TECLADO:u_teclado|Tecla[7] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.272     ; 0.791      ;
; 0.897 ; TECLADO:u_teclado|Tecla[4] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.272     ; 0.793      ;
; 0.956 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.201      ;
; 0.963 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|tec_reg      ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.208      ;
; 0.970 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.578      ;
; 0.970 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.578      ;
; 0.970 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.578      ;
; 0.970 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.578      ;
; 0.970 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.578      ;
; 0.970 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.578      ;
; 0.970 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.578      ;
; 0.970 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.578      ;
; 1.009 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.254      ;
; 1.024 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.269      ;
; 1.027 ; TECLADO:u_teclado|Tecla[1] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.272     ; 0.923      ;
; 1.030 ; TECLADO:u_teclado|Tecla[5] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.272     ; 0.926      ;
; 1.074 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.319      ;
; 1.086 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.694      ;
; 1.086 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.694      ;
; 1.086 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.694      ;
; 1.086 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.694      ;
; 1.086 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.694      ;
; 1.086 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.694      ;
; 1.086 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.694      ;
; 1.086 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.694      ;
; 1.087 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.332      ;
; 1.104 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.712      ;
; 1.104 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.712      ;
; 1.104 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.712      ;
; 1.104 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.712      ;
; 1.104 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.712      ;
; 1.104 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.712      ;
; 1.104 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.712      ;
; 1.104 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.440      ; 1.712      ;
; 1.169 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|tec_reg      ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.414      ;
; 1.179 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|tec_reg      ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.424      ;
; 1.461 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.706      ;
; 1.461 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.706      ;
; 1.461 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.706      ;
; 1.461 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.706      ;
; 1.461 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.706      ;
; 1.461 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.706      ;
; 1.461 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.706      ;
; 1.461 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.706      ;
; 1.618 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.863      ;
; 1.618 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.863      ;
; 1.618 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.863      ;
; 1.618 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.863      ;
; 1.618 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.863      ;
; 1.618 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.863      ;
; 1.618 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.863      ;
; 1.618 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.863      ;
; 1.671 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.916      ;
; 1.671 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.916      ;
; 1.671 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.916      ;
; 1.671 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.916      ;
; 1.671 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.916      ;
; 1.671 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.916      ;
; 1.671 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.916      ;
; 1.671 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.077      ; 1.916      ;
+-------+----------------------------+--------------------------------+---------------------+---------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                          ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; -2.003 ; -17.700       ;
; sync:u_sync|sync[1]                                  ; -0.074 ; -0.592        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; sync:u_sync|sync[1]                                  ; 0.168 ; 0.000         ;
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.168 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; sync:u_sync|sync[1]                                  ; -1.000 ; -21.000       ;
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 7.434  ; 0.000         ;
; clock                                                ; 9.627  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+--------+-----------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.003 ; TECLADO:u_teclado|saida_reg[3]    ; TEC_FF:u_tecff|tec_r0[3]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.522     ; 0.423      ;
; -2.002 ; TECLADO:u_teclado|saida_reg[4]    ; TEC_FF:u_tecff|tec_r0[4]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.522     ; 0.422      ;
; -2.001 ; TECLADO:u_teclado|saida_reg[7]    ; TEC_FF:u_tecff|tec_r0[7]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.522     ; 0.421      ;
; -2.001 ; TECLADO:u_teclado|saida_reg[5]    ; TEC_FF:u_tecff|tec_r0[5]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.522     ; 0.421      ;
; -1.941 ; TECLADO:u_teclado|saida_reg[0]    ; TEC_FF:u_tecff|tec_r0[0]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.522     ; 0.361      ;
; -1.939 ; TECLADO:u_teclado|saida_reg[6]    ; TEC_FF:u_tecff|tec_r0[6]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.522     ; 0.359      ;
; -1.938 ; TECLADO:u_teclado|saida_reg[1]    ; TEC_FF:u_tecff|tec_r0[1]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.522     ; 0.358      ;
; -1.938 ; TECLADO:u_teclado|tec_reg         ; TEC_FF:u_tecff|reg_read             ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.521     ; 0.359      ;
; -1.937 ; TECLADO:u_teclado|saida_reg[2]    ; TEC_FF:u_tecff|tec_r0[2]            ; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.522     ; 0.357      ;
; 13.696 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.629      ;
; 13.696 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.629      ;
; 13.696 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.629      ;
; 13.696 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.629      ;
; 13.696 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.629      ;
; 13.696 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.629      ;
; 13.696 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.629      ;
; 13.696 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.629      ;
; 13.696 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.629      ;
; 13.696 ; TIMING_CTRL:u_timingctrl|h_val[3] ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.629      ;
; 13.699 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.626      ;
; 13.699 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.626      ;
; 13.699 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.626      ;
; 13.699 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.626      ;
; 13.699 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.626      ;
; 13.699 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.626      ;
; 13.699 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.626      ;
; 13.699 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.626      ;
; 13.699 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.626      ;
; 13.699 ; TIMING_CTRL:u_timingctrl|h_val[1] ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.626      ;
; 13.714 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.611      ;
; 13.714 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.611      ;
; 13.714 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.611      ;
; 13.714 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.611      ;
; 13.714 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.611      ;
; 13.714 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.611      ;
; 13.714 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.611      ;
; 13.714 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.611      ;
; 13.714 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.611      ;
; 13.714 ; TIMING_CTRL:u_timingctrl|h_val[7] ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.611      ;
; 13.762 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.563      ;
; 13.762 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.563      ;
; 13.762 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.563      ;
; 13.762 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.563      ;
; 13.762 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.563      ;
; 13.762 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.563      ;
; 13.762 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.563      ;
; 13.762 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.563      ;
; 13.762 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.563      ;
; 13.762 ; TIMING_CTRL:u_timingctrl|h_val[4] ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.563      ;
; 13.764 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.561      ;
; 13.764 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.561      ;
; 13.764 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.561      ;
; 13.764 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.561      ;
; 13.764 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.561      ;
; 13.764 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.561      ;
; 13.764 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.561      ;
; 13.764 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.561      ;
; 13.764 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.561      ;
; 13.764 ; TIMING_CTRL:u_timingctrl|h_val[6] ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.561      ;
; 13.775 ; TEC_FF:u_tecff|tec_r0[0]          ; TEC_FF:u_tecff|reg_x                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.240     ; 1.357      ;
; 13.778 ; TIMING_CTRL:u_timingctrl|h_val[8] ; IMAGE_CTRL:u_imagectrl|green_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.547      ;
; 13.778 ; TIMING_CTRL:u_timingctrl|h_val[8] ; IMAGE_CTRL:u_imagectrl|red_reg[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.547      ;
; 13.778 ; TIMING_CTRL:u_timingctrl|h_val[8] ; IMAGE_CTRL:u_imagectrl|blue_reg[1]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.547      ;
; 13.778 ; TIMING_CTRL:u_timingctrl|h_val[8] ; IMAGE_CTRL:u_imagectrl|red_reg[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.547      ;
; 13.790 ; TIMING_CTRL:u_timingctrl|v_val[5] ; IMAGE_CTRL:u_imagectrl|green_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.536      ;
; 13.790 ; TIMING_CTRL:u_timingctrl|v_val[5] ; IMAGE_CTRL:u_imagectrl|red_reg[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.536      ;
; 13.790 ; TIMING_CTRL:u_timingctrl|v_val[5] ; IMAGE_CTRL:u_imagectrl|blue_reg[1]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.536      ;
; 13.790 ; TIMING_CTRL:u_timingctrl|v_val[5] ; IMAGE_CTRL:u_imagectrl|red_reg[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.046     ; 1.536      ;
; 13.791 ; TEC_FF:u_tecff|tec_r0[0]          ; TEC_FF:u_tecff|reg_3                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.240     ; 1.341      ;
; 13.799 ; TIMING_CTRL:u_timingctrl|h_val[1] ; IMAGE_CTRL:u_imagectrl|green_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.526      ;
; 13.799 ; TIMING_CTRL:u_timingctrl|h_val[1] ; IMAGE_CTRL:u_imagectrl|red_reg[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.526      ;
; 13.799 ; TIMING_CTRL:u_timingctrl|h_val[1] ; IMAGE_CTRL:u_imagectrl|blue_reg[1]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.526      ;
; 13.799 ; TIMING_CTRL:u_timingctrl|h_val[1] ; IMAGE_CTRL:u_imagectrl|red_reg[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.526      ;
; 13.824 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.501      ;
; 13.824 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.501      ;
; 13.824 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.501      ;
; 13.824 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.501      ;
; 13.824 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.501      ;
; 13.824 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.501      ;
; 13.824 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.501      ;
; 13.824 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.501      ;
; 13.824 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.501      ;
; 13.824 ; TIMING_CTRL:u_timingctrl|h_val[5] ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.501      ;
; 13.826 ; TEC_FF:u_tecff|tec_r0[1]          ; TEC_FF:u_tecff|reg_x                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.240     ; 1.306      ;
; 13.836 ; TIMING_CTRL:u_timingctrl|h_val[7] ; IMAGE_CTRL:u_imagectrl|green_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.489      ;
; 13.836 ; TIMING_CTRL:u_timingctrl|h_val[7] ; IMAGE_CTRL:u_imagectrl|red_reg[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.489      ;
; 13.836 ; TIMING_CTRL:u_timingctrl|h_val[7] ; IMAGE_CTRL:u_imagectrl|blue_reg[1]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.489      ;
; 13.836 ; TIMING_CTRL:u_timingctrl|h_val[7] ; IMAGE_CTRL:u_imagectrl|red_reg[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.489      ;
; 13.841 ; TEC_FF:u_tecff|reg_read           ; TEC_FF:u_tecff|tec_r1[0]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.240     ; 1.291      ;
; 13.841 ; TEC_FF:u_tecff|reg_read           ; TEC_FF:u_tecff|tec_r1[4]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.240     ; 1.291      ;
; 13.841 ; TEC_FF:u_tecff|reg_read           ; TEC_FF:u_tecff|tec_r1[6]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.240     ; 1.291      ;
; 13.841 ; TEC_FF:u_tecff|reg_read           ; TEC_FF:u_tecff|tec_r1[7]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.240     ; 1.291      ;
; 13.841 ; TEC_FF:u_tecff|reg_read           ; TEC_FF:u_tecff|tec_r1[1]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.240     ; 1.291      ;
; 13.841 ; TEC_FF:u_tecff|reg_read           ; TEC_FF:u_tecff|tec_r1[2]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.240     ; 1.291      ;
; 13.841 ; TEC_FF:u_tecff|reg_read           ; TEC_FF:u_tecff|tec_r1[5]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.240     ; 1.291      ;
; 13.841 ; TEC_FF:u_tecff|reg_read           ; TEC_FF:u_tecff|tec_r1[3]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.240     ; 1.291      ;
; 13.842 ; TEC_FF:u_tecff|tec_r0[1]          ; TEC_FF:u_tecff|reg_3                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.240     ; 1.290      ;
; 13.860 ; TIMING_CTRL:u_timingctrl|h_val[4] ; IMAGE_CTRL:u_imagectrl|green_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.465      ;
; 13.860 ; TIMING_CTRL:u_timingctrl|h_val[4] ; IMAGE_CTRL:u_imagectrl|red_reg[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.465      ;
; 13.860 ; TIMING_CTRL:u_timingctrl|h_val[4] ; IMAGE_CTRL:u_imagectrl|blue_reg[1]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.047     ; 1.465      ;
+--------+-----------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'sync:u_sync|sync[1]'                                                                                                       ;
+--------+----------------------------+--------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------+---------------------+---------------------+--------------+------------+------------+
; -0.074 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 1.017      ;
; -0.074 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 1.017      ;
; -0.074 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 1.017      ;
; -0.074 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 1.017      ;
; -0.074 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 1.017      ;
; -0.074 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 1.017      ;
; -0.074 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 1.017      ;
; -0.074 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 1.017      ;
; -0.024 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 0.967      ;
; -0.024 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 0.967      ;
; -0.024 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 0.967      ;
; -0.024 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 0.967      ;
; -0.024 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 0.967      ;
; -0.024 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 0.967      ;
; -0.024 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 0.967      ;
; -0.024 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 0.967      ;
; 0.061  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 0.882      ;
; 0.061  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 0.882      ;
; 0.061  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 0.882      ;
; 0.061  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 0.882      ;
; 0.061  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 0.882      ;
; 0.061  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 0.882      ;
; 0.061  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 0.882      ;
; 0.061  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.045     ; 0.882      ;
; 0.082  ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.046     ; 0.860      ;
; 0.089  ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.046     ; 0.853      ;
; 0.126  ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.046     ; 0.816      ;
; 0.132  ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.046     ; 0.810      ;
; 0.134  ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|tec_reg      ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.046     ; 0.808      ;
; 0.136  ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|tec_reg      ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.046     ; 0.806      ;
; 0.139  ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.046     ; 0.803      ;
; 0.159  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.046     ; 0.783      ;
; 0.188  ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.046     ; 0.754      ;
; 0.201  ; TECLADO:u_teclado|Tecla[5] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.261     ; 0.526      ;
; 0.205  ; TECLADO:u_teclado|Tecla[1] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.261     ; 0.522      ;
; 0.217  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.046     ; 0.725      ;
; 0.224  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.046     ; 0.718      ;
; 0.229  ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.920      ;
; 0.229  ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.920      ;
; 0.229  ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.920      ;
; 0.229  ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.920      ;
; 0.229  ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.920      ;
; 0.229  ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.920      ;
; 0.229  ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.920      ;
; 0.229  ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.920      ;
; 0.237  ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.912      ;
; 0.237  ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.912      ;
; 0.237  ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.912      ;
; 0.237  ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.912      ;
; 0.237  ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.912      ;
; 0.237  ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.912      ;
; 0.237  ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.912      ;
; 0.237  ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.912      ;
; 0.243  ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.046     ; 0.699      ;
; 0.258  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|tec_reg      ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.046     ; 0.684      ;
; 0.271  ; TECLADO:u_teclado|Tecla[4] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.261     ; 0.456      ;
; 0.272  ; TECLADO:u_teclado|Tecla[7] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.261     ; 0.455      ;
; 0.284  ; TECLADO:u_teclado|Tecla[0] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.261     ; 0.443      ;
; 0.285  ; TECLADO:u_teclado|Tecla[2] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.261     ; 0.442      ;
; 0.291  ; TECLADO:u_teclado|Tecla[3] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.261     ; 0.436      ;
; 0.291  ; TECLADO:u_teclado|Tecla[6] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.261     ; 0.436      ;
; 0.323  ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.826      ;
; 0.323  ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.826      ;
; 0.323  ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.826      ;
; 0.323  ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.826      ;
; 0.323  ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.826      ;
; 0.323  ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.826      ;
; 0.323  ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.826      ;
; 0.323  ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.826      ;
; 0.369  ; TECLADO:u_teclado|Tecla[6] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.055     ; 0.564      ;
; 0.386  ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.046     ; 0.556      ;
; 0.396  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.753      ;
; 0.396  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.753      ;
; 0.396  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.753      ;
; 0.396  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.753      ;
; 0.396  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.753      ;
; 0.396  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.753      ;
; 0.396  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.753      ;
; 0.396  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; 0.161      ; 0.753      ;
; 0.398  ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.046     ; 0.544      ;
; 0.411  ; TECLADO:u_teclado|Tecla[5] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.055     ; 0.522      ;
; 0.420  ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.046     ; 0.522      ;
; 0.429  ; TECLADO:u_teclado|Tecla[3] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.055     ; 0.504      ;
; 0.498  ; TECLADO:u_teclado|Tecla[1] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.055     ; 0.435      ;
; 0.498  ; TECLADO:u_teclado|Tecla[4] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.055     ; 0.435      ;
; 0.509  ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.046     ; 0.433      ;
; 0.564  ; TECLADO:u_teclado|Tecla[2] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.055     ; 0.369      ;
; 0.564  ; TECLADO:u_teclado|Tecla[7] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.055     ; 0.369      ;
; 0.597  ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.046     ; 0.345      ;
; 0.597  ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 1.000        ; -0.046     ; 0.345      ;
+--------+----------------------------+--------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'sync:u_sync|sync[1]'                                                                                                       ;
+-------+----------------------------+--------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.168 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.046      ; 0.296      ;
; 0.172 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.046      ; 0.300      ;
; 0.175 ; TECLADO:u_teclado|Tecla[2] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.055      ; 0.312      ;
; 0.175 ; TECLADO:u_teclado|Tecla[7] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.055      ; 0.312      ;
; 0.231 ; TECLADO:u_teclado|Tecla[1] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.055      ; 0.368      ;
; 0.249 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.046      ; 0.377      ;
; 0.252 ; TECLADO:u_teclado|Tecla[4] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.055      ; 0.389      ;
; 0.289 ; TECLADO:u_teclado|Tecla[3] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.055      ; 0.426      ;
; 0.297 ; TECLADO:u_teclado|Tecla[5] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.055      ; 0.434      ;
; 0.298 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.046      ; 0.426      ;
; 0.309 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.046      ; 0.437      ;
; 0.339 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.046      ; 0.467      ;
; 0.349 ; TECLADO:u_teclado|Tecla[6] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.055      ; 0.486      ;
; 0.364 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.046      ; 0.492      ;
; 0.365 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.046      ; 0.493      ;
; 0.399 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.743      ;
; 0.399 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.743      ;
; 0.399 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.743      ;
; 0.399 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.743      ;
; 0.399 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.743      ;
; 0.399 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.743      ;
; 0.399 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.743      ;
; 0.399 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.743      ;
; 0.419 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.046      ; 0.547      ;
; 0.420 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.046      ; 0.548      ;
; 0.446 ; TECLADO:u_teclado|Tecla[6] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.160     ; 0.368      ;
; 0.447 ; TECLADO:u_teclado|Tecla[3] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.160     ; 0.369      ;
; 0.449 ; TECLADO:u_teclado|Tecla[0] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.160     ; 0.371      ;
; 0.455 ; TECLADO:u_teclado|Tecla[2] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.160     ; 0.377      ;
; 0.456 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.800      ;
; 0.456 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.800      ;
; 0.456 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.800      ;
; 0.456 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.800      ;
; 0.456 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.800      ;
; 0.456 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.800      ;
; 0.456 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.800      ;
; 0.456 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.800      ;
; 0.459 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|tec_reg      ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.046      ; 0.587      ;
; 0.461 ; TECLADO:u_teclado|Tecla[7] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.160     ; 0.383      ;
; 0.462 ; TECLADO:u_teclado|Tecla[4] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.160     ; 0.384      ;
; 0.467 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.046      ; 0.595      ;
; 0.498 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.046      ; 0.626      ;
; 0.511 ; TECLADO:u_teclado|Tecla[1] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.160     ; 0.433      ;
; 0.513 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.857      ;
; 0.513 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.857      ;
; 0.513 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.857      ;
; 0.513 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.857      ;
; 0.513 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.857      ;
; 0.513 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.857      ;
; 0.513 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.857      ;
; 0.513 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.857      ;
; 0.514 ; TECLADO:u_teclado|Tecla[5] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; -0.160     ; 0.436      ;
; 0.514 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|conta[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.046      ; 0.642      ;
; 0.526 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[0]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.870      ;
; 0.526 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.870      ;
; 0.526 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[2]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.870      ;
; 0.526 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[3]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.870      ;
; 0.526 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[4]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.870      ;
; 0.526 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[5]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.870      ;
; 0.526 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[6]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.870      ;
; 0.526 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|Tecla[7]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.262      ; 0.870      ;
; 0.547 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.046      ; 0.675      ;
; 0.548 ; TECLADO:u_teclado|conta[0] ; TECLADO:u_teclado|conta[1]     ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.046      ; 0.676      ;
; 0.568 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|tec_reg      ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.046      ; 0.696      ;
; 0.571 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|tec_reg      ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.046      ; 0.699      ;
; 0.717 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.846      ;
; 0.717 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.846      ;
; 0.717 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.846      ;
; 0.717 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.846      ;
; 0.717 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.846      ;
; 0.717 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.846      ;
; 0.717 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.846      ;
; 0.717 ; TECLADO:u_teclado|conta[3] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.846      ;
; 0.783 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.912      ;
; 0.783 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.912      ;
; 0.783 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.912      ;
; 0.783 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.912      ;
; 0.783 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.912      ;
; 0.783 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.912      ;
; 0.783 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.912      ;
; 0.783 ; TECLADO:u_teclado|conta[2] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.912      ;
; 0.818 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[0] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.947      ;
; 0.818 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[1] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.947      ;
; 0.818 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[2] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.947      ;
; 0.818 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[3] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.947      ;
; 0.818 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[4] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.947      ;
; 0.818 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[5] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.947      ;
; 0.818 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[6] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.947      ;
; 0.818 ; TECLADO:u_teclado|conta[1] ; TECLADO:u_teclado|saida_reg[7] ; sync:u_sync|sync[1] ; sync:u_sync|sync[1] ; 0.000        ; 0.047      ; 0.947      ;
+-------+----------------------------+--------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'u_pllvga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.168 ; TEC_FF:u_tecff|reg_3               ; TEC_FF:u_tecff|reg_3                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; TEC_FF:u_tecff|reg_p               ; TEC_FF:u_tecff|reg_p                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; TEC_FF:u_tecff|reg_x               ; TEC_FF:u_tecff|reg_x                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; TEC_FF:u_tecff|reg_a               ; TEC_FF:u_tecff|reg_a                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.183 ; TIMING_CTRL:u_timingctrl|v_val[9]  ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.311      ;
; 0.277 ; TIMING_CTRL:u_timingctrl|v_val[7]  ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.405      ;
; 0.278 ; TIMING_CTRL:u_timingctrl|h_val[1]  ; TIMING_CTRL:u_timingctrl|h_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.407      ;
; 0.279 ; TIMING_CTRL:u_timingctrl|v_val[4]  ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.407      ;
; 0.280 ; TIMING_CTRL:u_timingctrl|v_val[6]  ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.408      ;
; 0.280 ; TIMING_CTRL:u_timingctrl|h_val[6]  ; TIMING_CTRL:u_timingctrl|h_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.409      ;
; 0.282 ; TIMING_CTRL:u_timingctrl|v_val[8]  ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.410      ;
; 0.282 ; TIMING_CTRL:u_timingctrl|h_val[0]  ; TIMING_CTRL:u_timingctrl|h_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.411      ;
; 0.283 ; TIMING_CTRL:u_timingctrl|h_val[5]  ; TIMING_CTRL:u_timingctrl|h_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.412      ;
; 0.284 ; TIMING_CTRL:u_timingctrl|v_val[3]  ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.412      ;
; 0.284 ; TIMING_CTRL:u_timingctrl|v_val[1]  ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.412      ;
; 0.284 ; TIMING_CTRL:u_timingctrl|v_val[2]  ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.412      ;
; 0.285 ; TIMING_CTRL:u_timingctrl|v_val[5]  ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.413      ;
; 0.285 ; TIMING_CTRL:u_timingctrl|h_val[2]  ; TIMING_CTRL:u_timingctrl|h_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.414      ;
; 0.285 ; TIMING_CTRL:u_timingctrl|h_val[3]  ; TIMING_CTRL:u_timingctrl|h_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.414      ;
; 0.285 ; TIMING_CTRL:u_timingctrl|h_val[7]  ; TIMING_CTRL:u_timingctrl|h_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.414      ;
; 0.285 ; TIMING_CTRL:u_timingctrl|h_val[10] ; TIMING_CTRL:u_timingctrl|h_val[10]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.414      ;
; 0.287 ; TIMING_CTRL:u_timingctrl|v_val[0]  ; TIMING_CTRL:u_timingctrl|v_val[0]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.415      ;
; 0.290 ; TIMING_CTRL:u_timingctrl|h_val[4]  ; TIMING_CTRL:u_timingctrl|h_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.419      ;
; 0.290 ; TIMING_CTRL:u_timingctrl|h_val[8]  ; TIMING_CTRL:u_timingctrl|h_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.419      ;
; 0.291 ; TIMING_CTRL:u_timingctrl|h_val[9]  ; TIMING_CTRL:u_timingctrl|h_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.420      ;
; 0.384 ; TEC_FF:u_tecff|reg_a               ; IMAGE_CTRL:u_imagectrl|blue_reg[1]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.519      ;
; 0.388 ; TEC_FF:u_tecff|reg_a               ; IMAGE_CTRL:u_imagectrl|green_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.523      ;
; 0.388 ; TEC_FF:u_tecff|reg_a               ; IMAGE_CTRL:u_imagectrl|red_reg[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.523      ;
; 0.388 ; TEC_FF:u_tecff|reg_a               ; IMAGE_CTRL:u_imagectrl|red_reg[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.523      ;
; 0.421 ; TIMING_CTRL:u_timingctrl|v_val[7]  ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.549      ;
; 0.422 ; TIMING_CTRL:u_timingctrl|h_val[1]  ; TIMING_CTRL:u_timingctrl|h_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.551      ;
; 0.426 ; TEC_FF:u_tecff|tec_r0[3]           ; TEC_FF:u_tecff|tec_r1[3]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.140     ; 0.368      ;
; 0.426 ; TIMING_CTRL:u_timingctrl|h_val[0]  ; TIMING_CTRL:u_timingctrl|h_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.555      ;
; 0.427 ; TIMING_CTRL:u_timingctrl|h_val[5]  ; TIMING_CTRL:u_timingctrl|h_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.556      ;
; 0.428 ; TIMING_CTRL:u_timingctrl|v_val[3]  ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.556      ;
; 0.428 ; TIMING_CTRL:u_timingctrl|v_val[1]  ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.556      ;
; 0.428 ; TIMING_CTRL:u_timingctrl|h_val[0]  ; TIMING_CTRL:u_timingctrl|h_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.557      ;
; 0.429 ; TIMING_CTRL:u_timingctrl|v_val[5]  ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.557      ;
; 0.429 ; TIMING_CTRL:u_timingctrl|h_val[3]  ; TIMING_CTRL:u_timingctrl|h_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.558      ;
; 0.429 ; TIMING_CTRL:u_timingctrl|h_val[7]  ; TIMING_CTRL:u_timingctrl|h_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.558      ;
; 0.431 ; TIMING_CTRL:u_timingctrl|v_val[0]  ; TIMING_CTRL:u_timingctrl|v_val[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.559      ;
; 0.432 ; TIMING_CTRL:u_timingctrl|v_val[6]  ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.560      ;
; 0.432 ; TIMING_CTRL:u_timingctrl|v_val[4]  ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.560      ;
; 0.433 ; TIMING_CTRL:u_timingctrl|h_val[6]  ; TIMING_CTRL:u_timingctrl|h_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.562      ;
; 0.433 ; TIMING_CTRL:u_timingctrl|v_val[0]  ; TIMING_CTRL:u_timingctrl|v_val[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.561      ;
; 0.434 ; TEC_FF:u_tecff|tec_r0[2]           ; TEC_FF:u_tecff|reg_x                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.140     ; 0.376      ;
; 0.434 ; TIMING_CTRL:u_timingctrl|v_val[8]  ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.562      ;
; 0.434 ; TIMING_CTRL:u_timingctrl|v_val[6]  ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.562      ;
; 0.434 ; TIMING_CTRL:u_timingctrl|v_val[4]  ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.562      ;
; 0.435 ; TIMING_CTRL:u_timingctrl|h_val[9]  ; TIMING_CTRL:u_timingctrl|h_val[10]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.564      ;
; 0.435 ; TIMING_CTRL:u_timingctrl|h_val[6]  ; TIMING_CTRL:u_timingctrl|h_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.564      ;
; 0.437 ; TIMING_CTRL:u_timingctrl|v_val[2]  ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.565      ;
; 0.437 ; TIMING_CTRL:u_timingctrl|h_val[2]  ; TIMING_CTRL:u_timingctrl|h_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.566      ;
; 0.438 ; TEC_FF:u_tecff|tec_r0[2]           ; TEC_FF:u_tecff|tec_r1[2]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.140     ; 0.380      ;
; 0.438 ; TEC_FF:u_tecff|tec_r0[2]           ; TEC_FF:u_tecff|reg_3                ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.140     ; 0.380      ;
; 0.438 ; TEC_FF:u_tecff|reg_3               ; IMAGE_CTRL:u_imagectrl|green_reg[2] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.573      ;
; 0.438 ; TEC_FF:u_tecff|reg_3               ; IMAGE_CTRL:u_imagectrl|red_reg[1]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.573      ;
; 0.439 ; TIMING_CTRL:u_timingctrl|v_val[2]  ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.567      ;
; 0.439 ; TIMING_CTRL:u_timingctrl|h_val[2]  ; TIMING_CTRL:u_timingctrl|h_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.568      ;
; 0.442 ; TIMING_CTRL:u_timingctrl|h_val[8]  ; TIMING_CTRL:u_timingctrl|h_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.571      ;
; 0.443 ; TEC_FF:u_tecff|tec_r0[1]           ; TEC_FF:u_tecff|tec_r1[1]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.140     ; 0.385      ;
; 0.443 ; TIMING_CTRL:u_timingctrl|h_val[4]  ; TIMING_CTRL:u_timingctrl|h_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.572      ;
; 0.444 ; TIMING_CTRL:u_timingctrl|h_val[8]  ; TIMING_CTRL:u_timingctrl|h_val[10]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.573      ;
; 0.445 ; TIMING_CTRL:u_timingctrl|h_val[4]  ; TIMING_CTRL:u_timingctrl|h_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.574      ;
; 0.454 ; TEC_FF:u_tecff|reg_x               ; IMAGE_CTRL:u_imagectrl|blue_reg[1]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.589      ;
; 0.457 ; TEC_FF:u_tecff|reg_x               ; IMAGE_CTRL:u_imagectrl|red_reg[2]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.592      ;
; 0.468 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[3]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.790      ;
; 0.468 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[5]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.790      ;
; 0.468 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[2]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.790      ;
; 0.468 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[1]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.790      ;
; 0.468 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[7]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.790      ;
; 0.468 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[6]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.790      ;
; 0.468 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[4]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.790      ;
; 0.468 ; TEC_FF:u_tecff|reg_new             ; TEC_FF:u_tecff|tec_r0[0]            ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.790      ;
; 0.479 ; TIMING_CTRL:u_timingctrl|v_val[7]  ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.607      ;
; 0.480 ; TIMING_CTRL:u_timingctrl|h_val[1]  ; TIMING_CTRL:u_timingctrl|h_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.609      ;
; 0.482 ; TIMING_CTRL:u_timingctrl|h_val[1]  ; TIMING_CTRL:u_timingctrl|h_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.611      ;
; 0.485 ; TIMING_CTRL:u_timingctrl|h_val[5]  ; TIMING_CTRL:u_timingctrl|h_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.614      ;
; 0.486 ; TIMING_CTRL:u_timingctrl|v_val[3]  ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.614      ;
; 0.486 ; TIMING_CTRL:u_timingctrl|v_val[1]  ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.614      ;
; 0.486 ; TIMING_CTRL:u_timingctrl|h_val[0]  ; TIMING_CTRL:u_timingctrl|h_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.615      ;
; 0.487 ; TIMING_CTRL:u_timingctrl|v_val[5]  ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.615      ;
; 0.487 ; TIMING_CTRL:u_timingctrl|h_val[5]  ; TIMING_CTRL:u_timingctrl|h_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.616      ;
; 0.487 ; TIMING_CTRL:u_timingctrl|h_val[7]  ; TIMING_CTRL:u_timingctrl|h_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.616      ;
; 0.487 ; TIMING_CTRL:u_timingctrl|h_val[3]  ; TIMING_CTRL:u_timingctrl|h_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.616      ;
; 0.488 ; TIMING_CTRL:u_timingctrl|v_val[3]  ; TIMING_CTRL:u_timingctrl|v_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.616      ;
; 0.488 ; TIMING_CTRL:u_timingctrl|v_val[1]  ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.616      ;
; 0.488 ; TIMING_CTRL:u_timingctrl|h_val[0]  ; TIMING_CTRL:u_timingctrl|h_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.617      ;
; 0.489 ; TIMING_CTRL:u_timingctrl|v_val[5]  ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.617      ;
; 0.489 ; TIMING_CTRL:u_timingctrl|h_val[7]  ; TIMING_CTRL:u_timingctrl|h_val[10]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.618      ;
; 0.489 ; TIMING_CTRL:u_timingctrl|h_val[3]  ; TIMING_CTRL:u_timingctrl|h_val[6]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.618      ;
; 0.491 ; TIMING_CTRL:u_timingctrl|v_val[0]  ; TIMING_CTRL:u_timingctrl|v_val[3]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.619      ;
; 0.492 ; TIMING_CTRL:u_timingctrl|v_val[6]  ; TIMING_CTRL:u_timingctrl|v_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.620      ;
; 0.492 ; TIMING_CTRL:u_timingctrl|v_val[4]  ; TIMING_CTRL:u_timingctrl|v_val[7]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.620      ;
; 0.493 ; TIMING_CTRL:u_timingctrl|h_val[6]  ; TIMING_CTRL:u_timingctrl|h_val[9]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.622      ;
; 0.493 ; TIMING_CTRL:u_timingctrl|v_val[0]  ; TIMING_CTRL:u_timingctrl|v_val[4]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.621      ;
; 0.494 ; TIMING_CTRL:u_timingctrl|v_val[4]  ; TIMING_CTRL:u_timingctrl|v_val[8]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.622      ;
; 0.495 ; TIMING_CTRL:u_timingctrl|h_val[6]  ; TIMING_CTRL:u_timingctrl|h_val[10]  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.624      ;
; 0.497 ; TIMING_CTRL:u_timingctrl|v_val[2]  ; TIMING_CTRL:u_timingctrl|v_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.625      ;
; 0.497 ; TIMING_CTRL:u_timingctrl|h_val[2]  ; TIMING_CTRL:u_timingctrl|h_val[5]   ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.626      ;
+-------+------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -3.845  ; 0.168 ; N/A      ; N/A     ; -1.500              ;
;  clock                                                ; N/A     ; N/A   ; N/A      ; N/A     ; 9.627               ;
;  sync:u_sync|sync[1]                                  ; -1.277  ; 0.168 ; N/A      ; N/A     ; -1.500              ;
;  u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; -3.845  ; 0.168 ; N/A      ; N/A     ; 7.313               ;
; Design-wide TNS                                       ; -53.223 ; 0.0   ; 0.0      ; 0.0     ; -31.5               ;
;  clock                                                ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  sync:u_sync|sync[1]                                  ; -19.496 ; 0.000 ; N/A      ; N/A     ; -31.500             ;
;  u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; -33.727 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; h_sync        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; v_sync        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; clock               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ps2_DATA            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ps2_CLK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; h_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; v_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; red[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; red[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; red[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; green[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; green[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; green[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; blue[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; blue[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.1e-09 V                    ; 2.58 V              ; -0.0544 V           ; 0.311 V                              ; 0.084 V                              ; 1.05e-10 s                  ; 2.03e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.1e-09 V                   ; 2.58 V             ; -0.0544 V          ; 0.311 V                             ; 0.084 V                             ; 1.05e-10 s                 ; 2.03e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-09 V                   ; 2.39 V              ; -0.0693 V           ; 0.141 V                              ; 0.097 V                              ; 2.77e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-09 V                  ; 2.39 V             ; -0.0693 V          ; 0.141 V                             ; 0.097 V                             ; 2.77e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; h_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; v_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; red[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; red[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; red[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; green[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; green[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; green[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; blue[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; blue[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.46e-07 V                   ; 2.35 V              ; -0.0216 V           ; 0.041 V                              ; 0.044 V                              ; 2.35e-10 s                  ; 3.4e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.46e-07 V                  ; 2.35 V             ; -0.0216 V          ; 0.041 V                             ; 0.044 V                             ; 2.35e-10 s                 ; 3.4e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.15e-06 V                   ; 2.35 V              ; -0.00816 V          ; 0.1 V                                ; 0.012 V                              ; 4.51e-10 s                  ; 3.91e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.15e-06 V                  ; 2.35 V             ; -0.00816 V         ; 0.1 V                               ; 0.012 V                             ; 4.51e-10 s                 ; 3.91e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; h_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; v_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; red[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; red[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; red[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; green[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; green[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; green[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; blue[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; blue[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.09e-09 V                   ; 3.33 V              ; -0.207 V            ; 0.732 V                              ; 0.246 V                              ; 7.99e-11 s                  ; 1.55e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.09e-09 V                  ; 3.33 V             ; -0.207 V           ; 0.732 V                             ; 0.246 V                             ; 7.99e-11 s                 ; 1.55e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.44e-09 V                   ; 2.77 V              ; -0.0664 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.04e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.44e-09 V                  ; 2.77 V             ; -0.0664 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.04e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; sync:u_sync|sync[1]                                  ; sync:u_sync|sync[1]                                  ; 0        ; 0        ; 0        ; 100      ;
; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 9        ; 0        ; 0        ;
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 673      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; sync:u_sync|sync[1]                                  ; sync:u_sync|sync[1]                                  ; 0        ; 0        ; 0        ; 100      ;
; sync:u_sync|sync[1]                                  ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 9        ; 0        ; 0        ;
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; 673      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 178   ; 178  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clock                                                ; clock                                                ; Base      ; Constrained ;
; sync:u_sync|sync[1]                                  ; sync:u_sync|sync[1]                                  ; Base      ; Constrained ;
; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; u_pllvga|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ps2_CLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_DATA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; blue[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; h_sync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; v_sync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ps2_CLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_DATA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; blue[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; h_sync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; v_sync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sat Jul  5 11:14:51 2025
Info: Command: quartus_sta KEYBOARD -c KEYBOARD
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'KEYBOARD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clock clock
    Info (332110): create_generated_clock -source {u_pllvga|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {u_pllvga|altpll_component|auto_generated|pll1|clk[0]} {u_pllvga|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name sync:u_sync|sync[1] sync:u_sync|sync[1]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.845
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.845             -33.727 u_pllvga|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.277             -19.496 sync:u_sync|sync[1] 
Info (332146): Worst-case hold slack is 0.396
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.396               0.000 u_pllvga|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.398               0.000 sync:u_sync|sync[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.500             -31.500 sync:u_sync|sync[1] 
    Info (332119):     7.320               0.000 u_pllvga|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.892               0.000 clock 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.065
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.065             -26.726 u_pllvga|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.983             -14.350 sync:u_sync|sync[1] 
Info (332146): Worst-case hold slack is 0.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.327               0.000 u_pllvga|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.329               0.000 sync:u_sync|sync[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.500             -31.500 sync:u_sync|sync[1] 
    Info (332119):     7.313               0.000 u_pllvga|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.910               0.000 clock 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.003
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.003             -17.700 u_pllvga|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.074              -0.592 sync:u_sync|sync[1] 
Info (332146): Worst-case hold slack is 0.168
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.168               0.000 sync:u_sync|sync[1] 
    Info (332119):     0.168               0.000 u_pllvga|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -21.000 sync:u_sync|sync[1] 
    Info (332119):     7.434               0.000 u_pllvga|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.627               0.000 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5078 megabytes
    Info: Processing ended: Sat Jul  5 11:14:54 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


