# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../20250520_SPI_Slave.srcs/sources_1/new/SPI_Master.v" \
"../../../../20250520_SPI_Slave.srcs/sources_1/new/SPI_Slave.v" \

sv xil_defaultlib  \
"../../../../20250520_SPI_Slave.srcs/sim_1/new/tb_SPI_Master.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
