-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ipshared/1cd4/src/clock_divider.vhd" \
  "../../../bd/design_1/ip/design_1_clock_divider_0_0/sim/design_1_clock_divider_0_0.vhd" \
  "../../../bd/design_1/ipshared/c8cf/src/generator.vhd" \
  "../../../bd/design_1/ip/design_1_RanGen_0_0/sim/design_1_RanGen_0_0.vhd" \
  "../../../bd/design_1/ipshared/f455/src/contador1000Bits.vhd" \
  "../../../bd/design_1/ip/design_1_contador1000Bits_0_0/sim/design_1_contador1000Bits_0_0.vhd" \
  "../../../bd/design_1/ipshared/a7ed/src/Binary_to_BCD16.vhd" \
  "../../../bd/design_1/ip/design_1_BinToBCD16_0_0/sim/design_1_BinToBCD16_0_0.vhd" \
  "../../../bd/design_1/ipshared/98f8/src/common.vhd" \
  "../../../bd/design_1/ipshared/98f8/src/Decimal_to_Displays_4.vhd" \
  "../../../bd/design_1/ip/design_1_Decimal_to_Displays_4_0_0/sim/design_1_Decimal_to_Displays_4_0_0.vhd" \
  "../../../bd/design_1/ipshared/e147/xlconstant.vhd" \
  "../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.vhd" \
  "../../../bd/design_1/hdl/design_1.vhd" \
-endlib

