<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1748608887">
  <File Type="PA-TCL" Name="micro_core_v0_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="micro_core_v0_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="micro_core_v0_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="micro_core_v0_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="micro_core_v0_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="micro_core_v0_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="micro_core_v0_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="micro_core_v0_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="micro_core_v0_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/micro_core_v0/micro_core_v0.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../project_CMOD_A35T/project_CMOD_A35T.srcs/sources_1/bd/micro_core_v0/micro_core_v0.bd"/>
        <Attr Name="ImportTime" Val="1748339275"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/micro_core_v0_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PGENDIR/sources_1/bd/micro_core_v0/hdl/micro_core_v0_wrapper.v"/>
        <Attr Name="ImportTime" Val="1748599024"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="micro_core_v0_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constrs_1/imports/new/top.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../INSEGNAMENTO/Didattica2023/FIR_v1/project_5/project_5.srcs/constrs_1/imports/new/top.xdc"/>
        <Attr Name="ImportTime" Val="1711029604"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/constrs_1/imports/new/top.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="micro_core_v0_lmb_bram_8"/>
  <BlockFileSet Type="BlockSrcs" Name="micro_core_v0_axi_intc_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="micro_core_v0_axi_uartlite_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="micro_core_v0_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="micro_core_v0_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="micro_core_v0_mdm_1_7"/>
  <BlockFileSet Type="BlockSrcs" Name="micro_core_v0_axi_emc_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="micro_core_v0_dlmb_bram_if_cntlr_8"/>
  <BlockFileSet Type="BlockSrcs" Name="micro_core_v0_clk_wiz_1_1"/>
  <BlockFileSet Type="BlockSrcs" Name="micro_core_v0_ilmb_bram_if_cntlr_8"/>
  <BlockFileSet Type="BlockSrcs" Name="micro_core_v0_microblaze_0_6"/>
  <BlockFileSet Type="BlockSrcs" Name="micro_core_v0_xbar_4"/>
  <BlockFileSet Type="BlockSrcs" Name="micro_core_v0_rst_clk_wiz_1_100M_3"/>
  <BlockFileSet Type="BlockSrcs" Name="micro_core_v0_ilmb_v10_8"/>
  <BlockFileSet Type="BlockSrcs" Name="micro_core_v0_dlmb_v10_8"/>
</GenRun>
